Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Thu Jun 27 11:11:21 2024
| Host              : DESKTOP-FFIISC0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  110         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.360        0.000                      0                41034        0.057        0.000                      0                41034        1.738        0.000                       0                  4049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.360        0.000                      0                41034        0.057        0.000                      0                41034        1.738        0.000                       0                  4049  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.296ns (32.247%)  route 2.723ns (67.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.723     4.126    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[27]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.534     4.486    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.486    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.296ns (32.559%)  route 2.684ns (67.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.684     4.087    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[28]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.557     4.463    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.463    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.296ns (32.223%)  route 2.726ns (67.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.726     4.129    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[18]
    DSP48E2_X1Y5         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y5         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y5         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[18])
                                                     -0.507     4.513    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.513    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.296ns (32.497%)  route 2.692ns (67.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.692     4.095    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[29]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     4.498    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.296ns (32.672%)  route 2.671ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.671     4.074    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[23]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     4.479    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.296ns (32.713%)  route 2.666ns (67.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.666     4.069    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[25]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     4.480    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.480    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.296ns (32.729%)  route 2.664ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.664     4.067    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[24]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.531     4.489    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.489    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.296ns (32.689%)  route 2.669ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.669     4.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[18]
    DSP48E2_X3Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y10        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[18])
                                                     -0.507     4.513    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.513    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.296ns (32.828%)  route 2.652ns (67.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.652     4.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[29]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     4.498    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.296ns (32.790%)  route 2.656ns (67.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.656     4.059    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[21]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[21])
                                                     -0.508     4.512    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.512    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  0.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/out_Dense_U/q0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/maxindex_reg_1498_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.112ns (64.714%)  route 0.061ns (35.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.029     0.029    bd_0_i/hls_inst/inst/out_Dense_U/ap_clk
    SLICE_X26Y72         FDRE                                         r  bd_0_i/hls_inst/inst/out_Dense_U/q0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/out_Dense_U/q0_reg[13]/Q
                         net (fo=4, routed)           0.061     0.202    bd_0_i/hls_inst/inst/out_Dense_q0[13]
    SLICE_X26Y72         FDRE                                         r  bd_0_i/hls_inst/inst/maxindex_reg_1498_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y72         FDRE                                         r  bd_0_i/hls_inst/inst/maxindex_reg_1498_reg[13]/C
                         clock pessimism              0.000     0.042    
    SLICE_X26Y72         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/maxindex_reg_1498_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.112ns (62.921%)  route 0.066ns (37.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/ap_clk
    SLICE_X44Y9          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_reg[0]/Q
                         net (fo=1, routed)           0.066     0.207    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_reg_n_4_[0]
    SLICE_X44Y8          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/ap_clk
    SLICE_X44Y8          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.000     0.042    
    SLICE_X44Y8          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/icmp_ln34_reg_321_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.112ns (62.921%)  route 0.066ns (37.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/ap_clk
    SLICE_X26Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_reg[1]/Q
                         net (fo=1, routed)           0.066     0.207    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347[1]
    SLICE_X26Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/ap_clk
    SLICE_X26Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[1]/C
                         clock pessimism              0.000     0.042    
    SLICE_X26Y4          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     0.144    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.112ns (60.343%)  route 0.074ns (39.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.031     0.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y86         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     0.143 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[51]/Q
                         net (fo=31, routed)          0.074     0.217    bd_0_i/hls_inst/inst/ap_CS_fsm_state52
    SLICE_X37Y86         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.043     0.043    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y86         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/C
                         clock pessimism              0.000     0.043    
    SLICE_X37Y86         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     0.146    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.111ns (59.677%)  route 0.075ns (40.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/ap_clk
    SLICE_X40Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     0.141 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter1_reg_reg[1]/Q
                         net (fo=1, routed)           0.075     0.216    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter1_reg[1]
    SLICE_X40Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/ap_clk
    SLICE_X40Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter2_reg_reg[1]/C
                         clock pessimism              0.000     0.043    
    SLICE_X40Y46         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     0.145    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/select_ln52_reg_362_pp0_iter2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.112ns (60.541%)  route 0.073ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/ap_clk
    SLICE_X27Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949_reg[0]/Q
                         net (fo=1, routed)           0.073     0.214    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949[0]
    SLICE_X27Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/ap_clk
    SLICE_X27Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.000     0.042    
    SLICE_X27Y41         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     0.143    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/add_ln129_1_reg_3949_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783_pp0_iter3_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.112ns (60.215%)  route 0.074ns (39.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.031     0.031    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_clk
    SLICE_X28Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     0.143 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783_reg[2]/Q
                         net (fo=1, routed)           0.074     0.217    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783[2]
    SLICE_X28Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783_pp0_iter3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_clk
    SLICE_X28Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783_pp0_iter3_reg_reg[2]/C
                         clock pessimism              0.000     0.043    
    SLICE_X28Y43         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     0.145    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln148_reg_783_pp0_iter3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.082ns (65.600%)  route 0.043ns (34.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/ap_clk
    SLICE_X28Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_reg[6]/Q
                         net (fo=1, routed)           0.043     0.139    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347[6]
    SLICE_X28Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/ap_clk
    SLICE_X28Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[6]/C
                         clock pessimism              0.000     0.021    
    SLICE_X28Y3          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/select_ln8_reg_347_pp0_iter1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.112ns (59.259%)  route 0.077ns (40.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/ap_clk
    SLICE_X44Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter1_reg_reg[2]/Q
                         net (fo=1, routed)           0.077     0.218    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter1_reg[2]
    SLICE_X44Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/ap_clk
    SLICE_X44Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter2_reg_reg[2]/C
                         clock pessimism              0.000     0.042    
    SLICE_X44Y11         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     0.143    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/select_ln15_reg_700_pp0_iter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571_pp0_iter7_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.112ns (59.259%)  route 0.077ns (40.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/ap_clk
    SLICE_X33Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571_reg[1]/Q
                         net (fo=1, routed)           0.077     0.218    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571[1]
    SLICE_X33Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571_pp0_iter7_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/ap_clk
    SLICE_X33Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571_pp0_iter7_reg_reg[1]/C
                         clock pessimism              0.000     0.042    
    SLICE_X33Y68         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     0.143    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/add_ln86_reg_571_pp0_iter7_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X1Y1   bd_0_i/hls_inst/inst/OutConv0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X0Y0   bd_0_i/hls_inst/inst/OutConv1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X0Y3   bd_0_i/hls_inst/inst/OutConv2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X0Y5   bd_0_i/hls_inst/inst/OutConv3_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X0Y7   bd_0_i/hls_inst/inst/OutConv4_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X0Y9   bd_0_i/hls_inst/inst/OutConv5_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X0Y10  bd_0_i/hls_inst/inst/OutConv6_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X0Y12  bd_0_i/hls_inst/inst/OutConv7_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB18_X1Y6   bd_0_i/hls_inst/inst/OutPadConv0_U/ram0_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X1Y0   bd_0_i/hls_inst/inst/OutPadConv1_U/ram0_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y78  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         2.500       1.738      SLICE_X29Y77  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__1/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.184ns  (logic 0.152ns (82.609%)  route 0.032ns (17.391%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X30Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     0.152 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.032     0.184    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.043ns (72.881%)  route 0.016ns (27.119%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X30Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.043     0.043 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.016     0.059    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 0.983ns (23.406%)  route 3.217ns (76.594%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X19Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[14]/Q
                         net (fo=81, routed)          1.386     1.542    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Q[3]
    SLICE_X34Y24         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     1.693 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_24/O
                         net (fo=11, routed)          0.420     2.113    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_24_n_4
    SLICE_X29Y22         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     2.302 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[5]_INST_0_i_17/O
                         net (fo=8, routed)           0.560     2.863    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[5]_INST_0_i_17_n_4
    SLICE_X31Y22         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.189     3.052 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.427     3.479    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[1]_INST_0_i_12_n_4
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     3.633 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.423     4.056    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/Weights_address1[1]_1
    SLICE_X32Y17         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     4.242 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/Weights_address1[1]_INST_0/O
                         net (fo=0)                   0.000     4.242    Weights_address1[1]
                                                                      r  Weights_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.189ns  (logic 0.947ns (22.609%)  route 3.242ns (77.391%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[71]/Q
                         net (fo=48, routed)          1.241     1.396    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Q[7]
    SLICE_X30Y32         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.150     1.546 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_address0[2]_INST_0_i_5/O
                         net (fo=17, routed)          0.744     2.289    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_CS_fsm_reg[33]
    SLICE_X32Y42         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     2.380 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_address0[5]_INST_0_i_16/O
                         net (fo=2, routed)           0.395     2.775    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_address0[5]_0
    SLICE_X33Y47         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     2.912 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_address0[8]_INST_0_i_19/O
                         net (fo=2, routed)           0.248     3.160    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/Weights_address0[6]_4
    SLICE_X31Y49         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.189     3.349 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/Weights_address0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.329     3.678    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/Weights_address0[7]
    SLICE_X33Y49         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     3.759 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/Weights_address0[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.286     4.045    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_address0[7]
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     4.230 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_address0[7]_INST_0/O
                         net (fo=0)                   0.000     4.230    Weights_address0[7]
                                                                      r  Weights_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.141ns  (logic 1.083ns (26.155%)  route 3.058ns (73.845%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X30Y24         FDSE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/Q
                         net (fo=83, routed)          0.882     1.037    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/Q[0]
    SLICE_X15Y20         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     1.173 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/ap_enable_reg_pp0_iter0_reg_i_1__2/O
                         net (fo=107, routed)         1.290     2.463    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_enable_reg_pp0_iter0
    SLICE_X31Y24         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.082     2.545 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[1]_INST_0_i_27/O
                         net (fo=1, routed)           0.317     2.862    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[1]_INST_0_i_27_n_4
    SLICE_X31Y24         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.220     3.082 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.054     3.136    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[1]_INST_0_i_20_n_4
    SLICE_X31Y24         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     3.290 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.381     3.671    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address0[1]
    SLICE_X33Y32         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     3.823 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.134     3.957    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_address0[1]_1
    SLICE_X33Y32         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     4.183 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_address0[1]_INST_0/O
                         net (fo=0)                   0.000     4.183    Weights_address0[1]
                                                                      r  Weights_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.011ns  (logic 0.985ns (24.557%)  route 3.026ns (75.443%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X19Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[14]/Q
                         net (fo=81, routed)          1.386     1.542    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Q[3]
    SLICE_X34Y24         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     1.693 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_24/O
                         net (fo=11, routed)          0.420     2.113    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_24_n_4
    SLICE_X29Y22         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     2.302 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[5]_INST_0_i_17/O
                         net (fo=8, routed)           0.362     2.664    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[5]_INST_0_i_17_n_4
    SLICE_X34Y23         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     2.850 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.056     2.906    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[9]_INST_0_i_13_n_4
    SLICE_X34Y23         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     3.055 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.209     3.264    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[9]_INST_0_i_6_n_4
    SLICE_X33Y23         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.058     3.322 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.593     3.915    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[9]_INST_0_i_1_n_4
    SLICE_X31Y46         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.138     4.053 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[9]_INST_0/O
                         net (fo=0)                   0.000     4.053    Weights_address1[9]
                                                                      r  Weights_address1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.983ns  (logic 1.086ns (27.264%)  route 2.897ns (72.736%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X21Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.155 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[5]/Q
                         net (fo=43, routed)          1.634     1.789    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_pp0_stage5
    SLICE_X32Y25         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154     1.943 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[3]_INST_0_i_40/O
                         net (fo=12, routed)          0.522     2.465    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[3]_INST_0_i_40_n_4
    SLICE_X33Y23         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.223     2.688 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.067     2.755    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[3]_INST_0_i_32_n_4
    SLICE_X33Y23         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.979 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.285     3.264    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address1[3]
    SLICE_X33Y33         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     3.414 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.389     3.803    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/flow_control_loop_pipe_sequential_init_U/Weights_address1[3]_2
    SLICE_X34Y16         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.223     4.026 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/flow_control_loop_pipe_sequential_init_U/Weights_address1[3]_INST_0/O
                         net (fo=0)                   0.000     4.026    Weights_address1[3]
                                                                      r  Weights_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.947ns  (logic 0.756ns (19.156%)  route 3.191ns (80.844%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X30Y24         FDSE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/Q
                         net (fo=83, routed)          0.882     1.037    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/Q[0]
    SLICE_X15Y20         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     1.173 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/ap_enable_reg_pp0_iter0_reg_i_1__2/O
                         net (fo=107, routed)         1.430     2.603    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_enable_reg_pp0_iter0
    SLICE_X32Y20         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.138     2.741 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[6]_INST_0_i_45/O
                         net (fo=1, routed)           0.134     2.875    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[6]_INST_0_i_45_n_4
    SLICE_X32Y20         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     3.103 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[6]_INST_0_i_23/O
                         net (fo=1, routed)           0.303     3.406    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[6]_INST_0_i_23_n_4
    SLICE_X33Y22         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.058     3.464 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.442     3.906    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/Weights_address0[6]_2[0]
    SLICE_X33Y34         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     3.989 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/Weights_address0[6]_INST_0/O
                         net (fo=0)                   0.000     3.989    Weights_address0[6]
                                                                      r  Weights_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.923ns  (logic 1.047ns (26.688%)  route 2.876ns (73.312%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X30Y24         FDSE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/Q
                         net (fo=83, routed)          0.882     1.037    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/Q[0]
    SLICE_X15Y20         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     1.173 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/ap_enable_reg_pp0_iter0_reg_i_1__2/O
                         net (fo=107, routed)         1.506     2.678    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_enable_reg_pp0_iter0
    SLICE_X32Y19         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.225     2.903 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_40/O
                         net (fo=1, routed)           0.110     3.013    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_40_n_4
    SLICE_X32Y19         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.135     3.148 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.159     3.307    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_26_n_4
    SLICE_X32Y21         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     3.445 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.104     3.549    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_13_n_4
    SLICE_X32Y23         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080     3.629 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.116     3.745    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0_i_3_n_4
    SLICE_X32Y23         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.220     3.965 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[5]_INST_0/O
                         net (fo=0)                   0.000     3.965    Weights_address0[5]
                                                                      r  Weights_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.880ns  (logic 0.966ns (24.896%)  route 2.914ns (75.104%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=26, routed)          0.797     0.958    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X34Y83         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     1.093 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ap_enable_reg_pp0_iter0_reg_i_1__4/O
                         net (fo=47, routed)          1.016     2.109    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/ap_enable_reg_pp0_iter0
    SLICE_X33Y53         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     2.297 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/Weights_address0[6]_INST_0_i_15/O
                         net (fo=9, routed)           0.254     2.551    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/flow_control_loop_pipe_sequential_init_U/Weights_address0[3]_5
    SLICE_X31Y53         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     2.740 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/flow_control_loop_pipe_sequential_init_U/Weights_address0[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.507     3.247    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address0[0]
    SLICE_X34Y38         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.186     3.433 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_address0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.340     3.773    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_address0[0]_INST_0_i_1_n_4
    SLICE_X33Y32         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     3.923 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_address0[0]_INST_0/O
                         net (fo=0)                   0.000     3.923    Weights_address0[0]
                                                                      r  Weights_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.818ns  (logic 0.763ns (19.982%)  route 3.055ns (80.018%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X30Y24         FDSE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/Q
                         net (fo=83, routed)          0.882     1.037    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/Q[0]
    SLICE_X15Y20         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     1.173 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/ap_enable_reg_pp0_iter0_reg_i_1__2/O
                         net (fo=107, routed)         1.548     2.720    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_enable_reg_pp0_iter0
    SLICE_X34Y19         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.185     2.905 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[9]_INST_0_i_29/O
                         net (fo=1, routed)           0.206     3.111    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[9]_INST_0_i_29_n_4
    SLICE_X33Y22         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.248 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.045     3.293    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[9]_INST_0_i_16_n_4
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.136     3.429 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.375     3.804    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_address0[9]_1
    SLICE_X32Y39         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056     3.860 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_address0[9]_INST_0/O
                         net (fo=0)                   0.000     3.860    Weights_address0[9]
                                                                      r  Weights_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Weights_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.800ns  (logic 1.025ns (26.974%)  route 2.775ns (73.026%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_clk
    SLICE_X30Y24         FDSE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_CS_fsm_reg[0]/Q
                         net (fo=83, routed)          0.882     1.037    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/Q[0]
    SLICE_X15Y20         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     1.173 f  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/ap_enable_reg_pp0_iter0_reg_i_1__2/O
                         net (fo=107, routed)         1.225     2.398    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/ap_enable_reg_pp0_iter0
    SLICE_X31Y24         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     2.454 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[9]_INST_0_i_30/O
                         net (fo=6, routed)           0.264     2.718    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[9]_INST_0_i_30_n_4
    SLICE_X31Y23         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     2.946 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.052     2.998    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[2]_INST_0_i_26_n_4
    SLICE_X31Y23         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     3.136 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/Weights_address0[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.289     3.425    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_address0_2_sn_1
    SLICE_X31Y33         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     3.559 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_address0[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.063     3.622    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/flow_control_loop_pipe_sequential_init_U/Weights_address0[2]_1
    SLICE_X31Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     3.842 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/flow_control_loop_pipe_sequential_init_U/Weights_address0[2]_INST_0/O
                         net (fo=0)                   0.000     3.842    Weights_address0[2]
                                                                      r  Weights_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OutModel[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/ap_clk
    SLICE_X25Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[10]/Q
                         net (fo=0)                   0.000     0.096    OutModel[10]
                                                                      r  OutModel[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OutModel[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/ap_clk
    SLICE_X25Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[9]/Q
                         net (fo=0)                   0.000     0.096    OutModel[9]
                                                                      r  OutModel[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            InModel_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y21         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg_reg/Q
                         net (fo=17, unset)           0.000     0.097    InModel_ce0
                                                                      r  InModel_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OutModel[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/ap_clk
    SLICE_X25Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_detect_fu_956/conv_i_i_i137_i_fu_44_reg[8]/Q
                         net (fo=0)                   0.000     0.098    OutModel[8]
                                                                      r  OutModel[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OutModel_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.086ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y70         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     0.100 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/Q
                         net (fo=2, unset)            0.000     0.100    OutModel_ap_vld
                                                                      r  OutModel_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.086ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y70         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     0.100 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/Q
                         net (fo=2, unset)            0.000     0.100    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.086ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y70         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     0.100 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[76]/Q
                         net (fo=2, unset)            0.000     0.100    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.164ns  (logic 0.121ns (73.945%)  route 0.043ns (26.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y44         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.027     0.125    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_4_[0]
    SLICE_X30Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     0.162 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.016     0.178    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/n_fu_46_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            InModel_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.164ns  (logic 0.104ns (63.267%)  route 0.060ns (36.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/ap_clk
    SLICE_X45Y21         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/n_fu_46_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/n_fu_46_reg[1]/Q
                         net (fo=16, routed)          0.060     0.157    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/flow_control_loop_pipe_sequential_init_U/InModel_address0[3]_0
    SLICE_X44Y20         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.021     0.178 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/flow_control_loop_pipe_sequential_init_U/InModel_address0[5]_INST_0/O
                         net (fo=0)                   0.000     0.178    InModel_address0[5]
                                                                      r  InModel_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/n_fu_46_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            InModel_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.107ns (64.162%)  route 0.060ns (35.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/ap_clk
    SLICE_X44Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/n_fu_46_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     0.100 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/n_fu_46_reg[6]/Q
                         net (fo=8, routed)           0.060     0.160    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/flow_control_loop_pipe_sequential_init_U/InModel_address0_6_sn_1
    SLICE_X45Y20         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.021     0.181 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/flow_control_loop_pipe_sequential_init_U/InModel_address0[7]_INST_0/O
                         net (fo=0)                   0.000     0.181    InModel_address0[7]
                                                                      r  InModel_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           559 Endpoints
Min Delay           559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.789ns  (logic 0.565ns (31.577%)  route 1.224ns (68.423%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.411     0.864    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     1.020 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__17_i_1/O
                         net (fo=4, routed)           0.769     1.789    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/D
    SLICE_X29Y77         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/WCLK
    SLICE_X29Y77         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/DP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.563ns (32.088%)  route 1.192ns (67.912%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.396     0.849    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     1.003 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__5_i_1/O
                         net (fo=4, routed)           0.752     1.755    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/D
    SLICE_X29Y80         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/WCLK
    SLICE_X29Y80         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/DP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 0.565ns (32.672%)  route 1.164ns (67.328%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.411     0.864    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     1.020 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__17_i_1/O
                         net (fo=4, routed)           0.709     1.729    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/D
    SLICE_X29Y77         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/WCLK
    SLICE_X29Y77         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__17/SP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.637ns (37.061%)  route 1.082ns (62.939%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.427     0.880    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.108 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__19_i_1/O
                         net (fo=4, routed)           0.611     1.719    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/D
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/WCLK
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/DP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.637ns (37.126%)  route 1.079ns (62.874%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.427     0.880    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.108 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__19_i_1/O
                         net (fo=4, routed)           0.608     1.716    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/D
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/WCLK
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__20/SP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__10/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.564ns (33.144%)  route 1.138ns (66.856%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.477     0.930    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.155     1.085 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__9_i_1/O
                         net (fo=4, routed)           0.617     1.702    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__10/D
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__10/WCLK
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__10/SP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.667ns  (logic 0.565ns (33.887%)  route 1.102ns (66.113%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.411     0.864    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     1.020 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__17_i_1/O
                         net (fo=4, routed)           0.647     1.667    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/D
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/WCLK
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/SP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.654ns  (logic 0.565ns (34.154%)  route 1.089ns (65.846%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.411     0.864    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     1.020 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__17_i_1/O
                         net (fo=4, routed)           0.634     1.654    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/D
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/WCLK
    SLICE_X29Y78         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__18/DP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__11/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.645ns  (logic 0.632ns (38.431%)  route 1.013ns (61.569%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.427     0.880    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.223     1.103 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__11_i_1/O
                         net (fo=4, routed)           0.542     1.645    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__11/D
    SLICE_X29Y77         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__11/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__11/WCLK
    SLICE_X29Y77         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__11/DP/CLK

Slack:                    inf
  Source:                 Weights_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.644ns  (logic 0.563ns (34.238%)  route 1.081ns (65.762%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[0] (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/Weights_q0[0]
    SLICE_X30Y77         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34/O
                         net (fo=1, routed)           0.014     0.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_34_n_4
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     0.350 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11/CO[7]
                         net (fo=1, routed)           0.030     0.380    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_11_n_4
    SLICE_X30Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     0.453 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10/CO[7]
                         net (fo=16, routed)          0.396     0.849    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_10_n_4
    SLICE_X32Y78         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     1.003 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/ram_reg_0_15_0_0__5_i_1/O
                         net (fo=4, routed)           0.642     1.644    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/D
    SLICE_X29Y80         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.059     0.059    bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/WCLK
    SLICE_X29Y80         RAMD32                                       r  bd_0_i/hls_inst/inst/OutDense0_U/ram_reg_0_15_0_0__5/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Weights_q0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[14] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_q0[14]
    SLICE_X30Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/ap_clk
    SLICE_X30Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[14]/C

Slack:                    inf
  Source:                 Weights_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[3] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_q0[3]
    SLICE_X30Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/ap_clk
    SLICE_X30Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[3]/C

Slack:                    inf
  Source:                 Weights_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[5] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_q0[5]
    SLICE_X30Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/ap_clk
    SLICE_X30Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/Weights_load_89_reg_4406_reg[5]/C

Slack:                    inf
  Source:                 Weights_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[13] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_q0[13]
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_clk
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[13]/C

Slack:                    inf
  Source:                 Weights_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[15] (IN)
                         net (fo=360, unset)          0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_q0[15]
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_clk
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[15]/C

Slack:                    inf
  Source:                 Weights_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[3] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_q0[3]
    SLICE_X33Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_clk
    SLICE_X33Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[3]/C

Slack:                    inf
  Source:                 Weights_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[5] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_q0[5]
    SLICE_X33Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_clk
    SLICE_X33Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[5]/C

Slack:                    inf
  Source:                 Weights_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[7] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_q0[7]
    SLICE_X33Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_clk
    SLICE_X33Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/Weights_load_reg_853_reg[7]/C

Slack:                    inf
  Source:                 Weights_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_load_reg_901_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[13] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_q0[13]
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_load_reg_901_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_load_reg_901_reg[13]/C

Slack:                    inf
  Source:                 Weights_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_load_reg_901_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Weights_q0[3] (IN)
                         net (fo=85, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_q0[3]
    SLICE_X36Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_load_reg_901_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/ap_clk
    SLICE_X36Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/Weights_load_reg_901_reg[3]/C





