[InternetShortcut]
URL=https://forums.xilinx.com/t5/Embedded-Processor-System-Design/getting-v-verilog-file-instead-of-vhd-file-VHDL-in-virtex5/td-p/372067
