

================================================================
== Vitis HLS Report for 'integer_alu'
================================================================
* Date:           Thu Mar 23 19:12:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_18
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     238|    201|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     417|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     655|    439|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |mul_8s_8s_16_1_1_U2   |mul_8s_8s_16_1_1   |        0|   0|    0|   41|    0|
    |sdiv_9s_8s_9_13_1_U1  |sdiv_9s_8s_9_13_1  |        0|   0|  238|  160|    0|
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |Total                 |                   |        0|   0|  238|  201|    0|
    +----------------------+-------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ret_V_fu_177_p2                     |         +|   0|  0|  14|           9|           9|
    |ret_V_1_fu_161_p2                   |         -|   0|  0|  14|           9|           9|
    |ret_V_4_fu_135_p2                   |       and|   0|  0|   8|           8|           8|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter13  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ret_V_5_fu_127_p2                   |        or|   0|  0|   8|           8|           8|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ret_V_6_fu_119_p2                   |       xor|   0|  0|   8|           8|           8|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  60|          46|          47|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_result_phi_fu_80_p16      |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter12_result_reg_75  |  37|          7|   16|        112|
    |in1_TDATA_blk_n                      |   9|          2|    1|          2|
    |in2_TDATA_blk_n                      |   9|          2|    1|          2|
    |op_TDATA_blk_n                       |   9|          2|    1|          2|
    |out_r_TDATA_blk_n                    |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  82|         17|   36|        152|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |a_V_reg_192                          |   8|   0|    8|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_result_reg_75  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_result_reg_75  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_result_reg_75  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_result_reg_75   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_result_reg_75   |  16|   0|   16|          0|
    |b_V_reg_202                          |   8|   0|    8|          0|
    |operation_V_reg_212                  |   3|   0|    3|          0|
    |a_V_reg_192                          |  64|  32|    8|          0|
    |b_V_reg_202                          |  64|  32|    8|          0|
    |operation_V_reg_212                  |  64|  32|    3|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 417|  96|  244|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   integer_alu|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_hs|   integer_alu|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   integer_alu|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   integer_alu|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   integer_alu|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   integer_alu|  return value|
|in1_TVALID    |   in|    1|        axis|           in1|       pointer|
|in1_TDATA     |   in|    8|        axis|           in1|       pointer|
|in1_TREADY    |  out|    1|        axis|           in1|       pointer|
|in2_TVALID    |   in|    1|        axis|           in2|       pointer|
|in2_TDATA     |   in|    8|        axis|           in2|       pointer|
|in2_TREADY    |  out|    1|        axis|           in2|       pointer|
|op_TVALID     |   in|    1|        axis|            op|       pointer|
|op_TDATA      |   in|    8|        axis|            op|       pointer|
|op_TREADY     |  out|    1|        axis|            op|       pointer|
|out_r_TREADY  |   in|    1|        axis|         out_r|       pointer|
|out_r_TDATA   |  out|   16|        axis|         out_r|       pointer|
|out_r_TVALID  |  out|    1|        axis|         out_r|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../../../OneDrive/Desktop/vitis/alu.cpp:13]   --->   Operation 15 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../OneDrive/Desktop/vitis/alu.cpp:2]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in1, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in1"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in2, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in2"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %op, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %op"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in1" [../../../../OneDrive/Desktop/vitis/alu.cpp:19]   --->   Operation 25 'read' 'a_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%b_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in2" [../../../../OneDrive/Desktop/vitis/alu.cpp:20]   --->   Operation 26 'read' 'b_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%op_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %op" [../../../../OneDrive/Desktop/vitis/alu.cpp:21]   --->   Operation 27 'read' 'op_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%operation_V = trunc i8 %op_read" [../../../../OneDrive/Desktop/vitis/alu.cpp:21]   --->   Operation 28 'trunc' 'operation_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.18ns)   --->   "%switch_ln22 = switch i3 %operation_V, void %sw.epilog, i3 0, void %sw.bb, i3 1, void %sw.bb5, i3 2, void %sw.bb8, i3 3, void %sw.bb10, i3 4, void %sw.bb13, i3 5, void %sw.bb16, i3 6, void %sw.bb19" [../../../../OneDrive/Desktop/vitis/alu.cpp:22]   --->   Operation 29 'switch' 'switch_ln22' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1513 = sext i8 %a_V"   --->   Operation 30 'sext' 'sext_ln1513' <Predicate = (operation_V == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1513_1 = sext i8 %b_V"   --->   Operation 31 'sext' 'sext_ln1513_1' <Predicate = (operation_V == 3)> <Delay = 0.00>
ST_1 : Operation 32 [13/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 32 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 33 [12/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 33 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 34 [11/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 34 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 35 [10/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 35 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 36 [9/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 36 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 37 [8/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 37 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 38 [7/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 38 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 39 [6/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 39 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 40 [5/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 40 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 41 [4/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 41 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 42 [3/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 42 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.17>
ST_12 : Operation 43 [1/1] (0.99ns)   --->   "%ret_V_6 = xor i8 %b_V, i8 %a_V"   --->   Operation 43 'xor' 'ret_V_6' <Predicate = (operation_V == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %ret_V_6" [../../../../OneDrive/Desktop/vitis/alu.cpp:42]   --->   Operation 44 'sext' 'sext_ln42' <Predicate = (operation_V == 6)> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (2.18ns)   --->   "%br_ln42 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:42]   --->   Operation 45 'br' 'br_ln42' <Predicate = (operation_V == 6)> <Delay = 2.18>
ST_12 : Operation 46 [1/1] (0.99ns)   --->   "%ret_V_5 = or i8 %b_V, i8 %a_V"   --->   Operation 46 'or' 'ret_V_5' <Predicate = (operation_V == 5)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i8 %ret_V_5" [../../../../OneDrive/Desktop/vitis/alu.cpp:39]   --->   Operation 47 'sext' 'sext_ln39' <Predicate = (operation_V == 5)> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (2.18ns)   --->   "%br_ln40 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:40]   --->   Operation 48 'br' 'br_ln40' <Predicate = (operation_V == 5)> <Delay = 2.18>
ST_12 : Operation 49 [1/1] (0.99ns)   --->   "%ret_V_4 = and i8 %b_V, i8 %a_V"   --->   Operation 49 'and' 'ret_V_4' <Predicate = (operation_V == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %ret_V_4" [../../../../OneDrive/Desktop/vitis/alu.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = (operation_V == 4)> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (2.18ns)   --->   "%br_ln37 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:37]   --->   Operation 51 'br' 'br_ln37' <Predicate = (operation_V == 4)> <Delay = 2.18>
ST_12 : Operation 52 [2/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 52 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i8 %a_V"   --->   Operation 53 'sext' 'sext_ln186_4' <Predicate = (operation_V == 2)> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i8 %b_V"   --->   Operation 54 'sext' 'sext_ln186_5' <Predicate = (operation_V == 2)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (4.17ns)   --->   "%ret_V_2 = mul i16 %sext_ln186_5, i16 %sext_ln186_4"   --->   Operation 55 'mul' 'ret_V_2' <Predicate = (operation_V == 2)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/1] (2.18ns)   --->   "%br_ln31 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:31]   --->   Operation 56 'br' 'br_ln31' <Predicate = (operation_V == 2)> <Delay = 2.18>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i8 %a_V"   --->   Operation 57 'sext' 'sext_ln186_2' <Predicate = (operation_V == 1)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i8 %b_V"   --->   Operation 58 'sext' 'sext_ln186_3' <Predicate = (operation_V == 1)> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (1.91ns)   --->   "%ret_V_1 = sub i9 %sext_ln186_2, i9 %sext_ln186_3"   --->   Operation 59 'sub' 'ret_V_1' <Predicate = (operation_V == 1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i9 %ret_V_1" [../../../../OneDrive/Desktop/vitis/alu.cpp:27]   --->   Operation 60 'sext' 'sext_ln27' <Predicate = (operation_V == 1)> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (2.18ns)   --->   "%br_ln28 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:28]   --->   Operation 61 'br' 'br_ln28' <Predicate = (operation_V == 1)> <Delay = 2.18>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %a_V"   --->   Operation 62 'sext' 'sext_ln186' <Predicate = (operation_V == 0)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i8 %b_V"   --->   Operation 63 'sext' 'sext_ln186_1' <Predicate = (operation_V == 0)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (1.91ns)   --->   "%ret_V = add i9 %sext_ln186_1, i9 %sext_ln186"   --->   Operation 64 'add' 'ret_V' <Predicate = (operation_V == 0)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i9 %ret_V" [../../../../OneDrive/Desktop/vitis/alu.cpp:24]   --->   Operation 65 'sext' 'sext_ln24' <Predicate = (operation_V == 0)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (2.18ns)   --->   "%br_ln25 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:25]   --->   Operation 66 'br' 'br_ln25' <Predicate = (operation_V == 0)> <Delay = 2.18>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 67 [1/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 67 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i9 %ret_V_3" [../../../../OneDrive/Desktop/vitis/alu.cpp:33]   --->   Operation 68 'sext' 'sext_ln33' <Predicate = (operation_V == 3)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (2.18ns)   --->   "%br_ln34 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:34]   --->   Operation 69 'br' 'br_ln34' <Predicate = (operation_V == 3)> <Delay = 2.18>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%result = phi i16 %sext_ln39, void %sw.bb16, i16 %sext_ln36, void %sw.bb13, i16 %sext_ln33, void %sw.bb10, i16 %ret_V_2, void %sw.bb8, i16 %sext_ln27, void %sw.bb5, i16 %sext_ln24, void %sw.bb, i16 %sext_ln42, void %sw.bb19, i16 0, void %entry"   --->   Operation 70 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [2/2] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_r, i16 %result" [../../../../OneDrive/Desktop/vitis/alu.cpp:47]   --->   Operation 71 'write' 'write_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_r, i16 %result" [../../../../OneDrive/Desktop/vitis/alu.cpp:47]   --->   Operation 72 'write' 'write_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../../../../OneDrive/Desktop/vitis/alu.cpp:48]   --->   Operation 73 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln13 (specpipeline ) [ 000000000000000]
spectopmodule_ln2 (spectopmodule) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
a_V               (read         ) [ 011111111111100]
b_V               (read         ) [ 011111111111100]
op_read           (read         ) [ 000000000000000]
operation_V       (trunc        ) [ 011111111111110]
switch_ln22       (switch       ) [ 011111111111110]
sext_ln1513       (sext         ) [ 011111111111110]
sext_ln1513_1     (sext         ) [ 011111111111110]
ret_V_6           (xor          ) [ 000000000000000]
sext_ln42         (sext         ) [ 010000000000110]
br_ln42           (br           ) [ 010000000000110]
ret_V_5           (or           ) [ 000000000000000]
sext_ln39         (sext         ) [ 010000000000110]
br_ln40           (br           ) [ 010000000000110]
ret_V_4           (and          ) [ 000000000000000]
sext_ln36         (sext         ) [ 010000000000110]
br_ln37           (br           ) [ 010000000000110]
sext_ln186_4      (sext         ) [ 000000000000000]
sext_ln186_5      (sext         ) [ 000000000000000]
ret_V_2           (mul          ) [ 010000000000110]
br_ln31           (br           ) [ 010000000000110]
sext_ln186_2      (sext         ) [ 000000000000000]
sext_ln186_3      (sext         ) [ 000000000000000]
ret_V_1           (sub          ) [ 000000000000000]
sext_ln27         (sext         ) [ 010000000000110]
br_ln28           (br           ) [ 010000000000110]
sext_ln186        (sext         ) [ 000000000000000]
sext_ln186_1      (sext         ) [ 000000000000000]
ret_V             (add          ) [ 000000000000000]
sext_ln24         (sext         ) [ 010000000000110]
br_ln25           (br           ) [ 010000000000110]
ret_V_3           (sdiv         ) [ 000000000000000]
sext_ln33         (sext         ) [ 000000000000000]
br_ln34           (br           ) [ 000000000000000]
result            (phi          ) [ 010000000000011]
write_ln47        (write        ) [ 000000000000000]
ret_ln48          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="12"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="a_V_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_V_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="op_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/13 "/>
</bind>
</comp>

<comp id="75" class="1005" name="result_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="1"/>
<pin id="77" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="result_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="8" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="4" bw="9" slack="0"/>
<pin id="86" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="16" slack="1"/>
<pin id="88" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="8" bw="9" slack="1"/>
<pin id="90" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="10" bw="9" slack="1"/>
<pin id="92" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="12" bw="8" slack="1"/>
<pin id="94" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="14" bw="1" slack="12"/>
<pin id="96" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/13 "/>
</bind>
</comp>

<comp id="101" class="1004" name="operation_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="operation_V/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln1513_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sext_ln1513_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="ret_V_6_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="11"/>
<pin id="121" dir="0" index="1" bw="8" slack="11"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sext_ln42_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/12 "/>
</bind>
</comp>

<comp id="127" class="1004" name="ret_V_5_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="11"/>
<pin id="129" dir="0" index="1" bw="8" slack="11"/>
<pin id="130" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_5/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln39_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/12 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ret_V_4_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="11"/>
<pin id="137" dir="0" index="1" bw="8" slack="11"/>
<pin id="138" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_4/12 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln36_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln186_4_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="11"/>
<pin id="145" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_4/12 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln186_5_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="11"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_5/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="ret_V_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_2/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln186_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="11"/>
<pin id="157" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_2/12 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln186_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="11"/>
<pin id="160" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_3/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ret_V_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln27_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/12 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln186_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="11"/>
<pin id="173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln186_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="11"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_1/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="ret_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln24_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/12 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln33_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/13 "/>
</bind>
</comp>

<comp id="192" class="1005" name="a_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="11"/>
<pin id="194" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="202" class="1005" name="b_V_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="11"/>
<pin id="204" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="212" class="1005" name="operation_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="1"/>
<pin id="214" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="operation_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="sext_ln1513_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="1"/>
<pin id="218" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1513 "/>
</bind>
</comp>

<comp id="221" class="1005" name="sext_ln1513_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="1"/>
<pin id="223" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1513_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sext_ln42_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42 "/>
</bind>
</comp>

<comp id="231" class="1005" name="sext_ln39_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39 "/>
</bind>
</comp>

<comp id="236" class="1005" name="sext_ln36_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36 "/>
</bind>
</comp>

<comp id="241" class="1005" name="ret_V_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="1"/>
<pin id="243" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="sext_ln27_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27 "/>
</bind>
</comp>

<comp id="251" class="1005" name="sext_ln24_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="98"><net_src comp="75" pin="1"/><net_sink comp="80" pin=14"/></net>

<net id="99"><net_src comp="80" pin="16"/><net_sink comp="68" pin=2"/></net>

<net id="100"><net_src comp="80" pin="16"/><net_sink comp="75" pin=0"/></net>

<net id="104"><net_src comp="62" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="50" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="56" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="105" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="109" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="126"><net_src comp="119" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="127" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="135" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="143" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="171" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="113" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="195"><net_src comp="50" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="205"><net_src comp="56" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="215"><net_src comp="101" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="105" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="224"><net_src comp="109" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="229"><net_src comp="123" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="80" pin=12"/></net>

<net id="234"><net_src comp="131" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="239"><net_src comp="139" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="244"><net_src comp="149" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="80" pin=6"/></net>

<net id="249"><net_src comp="167" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="80" pin=8"/></net>

<net id="254"><net_src comp="183" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="80" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {14 }
 - Input state : 
	Port: integer_alu : in1 | {1 }
	Port: integer_alu : in2 | {1 }
	Port: integer_alu : op | {1 }
  - Chain level:
	State 1
		switch_ln22 : 1
		ret_V_3 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		ret_V_2 : 1
		ret_V_1 : 1
		sext_ln27 : 2
		ret_V : 1
		sext_ln24 : 2
	State 13
		sext_ln33 : 1
		result : 2
		write_ln47 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   sdiv   |      grp_fu_113      |    0    |   238   |   160   |
|----------|----------------------|---------|---------|---------|
|    mul   |    ret_V_2_fu_149    |    0    |    0    |    41   |
|----------|----------------------|---------|---------|---------|
|    sub   |    ret_V_1_fu_161    |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    add   |     ret_V_fu_177     |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    xor   |    ret_V_6_fu_119    |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    or    |    ret_V_5_fu_127    |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    and   |    ret_V_4_fu_135    |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    a_V_read_fu_50    |    0    |    0    |    0    |
|   read   |    b_V_read_fu_56    |    0    |    0    |    0    |
|          |  op_read_read_fu_62  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |    grp_write_fu_68   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  operation_V_fu_101  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1513_fu_105  |    0    |    0    |    0    |
|          | sext_ln1513_1_fu_109 |    0    |    0    |    0    |
|          |   sext_ln42_fu_123   |    0    |    0    |    0    |
|          |   sext_ln39_fu_131   |    0    |    0    |    0    |
|          |   sext_ln36_fu_139   |    0    |    0    |    0    |
|          |  sext_ln186_4_fu_143 |    0    |    0    |    0    |
|   sext   |  sext_ln186_5_fu_146 |    0    |    0    |    0    |
|          |  sext_ln186_2_fu_155 |    0    |    0    |    0    |
|          |  sext_ln186_3_fu_158 |    0    |    0    |    0    |
|          |   sext_ln27_fu_167   |    0    |    0    |    0    |
|          |   sext_ln186_fu_171  |    0    |    0    |    0    |
|          |  sext_ln186_1_fu_174 |    0    |    0    |    0    |
|          |   sext_ln24_fu_183   |    0    |    0    |    0    |
|          |   sext_ln33_fu_187   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   238   |   255   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     a_V_reg_192     |    8   |
|     b_V_reg_202     |    8   |
| operation_V_reg_212 |    3   |
|    result_reg_75    |   16   |
|   ret_V_2_reg_241   |   16   |
|sext_ln1513_1_reg_221|    9   |
| sext_ln1513_reg_216 |    9   |
|  sext_ln24_reg_251  |   16   |
|  sext_ln27_reg_246  |   16   |
|  sext_ln36_reg_236  |   16   |
|  sext_ln39_reg_231  |   16   |
|  sext_ln42_reg_226  |   16   |
+---------------------+--------+
|        Total        |   149  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  16  |   32   ||    9    |
|  result_reg_75  |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_113   |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_113   |  p1  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   98   ||  6.352  ||    36   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   238  |   255  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   387  |   291  |
+-----------+--------+--------+--------+--------+
