ISim log file
Running: C:\Code\Kosen\4th\Verilog\FAFS\t_FAFS_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Code/Kosen/4th/Verilog/FAFS/t_FAFS_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
# run all
# run all
# run 1600us
# run all
# restart
# run 1600us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1600ns
# restart
# run 1600ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1700ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1600ns
# restart
# run 1600ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
# run all
# restart
# run 1800ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1700ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
