--------------------------------------------------------------------------------
Release 10.1.02 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/prakti01_05_pong.ise
-intstyle ise -v 3 -s 4 -xml entity_pong entity_pong.ncd -o entity_pong.twr
entity_pong.pcf -ucf entity_pong.ucf

Design file:              entity_pong.ncd
Physical constraint file: entity_pong.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.32 2008-05-28)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 25.175 MHz HIGH 50%;

 3104 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  13.762ns.
--------------------------------------------------------------------------------
Slack:                  25.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_1 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      13.710ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.319 - 0.371)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_1 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y113.XQ     Tcko                  0.591   sgnal_pm/siggen_pos_y<1>
                                                       sgnal_pm/siggen_pos_y_1
    SLICE_X24Y104.F3     net (fanout=187)      4.597   sgnal_pm/siggen_pos_y<1>
    SLICE_X24Y104.X      Tilo                  0.692   paint_pm/score_pm/Mmux_num_mux0001_113
                                                       paint_pm/score_pm/Mmux_num_mux0001_113
    SLICE_X25Y104.G4     net (fanout=2)        0.088   paint_pm/score_pm/Mmux_num_mux0001_113
    SLICE_X25Y104.F5     Tif5                  0.773   paint_pm/score_pm/Mmux_num_mux0001_9_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_113_rt_pack_1
                                                       paint_pm/score_pm/Mmux_num_mux0001_10_f5_0
    SLICE_X25Y104.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_10_f51
    SLICE_X25Y104.Y      Tif6y                 0.291   paint_pm/score_pm/Mmux_num_mux0001_9_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_9_f6
    SLICE_X26Y108.G2     net (fanout=1)        0.681   paint_pm/score_pm/Mmux_num_mux0001_9_f6
    SLICE_X26Y108.F5     Tif5                  0.767   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_6
                                                       paint_pm/score_pm/Mmux_num_mux0001_4_f5
    SLICE_X26Y108.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_4_f5
    SLICE_X26Y108.FX     Tinafx                0.285   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X26Y109.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X26Y109.Y      Tif6y                 0.410   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_2_f7
    SLICE_X56Y109.F1     net (fanout=1)        1.945   paint_pm/score_pm/num_mux0001
    SLICE_X56Y109.X      Tilo                  0.692   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>270
    SLICE_X52Y112.BX     net (fanout=3)        0.928   paint_pm/number_colour_blue<0>
    SLICE_X52Y112.CLK    Tdick                 0.970   final_colour.red_0
                                                       paint_pm/pxlgen_colour_out_red<0>11_f5
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                     13.710ns (5.471ns logic, 8.239ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  25.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_1 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      13.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.319 - 0.371)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_1 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y113.XQ     Tcko                  0.591   sgnal_pm/siggen_pos_y<1>
                                                       sgnal_pm/siggen_pos_y_1
    SLICE_X24Y104.F3     net (fanout=187)      4.597   sgnal_pm/siggen_pos_y<1>
    SLICE_X24Y104.X      Tilo                  0.692   paint_pm/score_pm/Mmux_num_mux0001_113
                                                       paint_pm/score_pm/Mmux_num_mux0001_113
    SLICE_X25Y104.F4     net (fanout=2)        0.086   paint_pm/score_pm/Mmux_num_mux0001_113
    SLICE_X25Y104.F5     Tif5                  0.773   paint_pm/score_pm/Mmux_num_mux0001_9_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_113_rt
                                                       paint_pm/score_pm/Mmux_num_mux0001_10_f5_0
    SLICE_X25Y104.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_10_f51
    SLICE_X25Y104.Y      Tif6y                 0.291   paint_pm/score_pm/Mmux_num_mux0001_9_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_9_f6
    SLICE_X26Y108.G2     net (fanout=1)        0.681   paint_pm/score_pm/Mmux_num_mux0001_9_f6
    SLICE_X26Y108.F5     Tif5                  0.767   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_6
                                                       paint_pm/score_pm/Mmux_num_mux0001_4_f5
    SLICE_X26Y108.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_4_f5
    SLICE_X26Y108.FX     Tinafx                0.285   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X26Y109.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X26Y109.Y      Tif6y                 0.410   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_2_f7
    SLICE_X56Y109.F1     net (fanout=1)        1.945   paint_pm/score_pm/num_mux0001
    SLICE_X56Y109.X      Tilo                  0.692   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>270
    SLICE_X52Y112.BX     net (fanout=3)        0.928   paint_pm/number_colour_blue<0>
    SLICE_X52Y112.CLK    Tdick                 0.970   final_colour.red_0
                                                       paint_pm/pxlgen_colour_out_red<0>11_f5
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                     13.708ns (5.471ns logic, 8.237ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  26.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_1 (FF)
  Destination:          final_colour.blue_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      13.548ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.334 - 0.371)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_1 to final_colour.blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y113.XQ     Tcko                  0.591   sgnal_pm/siggen_pos_y<1>
                                                       sgnal_pm/siggen_pos_y_1
    SLICE_X24Y104.F3     net (fanout=187)      4.597   sgnal_pm/siggen_pos_y<1>
    SLICE_X24Y104.X      Tilo                  0.692   paint_pm/score_pm/Mmux_num_mux0001_113
                                                       paint_pm/score_pm/Mmux_num_mux0001_113
    SLICE_X25Y104.G4     net (fanout=2)        0.088   paint_pm/score_pm/Mmux_num_mux0001_113
    SLICE_X25Y104.F5     Tif5                  0.773   paint_pm/score_pm/Mmux_num_mux0001_9_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_113_rt_pack_1
                                                       paint_pm/score_pm/Mmux_num_mux0001_10_f5_0
    SLICE_X25Y104.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_10_f51
    SLICE_X25Y104.Y      Tif6y                 0.291   paint_pm/score_pm/Mmux_num_mux0001_9_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_9_f6
    SLICE_X26Y108.G2     net (fanout=1)        0.681   paint_pm/score_pm/Mmux_num_mux0001_9_f6
    SLICE_X26Y108.F5     Tif5                  0.767   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_6
                                                       paint_pm/score_pm/Mmux_num_mux0001_4_f5
    SLICE_X26Y108.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_4_f5
    SLICE_X26Y108.FX     Tinafx                0.285   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X26Y109.FXINA  net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X26Y109.Y      Tif6y                 0.410   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_2_f7
    SLICE_X56Y109.F1     net (fanout=1)        1.945   paint_pm/score_pm/num_mux0001
    SLICE_X56Y109.X      Tilo                  0.692   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>270
    SLICE_X56Y112.BY     net (fanout=3)        0.907   paint_pm/number_colour_blue<0>
    SLICE_X56Y112.CLK    Tsrck                 0.829   final_colour.blue_0
                                                       final_colour.blue_0
    -------------------------------------------------  ---------------------------
    Total                                     13.548ns (5.330ns logic, 8.218ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   13.762|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 3104 paths, 0 nets, and 1286 connections

Design statistics:
   Minimum period:  13.762ns{1}   (Maximum frequency:  72.664MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul  8 15:21:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



