Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan  5 19:38:27 2024
| Host         : LAPTOP-605D38N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Final_timing_summary_routed.rpt -pb Final_timing_summary_routed.pb -rpx Final_timing_summary_routed.rpx -warn_on_violation
| Design       : Final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: D/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.508        0.000                      0                  439        0.117        0.000                      0                  439        4.500        0.000                       0                   323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.508        0.000                      0                  439        0.117        0.000                      0                  439        4.500        0.000                       0                   323  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.250ns (22.941%)  route 4.199ns (77.059%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.262    10.188    B/counter2[15]_i_2_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.332    10.520 r  B/counter2[14]_i_1/O
                         net (fo=1, routed)           0.000    10.520    B/counter2[14]_i_1_n_0
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    B/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[14]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)        0.031    15.028    B/counter2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.278ns (23.335%)  route 4.199ns (76.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.262    10.188    B/counter2[15]_i_2_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.360    10.548 r  B/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.548    B/counter2[1]_i_1_n_0
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    B/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[1]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)        0.075    15.072    B/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.250ns (23.409%)  route 4.090ns (76.591%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.153    10.079    B/counter2[15]_i_2_n_0
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.332    10.411 r  B/counter2[15]_i_1/O
                         net (fo=1, routed)           0.000    10.411    B/counter2[15]_i_1_n_0
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.435    14.776    B/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[15]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y63         FDCE (Setup_fdce_C_D)        0.031    15.030    B/counter2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.250ns (23.418%)  route 4.088ns (76.582%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.151    10.077    B/counter2[15]_i_2_n_0
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.332    10.409 r  B/counter2[13]_i_1/O
                         net (fo=1, routed)           0.000    10.409    B/counter2[13]_i_1_n_0
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.435    14.776    B/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[13]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y63         FDCE (Setup_fdce_C_D)        0.029    15.028    B/counter2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.278ns (23.809%)  route 4.090ns (76.191%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.153    10.079    B/counter2[15]_i_2_n_0
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.360    10.439 r  B/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.439    B/counter2[2]_i_1_n_0
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.435    14.776    B/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[2]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y63         FDCE (Setup_fdce_C_D)        0.075    15.074    B/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.278ns (23.817%)  route 4.088ns (76.183%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.151    10.077    B/counter2[15]_i_2_n_0
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.360    10.437 r  B/counter2[4]_i_1/O
                         net (fo=1, routed)           0.000    10.437    B/counter2[4]_i_1_n_0
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.435    14.776    B/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  B/counter2_reg[4]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y63         FDCE (Setup_fdce_C_D)        0.075    15.074    B/counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.250ns (23.984%)  route 3.962ns (76.016%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.025     9.951    B/counter2[15]_i_2_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.332    10.283 r  B/counter2[11]_i_1/O
                         net (fo=1, routed)           0.000    10.283    B/counter2[11]_i_1_n_0
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    B/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[11]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)        0.029    15.026    B/counter2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.250ns (24.004%)  route 3.957ns (75.996%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.021     9.946    B/counter2[15]_i_2_n_0
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.332    10.278 r  B/counter2[7]_i_1/O
                         net (fo=1, routed)           0.000    10.278    B/counter2[7]_i_1_n_0
    SLICE_X13Y64         FDCE                                         r  B/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.435    14.776    B/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  B/counter2_reg[7]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y64         FDCE (Setup_fdce_C_D)        0.029    15.028    B/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 B/counter_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mode2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.544ns (30.226%)  route 3.564ns (69.774%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.622     5.143    B/clk_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  B/counter_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  B/counter_count_reg[3]/Q
                         net (fo=9, routed)           1.055     6.617    B/counter_count[3]
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.321     6.938 r  B/mode2[0]_i_7/O
                         net (fo=1, routed)           0.877     7.814    B/mode2[0]_i_7_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.328     8.142 r  B/mode2[0]_i_4/O
                         net (fo=2, routed)           0.860     9.002    B/mode2[0]_i_4_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.150     9.152 r  B/mode2[0]_i_3/O
                         net (fo=1, routed)           0.773     9.925    B/mode2[0]_i_3_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I2_O)        0.326    10.251 r  B/mode2[0]_i_1/O
                         net (fo=1, routed)           0.000    10.251    B/mode2[0]_i_1_n_0
    SLICE_X9Y65          FDCE                                         r  B/mode2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.434    14.775    B/clk_IBUF_BUFG
    SLICE_X9Y65          FDCE                                         r  B/mode2_reg[0]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X9Y65          FDCE (Setup_fdce_C_D)        0.029    15.027    B/mode2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 B/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.244ns (23.896%)  route 3.962ns (76.104%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.550     5.071    B/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  B/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.589 r  B/counter2_reg[0]/Q
                         net (fo=3, routed)           0.984     6.573    B/counter2[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.697 r  B/counter2[0]_i_7/O
                         net (fo=2, routed)           0.723     7.420    B/counter2[0]_i_7_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  B/counter2[15]_i_3/O
                         net (fo=1, routed)           1.229     8.773    B/counter2[15]_i_3_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.152     8.925 f  B/counter2[15]_i_2/O
                         net (fo=17, routed)          1.025     9.951    B/counter2[15]_i_2_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.326    10.277 r  B/counter2[9]_i_1/O
                         net (fo=1, routed)           0.000    10.277    B/counter2[9]_i_1_n_0
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    B/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  B/counter2_reg[9]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)        0.075    15.072    B/counter2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.583     1.466    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y72          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.065     1.672    key_de/inst/inst/rx_data[2]
    SLICE_X2Y72          FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.850     1.978    key_de/inst/inst/clk
    SLICE_X2Y72          FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y72          FDCE (Hold_fdce_C_D)         0.076     1.555    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.580     1.463    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y75          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.077     1.682    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.045     1.727 r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.727    key_de/inst/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X2Y75          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.847     1.975    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y75          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.121     1.597    key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.580     1.463    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y74          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/Q
                         net (fo=1, routed)           0.087     1.691    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[10]
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.045     1.736 r  key_de/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.736    key_de/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X2Y74          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.847     1.975    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y74          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.120     1.596    key_de/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 C/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C/RxData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.592     1.475    C/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  C/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C/rxshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.106     1.722    C/p_1_in[0]
    SLICE_X2Y59          FDRE                                         r  C/RxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.862     1.990    C/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  C/RxData_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.075     1.566    C/RxData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.580     1.463    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y75          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.111     1.716    key_de/inst/inst/Ps2Interface_i/p_1_in_0
    SLICE_X2Y75          LUT3 (Prop_lut3_I0_O)        0.048     1.764 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.764    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y75          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.847     1.975    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y75          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.131     1.607    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.584     1.467    key_de/clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.631 r  key_de/key_reg[3]/Q
                         net (fo=5, routed)           0.073     1.705    key_de/last_change[3]
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.750 r  key_de/key_down[22]_i_1/O
                         net (fo=1, routed)           0.000     1.750    key_de/p_0_in[22]
    SLICE_X3Y70          FDCE                                         r  key_de/key_down_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.852     1.980    key_de/clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  key_de/key_down_reg[22]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092     1.572    key_de/key_down_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 C/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C/RxData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.592     1.475    C/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  C/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C/rxshiftreg_reg[2]/Q
                         net (fo=2, routed)           0.111     1.727    C/p_1_in[1]
    SLICE_X2Y60          FDRE                                         r  C/RxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.861     1.989    C/clk_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  C/RxData_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.059     1.549    C/RxData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 C/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C/rxshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.592     1.475    C/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  C/rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C/rxshiftreg_reg[4]/Q
                         net (fo=2, routed)           0.122     1.738    C/p_1_in[3]
    SLICE_X0Y59          FDRE                                         r  C/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.862     1.990    C/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  C/rxshiftreg_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.070     1.558    C/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.581     1.464    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y73          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.119     1.724    key_de/inst/inst/rx_data[5]
    SLICE_X2Y72          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.850     1.978    key_de/inst/inst/clk
    SLICE_X2Y72          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y72          FDCE (Hold_fdce_C_D)         0.063     1.542    key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/op/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/op_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.582     1.465    key_de/op/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  key_de/op/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.148     1.613 f  key_de/op/delay_reg/Q
                         net (fo=1, routed)           0.059     1.672    key_de/op/delay
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.770 r  key_de/op/op_i_1/O
                         net (fo=1, routed)           0.000     1.770    key_de/op/op_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  key_de/op/op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.850     1.978    key_de/op/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  key_de/op/op_reg/C
                         clock pessimism             -0.513     1.465    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120     1.585    key_de/op/op_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68    A/count/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68    A/count/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68    A/count/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69    A/count/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69    A/count/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69    A/count/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69    A/count/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65    A/count/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y70    A/count/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    B/counter_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    B/counter_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    B/counter_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    B/counter_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    B/counter_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    B/counter_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    B/counter_count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    B/counter_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    C/ack_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    B/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    A/count/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    A/count/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    A/count/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65    A/count/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    C/nextstate_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    C/samplecounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    C/samplecounter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   D/u1/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   D/u1/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   D/u1/count_reg[2]/C



