# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AES.vhd" \
"../../../../KeyExpansion.vhd" \
"../../../../AES_tb.vhd" \

# Do not sort compile order
nosort
