/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [37:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_47z;
  wire [6:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_50z;
  wire [12:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [9:0] celloutsig_0_67z;
  wire [5:0] celloutsig_0_68z;
  wire [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_25z[1] & celloutsig_0_23z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[3] & in_data[5]);
  assign celloutsig_0_8z = celloutsig_0_7z[1] | celloutsig_0_3z[3];
  assign celloutsig_0_18z = celloutsig_0_10z[1] | celloutsig_0_13z;
  assign celloutsig_0_47z = celloutsig_0_21z[10:5] + { celloutsig_0_14z[6:2], celloutsig_0_27z };
  assign celloutsig_0_68z = celloutsig_0_9z[6:1] + { celloutsig_0_51z[12:11], celloutsig_0_25z };
  assign celloutsig_0_7z = celloutsig_0_6z + in_data[71:67];
  assign celloutsig_0_10z = celloutsig_0_6z[4:2] + celloutsig_0_6z[3:1];
  assign celloutsig_0_11z = { in_data[8:6], celloutsig_0_6z } + { celloutsig_0_3z[3:1], celloutsig_0_7z };
  assign celloutsig_0_50z = { celloutsig_0_30z[33:27], celloutsig_0_45z, celloutsig_0_9z } / { 1'h1, celloutsig_0_15z[5:2], celloutsig_0_11z, celloutsig_0_47z };
  assign celloutsig_0_9z = { in_data[91:89], celloutsig_0_3z } / { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_11z[7:4], celloutsig_0_3z } / { 1'h1, celloutsig_0_7z[1], celloutsig_0_15z };
  assign celloutsig_0_22z = celloutsig_0_21z / { 1'h1, celloutsig_0_14z[4:1], celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_35z[0], celloutsig_0_29z, celloutsig_0_8z } || { celloutsig_0_28z[3:0], celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_1_1z = celloutsig_1_0z[8:6] || in_data[185:183];
  assign celloutsig_0_13z = celloutsig_0_1z[9:2] || celloutsig_0_11z;
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_8z } || { in_data[20:16], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_22z[0], celloutsig_0_8z, celloutsig_0_9z } || { in_data[15:12], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_63z = celloutsig_0_44z != { celloutsig_0_47z[5:4], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_53z, celloutsig_0_27z, celloutsig_0_53z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:0], celloutsig_1_1z } != celloutsig_1_0z[15:10];
  assign celloutsig_0_35z = celloutsig_0_22z[8:2] | celloutsig_0_4z;
  assign celloutsig_0_51z = celloutsig_0_1z[14:2] | { celloutsig_0_44z, celloutsig_0_7z };
  assign celloutsig_0_6z = celloutsig_0_3z | celloutsig_0_4z[5:1];
  assign celloutsig_1_4z = { in_data[184:177], celloutsig_1_2z } | { celloutsig_1_0z[15], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_2z[5:1], celloutsig_1_3z, celloutsig_1_3z } | { celloutsig_1_0z[9:5], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[65:54], celloutsig_0_0z } | in_data[36:18];
  assign celloutsig_0_14z = celloutsig_0_12z | { celloutsig_0_9z[5], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_10z } | { celloutsig_0_9z[1:0], celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_1_18z = & celloutsig_1_4z[17:5];
  assign celloutsig_1_19z = | { celloutsig_1_14z[4:2], celloutsig_1_18z };
  assign celloutsig_0_17z = | { celloutsig_0_16z[8:7], celloutsig_0_11z };
  assign celloutsig_0_20z = | in_data[40:38];
  assign celloutsig_0_23z = | { in_data[64:32], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_2z = | in_data[5:2];
  assign celloutsig_0_40z = ~^ in_data[36:4];
  assign celloutsig_0_53z = ~^ { celloutsig_0_50z[7:3], celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_32z, celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_37z };
  assign celloutsig_1_3z = ~^ celloutsig_1_2z;
  assign celloutsig_0_24z = ~^ { celloutsig_0_22z[5:2], celloutsig_0_13z };
  assign celloutsig_0_32z = ~^ { in_data[35:18], celloutsig_0_24z };
  assign celloutsig_0_30z = { in_data[72:38], celloutsig_0_10z } >> { celloutsig_0_21z[7:3], celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[13:7] >>> in_data[40:34];
  assign celloutsig_1_14z = celloutsig_1_10z[6:1] >>> celloutsig_1_10z[6:1];
  assign celloutsig_0_3z = in_data[67:63] >>> { celloutsig_0_1z[17:14], celloutsig_0_2z };
  assign celloutsig_0_37z = celloutsig_0_4z[6:2] - celloutsig_0_35z[6:2];
  assign celloutsig_0_45z = celloutsig_0_29z - { celloutsig_0_10z, celloutsig_0_36z };
  assign celloutsig_0_12z = celloutsig_0_1z[11:3] - { celloutsig_0_6z[3:0], celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_9z[7:2], celloutsig_0_13z } - { in_data[12], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_4z = celloutsig_0_1z[14:8] ~^ celloutsig_0_1z[17:11];
  assign celloutsig_0_44z = celloutsig_0_14z[7:0] ~^ celloutsig_0_28z[8:1];
  assign celloutsig_0_67z = { celloutsig_0_51z[9:5], celloutsig_0_3z } ~^ { celloutsig_0_63z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[146:130] ~^ in_data[138:122];
  assign celloutsig_0_21z = { celloutsig_0_3z[4], celloutsig_0_15z, celloutsig_0_3z } ~^ { celloutsig_0_0z[3:1], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_0z[1:0], celloutsig_0_18z, celloutsig_0_20z } ~^ { celloutsig_0_22z[7:5], celloutsig_0_24z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_2z = celloutsig_1_0z[14:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_25z = celloutsig_0_4z[3:0];
  assign { out_data[128], out_data[96], out_data[41:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
