; Top Design: "RRAM_Project_lib:RRAM_Array_Test:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="RRAM_Project_lib:RRAM_Array_Test:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
simulator lang = spectre
global 0
ahdl_include "C:/ADS/RRAM_Project/RRAM_Project_lib/%%R%%R%%A%%M_%%Cell/veriloga/veriloga.va"


simulator lang = ads
simulator lang = spectre
Cell_3_4 (Feature_3 N__136 0 0) RRAM
Cell_2_5 (Feature_2 N__154 0 0) RRAM
Cell_12_1 (Feature_12 N__93 0 0) RRAM
simulator lang = ads
V_Source:SRC15  Feature_15 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 3V, 1199us, 3V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i14, 1799us, i14, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_4_3 (Feature_4 N__141 0 0) RRAM
Cell_3_8 (Feature_3 N__134 0 0) RRAM
simulator lang = ads
V_Source:SRC16  Feature_16 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 3V, 199us, 3V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 3V, 999us, 3V, 1000us, 0V, 1099us, 0V, 1100us, 3V, 1199us, 3V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 3V, 1599us, 3V, 1600us, 0V, 1699us, 0V, 1700us, i15, 1799us, i15, 1800us, 0V) SaveCurrent=1 
Short:I_Probe7  N__159 N__104 Mode=0 SaveCurrent=yes 
simulator lang = spectre
Cell_8_7 (Feature_8 N__159 0 0) RRAM
Cell_6_5 (Feature_6 N__154 0 0) RRAM
Cell_13_3 (Feature_13 N__141 0 0) RRAM
Cell_8_2 (Feature_8 N__147 0 0) RRAM
Cell_2_8 (Feature_2 N__134 0 0) RRAM
Cell_3_7 (Feature_3 N__159 0 0) RRAM
Cell_2_2 (Feature_2 N__147 0 0) RRAM
Cell_2_4 (Feature_2 N__136 0 0) RRAM
Cell_14_2 (Feature_14 N__147 0 0) RRAM
simulator lang = ads
"NMOS":MOSFET32  N__107 Write Bitline_8 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
simulator lang = spectre
Cell_17_3 (Bias N__141 0 0) RRAM
Cell_7_2 (Feature_7 N__147 0 0) RRAM
Cell_7_7 (Feature_7 N__159 0 0) RRAM
simulator lang = ads
V_Source:SRC6  Feature_6 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 3V, 1199us, 3V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 3V, 1599us, 3V, 1600us, 0V, 1699us, 0V, 1700us, i5, 1799us, i5, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_8_3 (Feature_8 N__141 0 0) RRAM
Cell_3_3 (Feature_3 N__141 0 0) RRAM
simulator lang = ads
V_Source:SRC18  Bitline_1 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 0V, 199us, 0V, 200us, 0V, 299us, 0V, 300us, 2V, 399us, 2V, 400us, 0V, 499us, 0V, 500us, 2V, 599us, 2V, 600us, 0V, 699us, 0V, 700us, 2V, 799us, 2V, 800us, 0V, 899us, 0V, 900us, 2V, 999us, 2V, 1000us, 0V, 1099us, 0V, 1100us, 2V, 1199us, 2V, 1200us, 0V, 1299us, 0V, 1300us, 2V, 1399us, 2V, 1400us, 0V, 1499us, 0V, 1500us, 2V, 1599us, 2V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 

i6=0.5
V_Source:SRC4  Feature_4 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 3V, 1199us, 3V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i3, 1799us, i3, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_5_7 (Feature_5 N__159 0 0) RRAM
Cell_15_2 (Feature_15 N__147 0 0) RRAM
Cell_1_1 (Feature_1 N__93 0 0) RRAM
Cell_12_4 (Feature_12 N__136 0 0) RRAM
Cell_4_8 (Feature_4 N__134 0 0) RRAM
Cell_5_5 (Feature_5 N__154 0 0) RRAM
Cell_4_5 (Feature_4 N__154 0 0) RRAM
Cell_16_4 (Feature_16 N__136 0 0) RRAM
simulator lang = ads

i7=0.5
simulator lang = spectre
Cell_15_5 (Feature_15 N__154 0 0) RRAM
Cell_6_4 (Feature_6 N__136 0 0) RRAM
simulator lang = ads
V_Source:SRC22  Bitline_5 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 2V, 199us, 2V, 200us, 0V, 299us, 0V, 300us, 2V, 399us, 2V, 400us, 0V, 499us, 0V, 500us, 2V, 599us, 2V, 600us, 0V, 699us, 0V, 700us, 2V, 799us, 2V, 800us, 0V, 899us, 0V, 900us, 0V, 999us, 0V, 1000us, 0V, 1099us, 0V, 1100us, 2V, 1199us, 2V, 1200us, 0V, 1299us, 0V, 1300us, 2V, 1399us, 2V, 1400us, 0V, 1499us, 0V, 1500us, 2V, 1599us, 2V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 
Tran:Tran1 StartTime=0.0 usec StopTime=1800 usec MaxTimeStep=0.5 usec LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes ImpSkipTotalEnergy=1000 ImpLFEOn=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

simulator lang = spectre
Cell_5_1 (Feature_5 N__93 0 0) RRAM
Cell_16_8 (Feature_16 N__134 0 0) RRAM
Cell_14_3 (Feature_14 N__141 0 0) RRAM
simulator lang = ads
V_Source:SRC11  Feature_11 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i10, 1799us, i10, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_9_5 (Feature_9 N__154 0 0) RRAM
Cell_12_7 (Feature_12 N__159 0 0) RRAM
Cell_2_7 (Feature_2 N__159 0 0) RRAM
Cell_6_7 (Feature_6 N__159 0 0) RRAM
Cell_15_4 (Feature_15 N__136 0 0) RRAM
Cell_3_6 (Feature_3 N__148 0 0) RRAM
Cell_10_7 (Feature_10 N__159 0 0) RRAM
Cell_16_6 (Feature_16 N__148 0 0) RRAM
simulator lang = ads
Short:I_Probe4  N__136 N__112 Mode=0 SaveCurrent=yes 
simulator lang = spectre
Cell_15_7 (Feature_15 N__159 0 0) RRAM
Cell_17_8 (Bias N__134 0 0) RRAM
Cell_7_4 (Feature_7 N__136 0 0) RRAM
simulator lang = ads
V_Source:SRC10  Feature_10 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i9, 1799us, i9, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_6_2 (Feature_6 N__147 0 0) RRAM
Cell_4_6 (Feature_4 N__148 0 0) RRAM
simulator lang = ads
V_Source:SRC9  Feature_9 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 3V, 399us, 3V, 400us, 0V, 499us, 0V, 500us, 3V, 599us, 3V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i8, 1799us, i8, 1800us, 0V) SaveCurrent=1 
V_Source:SRC24  Bitline_7 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 2V, 199us, 2V, 200us, 0V, 299us, 0V, 300us, 2V, 399us, 2V, 400us, 0V, 499us, 0V, 500us, 2V, 599us, 2V, 600us, 0V, 699us, 0V, 700us, 2V, 799us, 2V, 800us, 0V, 899us, 0V, 900us, 2V, 999us, 2V, 1000us, 0V, 1099us, 0V, 1100us, 2V, 1199us, 2V, 1200us, 0V, 1299us, 0V, 1300us, 0V, 1399us, 0V, 1400us, 0V, 1499us, 0V, 1500us, 2V, 1599us, 2V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_16_2 (Feature_16 N__147 0 0) RRAM
Cell_11_4 (Feature_11 N__136 0 0) RRAM
simulator lang = ads
"NMOS":MOSFET33  N__107 Read N__120 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
simulator lang = spectre
Cell_9_1 (Feature_9 N__93 0 0) RRAM
simulator lang = ads

i8=0.5
simulator lang = spectre
Cell_14_8 (Feature_14 N__134 0 0) RRAM
simulator lang = ads
"NMOS":MOSFET38  N__131 Read N__135 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
simulator lang = spectre
Cell_6_1 (Feature_6 N__93 0 0) RRAM
Cell_16_5 (Feature_16 N__154 0 0) RRAM
Cell_11_7 (Feature_11 N__159 0 0) RRAM
simulator lang = ads
"NMOS":MOSFET26  N__149 Write Bitline_2 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
V_Source:SRC1  Feature_1 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i0, 1799us, i0, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_10_5 (Feature_10 N__154 0 0) RRAM
simulator lang = ads
V_Source:SRC21  Bitline_4 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 2V, 199us, 2V, 200us, 0V, 299us, 0V, 300us, 2V, 399us, 2V, 400us, 0V, 499us, 0V, 500us, 2V, 599us, 2V, 600us, 0V, 699us, 0V, 700us, 0V, 799us, 0V, 800us, 0V, 899us, 0V, 900us, 2V, 999us, 2V, 1000us, 0V, 1099us, 0V, 1100us, 2V, 1199us, 2V, 1200us, 0V, 1299us, 0V, 1300us, 2V, 1399us, 2V, 1400us, 0V, 1499us, 0V, 1500us, 2V, 1599us, 2V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_11_3 (Feature_11 N__141 0 0) RRAM
Cell_10_2 (Feature_10 N__147 0 0) RRAM
simulator lang = ads

i9=0.5
simulator lang = spectre
Cell_15_8 (Feature_15 N__134 0 0) RRAM
Cell_14_7 (Feature_14 N__159 0 0) RRAM
Cell_1_4 (Feature_1 N__136 0 0) RRAM
Cell_10_6 (Feature_10 N__148 0 0) RRAM
Cell_2_1 (Feature_2 N__93 0 0) RRAM
Cell_3_1 (Feature_3 N__93 0 0) RRAM
Cell_7_1 (Feature_7 N__93 0 0) RRAM
Cell_10_4 (Feature_10 N__136 0 0) RRAM
Cell_7_6 (Feature_7 N__148 0 0) RRAM
Cell_9_2 (Feature_9 N__147 0 0) RRAM
Cell_14_6 (Feature_14 N__148 0 0) RRAM
Cell_13_7 (Feature_13 N__159 0 0) RRAM
Cell_12_8 (Feature_12 N__134 0 0) RRAM
Cell_4_7 (Feature_4 N__159 0 0) RRAM
Cell_11_1 (Feature_11 N__93 0 0) RRAM
Cell_16_7 (Feature_16 N__159 0 0) RRAM
Cell_16_1 (Feature_16 N__93 0 0) RRAM
simulator lang = ads
"NMOS":MOSFET30  N__100 Write Bitline_6 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 

i2=0.5
simulator lang = spectre
Cell_1_5 (Feature_1 N__154 0 0) RRAM
Cell_1_8 (Feature_1 N__134 0 0) RRAM
Cell_7_3 (Feature_7 N__141 0 0) RRAM
Cell_1_2 (Feature_1 N__147 0 0) RRAM
simulator lang = ads
"NMOS":MOSFET34  N__104 Read N__101 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
simulator lang = spectre
Cell_11_2 (Feature_11 N__147 0 0) RRAM
simulator lang = ads
V_Source:SRC34  Read 0 Type="VtPWL" V_Tran=pwl(time, 0us,0V,1600us,0V,1601us,3V,1800us,3V) SaveCurrent=1 
V_Source:SRC26  Write 0 Type="VtPWL" V_Tran=pwl(time, 0us,3V,1599us,3V,1600us,0V,1800us,0V) SaveCurrent=1 
V_Source:SRC19  Bitline_2 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 2V, 199us, 2V, 200us, 0V, 299us, 0V, 300us, 0V, 399us, 0V, 400us, 0V, 499us, 0V, 500us, 2V, 599us, 2V, 600us, 0V, 699us, 0V, 700us, 2V, 799us, 2V, 800us, 0V, 899us, 0V, 900us, 2V, 999us, 2V, 1000us, 0V, 1099us, 0V, 1100us, 2V, 1199us, 2V, 1200us, 0V, 1299us, 0V, 1300us, 2V, 1399us, 2V, 1400us, 0V, 1499us, 0V, 1500us, 2V, 1599us, 2V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 
V_Source:SRC17  Bias 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, 0.5V, 1799us, 0.5V, 1800us, 0V) SaveCurrent=1 
V_Source:SRC25  Bitline_8 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 2V, 199us, 2V, 200us, 0V, 299us, 0V, 300us, 2V, 399us, 2V, 400us, 0V, 499us, 0V, 500us, 2V, 599us, 2V, 600us, 0V, 699us, 0V, 700us, 2V, 799us, 2V, 800us, 0V, 899us, 0V, 900us, 2V, 999us, 2V, 1000us, 0V, 1099us, 0V, 1100us, 2V, 1199us, 2V, 1200us, 0V, 1299us, 0V, 1300us, 2V, 1399us, 2V, 1400us, 0V, 1499us, 0V, 1500us, 0V, 1599us, 0V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 
V_Source:SRC23  Bitline_6 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 2V, 199us, 2V, 200us, 0V, 299us, 0V, 300us, 2V, 399us, 2V, 400us, 0V, 499us, 0V, 500us, 2V, 599us, 2V, 600us, 0V, 699us, 0V, 700us, 2V, 799us, 2V, 800us, 0V, 899us, 0V, 900us, 2V, 999us, 2V, 1000us, 0V, 1099us, 0V, 1100us, 0V, 1199us, 0V, 1200us, 0V, 1299us, 0V, 1300us, 2V, 1399us, 2V, 1400us, 0V, 1499us, 0V, 1500us, 2V, 1599us, 2V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 
V_Source:SRC20  Bitline_3 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 2V, 199us, 2V, 200us, 0V, 299us, 0V, 300us, 2V, 399us, 2V, 400us, 0V, 499us, 0V, 500us, 0V, 599us, 0V, 600us, 0V, 699us, 0V, 700us, 2V, 799us, 2V, 800us, 0V, 899us, 0V, 900us, 2V, 999us, 2V, 1000us, 0V, 1099us, 0V, 1100us, 2V, 1199us, 2V, 1200us, 0V, 1299us, 0V, 1300us, 2V, 1399us, 2V, 1400us, 0V, 1499us, 0V, 1500us, 2V, 1599us, 2V, 1600us, 0V, 1699us, 0V, 1700us, 0V, 1799us, 0V, 1800us, 0V) SaveCurrent=1 
V_Source:SRC13  Feature_13 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 3V, 199us, 3V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 3V, 999us, 3V, 1000us, 0V, 1099us, 0V, 1100us, 3V, 1199us, 3V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 3V, 1599us, 3V, 1600us, 0V, 1699us, 0V, 1700us, i12, 1799us, i12, 1800us, 0V) SaveCurrent=1 
V_Source:SRC14  Feature_14 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i13, 1799us, i13, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_4_2 (Feature_4 N__147 0 0) RRAM
simulator lang = ads
V_Source:SRC12  Feature_12 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 3V, 199us, 3V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 3V, 799us, 3V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i11, 1799us, i11, 1800us, 0V) SaveCurrent=1 
V_Source:SRC3  Feature_3 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 3V, 1399us, 3V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i2, 1799us, i2, 1800us, 0V) SaveCurrent=1 
V_Source:SRC5  Feature_5 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 3V, 199us, 3V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 3V, 799us, 3V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i4, 1799us, i4, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_4_1 (Feature_4 N__93 0 0) RRAM
simulator lang = ads
V_Source:SRC8  Feature_8 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 3V, 399us, 3V, 400us, 0V, 499us, 0V, 500us, 3V, 599us, 3V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i7, 1799us, i7, 1800us, 0V) SaveCurrent=1 
V_Source:SRC7  Feature_7 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 1V, 799us, 1V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 1V, 1199us, 1V, 1200us, 0V, 1299us, 0V, 1300us, 1V, 1399us, 1V, 1400us, 0V, 1499us, 0V, 1500us, 1V, 1599us, 1V, 1600us, 0V, 1699us, 0V, 1700us, i6, 1799us, i6, 1800us, 0V) SaveCurrent=1 
V_Source:SRC2  Feature_2 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 99us, 0V, 100us, 1V, 199us, 1V, 200us, 0V, 299us, 0V, 300us, 1V, 399us, 1V, 400us, 0V, 499us, 0V, 500us, 1V, 599us, 1V, 600us, 0V, 699us, 0V, 700us, 3V, 799us, 3V, 800us, 0V, 899us, 0V, 900us, 1V, 999us, 1V, 1000us, 0V, 1099us, 0V, 1100us, 3V, 1199us, 3V, 1200us, 0V, 1299us, 0V, 1300us, 3V, 1399us, 3V, 1400us, 0V, 1499us, 0V, 1500us, 3V, 1599us, 3V, 1600us, 0V, 1699us, 0V, 1700us, i1, 1799us, i1, 1800us, 0V) SaveCurrent=1 
simulator lang = spectre
Cell_15_1 (Feature_15 N__93 0 0) RRAM
Cell_13_1 (Feature_13 N__93 0 0) RRAM
Cell_14_1 (Feature_14 N__93 0 0) RRAM
Cell_10_1 (Feature_10 N__93 0 0) RRAM
Cell_8_8 (Feature_8 N__134 0 0) RRAM
Cell_17_1 (Bias N__93 0 0) RRAM
Cell_13_6 (Feature_13 N__148 0 0) RRAM
Cell_12_2 (Feature_12 N__147 0 0) RRAM
Cell_13_2 (Feature_13 N__147 0 0) RRAM
Cell_17_2 (Bias N__147 0 0) RRAM
Cell_5_2 (Feature_5 N__147 0 0) RRAM
Cell_3_2 (Feature_3 N__147 0 0) RRAM
Cell_8_1 (Feature_8 N__93 0 0) RRAM
Cell_10_3 (Feature_10 N__141 0 0) RRAM
Cell_16_3 (Feature_16 N__141 0 0) RRAM
Cell_12_3 (Feature_12 N__141 0 0) RRAM
Cell_15_3 (Feature_15 N__141 0 0) RRAM
Cell_1_3 (Feature_1 N__141 0 0) RRAM
Cell_6_3 (Feature_6 N__141 0 0) RRAM
Cell_5_3 (Feature_5 N__141 0 0) RRAM
Cell_2_3 (Feature_2 N__141 0 0) RRAM
Cell_9_3 (Feature_9 N__141 0 0) RRAM
Cell_13_4 (Feature_13 N__136 0 0) RRAM
Cell_1_6 (Feature_1 N__148 0 0) RRAM
Cell_17_4 (Bias N__136 0 0) RRAM
Cell_14_4 (Feature_14 N__136 0 0) RRAM
Cell_8_4 (Feature_8 N__136 0 0) RRAM
Cell_5_4 (Feature_5 N__136 0 0) RRAM
Cell_4_4 (Feature_4 N__136 0 0) RRAM
Cell_9_4 (Feature_9 N__136 0 0) RRAM
Cell_17_7 (Bias N__159 0 0) RRAM
Cell_15_6 (Feature_15 N__148 0 0) RRAM
Cell_17_6 (Bias N__148 0 0) RRAM
Cell_14_5 (Feature_14 N__154 0 0) RRAM
Cell_17_5 (Bias N__154 0 0) RRAM
Cell_10_8 (Feature_10 N__134 0 0) RRAM
Cell_11_8 (Feature_11 N__134 0 0) RRAM
Cell_13_8 (Feature_13 N__134 0 0) RRAM
Cell_11_6 (Feature_11 N__148 0 0) RRAM
Cell_12_5 (Feature_12 N__154 0 0) RRAM
Cell_12_6 (Feature_12 N__148 0 0) RRAM
Cell_11_5 (Feature_11 N__154 0 0) RRAM
Cell_13_5 (Feature_13 N__154 0 0) RRAM
Cell_2_6 (Feature_2 N__148 0 0) RRAM
Cell_5_6 (Feature_5 N__148 0 0) RRAM
Cell_6_6 (Feature_6 N__148 0 0) RRAM
Cell_8_6 (Feature_8 N__148 0 0) RRAM
Cell_9_6 (Feature_9 N__148 0 0) RRAM
Cell_7_5 (Feature_7 N__154 0 0) RRAM
Cell_8_5 (Feature_8 N__154 0 0) RRAM
Cell_3_5 (Feature_3 N__154 0 0) RRAM
Cell_6_8 (Feature_6 N__134 0 0) RRAM
Cell_7_8 (Feature_7 N__134 0 0) RRAM
Cell_1_7 (Feature_1 N__159 0 0) RRAM
Cell_5_8 (Feature_5 N__134 0 0) RRAM
Cell_9_8 (Feature_9 N__134 0 0) RRAM
Cell_9_7 (Feature_9 N__159 0 0) RRAM
simulator lang = ads
"NMOS":MOSFET36  N__102 Read N__103 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 

i3=0.5

i11=0.5
"NMOS":MOSFET40  N__150 Read N__156 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 

i10=0.5

i0=0.5

i14=0.5
"NMOS":MOSFET35  N__100 Read N__110 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET37  N__112 Read N__111 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET29  N__102 Write Bitline_5 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET39  N__149 Read N__137 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET2  N__150 Write Bitline_1 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET31  N__104 Write Bitline_7 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET28  N__112 Write Bitline_4 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET27  N__131 Write Bitline_3 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
simulator lang=spice
.include 'D:/RRAM_Project/180nm_spice.pl'
simulator lang=ads

i15=0.5

i13=0.5

i12=0.5

i5=0.5

i4=0.5

i1=0.5
Short:I_Probe6  N__148 N__100 Mode=0 SaveCurrent=yes 
Short:I_Probe8  N__134 N__107 Mode=0 SaveCurrent=yes 
Short:I_Probe2  N__147 N__149 Mode=0 SaveCurrent=yes 
Short:I_Probe1  N__93 N__150 Mode=0 SaveCurrent=yes 
Short:I_Probe3  N__141 N__131 Mode=0 SaveCurrent=yes 
Short:I_Probe5  N__154 N__102 Mode=0 SaveCurrent=yes 
#uselib "ckt" , "CCVS"
CCVS:SRC35  N__156 0 output_1 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
#uselib "ckt" , "CCVS"
CCVS:SRC49  N__135 0 output_3 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
#uselib "ckt" , "CCVS"
CCVS:SRC52  N__110 0 output_6 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
#uselib "ckt" , "CCVS"
CCVS:SRC51  N__103 0 output_5 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
#uselib "ckt" , "CCVS"
CCVS:SRC54  N__120 0 output_8 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
#uselib "ckt" , "CCVS"
CCVS:SRC48  N__137 0 output_2 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
#uselib "ckt" , "CCVS"
CCVS:SRC50  N__111 0 output_4 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
#uselib "ckt" , "CCVS"
CCVS:SRC53  N__101 0 output_7 0 G=10 kOhm T=0.0 nsec R1=1 Ohm R2=0 Ohm F=0.0 GHz 
