$date
	Thu Oct 02 21:34:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_ff_tb $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var reg 1 # CLK $end
$var reg 1 $ R $end
$var reg 1 % S $end
$scope module uut $end
$var wire 1 & CLK $end
$var wire 1 " Qbar $end
$var wire 1 ' R $end
$var wire 1 ( S $end
$var reg 1 ) Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0(
0'
0&
0%
0$
0#
x"
x!
$end
#2
1%
1(
#5
0"
1)
1!
1#
1&
#10
0#
0&
#12
0%
0(
#15
1#
1&
#20
0#
0&
#22
1$
1'
#25
1"
0)
0!
1#
1&
#30
0#
0&
#32
0$
0'
#35
1#
1&
#40
0#
0&
#42
1$
1'
1%
1(
#45
x"
x)
x!
1#
1&
#50
0#
0&
#52
0$
0'
0%
0(
#55
1#
1&
#60
0#
0&
#65
1#
1&
#70
0#
0&
#72
