# Systolic Array-based AI Accelerator

## Overview
Designed a 3×3/9×9 systolic array accelerator on Artix-7 FPGA using MicroBlaze and AXI4, achieving low-latency matrix/convolution computation for AI workloads.

## Features
- FSM-based control with interrupt handling
- Achieved up to 3.6 Gbps throughput
- Optimized BRAM usage for efficient memory management
- Supports both 2D convolution and matrix multiplication

## Tools & Technologies
- Xilinx Vivado 2023.1
- MicroBlaze Soft Processor
- AXI4 Protocol
- FPGA: Xilinx Artix-7

## Results
- High-performance computation for CNN-like workloads
- Reduced latency for real-time operations

## Author
**Eresh**  
M.Tech in VLSI Design & Embedded Systems – RV College of Engineering  
[LinkedIn](https://linkedin.com/in/eresh-g-k-b97532244) | [GitHub](https://github.com/eresh-vlsi)
