# RISC_V_Single_Cycle_Processor

My implementation of the RISC-V Single Cycle Processor 

Reference Textbook: `Digital Design and Computer Architecture: RISC-V Edition by Sarah L. Harris and David Harris` 

The Single Cycle Processor Design Specification: 

![image](https://user-images.githubusercontent.com/37037342/232227351-18115bc2-6f23-4f39-a2f4-f87c626f9750.png)

Enhanced Datapath for jal: 

![image](https://user-images.githubusercontent.com/37037342/232227130-467794d7-d070-4f97-81e4-020c1a853571.png) ![image](https://user-images.githubusercontent.com/37037342/232227196-5d878978-8793-4c3c-a52d-8207da7e9b2a.png)
