# Hardware-in-the-Loop (DiY) with STM32F7 & Spartan-7 (Cmod S7)

# ‚ö°   Three-Phase PFC (Phase Lock Lookup) 
 ![IMG_3001](https://github.com/user-attachments/assets/965281d8-26f1-4e53-920c-ff94b99f25d3)
<img width="1250" height="881" alt="Pasted image 20250511104047" src="https://github.com/user-attachments/assets/ec46c701-d324-4950-be88-652f79f3bce3" />
<img width="1252" height="886" alt="Pasted image 20250511104250" src="https://github.com/user-attachments/assets/f80536e8-9f37-45f2-bca7-b0103ae949f8" />
<img width="1260" height="883" alt="Pasted image 20250511104432" src="https://github.com/user-attachments/assets/21e63108-2f31-42b0-ad9c-b97e8b5e1981" />


## üì¶ Project Structure


```text
HIL-3Phase-PFC
‚îú‚îÄ‚îÄ stf7
‚îÇ   ‚îú‚îÄ‚îÄ stf7
‚îÇ      ‚îú‚îÄ‚îÄ main.c (All code and binaries)
‚îÇ      ‚îî‚îÄ‚îÄ 3ph.elf
‚îÇ   ‚îú‚îÄ‚îÄ matlab
‚îÇ        ‚îú‚îÄ‚îÄ*.slx (All Simulink & Matlab files for the STM32F7)
‚îÇ       
‚îú‚îÄ‚îÄ matlab
‚îÇ    ‚îú‚îÄ‚îÄ sim
‚îÇ        ‚îú‚îÄ‚îÄ *.slx (All Simulink files for the Spartan7)
‚îú‚îÄ‚îÄ vivado_lite
‚îÇ    ‚îú‚îÄ‚îÄ All vivado files for the project
‚îú‚îÄ‚îÄ ips
‚îÇ    ‚îú‚îÄ‚îÄ All vivado IPs for the project
‚îî‚îÄ‚îÄ README.md
```

---

## ‚öôÔ∏è System Overview

- **Application**: Digital control of a 3-phase PFC converter in real time using PLL Dsogi. 
- **Controller**: [STM32F767ZI](https://www.st.com/en/microcontrollers-microprocessors/stm32f767zi.html) (ARM Cortex-M7 @ 216MHz)
- **FPGA**: [Xilinx Spartan-7]([https://www.xilinx.com/products/silicon-devices/fpga/spartan-7.html](https://digilent.com/reference/programmable-logic/cmod-s7/start?srsltid=AfmBOoojzAp3UFWknBTC8u0UD9v_59Jb_aViLxQRlHvzghQaHIN17zJ2))
- **Mode**: Hardware-in-the-Loop with real-time plant emulation in FPGA

---

## üîå Key Features

- Real-time HIL simulation of a 3-phase AC/DC PFC stage
- FPGA-based fast plant model (fixed-step solver at 110MHz rate), FETs were linearize.
- Digital control loop implementation on STM32F7 @8Khz (which is ok for a S7) (PID, PLL Dsogi).
- MATLAB/Simulink/Simscape model for validation using PiL, MiL.
- Scalable for DSP or other FPGA platforms.

---

## üß† Technical Highlights

| Component | Function |
|----------|----------|
| `Spartan-7 FPGA` | Emulates PFC power stage dynamics in real time |
| `STM32F7 MCU` | Executes control algorithms (current, voltage regulation) |
| `MATLAB/Simulink` | Design, test, and compare control loops and plant models |

---


---

## üöÄ Getting Started

### ‚úÖ Prerequisites
- STM32CubeIDE 1.15+
- Vivado 2022.1 or later
- MATLAB R2022b
- STM32F767ZI Nucleo or custom board
- Spartan-7 FPGA board (e.g., Digilent Cmod S7 or custom design)

### üß™ Quick Test
1. Flash the STM32 with `pfc3van.elf/`
2. Load bitstream to FPGA from `design_1_wrapper.bin/`
3. Run host-side script or GUI to initiate control loop test
4. Observe performance via scope

---

## üß∞ Tools Used

- **STM32CubeMX / STM32CubeIDE** ‚Äì Microcontroller development
- **Xilinx Vivado** ‚Äì FPGA synthesis and implementation
- **MATLAB/Simulink/Simscape** ‚Äì Plant and control modeling

---

## üìà Future Work

- CAN/EtherCAT interface for industrial integration  
- Adaptive control algorithms  
- Integration with real-time OS (FreeRTOS)  
- PWM jitter analysis and suppression  
- Fully parameterized VHDL generator from Simulink  

---

## ü§ù Contributions

Contributions, bug reports, and feature requests are welcome.  
Please open an [Issue]([https://github.com/yourusername/HIL-3Phase-PFC/issues](https://github.com/angrram/Three_Phase_PFC/pulls)) or submit a [Pull Request](https://github.com/angrram/Three_Phase_PFC/pulls).

---

## üìÑ License

This project is licensed under the MIT License. See the [LICENSE](./LICENSE) file for details.

---

## üì´ Contact

- Lead Developer: **Angel Rodriguez**  
- Email: `ang.rodr97@gmail.com` Subject:  `HIL PFC 3PH`


---

> ‚ö†Ô∏è This project is for research and development purposes. Not certified for use in safety-critical or production energy systems.
