
Soutra-Plainsong-Metronome_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d158  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0800d2f8  0800d2f8  0001d2f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbfc  0800dbfc  0002015c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbfc  0800dbfc  0001dbfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc04  0800dc04  0002015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc04  0800dc04  0001dc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dc08  0800dc08  0001dc08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  0800dc0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000064ec  2000015c  0800dd68  0002015c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006648  0800dd68  00026648  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025ca8  00000000  00000000  000201cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000058af  00000000  00000000  00045e77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002078  00000000  00000000  0004b728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000077ad  00000000  00000000  0004d7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000286a1  00000000  00000000  00054f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0776  00000000  00000000  0007d5ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000018f5  00000000  00000000  0011dd64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008db0  00000000  00000000  0011f65c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0012840c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000015c 	.word	0x2000015c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d2e0 	.word	0x0800d2e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000160 	.word	0x20000160
 80001dc:	0800d2e0 	.word	0x0800d2e0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000590:	f001 f9fa 	bl	8001988 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000594:	f000 f880 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000598:	f000 f97e 	bl	8000898 <MX_GPIO_Init>
  MX_I2C1_Init();
 800059c:	f000 f8ea 	bl	8000774 <MX_I2C1_Init>
  MX_I2S2_Init();
 80005a0:	f000 f916 	bl	80007d0 <MX_I2S2_Init>
  MX_SPI1_Init();
 80005a4:	f000 f942 	bl	800082c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80005a8:	f000 fe74 	bl	8001294 <OLED_Init>
  OLED_DisplayStartupLogo();
 80005ac:	f000 fefc 	bl	80013a8 <OLED_DisplayStartupLogo>
  OLED_Clear();
 80005b0:	f000 feb0 	bl	8001314 <OLED_Clear>
  OLED_UpdateScreen();
 80005b4:	f000 feba 	bl	800132c <OLED_UpdateScreen>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005b8:	f008 fcca 	bl	8008f50 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of inputEventQueue */
  inputEventQueueHandle = osMessageQueueNew (50, 8, &inputEventQueue_attributes);
 80005bc:	4a21      	ldr	r2, [pc, #132]	; (8000644 <main+0xb8>)
 80005be:	2108      	movs	r1, #8
 80005c0:	2032      	movs	r0, #50	; 0x32
 80005c2:	f008 fdd1 	bl	8009168 <osMessageQueueNew>
 80005c6:	4603      	mov	r3, r0
 80005c8:	4a1f      	ldr	r2, [pc, #124]	; (8000648 <main+0xbc>)
 80005ca:	6013      	str	r3, [r2, #0]

  /* creation of defaultScreenQueue */
  defaultScreenQueueHandle = osMessageQueueNew (50, 8, &defaultScreenQueue_attributes);
 80005cc:	4a1f      	ldr	r2, [pc, #124]	; (800064c <main+0xc0>)
 80005ce:	2108      	movs	r1, #8
 80005d0:	2032      	movs	r0, #50	; 0x32
 80005d2:	f008 fdc9 	bl	8009168 <osMessageQueueNew>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a1d      	ldr	r2, [pc, #116]	; (8000650 <main+0xc4>)
 80005da:	6013      	str	r3, [r2, #0]

  /* creation of screenQueue */
  screenQueueHandle = osMessageQueueNew (50, 8, &screenQueue_attributes);
 80005dc:	4a1d      	ldr	r2, [pc, #116]	; (8000654 <main+0xc8>)
 80005de:	2108      	movs	r1, #8
 80005e0:	2032      	movs	r0, #50	; 0x32
 80005e2:	f008 fdc1 	bl	8009168 <osMessageQueueNew>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a1b      	ldr	r2, [pc, #108]	; (8000658 <main+0xcc>)
 80005ea:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(Start_Input_Task, NULL, &Input_Task_attributes);
 80005ec:	4a1b      	ldr	r2, [pc, #108]	; (800065c <main+0xd0>)
 80005ee:	2100      	movs	r1, #0
 80005f0:	481b      	ldr	r0, [pc, #108]	; (8000660 <main+0xd4>)
 80005f2:	f008 fd0c 	bl	800900e <osThreadNew>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a1a      	ldr	r2, [pc, #104]	; (8000664 <main+0xd8>)
 80005fa:	6013      	str	r3, [r2, #0]

  /* creation of UI_Control_Task */
  UI_Control_TaskHandle = osThreadNew(Start_UI_Control_Task, NULL, &UI_Control_Task_attributes);
 80005fc:	4a1a      	ldr	r2, [pc, #104]	; (8000668 <main+0xdc>)
 80005fe:	2100      	movs	r1, #0
 8000600:	481a      	ldr	r0, [pc, #104]	; (800066c <main+0xe0>)
 8000602:	f008 fd04 	bl	800900e <osThreadNew>
 8000606:	4603      	mov	r3, r0
 8000608:	4a19      	ldr	r2, [pc, #100]	; (8000670 <main+0xe4>)
 800060a:	6013      	str	r3, [r2, #0]

  /* creation of Metronome_Task */
  Metronome_TaskHandle = osThreadNew(Start_Metronome_Engine_Task, NULL, &Metronome_Task_attributes);
 800060c:	4a19      	ldr	r2, [pc, #100]	; (8000674 <main+0xe8>)
 800060e:	2100      	movs	r1, #0
 8000610:	4819      	ldr	r0, [pc, #100]	; (8000678 <main+0xec>)
 8000612:	f008 fcfc 	bl	800900e <osThreadNew>
 8000616:	4603      	mov	r3, r0
 8000618:	4a18      	ldr	r2, [pc, #96]	; (800067c <main+0xf0>)
 800061a:	6013      	str	r3, [r2, #0]

  /* creation of Audio_Out_Task */
  Audio_Out_TaskHandle = osThreadNew(Start_Audio_Out_Task, NULL, &Audio_Out_Task_attributes);
 800061c:	4a18      	ldr	r2, [pc, #96]	; (8000680 <main+0xf4>)
 800061e:	2100      	movs	r1, #0
 8000620:	4818      	ldr	r0, [pc, #96]	; (8000684 <main+0xf8>)
 8000622:	f008 fcf4 	bl	800900e <osThreadNew>
 8000626:	4603      	mov	r3, r0
 8000628:	4a17      	ldr	r2, [pc, #92]	; (8000688 <main+0xfc>)
 800062a:	6013      	str	r3, [r2, #0]

  /* creation of Screen */
  ScreenHandle = osThreadNew(Screen_Task, NULL, &Screen_attributes);
 800062c:	4a17      	ldr	r2, [pc, #92]	; (800068c <main+0x100>)
 800062e:	2100      	movs	r1, #0
 8000630:	4817      	ldr	r0, [pc, #92]	; (8000690 <main+0x104>)
 8000632:	f008 fcec 	bl	800900e <osThreadNew>
 8000636:	4603      	mov	r3, r0
 8000638:	4a16      	ldr	r2, [pc, #88]	; (8000694 <main+0x108>)
 800063a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800063c:	f008 fcac 	bl	8008f98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000640:	e7fe      	b.n	8000640 <main+0xb4>
 8000642:	bf00      	nop
 8000644:	0800d92c 	.word	0x0800d92c
 8000648:	20000290 	.word	0x20000290
 800064c:	0800d944 	.word	0x0800d944
 8000650:	20000294 	.word	0x20000294
 8000654:	0800d95c 	.word	0x0800d95c
 8000658:	20000298 	.word	0x20000298
 800065c:	0800d878 	.word	0x0800d878
 8000660:	08000c79 	.word	0x08000c79
 8000664:	2000027c 	.word	0x2000027c
 8000668:	0800d89c 	.word	0x0800d89c
 800066c:	08000e21 	.word	0x08000e21
 8000670:	20000280 	.word	0x20000280
 8000674:	0800d8c0 	.word	0x0800d8c0
 8000678:	08001029 	.word	0x08001029
 800067c:	20000284 	.word	0x20000284
 8000680:	0800d8e4 	.word	0x0800d8e4
 8000684:	08001039 	.word	0x08001039
 8000688:	20000288 	.word	0x20000288
 800068c:	0800d908 	.word	0x0800d908
 8000690:	08001049 	.word	0x08001049
 8000694:	2000028c 	.word	0x2000028c

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b094      	sub	sp, #80	; 0x50
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 0320 	add.w	r3, r7, #32
 80006a2:	2230      	movs	r2, #48	; 0x30
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f00c f9ec 	bl	800ca84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	f107 030c 	add.w	r3, r7, #12
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
 80006ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006bc:	2300      	movs	r3, #0
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	4b2a      	ldr	r3, [pc, #168]	; (800076c <SystemClock_Config+0xd4>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c4:	4a29      	ldr	r2, [pc, #164]	; (800076c <SystemClock_Config+0xd4>)
 80006c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ca:	6413      	str	r3, [r2, #64]	; 0x40
 80006cc:	4b27      	ldr	r3, [pc, #156]	; (800076c <SystemClock_Config+0xd4>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006d8:	2300      	movs	r3, #0
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	4b24      	ldr	r3, [pc, #144]	; (8000770 <SystemClock_Config+0xd8>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006e4:	4a22      	ldr	r2, [pc, #136]	; (8000770 <SystemClock_Config+0xd8>)
 80006e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80006ea:	6013      	str	r3, [r2, #0]
 80006ec:	4b20      	ldr	r3, [pc, #128]	; (8000770 <SystemClock_Config+0xd8>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006f8:	2303      	movs	r3, #3
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000700:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000702:	2301      	movs	r3, #1
 8000704:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000706:	2310      	movs	r3, #16
 8000708:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070a:	2302      	movs	r3, #2
 800070c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800070e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000714:	2310      	movs	r3, #16
 8000716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000718:	23c0      	movs	r3, #192	; 0xc0
 800071a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000720:	2306      	movs	r3, #6
 8000722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f107 0320 	add.w	r3, r7, #32
 8000728:	4618      	mov	r0, r3
 800072a:	f003 ffd3 	bl	80046d4 <HAL_RCC_OscConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000734:	f000 fcdf 	bl	80010f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800073c:	2300      	movs	r3, #0
 800073e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f004 fa36 	bl	8004bc4 <HAL_RCC_ClockConfig>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800075e:	f000 fcca 	bl	80010f6 <Error_Handler>
  }
}
 8000762:	bf00      	nop
 8000764:	3750      	adds	r7, #80	; 0x50
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40023800 	.word	0x40023800
 8000770:	40007000 	.word	0x40007000

08000774 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000778:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <MX_I2C1_Init+0x50>)
 800077a:	4a13      	ldr	r2, [pc, #76]	; (80007c8 <MX_I2C1_Init+0x54>)
 800077c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800077e:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <MX_I2C1_Init+0x50>)
 8000780:	4a12      	ldr	r2, [pc, #72]	; (80007cc <MX_I2C1_Init+0x58>)
 8000782:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000784:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <MX_I2C1_Init+0x50>)
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800078a:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <MX_I2C1_Init+0x50>)
 800078c:	2200      	movs	r2, #0
 800078e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000790:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <MX_I2C1_Init+0x50>)
 8000792:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000796:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000798:	4b0a      	ldr	r3, [pc, #40]	; (80007c4 <MX_I2C1_Init+0x50>)
 800079a:	2200      	movs	r2, #0
 800079c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800079e:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <MX_I2C1_Init+0x50>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007a4:	4b07      	ldr	r3, [pc, #28]	; (80007c4 <MX_I2C1_Init+0x50>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <MX_I2C1_Init+0x50>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007b0:	4804      	ldr	r0, [pc, #16]	; (80007c4 <MX_I2C1_Init+0x50>)
 80007b2:	f001 fbff 	bl	8001fb4 <HAL_I2C_Init>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007bc:	f000 fc9b 	bl	80010f6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007c0:	bf00      	nop
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	20000188 	.word	0x20000188
 80007c8:	40005400 	.word	0x40005400
 80007cc:	00061a80 	.word	0x00061a80

080007d0 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80007d4:	4b13      	ldr	r3, [pc, #76]	; (8000824 <MX_I2S2_Init+0x54>)
 80007d6:	4a14      	ldr	r2, [pc, #80]	; (8000828 <MX_I2S2_Init+0x58>)
 80007d8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80007da:	4b12      	ldr	r3, [pc, #72]	; (8000824 <MX_I2S2_Init+0x54>)
 80007dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007e0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80007e2:	4b10      	ldr	r3, [pc, #64]	; (8000824 <MX_I2S2_Init+0x54>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007e8:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <MX_I2S2_Init+0x54>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80007ee:	4b0d      	ldr	r3, [pc, #52]	; (8000824 <MX_I2S2_Init+0x54>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80007f4:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <MX_I2S2_Init+0x54>)
 80007f6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80007fa:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80007fc:	4b09      	ldr	r3, [pc, #36]	; (8000824 <MX_I2S2_Init+0x54>)
 80007fe:	2200      	movs	r2, #0
 8000800:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000802:	4b08      	ldr	r3, [pc, #32]	; (8000824 <MX_I2S2_Init+0x54>)
 8000804:	2200      	movs	r2, #0
 8000806:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <MX_I2S2_Init+0x54>)
 800080a:	2201      	movs	r2, #1
 800080c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	; (8000824 <MX_I2S2_Init+0x54>)
 8000810:	f002 f86e 	bl	80028f0 <HAL_I2S_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 800081a:	f000 fc6c 	bl	80010f6 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	200001dc 	.word	0x200001dc
 8000828:	40003800 	.word	0x40003800

0800082c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000830:	4b17      	ldr	r3, [pc, #92]	; (8000890 <MX_SPI1_Init+0x64>)
 8000832:	4a18      	ldr	r2, [pc, #96]	; (8000894 <MX_SPI1_Init+0x68>)
 8000834:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000836:	4b16      	ldr	r3, [pc, #88]	; (8000890 <MX_SPI1_Init+0x64>)
 8000838:	f44f 7282 	mov.w	r2, #260	; 0x104
 800083c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800083e:	4b14      	ldr	r3, [pc, #80]	; (8000890 <MX_SPI1_Init+0x64>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000844:	4b12      	ldr	r3, [pc, #72]	; (8000890 <MX_SPI1_Init+0x64>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <MX_SPI1_Init+0x64>)
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000850:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <MX_SPI1_Init+0x64>)
 8000852:	2200      	movs	r2, #0
 8000854:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <MX_SPI1_Init+0x64>)
 8000858:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800085c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <MX_SPI1_Init+0x64>)
 8000860:	2200      	movs	r2, #0
 8000862:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000864:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <MX_SPI1_Init+0x64>)
 8000866:	2200      	movs	r2, #0
 8000868:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <MX_SPI1_Init+0x64>)
 800086c:	2200      	movs	r2, #0
 800086e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000870:	4b07      	ldr	r3, [pc, #28]	; (8000890 <MX_SPI1_Init+0x64>)
 8000872:	2200      	movs	r2, #0
 8000874:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <MX_SPI1_Init+0x64>)
 8000878:	220a      	movs	r2, #10
 800087a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800087c:	4804      	ldr	r0, [pc, #16]	; (8000890 <MX_SPI1_Init+0x64>)
 800087e:	f004 fced 	bl	800525c <HAL_SPI_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000888:	f000 fc35 	bl	80010f6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800088c:	bf00      	nop
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000224 	.word	0x20000224
 8000894:	40013000 	.word	0x40013000

08000898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
 80008b2:	4b5b      	ldr	r3, [pc, #364]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	4a5a      	ldr	r2, [pc, #360]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008b8:	f043 0304 	orr.w	r3, r3, #4
 80008bc:	6313      	str	r3, [r2, #48]	; 0x30
 80008be:	4b58      	ldr	r3, [pc, #352]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	f003 0304 	and.w	r3, r3, #4
 80008c6:	613b      	str	r3, [r7, #16]
 80008c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	4b54      	ldr	r3, [pc, #336]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a53      	ldr	r2, [pc, #332]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b51      	ldr	r3, [pc, #324]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]
 80008ea:	4b4d      	ldr	r3, [pc, #308]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	4a4c      	ldr	r2, [pc, #304]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008f0:	f043 0301 	orr.w	r3, r3, #1
 80008f4:	6313      	str	r3, [r2, #48]	; 0x30
 80008f6:	4b4a      	ldr	r3, [pc, #296]	; (8000a20 <MX_GPIO_Init+0x188>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	4b46      	ldr	r3, [pc, #280]	; (8000a20 <MX_GPIO_Init+0x188>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a45      	ldr	r2, [pc, #276]	; (8000a20 <MX_GPIO_Init+0x188>)
 800090c:	f043 0302 	orr.w	r3, r3, #2
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b43      	ldr	r3, [pc, #268]	; (8000a20 <MX_GPIO_Init+0x188>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f003 0302 	and.w	r3, r3, #2
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000924:	483f      	ldr	r0, [pc, #252]	; (8000a24 <MX_GPIO_Init+0x18c>)
 8000926:	f001 fb13 	bl	8001f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCLK_EN_Pin|CANCEL_LED_Pin|RIGHT_LED_Pin|LEFT_LED_Pin
 800092a:	2200      	movs	r2, #0
 800092c:	f246 3109 	movw	r1, #25353	; 0x6309
 8000930:	483d      	ldr	r0, [pc, #244]	; (8000a28 <MX_GPIO_Init+0x190>)
 8000932:	f001 fb0d 	bl	8001f50 <HAL_GPIO_WritePin>
                          |SELECT_LED_Pin|TEMPO_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, N_FLASH_RESET_Pin|N_AMP_SHDN_Pin, GPIO_PIN_SET);
 8000936:	2201      	movs	r2, #1
 8000938:	f44f 4104 	mov.w	r1, #33792	; 0x8400
 800093c:	483a      	ldr	r0, [pc, #232]	; (8000a28 <MX_GPIO_Init+0x190>)
 800093e:	f001 fb07 	bl	8001f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OLED_RESET_Pin */
  GPIO_InitStruct.Pin = OLED_RESET_Pin;
 8000942:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000948:	2301      	movs	r3, #1
 800094a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	2300      	movs	r3, #0
 8000952:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_RESET_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 0314 	add.w	r3, r7, #20
 8000958:	4619      	mov	r1, r3
 800095a:	4832      	ldr	r0, [pc, #200]	; (8000a24 <MX_GPIO_Init+0x18c>)
 800095c:	f001 f95c 	bl	8001c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCLK_EN_Pin CANCEL_LED_Pin RIGHT_LED_Pin LEFT_LED_Pin
                           N_FLASH_RESET_Pin SELECT_LED_Pin TEMPO_LED_Pin N_AMP_SHDN_Pin */
  GPIO_InitStruct.Pin = MCLK_EN_Pin|CANCEL_LED_Pin|RIGHT_LED_Pin|LEFT_LED_Pin
 8000960:	f24e 7309 	movw	r3, #59145	; 0xe709
 8000964:	617b      	str	r3, [r7, #20]
                          |N_FLASH_RESET_Pin|SELECT_LED_Pin|TEMPO_LED_Pin|N_AMP_SHDN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000966:	2301      	movs	r3, #1
 8000968:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096e:	2300      	movs	r3, #0
 8000970:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	4619      	mov	r1, r3
 8000978:	482b      	ldr	r0, [pc, #172]	; (8000a28 <MX_GPIO_Init+0x190>)
 800097a:	f001 f94d 	bl	8001c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : N_LEFT_Pin N_RIGHT_Pin N_SELECT_Pin N_CANCEL_Pin
                           N_CODEC_IRQ_Pin */
  GPIO_InitStruct.Pin = N_LEFT_Pin|N_RIGHT_Pin|N_SELECT_Pin|N_CANCEL_Pin
 800097e:	f240 3307 	movw	r3, #775	; 0x307
 8000982:	617b      	str	r3, [r7, #20]
                          |N_CODEC_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000984:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098e:	f107 0314 	add.w	r3, r7, #20
 8000992:	4619      	mov	r1, r3
 8000994:	4825      	ldr	r0, [pc, #148]	; (8000a2c <MX_GPIO_Init+0x194>)
 8000996:	f001 f93f 	bl	8001c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_L_B_Pin ENC_L_A_Pin ENC_R_A_Pin ENC_R_B_Pin */
  GPIO_InitStruct.Pin = ENC_L_B_Pin|ENC_L_A_Pin|ENC_R_A_Pin|ENC_R_B_Pin;
 800099a:	f242 0338 	movw	r3, #8248	; 0x2038
 800099e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80009a0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80009a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009aa:	f107 0314 	add.w	r3, r7, #20
 80009ae:	4619      	mov	r1, r3
 80009b0:	481e      	ldr	r0, [pc, #120]	; (8000a2c <MX_GPIO_Init+0x194>)
 80009b2:	f001 f931 	bl	8001c18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2105      	movs	r1, #5
 80009ba:	2006      	movs	r0, #6
 80009bc:	f001 f902 	bl	8001bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009c0:	2006      	movs	r0, #6
 80009c2:	f001 f91b 	bl	8001bfc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2105      	movs	r1, #5
 80009ca:	2007      	movs	r0, #7
 80009cc:	f001 f8fa 	bl	8001bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80009d0:	2007      	movs	r0, #7
 80009d2:	f001 f913 	bl	8001bfc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2105      	movs	r1, #5
 80009da:	2008      	movs	r0, #8
 80009dc:	f001 f8f2 	bl	8001bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80009e0:	2008      	movs	r0, #8
 80009e2:	f001 f90b 	bl	8001bfc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2105      	movs	r1, #5
 80009ea:	2009      	movs	r0, #9
 80009ec:	f001 f8ea 	bl	8001bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80009f0:	2009      	movs	r0, #9
 80009f2:	f001 f903 	bl	8001bfc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80009f6:	2200      	movs	r2, #0
 80009f8:	2105      	movs	r1, #5
 80009fa:	200a      	movs	r0, #10
 80009fc:	f001 f8e2 	bl	8001bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000a00:	200a      	movs	r0, #10
 8000a02:	f001 f8fb 	bl	8001bfc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2105      	movs	r1, #5
 8000a0a:	2017      	movs	r0, #23
 8000a0c:	f001 f8da 	bl	8001bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a10:	2017      	movs	r0, #23
 8000a12:	f001 f8f3 	bl	8001bfc <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a16:	bf00      	nop
 8000a18:	3728      	adds	r7, #40	; 0x28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40020800 	.word	0x40020800
 8000a28:	40020000 	.word	0x40020000
 8000a2c:	40020400 	.word	0x40020400

08000a30 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

//External int. callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin)
 8000a3a:	88fb      	ldrh	r3, [r7, #6]
 8000a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a40:	d064      	beq.n	8000b0c <HAL_GPIO_EXTI_Callback+0xdc>
 8000a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a46:	f300 80fc 	bgt.w	8000c42 <HAL_GPIO_EXTI_Callback+0x212>
 8000a4a:	2b20      	cmp	r3, #32
 8000a4c:	dc4a      	bgt.n	8000ae4 <HAL_GPIO_EXTI_Callback+0xb4>
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	f340 80f7 	ble.w	8000c42 <HAL_GPIO_EXTI_Callback+0x212>
 8000a54:	3b01      	subs	r3, #1
 8000a56:	2b1f      	cmp	r3, #31
 8000a58:	f200 80f3 	bhi.w	8000c42 <HAL_GPIO_EXTI_Callback+0x212>
 8000a5c:	a201      	add	r2, pc, #4	; (adr r2, 8000a64 <HAL_GPIO_EXTI_Callback+0x34>)
 8000a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a62:	bf00      	nop
 8000a64:	08000afd 	.word	0x08000afd
 8000a68:	08000b05 	.word	0x08000b05
 8000a6c:	08000c43 	.word	0x08000c43
 8000a70:	08000aed 	.word	0x08000aed
 8000a74:	08000c43 	.word	0x08000c43
 8000a78:	08000c43 	.word	0x08000c43
 8000a7c:	08000c43 	.word	0x08000c43
 8000a80:	08000b0d 	.word	0x08000b0d
 8000a84:	08000c43 	.word	0x08000c43
 8000a88:	08000c43 	.word	0x08000c43
 8000a8c:	08000c43 	.word	0x08000c43
 8000a90:	08000c43 	.word	0x08000c43
 8000a94:	08000c43 	.word	0x08000c43
 8000a98:	08000c43 	.word	0x08000c43
 8000a9c:	08000c43 	.word	0x08000c43
 8000aa0:	08000ba9 	.word	0x08000ba9
 8000aa4:	08000c43 	.word	0x08000c43
 8000aa8:	08000c43 	.word	0x08000c43
 8000aac:	08000c43 	.word	0x08000c43
 8000ab0:	08000c43 	.word	0x08000c43
 8000ab4:	08000c43 	.word	0x08000c43
 8000ab8:	08000c43 	.word	0x08000c43
 8000abc:	08000c43 	.word	0x08000c43
 8000ac0:	08000c43 	.word	0x08000c43
 8000ac4:	08000c43 	.word	0x08000c43
 8000ac8:	08000c43 	.word	0x08000c43
 8000acc:	08000c43 	.word	0x08000c43
 8000ad0:	08000c43 	.word	0x08000c43
 8000ad4:	08000c43 	.word	0x08000c43
 8000ad8:	08000c43 	.word	0x08000c43
 8000adc:	08000c43 	.word	0x08000c43
 8000ae0:	08000ba9 	.word	0x08000ba9
 8000ae4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ae8:	d004      	beq.n	8000af4 <HAL_GPIO_EXTI_Callback+0xc4>
            }
            lastEncRightState = currentState;
            break;

        default:
            break;
 8000aea:	e0aa      	b.n	8000c42 <HAL_GPIO_EXTI_Callback+0x212>
            button_select_flag = 1;
 8000aec:	4b57      	ldr	r3, [pc, #348]	; (8000c4c <HAL_GPIO_EXTI_Callback+0x21c>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
            break;
 8000af2:	e0a7      	b.n	8000c44 <HAL_GPIO_EXTI_Callback+0x214>
            button_stop_flag = 1;
 8000af4:	4b56      	ldr	r3, [pc, #344]	; (8000c50 <HAL_GPIO_EXTI_Callback+0x220>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	701a      	strb	r2, [r3, #0]
            break;
 8000afa:	e0a3      	b.n	8000c44 <HAL_GPIO_EXTI_Callback+0x214>
            button_left_flag = 1;
 8000afc:	4b55      	ldr	r3, [pc, #340]	; (8000c54 <HAL_GPIO_EXTI_Callback+0x224>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
            break;
 8000b02:	e09f      	b.n	8000c44 <HAL_GPIO_EXTI_Callback+0x214>
            button_right_flag = 1;
 8000b04:	4b54      	ldr	r3, [pc, #336]	; (8000c58 <HAL_GPIO_EXTI_Callback+0x228>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
            break;
 8000b0a:	e09b      	b.n	8000c44 <HAL_GPIO_EXTI_Callback+0x214>
            currentState = (HAL_GPIO_ReadPin(ENC_L_A_GPIO_Port, ENC_L_A_Pin) << 1) |
 8000b0c:	2108      	movs	r1, #8
 8000b0e:	4853      	ldr	r0, [pc, #332]	; (8000c5c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000b10:	f001 fa06 	bl	8001f20 <HAL_GPIO_ReadPin>
 8000b14:	4603      	mov	r3, r0
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	b25c      	sxtb	r4, r3
                           HAL_GPIO_ReadPin(ENC_L_B_GPIO_Port, ENC_L_B_Pin);
 8000b1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b1e:	484f      	ldr	r0, [pc, #316]	; (8000c5c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000b20:	f001 f9fe 	bl	8001f20 <HAL_GPIO_ReadPin>
 8000b24:	4603      	mov	r3, r0
 8000b26:	b25b      	sxtb	r3, r3
            currentState = (HAL_GPIO_ReadPin(ENC_L_A_GPIO_Port, ENC_L_A_Pin) << 1) |
 8000b28:	4323      	orrs	r3, r4
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	b2da      	uxtb	r2, r3
 8000b2e:	4b4c      	ldr	r3, [pc, #304]	; (8000c60 <HAL_GPIO_EXTI_Callback+0x230>)
 8000b30:	701a      	strb	r2, [r3, #0]
            combined = (lastEncLeftState << 2) | currentState;
 8000b32:	4b4c      	ldr	r3, [pc, #304]	; (8000c64 <HAL_GPIO_EXTI_Callback+0x234>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	b25a      	sxtb	r2, r3
 8000b3c:	4b48      	ldr	r3, [pc, #288]	; (8000c60 <HAL_GPIO_EXTI_Callback+0x230>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	b25b      	sxtb	r3, r3
 8000b42:	4313      	orrs	r3, r2
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	4b47      	ldr	r3, [pc, #284]	; (8000c68 <HAL_GPIO_EXTI_Callback+0x238>)
 8000b4a:	701a      	strb	r2, [r3, #0]
            switch (combined) {
 8000b4c:	4b46      	ldr	r3, [pc, #280]	; (8000c68 <HAL_GPIO_EXTI_Callback+0x238>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b0e      	cmp	r3, #14
 8000b52:	bf8c      	ite	hi
 8000b54:	2201      	movhi	r2, #1
 8000b56:	2200      	movls	r2, #0
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	2a00      	cmp	r2, #0
 8000b5c:	d11e      	bne.n	8000b9c <HAL_GPIO_EXTI_Callback+0x16c>
 8000b5e:	2201      	movs	r2, #1
 8000b60:	409a      	lsls	r2, r3
 8000b62:	f642 0314 	movw	r3, #10260	; 0x2814
 8000b66:	4013      	ands	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	bf14      	ite	ne
 8000b6c:	2301      	movne	r3, #1
 8000b6e:	2300      	moveq	r3, #0
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d10e      	bne.n	8000b94 <HAL_GPIO_EXTI_Callback+0x164>
 8000b76:	f244 1382 	movw	r3, #16770	; 0x4182
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	bf14      	ite	ne
 8000b80:	2301      	movne	r3, #1
 8000b82:	2300      	moveq	r3, #0
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d008      	beq.n	8000b9c <HAL_GPIO_EXTI_Callback+0x16c>
                    encoder_left_delta = -1;
 8000b8a:	4b38      	ldr	r3, [pc, #224]	; (8000c6c <HAL_GPIO_EXTI_Callback+0x23c>)
 8000b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b90:	601a      	str	r2, [r3, #0]
                    break;
 8000b92:	e004      	b.n	8000b9e <HAL_GPIO_EXTI_Callback+0x16e>
                    encoder_left_delta = +1;
 8000b94:	4b35      	ldr	r3, [pc, #212]	; (8000c6c <HAL_GPIO_EXTI_Callback+0x23c>)
 8000b96:	2201      	movs	r2, #1
 8000b98:	601a      	str	r2, [r3, #0]
                    break;
 8000b9a:	e000      	b.n	8000b9e <HAL_GPIO_EXTI_Callback+0x16e>
                    break;
 8000b9c:	bf00      	nop
            lastEncLeftState = currentState;
 8000b9e:	4b30      	ldr	r3, [pc, #192]	; (8000c60 <HAL_GPIO_EXTI_Callback+0x230>)
 8000ba0:	781a      	ldrb	r2, [r3, #0]
 8000ba2:	4b30      	ldr	r3, [pc, #192]	; (8000c64 <HAL_GPIO_EXTI_Callback+0x234>)
 8000ba4:	701a      	strb	r2, [r3, #0]
            break;
 8000ba6:	e04d      	b.n	8000c44 <HAL_GPIO_EXTI_Callback+0x214>
            currentState = (HAL_GPIO_ReadPin(ENC_R_A_GPIO_Port, ENC_R_A_Pin) << 1) |
 8000ba8:	2110      	movs	r1, #16
 8000baa:	482c      	ldr	r0, [pc, #176]	; (8000c5c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000bac:	f001 f9b8 	bl	8001f20 <HAL_GPIO_ReadPin>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	b25c      	sxtb	r4, r3
                           HAL_GPIO_ReadPin(ENC_R_B_GPIO_Port, ENC_R_B_Pin);
 8000bb6:	2120      	movs	r1, #32
 8000bb8:	4828      	ldr	r0, [pc, #160]	; (8000c5c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000bba:	f001 f9b1 	bl	8001f20 <HAL_GPIO_ReadPin>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	b25b      	sxtb	r3, r3
            currentState = (HAL_GPIO_ReadPin(ENC_R_A_GPIO_Port, ENC_R_A_Pin) << 1) |
 8000bc2:	4323      	orrs	r3, r4
 8000bc4:	b25b      	sxtb	r3, r3
 8000bc6:	b2da      	uxtb	r2, r3
 8000bc8:	4b25      	ldr	r3, [pc, #148]	; (8000c60 <HAL_GPIO_EXTI_Callback+0x230>)
 8000bca:	701a      	strb	r2, [r3, #0]
            combined = (lastEncRightState << 2) | currentState;
 8000bcc:	4b28      	ldr	r3, [pc, #160]	; (8000c70 <HAL_GPIO_EXTI_Callback+0x240>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	b25a      	sxtb	r2, r3
 8000bd6:	4b22      	ldr	r3, [pc, #136]	; (8000c60 <HAL_GPIO_EXTI_Callback+0x230>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	b25b      	sxtb	r3, r3
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	b25b      	sxtb	r3, r3
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4b21      	ldr	r3, [pc, #132]	; (8000c68 <HAL_GPIO_EXTI_Callback+0x238>)
 8000be4:	701a      	strb	r2, [r3, #0]
            switch (combined) {
 8000be6:	4b20      	ldr	r3, [pc, #128]	; (8000c68 <HAL_GPIO_EXTI_Callback+0x238>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b0e      	cmp	r3, #14
 8000bec:	bf8c      	ite	hi
 8000bee:	2201      	movhi	r2, #1
 8000bf0:	2200      	movls	r2, #0
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	2a00      	cmp	r2, #0
 8000bf6:	d11e      	bne.n	8000c36 <HAL_GPIO_EXTI_Callback+0x206>
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	f642 0314 	movw	r3, #10260	; 0x2814
 8000c00:	4013      	ands	r3, r2
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	bf14      	ite	ne
 8000c06:	2301      	movne	r3, #1
 8000c08:	2300      	moveq	r3, #0
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d10e      	bne.n	8000c2e <HAL_GPIO_EXTI_Callback+0x1fe>
 8000c10:	f244 1382 	movw	r3, #16770	; 0x4182
 8000c14:	4013      	ands	r3, r2
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	bf14      	ite	ne
 8000c1a:	2301      	movne	r3, #1
 8000c1c:	2300      	moveq	r3, #0
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d008      	beq.n	8000c36 <HAL_GPIO_EXTI_Callback+0x206>
                    encoder_right_delta = -1;
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <HAL_GPIO_EXTI_Callback+0x244>)
 8000c26:	f04f 32ff 	mov.w	r2, #4294967295
 8000c2a:	601a      	str	r2, [r3, #0]
                    break;
 8000c2c:	e004      	b.n	8000c38 <HAL_GPIO_EXTI_Callback+0x208>
                    encoder_right_delta = +1;
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <HAL_GPIO_EXTI_Callback+0x244>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	601a      	str	r2, [r3, #0]
                    break;
 8000c34:	e000      	b.n	8000c38 <HAL_GPIO_EXTI_Callback+0x208>
                    break;
 8000c36:	bf00      	nop
            lastEncRightState = currentState;
 8000c38:	4b09      	ldr	r3, [pc, #36]	; (8000c60 <HAL_GPIO_EXTI_Callback+0x230>)
 8000c3a:	781a      	ldrb	r2, [r3, #0]
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <HAL_GPIO_EXTI_Callback+0x240>)
 8000c3e:	701a      	strb	r2, [r3, #0]
            break;
 8000c40:	e000      	b.n	8000c44 <HAL_GPIO_EXTI_Callback+0x214>
            break;
 8000c42:	bf00      	nop
    }
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd90      	pop	{r4, r7, pc}
 8000c4c:	20000178 	.word	0x20000178
 8000c50:	20000179 	.word	0x20000179
 8000c54:	2000017a 	.word	0x2000017a
 8000c58:	2000017b 	.word	0x2000017b
 8000c5c:	40020400 	.word	0x40020400
 8000c60:	20000186 	.word	0x20000186
 8000c64:	20000184 	.word	0x20000184
 8000c68:	20000187 	.word	0x20000187
 8000c6c:	2000017c 	.word	0x2000017c
 8000c70:	20000185 	.word	0x20000185
 8000c74:	20000180 	.word	0x20000180

08000c78 <Start_Input_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Input_Task */
void Start_Input_Task(void *argument)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08e      	sub	sp, #56	; 0x38
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000c80:	f00b f914 	bl	800beac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  InputEvent_t evt;

  //Debounce timestamps (FreeRTOS ticks)
  uint32_t lastSelectPress = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t lastStopPress   = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t lastLeftPress   = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t lastRightPress  = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t lastEncLeft	   = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t lastEncRight	   = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	623b      	str	r3, [r7, #32]

  const uint32_t debounceDelay = 150; //in ms
 8000c9c:	2396      	movs	r3, #150	; 0x96
 8000c9e:	61fb      	str	r3, [r7, #28]
  const uint32_t encDebounceDelay = 10;
 8000ca0:	230a      	movs	r3, #10
 8000ca2:	61bb      	str	r3, [r7, #24]
  /* Infinite loop */
  for(;;)
  {
	  //char msg[] = "Hello from Input_Task!\r\n";
	  //CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
      uint32_t now = osKernelGetTickCount();
 8000ca4:	f008 f99e 	bl	8008fe4 <osKernelGetTickCount>
 8000ca8:	6178      	str	r0, [r7, #20]

      if (button_select_flag) {
 8000caa:	4b56      	ldr	r3, [pc, #344]	; (8000e04 <Start_Input_Task+0x18c>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d016      	beq.n	8000ce2 <Start_Input_Task+0x6a>
    	  button_select_flag = 0;
 8000cb4:	4b53      	ldr	r3, [pc, #332]	; (8000e04 <Start_Input_Task+0x18c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
    	  if(now - lastSelectPress > debounceDelay){
 8000cba:	697a      	ldr	r2, [r7, #20]
 8000cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	69fa      	ldr	r2, [r7, #28]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d20d      	bcs.n	8000ce2 <Start_Input_Task+0x6a>
    		  lastSelectPress = now;
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	637b      	str	r3, [r7, #52]	; 0x34
    		  evt.type = EVENT_BUTTON_SELECT;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	733b      	strb	r3, [r7, #12]
    		  evt.value = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	613b      	str	r3, [r7, #16]
    		  osMessageQueuePut(inputEventQueueHandle, &evt, 0, 0);
 8000cd2:	4b4d      	ldr	r3, [pc, #308]	; (8000e08 <Start_Input_Task+0x190>)
 8000cd4:	6818      	ldr	r0, [r3, #0]
 8000cd6:	f107 010c 	add.w	r1, r7, #12
 8000cda:	2300      	movs	r3, #0
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f008 fab7 	bl	8009250 <osMessageQueuePut>
    	  }
      }

      if (button_stop_flag) {
 8000ce2:	4b4a      	ldr	r3, [pc, #296]	; (8000e0c <Start_Input_Task+0x194>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d016      	beq.n	8000d1a <Start_Input_Task+0xa2>
    	  button_stop_flag = 0;
 8000cec:	4b47      	ldr	r3, [pc, #284]	; (8000e0c <Start_Input_Task+0x194>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	701a      	strb	r2, [r3, #0]
    	  if(now - lastStopPress > debounceDelay){
 8000cf2:	697a      	ldr	r2, [r7, #20]
 8000cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	69fa      	ldr	r2, [r7, #28]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d20d      	bcs.n	8000d1a <Start_Input_Task+0xa2>
			  lastStopPress = now;
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	633b      	str	r3, [r7, #48]	; 0x30
			  evt.type = EVENT_BUTTON_STOP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	733b      	strb	r3, [r7, #12]
			  evt.value = 0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	613b      	str	r3, [r7, #16]
			  osMessageQueuePut(inputEventQueueHandle, &evt, 0, 0);
 8000d0a:	4b3f      	ldr	r3, [pc, #252]	; (8000e08 <Start_Input_Task+0x190>)
 8000d0c:	6818      	ldr	r0, [r3, #0]
 8000d0e:	f107 010c 	add.w	r1, r7, #12
 8000d12:	2300      	movs	r3, #0
 8000d14:	2200      	movs	r2, #0
 8000d16:	f008 fa9b 	bl	8009250 <osMessageQueuePut>
    	  }
      }

      if (button_left_flag) {
 8000d1a:	4b3d      	ldr	r3, [pc, #244]	; (8000e10 <Start_Input_Task+0x198>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d016      	beq.n	8000d52 <Start_Input_Task+0xda>
    	  button_left_flag = 0;
 8000d24:	4b3a      	ldr	r3, [pc, #232]	; (8000e10 <Start_Input_Task+0x198>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
    	  if(now - lastLeftPress > debounceDelay){
 8000d2a:	697a      	ldr	r2, [r7, #20]
 8000d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	69fa      	ldr	r2, [r7, #28]
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d20d      	bcs.n	8000d52 <Start_Input_Task+0xda>
			  lastLeftPress = now;
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	62fb      	str	r3, [r7, #44]	; 0x2c
			  evt.type = EVENT_BUTTON_LEFT;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	733b      	strb	r3, [r7, #12]
			  evt.value = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	613b      	str	r3, [r7, #16]
			  osMessageQueuePut(inputEventQueueHandle, &evt, 0, 0);
 8000d42:	4b31      	ldr	r3, [pc, #196]	; (8000e08 <Start_Input_Task+0x190>)
 8000d44:	6818      	ldr	r0, [r3, #0]
 8000d46:	f107 010c 	add.w	r1, r7, #12
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f008 fa7f 	bl	8009250 <osMessageQueuePut>
    	  }
      }

      if (button_right_flag) {
 8000d52:	4b30      	ldr	r3, [pc, #192]	; (8000e14 <Start_Input_Task+0x19c>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d016      	beq.n	8000d8a <Start_Input_Task+0x112>
    	  button_right_flag = 0;
 8000d5c:	4b2d      	ldr	r3, [pc, #180]	; (8000e14 <Start_Input_Task+0x19c>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
    	  if(now - lastRightPress > debounceDelay){
 8000d62:	697a      	ldr	r2, [r7, #20]
 8000d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d66:	1ad3      	subs	r3, r2, r3
 8000d68:	69fa      	ldr	r2, [r7, #28]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d20d      	bcs.n	8000d8a <Start_Input_Task+0x112>
			  lastRightPress = now;
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	62bb      	str	r3, [r7, #40]	; 0x28
			  evt.type = EVENT_BUTTON_RIGHT;
 8000d72:	2303      	movs	r3, #3
 8000d74:	733b      	strb	r3, [r7, #12]
			  evt.value = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	613b      	str	r3, [r7, #16]
			  osMessageQueuePut(inputEventQueueHandle, &evt, 0, 0);
 8000d7a:	4b23      	ldr	r3, [pc, #140]	; (8000e08 <Start_Input_Task+0x190>)
 8000d7c:	6818      	ldr	r0, [r3, #0]
 8000d7e:	f107 010c 	add.w	r1, r7, #12
 8000d82:	2300      	movs	r3, #0
 8000d84:	2200      	movs	r2, #0
 8000d86:	f008 fa63 	bl	8009250 <osMessageQueuePut>
    	  }
      }

      if (encoder_left_delta != 0 && (now - lastEncLeft > encDebounceDelay)) {
 8000d8a:	4b23      	ldr	r3, [pc, #140]	; (8000e18 <Start_Input_Task+0x1a0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d017      	beq.n	8000dc2 <Start_Input_Task+0x14a>
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	69ba      	ldr	r2, [r7, #24]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d211      	bcs.n	8000dc2 <Start_Input_Task+0x14a>
          evt.type = EVENT_ENCODER_LEFT;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	733b      	strb	r3, [r7, #12]
          evt.value = encoder_left_delta;
 8000da2:	4b1d      	ldr	r3, [pc, #116]	; (8000e18 <Start_Input_Task+0x1a0>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	613b      	str	r3, [r7, #16]
          encoder_left_delta = 0;
 8000da8:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <Start_Input_Task+0x1a0>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
          lastEncLeft = now;
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
          osMessageQueuePut(inputEventQueueHandle, &evt, 0, 0);
 8000db2:	4b15      	ldr	r3, [pc, #84]	; (8000e08 <Start_Input_Task+0x190>)
 8000db4:	6818      	ldr	r0, [r3, #0]
 8000db6:	f107 010c 	add.w	r1, r7, #12
 8000dba:	2300      	movs	r3, #0
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f008 fa47 	bl	8009250 <osMessageQueuePut>
      }

      if (encoder_right_delta != 0 && (now - lastEncRight > encDebounceDelay)) {
 8000dc2:	4b16      	ldr	r3, [pc, #88]	; (8000e1c <Start_Input_Task+0x1a4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d017      	beq.n	8000dfa <Start_Input_Task+0x182>
 8000dca:	697a      	ldr	r2, [r7, #20]
 8000dcc:	6a3b      	ldr	r3, [r7, #32]
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d211      	bcs.n	8000dfa <Start_Input_Task+0x182>
          evt.type = EVENT_ENCODER_RIGHT;
 8000dd6:	2305      	movs	r3, #5
 8000dd8:	733b      	strb	r3, [r7, #12]
          evt.value = encoder_right_delta;
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <Start_Input_Task+0x1a4>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	613b      	str	r3, [r7, #16]
          encoder_right_delta = 0;
 8000de0:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <Start_Input_Task+0x1a4>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	601a      	str	r2, [r3, #0]
          lastEncRight = now;
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	623b      	str	r3, [r7, #32]
          osMessageQueuePut(inputEventQueueHandle, &evt, 0, 0);
 8000dea:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <Start_Input_Task+0x190>)
 8000dec:	6818      	ldr	r0, [r3, #0]
 8000dee:	f107 010c 	add.w	r1, r7, #12
 8000df2:	2300      	movs	r3, #0
 8000df4:	2200      	movs	r2, #0
 8000df6:	f008 fa2b 	bl	8009250 <osMessageQueuePut>
      }

      osDelay(1); // Run task every 10ms
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	f008 f999 	bl	8009132 <osDelay>
  {
 8000e00:	e750      	b.n	8000ca4 <Start_Input_Task+0x2c>
 8000e02:	bf00      	nop
 8000e04:	20000178 	.word	0x20000178
 8000e08:	20000290 	.word	0x20000290
 8000e0c:	20000179 	.word	0x20000179
 8000e10:	2000017a 	.word	0x2000017a
 8000e14:	2000017b 	.word	0x2000017b
 8000e18:	2000017c 	.word	0x2000017c
 8000e1c:	20000180 	.word	0x20000180

08000e20 <Start_UI_Control_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_UI_Control_Task */
void Start_UI_Control_Task(void *argument)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_UI_Control_Task */
	InputEvent_t evt;
	static int firstDraw = 1;
	Screen_t screen = SCREEN_DEFAULT;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	75fb      	strb	r3, [r7, #23]
    DefaultScreenData_t screenData = {
 8000e2c:	4b71      	ldr	r3, [pc, #452]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	733b      	strb	r3, [r7, #12]
 8000e34:	4b70      	ldr	r3, [pc, #448]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	737b      	strb	r3, [r7, #13]
 8000e3c:	4b6f      	ldr	r3, [pc, #444]	; (8000ffc <Start_UI_Control_Task+0x1dc>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	613b      	str	r3, [r7, #16]
	    .bpm = bpm,
	    .volume = volume,
	    .is_playing = metronome_running
    };
	if ((SCREEN_DEFAULT) && (firstDraw == 1)) {
 8000e42:	4b6f      	ldr	r3, [pc, #444]	; (8001000 <Start_UI_Control_Task+0x1e0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d10d      	bne.n	8000e66 <Start_UI_Control_Task+0x46>
	    OLED_ShowDefaultScreen(bpm, volume, metronome_running);
 8000e4a:	4b6a      	ldr	r3, [pc, #424]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	4a69      	ldr	r2, [pc, #420]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000e52:	6812      	ldr	r2, [r2, #0]
 8000e54:	b2d1      	uxtb	r1, r2
 8000e56:	4a69      	ldr	r2, [pc, #420]	; (8000ffc <Start_UI_Control_Task+0x1dc>)
 8000e58:	6812      	ldr	r2, [r2, #0]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 fab2 	bl	80013c4 <OLED_ShowDefaultScreen>
	    firstDraw = 0;
 8000e60:	4b67      	ldr	r3, [pc, #412]	; (8001000 <Start_UI_Control_Task+0x1e0>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
	}
  for(;;)
  {
	  if (osMessageQueueGet(inputEventQueueHandle, &evt, NULL, osWaitForever) == osOK){
 8000e66:	4b67      	ldr	r3, [pc, #412]	; (8001004 <Start_UI_Control_Task+0x1e4>)
 8000e68:	6818      	ldr	r0, [r3, #0]
 8000e6a:	f107 0118 	add.w	r1, r7, #24
 8000e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e72:	2200      	movs	r2, #0
 8000e74:	f008 fa4c 	bl	8009310 <osMessageQueueGet>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f040 8091 	bne.w	8000fa2 <Start_UI_Control_Task+0x182>
	      switch (evt.type)
 8000e80:	7e3b      	ldrb	r3, [r7, #24]
 8000e82:	2b05      	cmp	r3, #5
 8000e84:	f200 8088 	bhi.w	8000f98 <Start_UI_Control_Task+0x178>
 8000e88:	a201      	add	r2, pc, #4	; (adr r2, 8000e90 <Start_UI_Control_Task+0x70>)
 8000e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e8e:	bf00      	nop
 8000e90:	08000f69 	.word	0x08000f69
 8000e94:	08000f81 	.word	0x08000f81
 8000e98:	08000f1d 	.word	0x08000f1d
 8000e9c:	08000f49 	.word	0x08000f49
 8000ea0:	08000ea9 	.word	0x08000ea9
 8000ea4:	08000ee5 	.word	0x08000ee5
	      	  {
				  case EVENT_ENCODER_LEFT:
					  bpm += evt.value;
 8000ea8:	69fa      	ldr	r2, [r7, #28]
 8000eaa:	4b52      	ldr	r3, [pc, #328]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	4a50      	ldr	r2, [pc, #320]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000eb2:	6013      	str	r3, [r2, #0]
					  if (bpm < 30) bpm = 30;
 8000eb4:	4b4f      	ldr	r3, [pc, #316]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b1d      	cmp	r3, #29
 8000eba:	dc02      	bgt.n	8000ec2 <Start_UI_Control_Task+0xa2>
 8000ebc:	4b4d      	ldr	r3, [pc, #308]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000ebe:	221e      	movs	r2, #30
 8000ec0:	601a      	str	r2, [r3, #0]
					  if (bpm > 300) bpm = 300;
 8000ec2:	4b4c      	ldr	r3, [pc, #304]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000eca:	dd03      	ble.n	8000ed4 <Start_UI_Control_Task+0xb4>
 8000ecc:	4b49      	ldr	r3, [pc, #292]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000ece:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000ed2:	601a      	str	r2, [r3, #0]
					  sprintf(msg, "BPM: %d\r\n", bpm);
 8000ed4:	4b47      	ldr	r3, [pc, #284]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	494b      	ldr	r1, [pc, #300]	; (8001008 <Start_UI_Control_Task+0x1e8>)
 8000edc:	484b      	ldr	r0, [pc, #300]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000ede:	f00b fdb1 	bl	800ca44 <siprintf>
					  break;
 8000ee2:	e05e      	b.n	8000fa2 <Start_UI_Control_Task+0x182>

				  case EVENT_ENCODER_RIGHT:
					  volume += evt.value;
 8000ee4:	69fa      	ldr	r2, [r7, #28]
 8000ee6:	4b44      	ldr	r3, [pc, #272]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4413      	add	r3, r2
 8000eec:	4a42      	ldr	r2, [pc, #264]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000eee:	6013      	str	r3, [r2, #0]
					  if (volume < 0) volume = 0;
 8000ef0:	4b41      	ldr	r3, [pc, #260]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	da02      	bge.n	8000efe <Start_UI_Control_Task+0xde>
 8000ef8:	4b3f      	ldr	r3, [pc, #252]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
					  if (volume > 100) volume = 100;
 8000efe:	4b3e      	ldr	r3, [pc, #248]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b64      	cmp	r3, #100	; 0x64
 8000f04:	dd02      	ble.n	8000f0c <Start_UI_Control_Task+0xec>
 8000f06:	4b3c      	ldr	r3, [pc, #240]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000f08:	2264      	movs	r2, #100	; 0x64
 8000f0a:	601a      	str	r2, [r3, #0]
					  sprintf(msg, "Volume: %d\r\n", volume);
 8000f0c:	4b3a      	ldr	r3, [pc, #232]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	493f      	ldr	r1, [pc, #252]	; (8001010 <Start_UI_Control_Task+0x1f0>)
 8000f14:	483d      	ldr	r0, [pc, #244]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000f16:	f00b fd95 	bl	800ca44 <siprintf>
					  break;
 8000f1a:	e042      	b.n	8000fa2 <Start_UI_Control_Task+0x182>

				  case EVENT_BUTTON_LEFT:
					  screen--;
 8000f1c:	7dfb      	ldrb	r3, [r7, #23]
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	75fb      	strb	r3, [r7, #23]
					  if((screen > 0) && (screen != 1) && (screen != 2)){
 8000f24:	7dfb      	ldrb	r3, [r7, #23]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d007      	beq.n	8000f3a <Start_UI_Control_Task+0x11a>
 8000f2a:	7dfb      	ldrb	r3, [r7, #23]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d004      	beq.n	8000f3a <Start_UI_Control_Task+0x11a>
 8000f30:	7dfb      	ldrb	r3, [r7, #23]
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d001      	beq.n	8000f3a <Start_UI_Control_Task+0x11a>
						  screen = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	75fb      	strb	r3, [r7, #23]
					  }
					  sprintf(msg, "Screen: %d\r\n", screen);
 8000f3a:	7dfb      	ldrb	r3, [r7, #23]
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4935      	ldr	r1, [pc, #212]	; (8001014 <Start_UI_Control_Task+0x1f4>)
 8000f40:	4832      	ldr	r0, [pc, #200]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000f42:	f00b fd7f 	bl	800ca44 <siprintf>
					  break;
 8000f46:	e02c      	b.n	8000fa2 <Start_UI_Control_Task+0x182>

				  case EVENT_BUTTON_RIGHT:
					  screen++;
 8000f48:	7dfb      	ldrb	r3, [r7, #23]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	75fb      	strb	r3, [r7, #23]
					  if(screen >= 2){
 8000f50:	7dfb      	ldrb	r3, [r7, #23]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d901      	bls.n	8000f5a <Start_UI_Control_Task+0x13a>
						  screen = 2;
 8000f56:	2302      	movs	r3, #2
 8000f58:	75fb      	strb	r3, [r7, #23]
					  }
					  sprintf(msg, "Screen: %d\r\n", screen);
 8000f5a:	7dfb      	ldrb	r3, [r7, #23]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	492d      	ldr	r1, [pc, #180]	; (8001014 <Start_UI_Control_Task+0x1f4>)
 8000f60:	482a      	ldr	r0, [pc, #168]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000f62:	f00b fd6f 	bl	800ca44 <siprintf>
					  break;
 8000f66:	e01c      	b.n	8000fa2 <Start_UI_Control_Task+0x182>

				  case EVENT_BUTTON_SELECT:
					  sprintf(msg, "Starting metronome...\r\n");
 8000f68:	492b      	ldr	r1, [pc, #172]	; (8001018 <Start_UI_Control_Task+0x1f8>)
 8000f6a:	4828      	ldr	r0, [pc, #160]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000f6c:	f00b fd6a 	bl	800ca44 <siprintf>
					  if (!metronome_running)
 8000f70:	4b22      	ldr	r3, [pc, #136]	; (8000ffc <Start_UI_Control_Task+0x1dc>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d111      	bne.n	8000f9c <Start_UI_Control_Task+0x17c>
					  {
						  //Metronome_Start(bpm, volume);
						  metronome_running = 1;
 8000f78:	4b20      	ldr	r3, [pc, #128]	; (8000ffc <Start_UI_Control_Task+0x1dc>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	601a      	str	r2, [r3, #0]
					  }
					  break;
 8000f7e:	e00d      	b.n	8000f9c <Start_UI_Control_Task+0x17c>

				  case EVENT_BUTTON_STOP:
					  sprintf(msg, "Stopping metronome...\r\n");
 8000f80:	4926      	ldr	r1, [pc, #152]	; (800101c <Start_UI_Control_Task+0x1fc>)
 8000f82:	4822      	ldr	r0, [pc, #136]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000f84:	f00b fd5e 	bl	800ca44 <siprintf>
					  if (metronome_running)
 8000f88:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <Start_UI_Control_Task+0x1dc>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d007      	beq.n	8000fa0 <Start_UI_Control_Task+0x180>
					  {
						  //Metronome_Stop();
						  metronome_running = 0;
 8000f90:	4b1a      	ldr	r3, [pc, #104]	; (8000ffc <Start_UI_Control_Task+0x1dc>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
					  }
					  break;
 8000f96:	e003      	b.n	8000fa0 <Start_UI_Control_Task+0x180>

				  default:
					  break;
 8000f98:	bf00      	nop
 8000f9a:	e002      	b.n	8000fa2 <Start_UI_Control_Task+0x182>
					  break;
 8000f9c:	bf00      	nop
 8000f9e:	e000      	b.n	8000fa2 <Start_UI_Control_Task+0x182>
					  break;
 8000fa0:	bf00      	nop
	              }
	          }
		  screenData.bpm = bpm;
 8000fa2:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <Start_UI_Control_Task+0x1d4>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	733b      	strb	r3, [r7, #12]
		  screenData.volume = volume;
 8000faa:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <Start_UI_Control_Task+0x1d8>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	737b      	strb	r3, [r7, #13]
		  screenData.is_playing = metronome_running;
 8000fb2:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <Start_UI_Control_Task+0x1dc>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	613b      	str	r3, [r7, #16]

		  osMessageQueuePut(screenQueueHandle, &screen, 0, 0);
 8000fb8:	4b19      	ldr	r3, [pc, #100]	; (8001020 <Start_UI_Control_Task+0x200>)
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	f107 0117 	add.w	r1, r7, #23
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f008 f944 	bl	8009250 <osMessageQueuePut>
		  osMessageQueuePut(defaultScreenQueueHandle, &screenData, 0, 0);
 8000fc8:	4b16      	ldr	r3, [pc, #88]	; (8001024 <Start_UI_Control_Task+0x204>)
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	f107 010c 	add.w	r1, r7, #12
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f008 f93c 	bl	8009250 <osMessageQueuePut>

	  	  CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8000fd8:	480c      	ldr	r0, [pc, #48]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000fda:	f7ff f901 	bl	80001e0 <strlen>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4809      	ldr	r0, [pc, #36]	; (800100c <Start_UI_Control_Task+0x1ec>)
 8000fe6:	f00b f81f 	bl	800c028 <CDC_Transmit_FS>

	      osDelay(1); // Optional: prevent flooding
 8000fea:	2001      	movs	r0, #1
 8000fec:	f008 f8a1 	bl	8009132 <osDelay>
	  if (osMessageQueueGet(inputEventQueueHandle, &evt, NULL, osWaitForever) == osOK){
 8000ff0:	e739      	b.n	8000e66 <Start_UI_Control_Task+0x46>
 8000ff2:	bf00      	nop
 8000ff4:	20000000 	.word	0x20000000
 8000ff8:	20000004 	.word	0x20000004
 8000ffc:	2000029c 	.word	0x2000029c
 8001000:	20000008 	.word	0x20000008
 8001004:	20000290 	.word	0x20000290
 8001008:	0800d36c 	.word	0x0800d36c
 800100c:	200002a0 	.word	0x200002a0
 8001010:	0800d378 	.word	0x0800d378
 8001014:	0800d388 	.word	0x0800d388
 8001018:	0800d398 	.word	0x0800d398
 800101c:	0800d3b0 	.word	0x0800d3b0
 8001020:	20000298 	.word	0x20000298
 8001024:	20000294 	.word	0x20000294

08001028 <Start_Metronome_Engine_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Metronome_Engine_Task */
void Start_Metronome_Engine_Task(void *argument)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	//char msg[] = "Hello from Metronome_Engine_Task!\r\n";
	//CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
    osDelay(10);
 8001030:	200a      	movs	r0, #10
 8001032:	f008 f87e 	bl	8009132 <osDelay>
 8001036:	e7fb      	b.n	8001030 <Start_Metronome_Engine_Task+0x8>

08001038 <Start_Audio_Out_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Audio_Out_Task */
void Start_Audio_Out_Task(void *argument)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	//char msg[] = "Hello from Audio_Output_Task!\r\n";
	//CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
    osDelay(10);
 8001040:	200a      	movs	r0, #10
 8001042:	f008 f876 	bl	8009132 <osDelay>
 8001046:	e7fb      	b.n	8001040 <Start_Audio_Out_Task+0x8>

08001048 <Screen_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Screen_Task */
void Screen_Task(void *argument)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Screen_Task */
  /* Infinite loop */
  Screen_t currentScreen = SCREEN_DEFAULT;  // Start with default screen
 8001050:	2301      	movs	r3, #1
 8001052:	75fb      	strb	r3, [r7, #23]
  Screen_t newScreen;
  DefaultScreenData_t defaultData;

  for(;;)
  {
	  if (osMessageQueueGet(screenQueueHandle, &newScreen, NULL, osWaitForever) == osOK) {
 8001054:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <Screen_Task+0x88>)
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	f107 0116 	add.w	r1, r7, #22
 800105c:	f04f 33ff 	mov.w	r3, #4294967295
 8001060:	2200      	movs	r2, #0
 8001062:	f008 f955 	bl	8009310 <osMessageQueueGet>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d109      	bne.n	8001080 <Screen_Task+0x38>
		  currentScreen = newScreen;
 800106c:	7dbb      	ldrb	r3, [r7, #22]
 800106e:	75fb      	strb	r3, [r7, #23]

		  // Flush the queue
		  if (currentScreen == SCREEN_DEFAULT) {
 8001070:	7dfb      	ldrb	r3, [r7, #23]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d104      	bne.n	8001080 <Screen_Task+0x38>
			   osMessageQueueReset(defaultScreenQueueHandle);
 8001076:	4b17      	ldr	r3, [pc, #92]	; (80010d4 <Screen_Task+0x8c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4618      	mov	r0, r3
 800107c:	f008 f9a6 	bl	80093cc <osMessageQueueReset>
		  }
	  }
	  switch (currentScreen) {
 8001080:	7dfb      	ldrb	r3, [r7, #23]
 8001082:	2b02      	cmp	r3, #2
 8001084:	d01b      	beq.n	80010be <Screen_Task+0x76>
 8001086:	2b02      	cmp	r3, #2
 8001088:	dc1d      	bgt.n	80010c6 <Screen_Task+0x7e>
 800108a:	2b00      	cmp	r3, #0
 800108c:	d014      	beq.n	80010b8 <Screen_Task+0x70>
 800108e:	2b01      	cmp	r3, #1
 8001090:	d119      	bne.n	80010c6 <Screen_Task+0x7e>
		  case SCREEN_DEFAULT:
			  if(osMessageQueueGet(defaultScreenQueueHandle, &defaultData, NULL, osWaitForever) == osOK){
 8001092:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <Screen_Task+0x8c>)
 8001094:	6818      	ldr	r0, [r3, #0]
 8001096:	f107 010c 	add.w	r1, r7, #12
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	2200      	movs	r2, #0
 80010a0:	f008 f936 	bl	8009310 <osMessageQueueGet>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d10c      	bne.n	80010c4 <Screen_Task+0x7c>
				  OLED_ShowDefaultScreen(defaultData.bpm,defaultData.volume,defaultData.is_playing);
 80010aa:	7b3b      	ldrb	r3, [r7, #12]
 80010ac:	7b79      	ldrb	r1, [r7, #13]
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f987 	bl	80013c4 <OLED_ShowDefaultScreen>
			  }
			  break;
 80010b6:	e005      	b.n	80010c4 <Screen_Task+0x7c>
		  case SCREEN_SETTINGS:
			  OLED_ShowSettingsScreen();
 80010b8:	f000 f9ca 	bl	8001450 <OLED_ShowSettingsScreen>
			  break;
 80010bc:	e003      	b.n	80010c6 <Screen_Task+0x7e>
		  case SCREEN_SAMPLES:
			  OLED_ShowSamplesScreen();
 80010be:	f000 f9d9 	bl	8001474 <OLED_ShowSamplesScreen>
			  break;
 80010c2:	e000      	b.n	80010c6 <Screen_Task+0x7e>
			  break;
 80010c4:	bf00      	nop
	  }
    osDelay(1);
 80010c6:	2001      	movs	r0, #1
 80010c8:	f008 f833 	bl	8009132 <osDelay>
	  if (osMessageQueueGet(screenQueueHandle, &newScreen, NULL, osWaitForever) == osOK) {
 80010cc:	e7c2      	b.n	8001054 <Screen_Task+0xc>
 80010ce:	bf00      	nop
 80010d0:	20000298 	.word	0x20000298
 80010d4:	20000294 	.word	0x20000294

080010d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010e8:	d101      	bne.n	80010ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010ea:	f000 fc6f 	bl	80019cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010fa:	b672      	cpsid	i
}
 80010fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010fe:	e7fe      	b.n	80010fe <Error_Handler+0x8>

08001100 <OLED_Print>:
static uint8_t cursor_x = 0;
static uint8_t cursor_y = 0;



void OLED_Print(const char *str) {
 8001100:	b480      	push	{r7}
 8001102:	b087      	sub	sp, #28
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001108:	e03a      	b.n	8001180 <OLED_Print+0x80>
        char c = *str++;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	1c5a      	adds	r2, r3, #1
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	75fb      	strb	r3, [r7, #23]
        if (c < 32 || c > 126) c = ' '; // fallback for unknown chars
 8001114:	7dfb      	ldrb	r3, [r7, #23]
 8001116:	2b1f      	cmp	r3, #31
 8001118:	d902      	bls.n	8001120 <OLED_Print+0x20>
 800111a:	7dfb      	ldrb	r3, [r7, #23]
 800111c:	2b7e      	cmp	r3, #126	; 0x7e
 800111e:	d901      	bls.n	8001124 <OLED_Print+0x24>
 8001120:	2320      	movs	r3, #32
 8001122:	75fb      	strb	r3, [r7, #23]
        for (int i = 0; i < 6; i++) {
 8001124:	2300      	movs	r3, #0
 8001126:	613b      	str	r3, [r7, #16]
 8001128:	e027      	b.n	800117a <OLED_Print+0x7a>
        	uint8_t line = oled_font6x8[(uint8_t)c - 32][i];
 800112a:	7dfb      	ldrb	r3, [r7, #23]
 800112c:	f1a3 0220 	sub.w	r2, r3, #32
 8001130:	4919      	ldr	r1, [pc, #100]	; (8001198 <OLED_Print+0x98>)
 8001132:	4613      	mov	r3, r2
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	4413      	add	r3, r2
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	18ca      	adds	r2, r1, r3
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	4413      	add	r3, r2
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	73fb      	strb	r3, [r7, #15]
            uint16_t index = cursor_x + (cursor_y * 128);
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <OLED_Print+0x9c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	b29a      	uxth	r2, r3
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <OLED_Print+0xa0>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	b29b      	uxth	r3, r3
 8001150:	01db      	lsls	r3, r3, #7
 8001152:	b29b      	uxth	r3, r3
 8001154:	4413      	add	r3, r2
 8001156:	81bb      	strh	r3, [r7, #12]
            if (index < sizeof(oled_buffer)) {
 8001158:	89bb      	ldrh	r3, [r7, #12]
 800115a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800115e:	d209      	bcs.n	8001174 <OLED_Print+0x74>
                oled_buffer[index] = line;
 8001160:	89bb      	ldrh	r3, [r7, #12]
 8001162:	4910      	ldr	r1, [pc, #64]	; (80011a4 <OLED_Print+0xa4>)
 8001164:	7bfa      	ldrb	r2, [r7, #15]
 8001166:	54ca      	strb	r2, [r1, r3]
                cursor_x++;
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <OLED_Print+0x9c>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	b2da      	uxtb	r2, r3
 8001170:	4b0a      	ldr	r3, [pc, #40]	; (800119c <OLED_Print+0x9c>)
 8001172:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 6; i++) {
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	3301      	adds	r3, #1
 8001178:	613b      	str	r3, [r7, #16]
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	2b05      	cmp	r3, #5
 800117e:	ddd4      	ble.n	800112a <OLED_Print+0x2a>
    while (*str) {
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d1c0      	bne.n	800110a <OLED_Print+0xa>
            }
        }
    }
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	371c      	adds	r7, #28
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	0800d974 	.word	0x0800d974
 800119c:	200006e0 	.word	0x200006e0
 80011a0:	200006e1 	.word	0x200006e1
 80011a4:	200002e0 	.word	0x200002e0

080011a8 <OLED_SetCursor>:

void OLED_SetCursor(uint8_t x, uint8_t y) {
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	460a      	mov	r2, r1
 80011b2:	71fb      	strb	r3, [r7, #7]
 80011b4:	4613      	mov	r3, r2
 80011b6:	71bb      	strb	r3, [r7, #6]
    cursor_x = x;
 80011b8:	4a05      	ldr	r2, [pc, #20]	; (80011d0 <OLED_SetCursor+0x28>)
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	7013      	strb	r3, [r2, #0]
    cursor_y = y;
 80011be:	4a05      	ldr	r2, [pc, #20]	; (80011d4 <OLED_SetCursor+0x2c>)
 80011c0:	79bb      	ldrb	r3, [r7, #6]
 80011c2:	7013      	strb	r3, [r2, #0]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	200006e0 	.word	0x200006e0
 80011d4:	200006e1 	.word	0x200006e1

080011d8 <OLED_WriteCommand>:

static void OLED_WriteCommand(uint8_t cmd) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af02      	add	r7, sp, #8
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
    uint8_t d[2] = {0x00, cmd};
 80011e2:	2300      	movs	r3, #0
 80011e4:	733b      	strb	r3, [r7, #12]
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, OLED_I2C_ADDR, d, 2, HAL_MAX_DELAY);
 80011ea:	f107 020c 	add.w	r2, r7, #12
 80011ee:	f04f 33ff 	mov.w	r3, #4294967295
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2302      	movs	r3, #2
 80011f6:	2178      	movs	r1, #120	; 0x78
 80011f8:	4803      	ldr	r0, [pc, #12]	; (8001208 <OLED_WriteCommand+0x30>)
 80011fa:	f001 f81f 	bl	800223c <HAL_I2C_Master_Transmit>
}
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000188 	.word	0x20000188

0800120c <OLED_WriteData>:

static void OLED_WriteData(uint8_t* data, size_t size) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af02      	add	r7, sp, #8
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
    uint8_t* buf = malloc(size + 1);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	4618      	mov	r0, r3
 800121c:	f00b fb56 	bl	800c8cc <malloc>
 8001220:	4603      	mov	r3, r0
 8001222:	60fb      	str	r3, [r7, #12]
    buf[0] = 0x40;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2240      	movs	r2, #64	; 0x40
 8001228:	701a      	strb	r2, [r3, #0]
    memcpy(&buf[1], data, size);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3301      	adds	r3, #1
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	6879      	ldr	r1, [r7, #4]
 8001232:	4618      	mov	r0, r3
 8001234:	f00b fcc0 	bl	800cbb8 <memcpy>
    HAL_I2C_Master_Transmit(&hi2c1, OLED_I2C_ADDR, buf, size + 1, HAL_MAX_DELAY);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	b29b      	uxth	r3, r3
 800123c:	3301      	adds	r3, #1
 800123e:	b29b      	uxth	r3, r3
 8001240:	f04f 32ff 	mov.w	r2, #4294967295
 8001244:	9200      	str	r2, [sp, #0]
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	2178      	movs	r1, #120	; 0x78
 800124a:	4805      	ldr	r0, [pc, #20]	; (8001260 <OLED_WriteData+0x54>)
 800124c:	f000 fff6 	bl	800223c <HAL_I2C_Master_Transmit>
    free(buf);
 8001250:	68f8      	ldr	r0, [r7, #12]
 8001252:	f00b fb43 	bl	800c8dc <free>
}
 8001256:	bf00      	nop
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000188 	.word	0x20000188

08001264 <OLED_Reset>:

void OLED_Reset(void) {
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800126e:	4808      	ldr	r0, [pc, #32]	; (8001290 <OLED_Reset+0x2c>)
 8001270:	f000 fe6e 	bl	8001f50 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001274:	200a      	movs	r0, #10
 8001276:	f000 fbc9 	bl	8001a0c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800127a:	2201      	movs	r2, #1
 800127c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001280:	4803      	ldr	r0, [pc, #12]	; (8001290 <OLED_Reset+0x2c>)
 8001282:	f000 fe65 	bl	8001f50 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001286:	200a      	movs	r0, #10
 8001288:	f000 fbc0 	bl	8001a0c <HAL_Delay>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40020800 	.word	0x40020800

08001294 <OLED_Init>:

void OLED_Init(void) {
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	OLED_Reset();
 8001298:	f7ff ffe4 	bl	8001264 <OLED_Reset>

    OLED_WriteCommand(0xAE); // Display off
 800129c:	20ae      	movs	r0, #174	; 0xae
 800129e:	f7ff ff9b 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA8);
 80012a2:	20a8      	movs	r0, #168	; 0xa8
 80012a4:	f7ff ff98 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x3F); // MUX ratio
 80012a8:	203f      	movs	r0, #63	; 0x3f
 80012aa:	f7ff ff95 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xD3);
 80012ae:	20d3      	movs	r0, #211	; 0xd3
 80012b0:	f7ff ff92 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x00); // Display offset
 80012b4:	2000      	movs	r0, #0
 80012b6:	f7ff ff8f 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x40); // Start line = 0
 80012ba:	2040      	movs	r0, #64	; 0x40
 80012bc:	f7ff ff8c 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA1); // Segment remap
 80012c0:	20a1      	movs	r0, #161	; 0xa1
 80012c2:	f7ff ff89 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xC8); // COM output scan direction
 80012c6:	20c8      	movs	r0, #200	; 0xc8
 80012c8:	f7ff ff86 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xDA);
 80012cc:	20da      	movs	r0, #218	; 0xda
 80012ce:	f7ff ff83 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x12); // COM pins
 80012d2:	2012      	movs	r0, #18
 80012d4:	f7ff ff80 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x81);
 80012d8:	2081      	movs	r0, #129	; 0x81
 80012da:	f7ff ff7d 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x7F); // Contrast
 80012de:	207f      	movs	r0, #127	; 0x7f
 80012e0:	f7ff ff7a 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA4); // Resume RAM content display
 80012e4:	20a4      	movs	r0, #164	; 0xa4
 80012e6:	f7ff ff77 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA6); // Normal display
 80012ea:	20a6      	movs	r0, #166	; 0xa6
 80012ec:	f7ff ff74 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xD5);
 80012f0:	20d5      	movs	r0, #213	; 0xd5
 80012f2:	f7ff ff71 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x80); // Clock
 80012f6:	2080      	movs	r0, #128	; 0x80
 80012f8:	f7ff ff6e 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x8D);
 80012fc:	208d      	movs	r0, #141	; 0x8d
 80012fe:	f7ff ff6b 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0x10); // DISable charge pump
 8001302:	2010      	movs	r0, #16
 8001304:	f7ff ff68 	bl	80011d8 <OLED_WriteCommand>
    OLED_WriteCommand(0xAF); // Display ON
 8001308:	20af      	movs	r0, #175	; 0xaf
 800130a:	f7ff ff65 	bl	80011d8 <OLED_WriteCommand>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <OLED_Clear>:

void OLED_Clear(void) {
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
    memset(oled_buffer, 0x00, sizeof(oled_buffer));
 8001318:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800131c:	2100      	movs	r1, #0
 800131e:	4802      	ldr	r0, [pc, #8]	; (8001328 <OLED_Clear+0x14>)
 8001320:	f00b fbb0 	bl	800ca84 <memset>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200002e0 	.word	0x200002e0

0800132c <OLED_UpdateScreen>:

void OLED_UpdateScreen(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
    for (uint8_t page = 0; page < OLED_PAGES; page++) {
 8001332:	2300      	movs	r3, #0
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	e016      	b.n	8001366 <OLED_UpdateScreen+0x3a>
        OLED_WriteCommand(0xB0 + page);
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	3b50      	subs	r3, #80	; 0x50
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff ff4a 	bl	80011d8 <OLED_WriteCommand>
        OLED_WriteCommand(0x00);
 8001344:	2000      	movs	r0, #0
 8001346:	f7ff ff47 	bl	80011d8 <OLED_WriteCommand>
        OLED_WriteCommand(0x10);
 800134a:	2010      	movs	r0, #16
 800134c:	f7ff ff44 	bl	80011d8 <OLED_WriteCommand>
        OLED_WriteData(&oled_buffer[OLED_WIDTH * page], OLED_WIDTH);
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	01db      	lsls	r3, r3, #7
 8001354:	4a08      	ldr	r2, [pc, #32]	; (8001378 <OLED_UpdateScreen+0x4c>)
 8001356:	4413      	add	r3, r2
 8001358:	2180      	movs	r1, #128	; 0x80
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff ff56 	bl	800120c <OLED_WriteData>
    for (uint8_t page = 0; page < OLED_PAGES; page++) {
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	3301      	adds	r3, #1
 8001364:	71fb      	strb	r3, [r7, #7]
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	2b07      	cmp	r3, #7
 800136a:	d9e5      	bls.n	8001338 <OLED_UpdateScreen+0xc>
    }
}
 800136c:	bf00      	nop
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200002e0 	.word	0x200002e0

0800137c <OLED_DrawBitmap>:

void OLED_DrawBitmap(const uint8_t* bitmap) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
    memcpy(oled_buffer, bitmap, sizeof(oled_buffer));
 8001384:	4a07      	ldr	r2, [pc, #28]	; (80013a4 <OLED_DrawBitmap+0x28>)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001390:	461a      	mov	r2, r3
 8001392:	f00b fc11 	bl	800cbb8 <memcpy>
    OLED_UpdateScreen();
 8001396:	f7ff ffc9 	bl	800132c <OLED_UpdateScreen>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200002e0 	.word	0x200002e0

080013a8 <OLED_DisplayStartupLogo>:

void OLED_DisplayStartupLogo(void) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
    extern const uint8_t company_logo[]; // Declare your logo byte array in a separate C file
    OLED_DrawBitmap(company_logo);
 80013ac:	4804      	ldr	r0, [pc, #16]	; (80013c0 <OLED_DisplayStartupLogo+0x18>)
 80013ae:	f7ff ffe5 	bl	800137c <OLED_DrawBitmap>
    HAL_Delay(3000);
 80013b2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80013b6:	f000 fb29 	bl	8001a0c <HAL_Delay>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	0800d478 	.word	0x0800d478

080013c4 <OLED_ShowDefaultScreen>:

void OLED_ShowDefaultScreen(uint8_t bpm, uint8_t volume, int is_playing) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	603a      	str	r2, [r7, #0]
 80013ce:	71fb      	strb	r3, [r7, #7]
 80013d0:	460b      	mov	r3, r1
 80013d2:	71bb      	strb	r3, [r7, #6]
    OLED_Clear();
 80013d4:	f7ff ff9e 	bl	8001314 <OLED_Clear>
    // Draw BPM
    OLED_SetCursor(0, 0);
 80013d8:	2100      	movs	r1, #0
 80013da:	2000      	movs	r0, #0
 80013dc:	f7ff fee4 	bl	80011a8 <OLED_SetCursor>
    char buf[16];
    sprintf(buf, "VOL: %d", volume);
 80013e0:	79ba      	ldrb	r2, [r7, #6]
 80013e2:	f107 0308 	add.w	r3, r7, #8
 80013e6:	4916      	ldr	r1, [pc, #88]	; (8001440 <OLED_ShowDefaultScreen+0x7c>)
 80013e8:	4618      	mov	r0, r3
 80013ea:	f00b fb2b 	bl	800ca44 <siprintf>
    OLED_Print(buf);
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fe84 	bl	8001100 <OLED_Print>

    // Draw Volume
    OLED_SetCursor(70, 0);
 80013f8:	2100      	movs	r1, #0
 80013fa:	2046      	movs	r0, #70	; 0x46
 80013fc:	f7ff fed4 	bl	80011a8 <OLED_SetCursor>
    sprintf(buf, "BPM: %d", bpm);
 8001400:	79fa      	ldrb	r2, [r7, #7]
 8001402:	f107 0308 	add.w	r3, r7, #8
 8001406:	490f      	ldr	r1, [pc, #60]	; (8001444 <OLED_ShowDefaultScreen+0x80>)
 8001408:	4618      	mov	r0, r3
 800140a:	f00b fb1b 	bl	800ca44 <siprintf>
    OLED_Print(buf);
 800140e:	f107 0308 	add.w	r3, r7, #8
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fe74 	bl	8001100 <OLED_Print>

    // Playing/Paused
    OLED_SetCursor(30, 7);
 8001418:	2107      	movs	r1, #7
 800141a:	201e      	movs	r0, #30
 800141c:	f7ff fec4 	bl	80011a8 <OLED_SetCursor>
    if (is_playing)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d003      	beq.n	800142e <OLED_ShowDefaultScreen+0x6a>
        OLED_Print("** PLAYING **");
 8001426:	4808      	ldr	r0, [pc, #32]	; (8001448 <OLED_ShowDefaultScreen+0x84>)
 8001428:	f7ff fe6a 	bl	8001100 <OLED_Print>
 800142c:	e002      	b.n	8001434 <OLED_ShowDefaultScreen+0x70>
    else
        OLED_Print(".. paused ..");
 800142e:	4807      	ldr	r0, [pc, #28]	; (800144c <OLED_ShowDefaultScreen+0x88>)
 8001430:	f7ff fe66 	bl	8001100 <OLED_Print>

    OLED_UpdateScreen();
 8001434:	f7ff ff7a 	bl	800132c <OLED_UpdateScreen>
}
 8001438:	bf00      	nop
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	0800d3c8 	.word	0x0800d3c8
 8001444:	0800d3d0 	.word	0x0800d3d0
 8001448:	0800d3d8 	.word	0x0800d3d8
 800144c:	0800d3e8 	.word	0x0800d3e8

08001450 <OLED_ShowSettingsScreen>:

void OLED_ShowSettingsScreen(void) {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
    OLED_Clear();                         // Clear previous content
 8001454:	f7ff ff5e 	bl	8001314 <OLED_Clear>
    OLED_SetCursor(10, 3);                // Set cursor to middle row (y=3), a bit from the left (x=10)
 8001458:	2103      	movs	r1, #3
 800145a:	200a      	movs	r0, #10
 800145c:	f7ff fea4 	bl	80011a8 <OLED_SetCursor>
    OLED_Print("Settings Screen");        // Print the label
 8001460:	4803      	ldr	r0, [pc, #12]	; (8001470 <OLED_ShowSettingsScreen+0x20>)
 8001462:	f7ff fe4d 	bl	8001100 <OLED_Print>
    OLED_UpdateScreen();                  // Push buffer to display
 8001466:	f7ff ff61 	bl	800132c <OLED_UpdateScreen>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	0800d3f8 	.word	0x0800d3f8

08001474 <OLED_ShowSamplesScreen>:

void OLED_ShowSamplesScreen(void) {
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
    OLED_Clear();
 8001478:	f7ff ff4c 	bl	8001314 <OLED_Clear>

    OLED_SetCursor(20, 0);  // X = 20, Page = 0 (top)
 800147c:	2100      	movs	r1, #0
 800147e:	2014      	movs	r0, #20
 8001480:	f7ff fe92 	bl	80011a8 <OLED_SetCursor>
    OLED_Print("Sample Select");
 8001484:	4803      	ldr	r0, [pc, #12]	; (8001494 <OLED_ShowSamplesScreen+0x20>)
 8001486:	f7ff fe3b 	bl	8001100 <OLED_Print>

    OLED_UpdateScreen();
 800148a:	f7ff ff4f 	bl	800132c <OLED_UpdateScreen>
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	0800d408 	.word	0x0800d408

08001498 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b12      	ldr	r3, [pc, #72]	; (80014ec <HAL_MspInit+0x54>)
 80014a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a6:	4a11      	ldr	r2, [pc, #68]	; (80014ec <HAL_MspInit+0x54>)
 80014a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ac:	6453      	str	r3, [r2, #68]	; 0x44
 80014ae:	4b0f      	ldr	r3, [pc, #60]	; (80014ec <HAL_MspInit+0x54>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	603b      	str	r3, [r7, #0]
 80014be:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <HAL_MspInit+0x54>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <HAL_MspInit+0x54>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ca:	4b08      	ldr	r3, [pc, #32]	; (80014ec <HAL_MspInit+0x54>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014d6:	2200      	movs	r2, #0
 80014d8:	210f      	movs	r1, #15
 80014da:	f06f 0001 	mvn.w	r0, #1
 80014de:	f000 fb71 	bl	8001bc4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800

080014f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	; 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a19      	ldr	r2, [pc, #100]	; (8001574 <HAL_I2C_MspInit+0x84>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d12b      	bne.n	800156a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
 8001516:	4b18      	ldr	r3, [pc, #96]	; (8001578 <HAL_I2C_MspInit+0x88>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a17      	ldr	r2, [pc, #92]	; (8001578 <HAL_I2C_MspInit+0x88>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <HAL_I2C_MspInit+0x88>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800152e:	23c0      	movs	r3, #192	; 0xc0
 8001530:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001532:	2312      	movs	r3, #18
 8001534:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153a:	2303      	movs	r3, #3
 800153c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800153e:	2304      	movs	r3, #4
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001542:	f107 0314 	add.w	r3, r7, #20
 8001546:	4619      	mov	r1, r3
 8001548:	480c      	ldr	r0, [pc, #48]	; (800157c <HAL_I2C_MspInit+0x8c>)
 800154a:	f000 fb65 	bl	8001c18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <HAL_I2C_MspInit+0x88>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	4a08      	ldr	r2, [pc, #32]	; (8001578 <HAL_I2C_MspInit+0x88>)
 8001558:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800155c:	6413      	str	r3, [r2, #64]	; 0x40
 800155e:	4b06      	ldr	r3, [pc, #24]	; (8001578 <HAL_I2C_MspInit+0x88>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800156a:	bf00      	nop
 800156c:	3728      	adds	r7, #40	; 0x28
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40005400 	.word	0x40005400
 8001578:	40023800 	.word	0x40023800
 800157c:	40020400 	.word	0x40020400

08001580 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08e      	sub	sp, #56	; 0x38
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a2a      	ldr	r2, [pc, #168]	; (8001658 <HAL_I2S_MspInit+0xd8>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d14d      	bne.n	800164e <HAL_I2S_MspInit+0xce>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80015b2:	2301      	movs	r3, #1
 80015b4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80015b6:	23c0      	movs	r3, #192	; 0xc0
 80015b8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80015ba:	2302      	movs	r3, #2
 80015bc:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015be:	f107 0310 	add.w	r3, r7, #16
 80015c2:	4618      	mov	r0, r3
 80015c4:	f003 fcfc 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80015ce:	f7ff fd92 	bl	80010f6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	4b21      	ldr	r3, [pc, #132]	; (800165c <HAL_I2S_MspInit+0xdc>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	4a20      	ldr	r2, [pc, #128]	; (800165c <HAL_I2S_MspInit+0xdc>)
 80015dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e0:	6413      	str	r3, [r2, #64]	; 0x40
 80015e2:	4b1e      	ldr	r3, [pc, #120]	; (800165c <HAL_I2S_MspInit+0xdc>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	4b1a      	ldr	r3, [pc, #104]	; (800165c <HAL_I2S_MspInit+0xdc>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	4a19      	ldr	r2, [pc, #100]	; (800165c <HAL_I2S_MspInit+0xdc>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	6313      	str	r3, [r2, #48]	; 0x30
 80015fe:	4b17      	ldr	r3, [pc, #92]	; (800165c <HAL_I2S_MspInit+0xdc>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	60bb      	str	r3, [r7, #8]
 8001608:	68bb      	ldr	r3, [r7, #8]
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PB14     ------> I2S2_ext_SD
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 800160a:	f44f 4314 	mov.w	r3, #37888	; 0x9400
 800160e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001610:	2302      	movs	r3, #2
 8001612:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800161c:	2305      	movs	r3, #5
 800161e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001620:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001624:	4619      	mov	r1, r3
 8001626:	480e      	ldr	r0, [pc, #56]	; (8001660 <HAL_I2S_MspInit+0xe0>)
 8001628:	f000 faf6 	bl	8001c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800162c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001632:	2302      	movs	r3, #2
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 800163e:	2306      	movs	r3, #6
 8001640:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001642:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001646:	4619      	mov	r1, r3
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <HAL_I2S_MspInit+0xe0>)
 800164a:	f000 fae5 	bl	8001c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800164e:	bf00      	nop
 8001650:	3738      	adds	r7, #56	; 0x38
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40003800 	.word	0x40003800
 800165c:	40023800 	.word	0x40023800
 8001660:	40020400 	.word	0x40020400

08001664 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	; 0x28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a19      	ldr	r2, [pc, #100]	; (80016e8 <HAL_SPI_MspInit+0x84>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d12b      	bne.n	80016de <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	613b      	str	r3, [r7, #16]
 800168a:	4b18      	ldr	r3, [pc, #96]	; (80016ec <HAL_SPI_MspInit+0x88>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168e:	4a17      	ldr	r2, [pc, #92]	; (80016ec <HAL_SPI_MspInit+0x88>)
 8001690:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001694:	6453      	str	r3, [r2, #68]	; 0x44
 8001696:	4b15      	ldr	r3, [pc, #84]	; (80016ec <HAL_SPI_MspInit+0x88>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	4b11      	ldr	r3, [pc, #68]	; (80016ec <HAL_SPI_MspInit+0x88>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	4a10      	ldr	r2, [pc, #64]	; (80016ec <HAL_SPI_MspInit+0x88>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6313      	str	r3, [r2, #48]	; 0x30
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <HAL_SPI_MspInit+0x88>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016be:	23f0      	movs	r3, #240	; 0xf0
 80016c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c2:	2302      	movs	r3, #2
 80016c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ca:	2303      	movs	r3, #3
 80016cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016ce:	2305      	movs	r3, #5
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	; (80016f0 <HAL_SPI_MspInit+0x8c>)
 80016da:	f000 fa9d 	bl	8001c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	; 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40013000 	.word	0x40013000
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40020000 	.word	0x40020000

080016f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08e      	sub	sp, #56	; 0x38
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001700:	2300      	movs	r3, #0
 8001702:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	4b34      	ldr	r3, [pc, #208]	; (80017dc <HAL_InitTick+0xe8>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	4a33      	ldr	r2, [pc, #204]	; (80017dc <HAL_InitTick+0xe8>)
 800170e:	f043 0301 	orr.w	r3, r3, #1
 8001712:	6413      	str	r3, [r2, #64]	; 0x40
 8001714:	4b31      	ldr	r3, [pc, #196]	; (80017dc <HAL_InitTick+0xe8>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001720:	f107 0210 	add.w	r2, r7, #16
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f003 fc16 	bl	8004f5c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001736:	2b00      	cmp	r3, #0
 8001738:	d103      	bne.n	8001742 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800173a:	f003 fbfb 	bl	8004f34 <HAL_RCC_GetPCLK1Freq>
 800173e:	6378      	str	r0, [r7, #52]	; 0x34
 8001740:	e004      	b.n	800174c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001742:	f003 fbf7 	bl	8004f34 <HAL_RCC_GetPCLK1Freq>
 8001746:	4603      	mov	r3, r0
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800174c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800174e:	4a24      	ldr	r2, [pc, #144]	; (80017e0 <HAL_InitTick+0xec>)
 8001750:	fba2 2303 	umull	r2, r3, r2, r3
 8001754:	0c9b      	lsrs	r3, r3, #18
 8001756:	3b01      	subs	r3, #1
 8001758:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800175a:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <HAL_InitTick+0xf0>)
 800175c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001760:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001762:	4b20      	ldr	r3, [pc, #128]	; (80017e4 <HAL_InitTick+0xf0>)
 8001764:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001768:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800176a:	4a1e      	ldr	r2, [pc, #120]	; (80017e4 <HAL_InitTick+0xf0>)
 800176c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800176e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001770:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <HAL_InitTick+0xf0>)
 8001772:	2200      	movs	r2, #0
 8001774:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001776:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <HAL_InitTick+0xf0>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177c:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <HAL_InitTick+0xf0>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001782:	4818      	ldr	r0, [pc, #96]	; (80017e4 <HAL_InitTick+0xf0>)
 8001784:	f003 fdf3 	bl	800536e <HAL_TIM_Base_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800178e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001792:	2b00      	cmp	r3, #0
 8001794:	d11b      	bne.n	80017ce <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001796:	4813      	ldr	r0, [pc, #76]	; (80017e4 <HAL_InitTick+0xf0>)
 8001798:	f003 fe42 	bl	8005420 <HAL_TIM_Base_Start_IT>
 800179c:	4603      	mov	r3, r0
 800179e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80017a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d111      	bne.n	80017ce <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017aa:	201c      	movs	r0, #28
 80017ac:	f000 fa26 	bl	8001bfc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2b0f      	cmp	r3, #15
 80017b4:	d808      	bhi.n	80017c8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80017b6:	2200      	movs	r2, #0
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	201c      	movs	r0, #28
 80017bc:	f000 fa02 	bl	8001bc4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017c0:	4a09      	ldr	r2, [pc, #36]	; (80017e8 <HAL_InitTick+0xf4>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	e002      	b.n	80017ce <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80017ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3738      	adds	r7, #56	; 0x38
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800
 80017e0:	431bde83 	.word	0x431bde83
 80017e4:	200006e4 	.word	0x200006e4
 80017e8:	20000010 	.word	0x20000010

080017ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f0:	e7fe      	b.n	80017f0 <NMI_Handler+0x4>

080017f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <HardFault_Handler+0x4>

080017f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017fc:	e7fe      	b.n	80017fc <MemManage_Handler+0x4>

080017fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001802:	e7fe      	b.n	8001802 <BusFault_Handler+0x4>

08001804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001808:	e7fe      	b.n	8001808 <UsageFault_Handler+0x4>

0800180a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800180a:	b480      	push	{r7}
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(N_LEFT_Pin);
 800181c:	2001      	movs	r0, #1
 800181e:	f000 fbb1 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}

08001826 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(N_RIGHT_Pin);
 800182a:	2002      	movs	r0, #2
 800182c:	f000 fbaa 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}

08001834 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(N_SELECT_Pin);
 8001838:	2004      	movs	r0, #4
 800183a:	f000 fba3 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}

08001842 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_L_A_Pin);
 8001846:	2008      	movs	r0, #8
 8001848:	f000 fb9c 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}

08001850 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_R_A_Pin);
 8001854:	2010      	movs	r0, #16
 8001856:	f000 fb95 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}

0800185e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_R_B_Pin);
 8001862:	2020      	movs	r0, #32
 8001864:	f000 fb8e 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(N_CANCEL_Pin);
 8001868:	f44f 7080 	mov.w	r0, #256	; 0x100
 800186c:	f000 fb8a 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(N_CODEC_IRQ_Pin);
 8001870:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001874:	f000 fb86 	bl	8001f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}

0800187c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001880:	4802      	ldr	r0, [pc, #8]	; (800188c <TIM2_IRQHandler+0x10>)
 8001882:	f003 fe2f 	bl	80054e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	200006e4 	.word	0x200006e4

08001890 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001894:	4802      	ldr	r0, [pc, #8]	; (80018a0 <OTG_FS_IRQHandler+0x10>)
 8001896:	f001 fe0f 	bl	80034b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20005dfc 	.word	0x20005dfc

080018a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018ac:	4a14      	ldr	r2, [pc, #80]	; (8001900 <_sbrk+0x5c>)
 80018ae:	4b15      	ldr	r3, [pc, #84]	; (8001904 <_sbrk+0x60>)
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b8:	4b13      	ldr	r3, [pc, #76]	; (8001908 <_sbrk+0x64>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d102      	bne.n	80018c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c0:	4b11      	ldr	r3, [pc, #68]	; (8001908 <_sbrk+0x64>)
 80018c2:	4a12      	ldr	r2, [pc, #72]	; (800190c <_sbrk+0x68>)
 80018c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018c6:	4b10      	ldr	r3, [pc, #64]	; (8001908 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d207      	bcs.n	80018e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018d4:	f00b f944 	bl	800cb60 <__errno>
 80018d8:	4603      	mov	r3, r0
 80018da:	220c      	movs	r2, #12
 80018dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018de:	f04f 33ff 	mov.w	r3, #4294967295
 80018e2:	e009      	b.n	80018f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018e4:	4b08      	ldr	r3, [pc, #32]	; (8001908 <_sbrk+0x64>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ea:	4b07      	ldr	r3, [pc, #28]	; (8001908 <_sbrk+0x64>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4413      	add	r3, r2
 80018f2:	4a05      	ldr	r2, [pc, #20]	; (8001908 <_sbrk+0x64>)
 80018f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018f6:	68fb      	ldr	r3, [r7, #12]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	20010000 	.word	0x20010000
 8001904:	00000400 	.word	0x00000400
 8001908:	2000072c 	.word	0x2000072c
 800190c:	20006648 	.word	0x20006648

08001910 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001914:	4b06      	ldr	r3, [pc, #24]	; (8001930 <SystemInit+0x20>)
 8001916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800191a:	4a05      	ldr	r2, [pc, #20]	; (8001930 <SystemInit+0x20>)
 800191c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001920:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001934:	f8df d034 	ldr.w	sp, [pc, #52]	; 800196c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001938:	f7ff ffea 	bl	8001910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800193c:	480c      	ldr	r0, [pc, #48]	; (8001970 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800193e:	490d      	ldr	r1, [pc, #52]	; (8001974 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001940:	4a0d      	ldr	r2, [pc, #52]	; (8001978 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001942:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001944:	e002      	b.n	800194c <LoopCopyDataInit>

08001946 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001946:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001948:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800194a:	3304      	adds	r3, #4

0800194c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800194c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800194e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001950:	d3f9      	bcc.n	8001946 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001952:	4a0a      	ldr	r2, [pc, #40]	; (800197c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001954:	4c0a      	ldr	r4, [pc, #40]	; (8001980 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001956:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001958:	e001      	b.n	800195e <LoopFillZerobss>

0800195a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800195a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800195c:	3204      	adds	r2, #4

0800195e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800195e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001960:	d3fb      	bcc.n	800195a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001962:	f00b f903 	bl	800cb6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001966:	f7fe fe11 	bl	800058c <main>
  bx  lr    
 800196a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800196c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001970:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001974:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8001978:	0800dc0c 	.word	0x0800dc0c
  ldr r2, =_sbss
 800197c:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8001980:	20006648 	.word	0x20006648

08001984 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001984:	e7fe      	b.n	8001984 <ADC_IRQHandler>
	...

08001988 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800198c:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <HAL_Init+0x40>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a0d      	ldr	r2, [pc, #52]	; (80019c8 <HAL_Init+0x40>)
 8001992:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001996:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001998:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <HAL_Init+0x40>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a0a      	ldr	r2, [pc, #40]	; (80019c8 <HAL_Init+0x40>)
 800199e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <HAL_Init+0x40>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a07      	ldr	r2, [pc, #28]	; (80019c8 <HAL_Init+0x40>)
 80019aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b0:	2003      	movs	r0, #3
 80019b2:	f000 f8fc 	bl	8001bae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019b6:	200f      	movs	r0, #15
 80019b8:	f7ff fe9c 	bl	80016f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019bc:	f7ff fd6c 	bl	8001498 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40023c00 	.word	0x40023c00

080019cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <HAL_IncTick+0x20>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	461a      	mov	r2, r3
 80019d6:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <HAL_IncTick+0x24>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4413      	add	r3, r2
 80019dc:	4a04      	ldr	r2, [pc, #16]	; (80019f0 <HAL_IncTick+0x24>)
 80019de:	6013      	str	r3, [r2, #0]
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000014 	.word	0x20000014
 80019f0:	20000730 	.word	0x20000730

080019f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return uwTick;
 80019f8:	4b03      	ldr	r3, [pc, #12]	; (8001a08 <HAL_GetTick+0x14>)
 80019fa:	681b      	ldr	r3, [r3, #0]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	20000730 	.word	0x20000730

08001a0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a14:	f7ff ffee 	bl	80019f4 <HAL_GetTick>
 8001a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a24:	d005      	beq.n	8001a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a26:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <HAL_Delay+0x44>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	4413      	add	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a32:	bf00      	nop
 8001a34:	f7ff ffde 	bl	80019f4 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d8f7      	bhi.n	8001a34 <HAL_Delay+0x28>
  {
  }
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000014 	.word	0x20000014

08001a54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a64:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <__NVIC_SetPriorityGrouping+0x44>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a70:	4013      	ands	r3, r2
 8001a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a86:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <__NVIC_SetPriorityGrouping+0x44>)
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	60d3      	str	r3, [r2, #12]
}
 8001a8c:	bf00      	nop
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aa0:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	0a1b      	lsrs	r3, r3, #8
 8001aa6:	f003 0307 	and.w	r3, r3, #7
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	db0b      	blt.n	8001ae2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	f003 021f 	and.w	r2, r3, #31
 8001ad0:	4907      	ldr	r1, [pc, #28]	; (8001af0 <__NVIC_EnableIRQ+0x38>)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	095b      	lsrs	r3, r3, #5
 8001ad8:	2001      	movs	r0, #1
 8001ada:	fa00 f202 	lsl.w	r2, r0, r2
 8001ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000e100 	.word	0xe000e100

08001af4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	6039      	str	r1, [r7, #0]
 8001afe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	db0a      	blt.n	8001b1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	490c      	ldr	r1, [pc, #48]	; (8001b40 <__NVIC_SetPriority+0x4c>)
 8001b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b12:	0112      	lsls	r2, r2, #4
 8001b14:	b2d2      	uxtb	r2, r2
 8001b16:	440b      	add	r3, r1
 8001b18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b1c:	e00a      	b.n	8001b34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	b2da      	uxtb	r2, r3
 8001b22:	4908      	ldr	r1, [pc, #32]	; (8001b44 <__NVIC_SetPriority+0x50>)
 8001b24:	79fb      	ldrb	r3, [r7, #7]
 8001b26:	f003 030f 	and.w	r3, r3, #15
 8001b2a:	3b04      	subs	r3, #4
 8001b2c:	0112      	lsls	r2, r2, #4
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	440b      	add	r3, r1
 8001b32:	761a      	strb	r2, [r3, #24]
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000e100 	.word	0xe000e100
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b089      	sub	sp, #36	; 0x24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	f1c3 0307 	rsb	r3, r3, #7
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	bf28      	it	cs
 8001b66:	2304      	movcs	r3, #4
 8001b68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	2b06      	cmp	r3, #6
 8001b70:	d902      	bls.n	8001b78 <NVIC_EncodePriority+0x30>
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	3b03      	subs	r3, #3
 8001b76:	e000      	b.n	8001b7a <NVIC_EncodePriority+0x32>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	43da      	mvns	r2, r3
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	401a      	ands	r2, r3
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b90:	f04f 31ff 	mov.w	r1, #4294967295
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9a:	43d9      	mvns	r1, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba0:	4313      	orrs	r3, r2
         );
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3724      	adds	r7, #36	; 0x24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ff4c 	bl	8001a54 <__NVIC_SetPriorityGrouping>
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd6:	f7ff ff61 	bl	8001a9c <__NVIC_GetPriorityGrouping>
 8001bda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	68b9      	ldr	r1, [r7, #8]
 8001be0:	6978      	ldr	r0, [r7, #20]
 8001be2:	f7ff ffb1 	bl	8001b48 <NVIC_EncodePriority>
 8001be6:	4602      	mov	r2, r0
 8001be8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bec:	4611      	mov	r1, r2
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff ff80 	bl	8001af4 <__NVIC_SetPriority>
}
 8001bf4:	bf00      	nop
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff54 	bl	8001ab8 <__NVIC_EnableIRQ>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b089      	sub	sp, #36	; 0x24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61fb      	str	r3, [r7, #28]
 8001c32:	e159      	b.n	8001ee8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c34:	2201      	movs	r2, #1
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	f040 8148 	bne.w	8001ee2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d005      	beq.n	8001c6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d130      	bne.n	8001ccc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	2203      	movs	r2, #3
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	68da      	ldr	r2, [r3, #12]
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	091b      	lsrs	r3, r3, #4
 8001cb6:	f003 0201 	and.w	r2, r3, #1
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d017      	beq.n	8001d08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	689a      	ldr	r2, [r3, #8]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f003 0303 	and.w	r3, r3, #3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d123      	bne.n	8001d5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	08da      	lsrs	r2, r3, #3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3208      	adds	r2, #8
 8001d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	220f      	movs	r2, #15
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	691a      	ldr	r2, [r3, #16]
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	08da      	lsrs	r2, r3, #3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3208      	adds	r2, #8
 8001d56:	69b9      	ldr	r1, [r7, #24]
 8001d58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	2203      	movs	r2, #3
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0203 	and.w	r2, r3, #3
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 80a2 	beq.w	8001ee2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b57      	ldr	r3, [pc, #348]	; (8001f00 <HAL_GPIO_Init+0x2e8>)
 8001da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da6:	4a56      	ldr	r2, [pc, #344]	; (8001f00 <HAL_GPIO_Init+0x2e8>)
 8001da8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dac:	6453      	str	r3, [r2, #68]	; 0x44
 8001dae:	4b54      	ldr	r3, [pc, #336]	; (8001f00 <HAL_GPIO_Init+0x2e8>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dba:	4a52      	ldr	r2, [pc, #328]	; (8001f04 <HAL_GPIO_Init+0x2ec>)
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	089b      	lsrs	r3, r3, #2
 8001dc0:	3302      	adds	r3, #2
 8001dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	220f      	movs	r2, #15
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a49      	ldr	r2, [pc, #292]	; (8001f08 <HAL_GPIO_Init+0x2f0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d019      	beq.n	8001e1a <HAL_GPIO_Init+0x202>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a48      	ldr	r2, [pc, #288]	; (8001f0c <HAL_GPIO_Init+0x2f4>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d013      	beq.n	8001e16 <HAL_GPIO_Init+0x1fe>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a47      	ldr	r2, [pc, #284]	; (8001f10 <HAL_GPIO_Init+0x2f8>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d00d      	beq.n	8001e12 <HAL_GPIO_Init+0x1fa>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a46      	ldr	r2, [pc, #280]	; (8001f14 <HAL_GPIO_Init+0x2fc>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d007      	beq.n	8001e0e <HAL_GPIO_Init+0x1f6>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a45      	ldr	r2, [pc, #276]	; (8001f18 <HAL_GPIO_Init+0x300>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d101      	bne.n	8001e0a <HAL_GPIO_Init+0x1f2>
 8001e06:	2304      	movs	r3, #4
 8001e08:	e008      	b.n	8001e1c <HAL_GPIO_Init+0x204>
 8001e0a:	2307      	movs	r3, #7
 8001e0c:	e006      	b.n	8001e1c <HAL_GPIO_Init+0x204>
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e004      	b.n	8001e1c <HAL_GPIO_Init+0x204>
 8001e12:	2302      	movs	r3, #2
 8001e14:	e002      	b.n	8001e1c <HAL_GPIO_Init+0x204>
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <HAL_GPIO_Init+0x204>
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	69fa      	ldr	r2, [r7, #28]
 8001e1e:	f002 0203 	and.w	r2, r2, #3
 8001e22:	0092      	lsls	r2, r2, #2
 8001e24:	4093      	lsls	r3, r2
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e2c:	4935      	ldr	r1, [pc, #212]	; (8001f04 <HAL_GPIO_Init+0x2ec>)
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	089b      	lsrs	r3, r3, #2
 8001e32:	3302      	adds	r3, #2
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e3a:	4b38      	ldr	r3, [pc, #224]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	43db      	mvns	r3, r3
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4013      	ands	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e5e:	4a2f      	ldr	r2, [pc, #188]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e64:	4b2d      	ldr	r3, [pc, #180]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	4013      	ands	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d003      	beq.n	8001e88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e88:	4a24      	ldr	r2, [pc, #144]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e8e:	4b23      	ldr	r3, [pc, #140]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	43db      	mvns	r3, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d003      	beq.n	8001eb2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eb2:	4a1a      	ldr	r2, [pc, #104]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eb8:	4b18      	ldr	r3, [pc, #96]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d003      	beq.n	8001edc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001edc:	4a0f      	ldr	r2, [pc, #60]	; (8001f1c <HAL_GPIO_Init+0x304>)
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	61fb      	str	r3, [r7, #28]
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	2b0f      	cmp	r3, #15
 8001eec:	f67f aea2 	bls.w	8001c34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ef0:	bf00      	nop
 8001ef2:	bf00      	nop
 8001ef4:	3724      	adds	r7, #36	; 0x24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40013800 	.word	0x40013800
 8001f08:	40020000 	.word	0x40020000
 8001f0c:	40020400 	.word	0x40020400
 8001f10:	40020800 	.word	0x40020800
 8001f14:	40020c00 	.word	0x40020c00
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	40013c00 	.word	0x40013c00

08001f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	691a      	ldr	r2, [r3, #16]
 8001f30:	887b      	ldrh	r3, [r7, #2]
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d002      	beq.n	8001f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	e001      	b.n	8001f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	807b      	strh	r3, [r7, #2]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f60:	787b      	ldrb	r3, [r7, #1]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f66:	887a      	ldrh	r2, [r7, #2]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f6c:	e003      	b.n	8001f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f6e:	887b      	ldrh	r3, [r7, #2]
 8001f70:	041a      	lsls	r2, r3, #16
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	619a      	str	r2, [r3, #24]
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001f8e:	4b08      	ldr	r3, [pc, #32]	; (8001fb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f90:	695a      	ldr	r2, [r3, #20]
 8001f92:	88fb      	ldrh	r3, [r7, #6]
 8001f94:	4013      	ands	r3, r2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d006      	beq.n	8001fa8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f9a:	4a05      	ldr	r2, [pc, #20]	; (8001fb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fa0:	88fb      	ldrh	r3, [r7, #6]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fd44 	bl	8000a30 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40013c00 	.word	0x40013c00

08001fb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e12b      	b.n	800221e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d106      	bne.n	8001fe0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f7ff fa88 	bl	80014f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2224      	movs	r2, #36	; 0x24
 8001fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f022 0201 	bic.w	r2, r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002006:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002016:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002018:	f002 ff8c 	bl	8004f34 <HAL_RCC_GetPCLK1Freq>
 800201c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	4a81      	ldr	r2, [pc, #516]	; (8002228 <HAL_I2C_Init+0x274>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d807      	bhi.n	8002038 <HAL_I2C_Init+0x84>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4a80      	ldr	r2, [pc, #512]	; (800222c <HAL_I2C_Init+0x278>)
 800202c:	4293      	cmp	r3, r2
 800202e:	bf94      	ite	ls
 8002030:	2301      	movls	r3, #1
 8002032:	2300      	movhi	r3, #0
 8002034:	b2db      	uxtb	r3, r3
 8002036:	e006      	b.n	8002046 <HAL_I2C_Init+0x92>
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4a7d      	ldr	r2, [pc, #500]	; (8002230 <HAL_I2C_Init+0x27c>)
 800203c:	4293      	cmp	r3, r2
 800203e:	bf94      	ite	ls
 8002040:	2301      	movls	r3, #1
 8002042:	2300      	movhi	r3, #0
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e0e7      	b.n	800221e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	4a78      	ldr	r2, [pc, #480]	; (8002234 <HAL_I2C_Init+0x280>)
 8002052:	fba2 2303 	umull	r2, r3, r2, r3
 8002056:	0c9b      	lsrs	r3, r3, #18
 8002058:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	430a      	orrs	r2, r1
 800206c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4a6a      	ldr	r2, [pc, #424]	; (8002228 <HAL_I2C_Init+0x274>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d802      	bhi.n	8002088 <HAL_I2C_Init+0xd4>
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	3301      	adds	r3, #1
 8002086:	e009      	b.n	800209c <HAL_I2C_Init+0xe8>
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800208e:	fb02 f303 	mul.w	r3, r2, r3
 8002092:	4a69      	ldr	r2, [pc, #420]	; (8002238 <HAL_I2C_Init+0x284>)
 8002094:	fba2 2303 	umull	r2, r3, r2, r3
 8002098:	099b      	lsrs	r3, r3, #6
 800209a:	3301      	adds	r3, #1
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	430b      	orrs	r3, r1
 80020a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	495c      	ldr	r1, [pc, #368]	; (8002228 <HAL_I2C_Init+0x274>)
 80020b8:	428b      	cmp	r3, r1
 80020ba:	d819      	bhi.n	80020f0 <HAL_I2C_Init+0x13c>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1e59      	subs	r1, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80020ca:	1c59      	adds	r1, r3, #1
 80020cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80020d0:	400b      	ands	r3, r1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00a      	beq.n	80020ec <HAL_I2C_Init+0x138>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	1e59      	subs	r1, r3, #1
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80020e4:	3301      	adds	r3, #1
 80020e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ea:	e051      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 80020ec:	2304      	movs	r3, #4
 80020ee:	e04f      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d111      	bne.n	800211c <HAL_I2C_Init+0x168>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1e58      	subs	r0, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6859      	ldr	r1, [r3, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	440b      	add	r3, r1
 8002106:	fbb0 f3f3 	udiv	r3, r0, r3
 800210a:	3301      	adds	r3, #1
 800210c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002110:	2b00      	cmp	r3, #0
 8002112:	bf0c      	ite	eq
 8002114:	2301      	moveq	r3, #1
 8002116:	2300      	movne	r3, #0
 8002118:	b2db      	uxtb	r3, r3
 800211a:	e012      	b.n	8002142 <HAL_I2C_Init+0x18e>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1e58      	subs	r0, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6859      	ldr	r1, [r3, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	0099      	lsls	r1, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002132:	3301      	adds	r3, #1
 8002134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002138:	2b00      	cmp	r3, #0
 800213a:	bf0c      	ite	eq
 800213c:	2301      	moveq	r3, #1
 800213e:	2300      	movne	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_I2C_Init+0x196>
 8002146:	2301      	movs	r3, #1
 8002148:	e022      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10e      	bne.n	8002170 <HAL_I2C_Init+0x1bc>
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1e58      	subs	r0, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6859      	ldr	r1, [r3, #4]
 800215a:	460b      	mov	r3, r1
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	440b      	add	r3, r1
 8002160:	fbb0 f3f3 	udiv	r3, r0, r3
 8002164:	3301      	adds	r3, #1
 8002166:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800216a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800216e:	e00f      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	1e58      	subs	r0, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6859      	ldr	r1, [r3, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	440b      	add	r3, r1
 800217e:	0099      	lsls	r1, r3, #2
 8002180:	440b      	add	r3, r1
 8002182:	fbb0 f3f3 	udiv	r3, r0, r3
 8002186:	3301      	adds	r3, #1
 8002188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800218c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	6809      	ldr	r1, [r1, #0]
 8002194:	4313      	orrs	r3, r2
 8002196:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69da      	ldr	r2, [r3, #28]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80021be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	6911      	ldr	r1, [r2, #16]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68d2      	ldr	r2, [r2, #12]
 80021ca:	4311      	orrs	r1, r2
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	430b      	orrs	r3, r1
 80021d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	695a      	ldr	r2, [r3, #20]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2220      	movs	r2, #32
 800220a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	000186a0 	.word	0x000186a0
 800222c:	001e847f 	.word	0x001e847f
 8002230:	003d08ff 	.word	0x003d08ff
 8002234:	431bde83 	.word	0x431bde83
 8002238:	10624dd3 	.word	0x10624dd3

0800223c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b088      	sub	sp, #32
 8002240:	af02      	add	r7, sp, #8
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	607a      	str	r2, [r7, #4]
 8002246:	461a      	mov	r2, r3
 8002248:	460b      	mov	r3, r1
 800224a:	817b      	strh	r3, [r7, #10]
 800224c:	4613      	mov	r3, r2
 800224e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002250:	f7ff fbd0 	bl	80019f4 <HAL_GetTick>
 8002254:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b20      	cmp	r3, #32
 8002260:	f040 80e0 	bne.w	8002424 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	2319      	movs	r3, #25
 800226a:	2201      	movs	r2, #1
 800226c:	4970      	ldr	r1, [pc, #448]	; (8002430 <HAL_I2C_Master_Transmit+0x1f4>)
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 f964 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800227a:	2302      	movs	r3, #2
 800227c:	e0d3      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_I2C_Master_Transmit+0x50>
 8002288:	2302      	movs	r3, #2
 800228a:	e0cc      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ea>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d007      	beq.n	80022b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f042 0201 	orr.w	r2, r2, #1
 80022b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2221      	movs	r2, #33	; 0x21
 80022c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2210      	movs	r2, #16
 80022ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	893a      	ldrh	r2, [r7, #8]
 80022e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	4a50      	ldr	r2, [pc, #320]	; (8002434 <HAL_I2C_Master_Transmit+0x1f8>)
 80022f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80022f4:	8979      	ldrh	r1, [r7, #10]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	6a3a      	ldr	r2, [r7, #32]
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f000 f89c 	bl	8002438 <I2C_MasterRequestWrite>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e08d      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	695b      	ldr	r3, [r3, #20]
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	613b      	str	r3, [r7, #16]
 800231e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002320:	e066      	b.n	80023f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	6a39      	ldr	r1, [r7, #32]
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f000 fa22 	bl	8002770 <I2C_WaitOnTXEFlagUntilTimeout>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00d      	beq.n	800234e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002336:	2b04      	cmp	r3, #4
 8002338:	d107      	bne.n	800234a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002348:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e06b      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002352:	781a      	ldrb	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235e:	1c5a      	adds	r2, r3, #1
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002368:	b29b      	uxth	r3, r3
 800236a:	3b01      	subs	r3, #1
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002376:	3b01      	subs	r3, #1
 8002378:	b29a      	uxth	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	695b      	ldr	r3, [r3, #20]
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	2b04      	cmp	r3, #4
 800238a:	d11b      	bne.n	80023c4 <HAL_I2C_Master_Transmit+0x188>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002390:	2b00      	cmp	r3, #0
 8002392:	d017      	beq.n	80023c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002398:	781a      	ldrb	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	1c5a      	adds	r2, r3, #1
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	3b01      	subs	r3, #1
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023bc:	3b01      	subs	r3, #1
 80023be:	b29a      	uxth	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	6a39      	ldr	r1, [r7, #32]
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f000 fa19 	bl	8002800 <I2C_WaitOnBTFFlagUntilTimeout>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00d      	beq.n	80023f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d107      	bne.n	80023ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e01a      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d194      	bne.n	8002322 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002406:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	e000      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002424:	2302      	movs	r3, #2
  }
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	00100002 	.word	0x00100002
 8002434:	ffff0000 	.word	0xffff0000

08002438 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af02      	add	r7, sp, #8
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	603b      	str	r3, [r7, #0]
 8002444:	460b      	mov	r3, r1
 8002446:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	2b08      	cmp	r3, #8
 8002452:	d006      	beq.n	8002462 <I2C_MasterRequestWrite+0x2a>
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d003      	beq.n	8002462 <I2C_MasterRequestWrite+0x2a>
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002460:	d108      	bne.n	8002474 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	e00b      	b.n	800248c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002478:	2b12      	cmp	r3, #18
 800247a:	d107      	bne.n	800248c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800248a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002498:	68f8      	ldr	r0, [r7, #12]
 800249a:	f000 f84f 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00d      	beq.n	80024c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024b2:	d103      	bne.n	80024bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e035      	b.n	800252c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024c8:	d108      	bne.n	80024dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024ca:	897b      	ldrh	r3, [r7, #10]
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	461a      	mov	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80024d8:	611a      	str	r2, [r3, #16]
 80024da:	e01b      	b.n	8002514 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80024dc:	897b      	ldrh	r3, [r7, #10]
 80024de:	11db      	asrs	r3, r3, #7
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	f003 0306 	and.w	r3, r3, #6
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	f063 030f 	orn	r3, r3, #15
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	490e      	ldr	r1, [pc, #56]	; (8002534 <I2C_MasterRequestWrite+0xfc>)
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f000 f898 	bl	8002630 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e010      	b.n	800252c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800250a:	897b      	ldrh	r3, [r7, #10]
 800250c:	b2da      	uxtb	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	4907      	ldr	r1, [pc, #28]	; (8002538 <I2C_MasterRequestWrite+0x100>)
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 f888 	bl	8002630 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	00010008 	.word	0x00010008
 8002538:	00010002 	.word	0x00010002

0800253c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	603b      	str	r3, [r7, #0]
 8002548:	4613      	mov	r3, r2
 800254a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800254c:	e048      	b.n	80025e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002554:	d044      	beq.n	80025e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002556:	f7ff fa4d 	bl	80019f4 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	429a      	cmp	r2, r3
 8002564:	d302      	bcc.n	800256c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d139      	bne.n	80025e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	0c1b      	lsrs	r3, r3, #16
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b01      	cmp	r3, #1
 8002574:	d10d      	bne.n	8002592 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	43da      	mvns	r2, r3
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	4013      	ands	r3, r2
 8002582:	b29b      	uxth	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	bf0c      	ite	eq
 8002588:	2301      	moveq	r3, #1
 800258a:	2300      	movne	r3, #0
 800258c:	b2db      	uxtb	r3, r3
 800258e:	461a      	mov	r2, r3
 8002590:	e00c      	b.n	80025ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	43da      	mvns	r2, r3
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	4013      	ands	r3, r2
 800259e:	b29b      	uxth	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	bf0c      	ite	eq
 80025a4:	2301      	moveq	r3, #1
 80025a6:	2300      	movne	r3, #0
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	461a      	mov	r2, r3
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d116      	bne.n	80025e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025cc:	f043 0220 	orr.w	r2, r3, #32
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e023      	b.n	8002628 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	0c1b      	lsrs	r3, r3, #16
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d10d      	bne.n	8002606 <I2C_WaitOnFlagUntilTimeout+0xca>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	695b      	ldr	r3, [r3, #20]
 80025f0:	43da      	mvns	r2, r3
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	4013      	ands	r3, r2
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	bf0c      	ite	eq
 80025fc:	2301      	moveq	r3, #1
 80025fe:	2300      	movne	r3, #0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	461a      	mov	r2, r3
 8002604:	e00c      	b.n	8002620 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	43da      	mvns	r2, r3
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	4013      	ands	r3, r2
 8002612:	b29b      	uxth	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	bf0c      	ite	eq
 8002618:	2301      	moveq	r3, #1
 800261a:	2300      	movne	r3, #0
 800261c:	b2db      	uxtb	r3, r3
 800261e:	461a      	mov	r2, r3
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	429a      	cmp	r2, r3
 8002624:	d093      	beq.n	800254e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800263e:	e071      	b.n	8002724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800264a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800264e:	d123      	bne.n	8002698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800265e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002668:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2220      	movs	r2, #32
 8002674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002684:	f043 0204 	orr.w	r2, r3, #4
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e067      	b.n	8002768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269e:	d041      	beq.n	8002724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026a0:	f7ff f9a8 	bl	80019f4 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d302      	bcc.n	80026b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d136      	bne.n	8002724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d10c      	bne.n	80026da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	43da      	mvns	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	4013      	ands	r3, r2
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	bf14      	ite	ne
 80026d2:	2301      	movne	r3, #1
 80026d4:	2300      	moveq	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	e00b      	b.n	80026f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	43da      	mvns	r2, r3
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	4013      	ands	r3, r2
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	bf14      	ite	ne
 80026ec:	2301      	movne	r3, #1
 80026ee:	2300      	moveq	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d016      	beq.n	8002724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	f043 0220 	orr.w	r2, r3, #32
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e021      	b.n	8002768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	0c1b      	lsrs	r3, r3, #16
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b01      	cmp	r3, #1
 800272c:	d10c      	bne.n	8002748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	43da      	mvns	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	4013      	ands	r3, r2
 800273a:	b29b      	uxth	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf14      	ite	ne
 8002740:	2301      	movne	r3, #1
 8002742:	2300      	moveq	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	e00b      	b.n	8002760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	43da      	mvns	r2, r3
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	4013      	ands	r3, r2
 8002754:	b29b      	uxth	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	bf14      	ite	ne
 800275a:	2301      	movne	r3, #1
 800275c:	2300      	moveq	r3, #0
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	f47f af6d 	bne.w	8002640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800277c:	e034      	b.n	80027e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 f886 	bl	8002890 <I2C_IsAcknowledgeFailed>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e034      	b.n	80027f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002794:	d028      	beq.n	80027e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002796:	f7ff f92d 	bl	80019f4 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d302      	bcc.n	80027ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d11d      	bne.n	80027e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b6:	2b80      	cmp	r3, #128	; 0x80
 80027b8:	d016      	beq.n	80027e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2220      	movs	r2, #32
 80027c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	f043 0220 	orr.w	r2, r3, #32
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e007      	b.n	80027f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027f2:	2b80      	cmp	r3, #128	; 0x80
 80027f4:	d1c3      	bne.n	800277e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800280c:	e034      	b.n	8002878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f000 f83e 	bl	8002890 <I2C_IsAcknowledgeFailed>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e034      	b.n	8002888 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002824:	d028      	beq.n	8002878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002826:	f7ff f8e5 	bl	80019f4 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	68ba      	ldr	r2, [r7, #8]
 8002832:	429a      	cmp	r2, r3
 8002834:	d302      	bcc.n	800283c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d11d      	bne.n	8002878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	f003 0304 	and.w	r3, r3, #4
 8002846:	2b04      	cmp	r3, #4
 8002848:	d016      	beq.n	8002878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2220      	movs	r2, #32
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	f043 0220 	orr.w	r2, r3, #32
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e007      	b.n	8002888 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f003 0304 	and.w	r3, r3, #4
 8002882:	2b04      	cmp	r3, #4
 8002884:	d1c3      	bne.n	800280e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a6:	d11b      	bne.n	80028e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2220      	movs	r2, #32
 80028bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f043 0204 	orr.w	r2, r3, #4
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e000      	b.n	80028e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
	...

080028f0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b088      	sub	sp, #32
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e128      	b.n	8002b54 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d109      	bne.n	8002922 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a90      	ldr	r2, [pc, #576]	; (8002b5c <HAL_I2S_Init+0x26c>)
 800291a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7fe fe2f 	bl	8001580 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2202      	movs	r2, #2
 8002926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	69db      	ldr	r3, [r3, #28]
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002938:	f023 030f 	bic.w	r3, r3, #15
 800293c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2202      	movs	r2, #2
 8002944:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	2b02      	cmp	r3, #2
 800294c:	d060      	beq.n	8002a10 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d102      	bne.n	800295c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002956:	2310      	movs	r3, #16
 8002958:	617b      	str	r3, [r7, #20]
 800295a:	e001      	b.n	8002960 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800295c:	2320      	movs	r3, #32
 800295e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	2b20      	cmp	r3, #32
 8002966:	d802      	bhi.n	800296e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800296e:	2001      	movs	r0, #1
 8002970:	f002 fc14 	bl	800519c <HAL_RCCEx_GetPeriphCLKFreq>
 8002974:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800297e:	d125      	bne.n	80029cc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d010      	beq.n	80029aa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002992:	4613      	mov	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	4413      	add	r3, r2
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	461a      	mov	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a4:	3305      	adds	r3, #5
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	e01f      	b.n	80029ea <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80029b4:	4613      	mov	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	461a      	mov	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c6:	3305      	adds	r3, #5
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	e00e      	b.n	80029ea <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80029d4:	4613      	mov	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	461a      	mov	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029e6:	3305      	adds	r3, #5
 80029e8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4a5c      	ldr	r2, [pc, #368]	; (8002b60 <HAL_I2S_Init+0x270>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	08db      	lsrs	r3, r3, #3
 80029f4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	085b      	lsrs	r3, r3, #1
 8002a06:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	61bb      	str	r3, [r7, #24]
 8002a0e:	e003      	b.n	8002a18 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002a10:	2302      	movs	r3, #2
 8002a12:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d902      	bls.n	8002a24 <HAL_I2S_Init+0x134>
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	2bff      	cmp	r3, #255	; 0xff
 8002a22:	d907      	bls.n	8002a34 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a28:	f043 0210 	orr.w	r2, r3, #16
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e08f      	b.n	8002b54 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	691a      	ldr	r2, [r3, #16]
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	ea42 0103 	orr.w	r1, r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	69fa      	ldr	r2, [r7, #28]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002a52:	f023 030f 	bic.w	r3, r3, #15
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6851      	ldr	r1, [r2, #4]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6892      	ldr	r2, [r2, #8]
 8002a5e:	4311      	orrs	r1, r2
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	68d2      	ldr	r2, [r2, #12]
 8002a64:	4311      	orrs	r1, r2
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6992      	ldr	r2, [r2, #24]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a76:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d161      	bne.n	8002b44 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a38      	ldr	r2, [pc, #224]	; (8002b64 <HAL_I2S_Init+0x274>)
 8002a84:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a37      	ldr	r2, [pc, #220]	; (8002b68 <HAL_I2S_Init+0x278>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d101      	bne.n	8002a94 <HAL_I2S_Init+0x1a4>
 8002a90:	4b36      	ldr	r3, [pc, #216]	; (8002b6c <HAL_I2S_Init+0x27c>)
 8002a92:	e001      	b.n	8002a98 <HAL_I2S_Init+0x1a8>
 8002a94:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	4932      	ldr	r1, [pc, #200]	; (8002b68 <HAL_I2S_Init+0x278>)
 8002aa0:	428a      	cmp	r2, r1
 8002aa2:	d101      	bne.n	8002aa8 <HAL_I2S_Init+0x1b8>
 8002aa4:	4a31      	ldr	r2, [pc, #196]	; (8002b6c <HAL_I2S_Init+0x27c>)
 8002aa6:	e001      	b.n	8002aac <HAL_I2S_Init+0x1bc>
 8002aa8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002aac:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002ab0:	f023 030f 	bic.w	r3, r3, #15
 8002ab4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a2b      	ldr	r2, [pc, #172]	; (8002b68 <HAL_I2S_Init+0x278>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d101      	bne.n	8002ac4 <HAL_I2S_Init+0x1d4>
 8002ac0:	4b2a      	ldr	r3, [pc, #168]	; (8002b6c <HAL_I2S_Init+0x27c>)
 8002ac2:	e001      	b.n	8002ac8 <HAL_I2S_Init+0x1d8>
 8002ac4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ac8:	2202      	movs	r2, #2
 8002aca:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a25      	ldr	r2, [pc, #148]	; (8002b68 <HAL_I2S_Init+0x278>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d101      	bne.n	8002ada <HAL_I2S_Init+0x1ea>
 8002ad6:	4b25      	ldr	r3, [pc, #148]	; (8002b6c <HAL_I2S_Init+0x27c>)
 8002ad8:	e001      	b.n	8002ade <HAL_I2S_Init+0x1ee>
 8002ada:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002aea:	d003      	beq.n	8002af4 <HAL_I2S_Init+0x204>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d103      	bne.n	8002afc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002af4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	e001      	b.n	8002b00 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002afc:	2300      	movs	r3, #0
 8002afe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002b14:	4313      	orrs	r3, r2
 8002b16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	897b      	ldrh	r3, [r7, #10]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b2c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a0d      	ldr	r2, [pc, #52]	; (8002b68 <HAL_I2S_Init+0x278>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d101      	bne.n	8002b3c <HAL_I2S_Init+0x24c>
 8002b38:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <HAL_I2S_Init+0x27c>)
 8002b3a:	e001      	b.n	8002b40 <HAL_I2S_Init+0x250>
 8002b3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b40:	897a      	ldrh	r2, [r7, #10]
 8002b42:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3720      	adds	r7, #32
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	08002c67 	.word	0x08002c67
 8002b60:	cccccccd 	.word	0xcccccccd
 8002b64:	08002d7d 	.word	0x08002d7d
 8002b68:	40003800 	.word	0x40003800
 8002b6c:	40003400 	.word	0x40003400

08002b70 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb8:	881a      	ldrh	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc4:	1c9a      	adds	r2, r3, #2
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10e      	bne.n	8002c00 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002bf0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ffb8 	bl	8002b70 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68da      	ldr	r2, [r3, #12]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c1a:	b292      	uxth	r2, r2
 8002c1c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c22:	1c9a      	adds	r2, r3, #2
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10e      	bne.n	8002c5e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c4e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f7ff ff93 	bl	8002b84 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b086      	sub	sp, #24
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d13a      	bne.n	8002cf8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d109      	bne.n	8002ca0 <I2S_IRQHandler+0x3a>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c96:	2b40      	cmp	r3, #64	; 0x40
 8002c98:	d102      	bne.n	8002ca0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f7ff ffb4 	bl	8002c08 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca6:	2b40      	cmp	r3, #64	; 0x40
 8002ca8:	d126      	bne.n	8002cf8 <I2S_IRQHandler+0x92>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 0320 	and.w	r3, r3, #32
 8002cb4:	2b20      	cmp	r3, #32
 8002cb6:	d11f      	bne.n	8002cf8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002cc6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002cc8:	2300      	movs	r3, #0
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cea:	f043 0202 	orr.w	r2, r3, #2
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ff50 	bl	8002b98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b03      	cmp	r3, #3
 8002d02:	d136      	bne.n	8002d72 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d109      	bne.n	8002d22 <I2S_IRQHandler+0xbc>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d18:	2b80      	cmp	r3, #128	; 0x80
 8002d1a:	d102      	bne.n	8002d22 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff ff45 	bl	8002bac <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f003 0308 	and.w	r3, r3, #8
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d122      	bne.n	8002d72 <I2S_IRQHandler+0x10c>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f003 0320 	and.w	r3, r3, #32
 8002d36:	2b20      	cmp	r3, #32
 8002d38:	d11b      	bne.n	8002d72 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d48:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d64:	f043 0204 	orr.w	r2, r3, #4
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff ff13 	bl	8002b98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d72:	bf00      	nop
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a92      	ldr	r2, [pc, #584]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d101      	bne.n	8002d9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002d96:	4b92      	ldr	r3, [pc, #584]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d98:	e001      	b.n	8002d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002d9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a8b      	ldr	r2, [pc, #556]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d101      	bne.n	8002db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002db4:	4b8a      	ldr	r3, [pc, #552]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002db6:	e001      	b.n	8002dbc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002db8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dc8:	d004      	beq.n	8002dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f040 8099 	bne.w	8002f06 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d107      	bne.n	8002dee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d002      	beq.n	8002dee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 f925 	bl	8003038 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d107      	bne.n	8002e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f9c8 	bl	8003198 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e0e:	2b40      	cmp	r3, #64	; 0x40
 8002e10:	d13a      	bne.n	8002e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d035      	beq.n	8002e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a6e      	ldr	r2, [pc, #440]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d101      	bne.n	8002e2a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002e26:	4b6e      	ldr	r3, [pc, #440]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e28:	e001      	b.n	8002e2e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002e2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4969      	ldr	r1, [pc, #420]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e36:	428b      	cmp	r3, r1
 8002e38:	d101      	bne.n	8002e3e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002e3a:	4b69      	ldr	r3, [pc, #420]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e3c:	e001      	b.n	8002e42 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002e3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e46:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e56:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7a:	f043 0202 	orr.w	r2, r3, #2
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7ff fe88 	bl	8002b98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b08      	cmp	r3, #8
 8002e90:	f040 80c3 	bne.w	800301a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	f003 0320 	and.w	r3, r3, #32
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 80bd 	beq.w	800301a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002eae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a49      	ldr	r2, [pc, #292]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002eba:	4b49      	ldr	r3, [pc, #292]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ebc:	e001      	b.n	8002ec2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002ebe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4944      	ldr	r1, [pc, #272]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002eca:	428b      	cmp	r3, r1
 8002ecc:	d101      	bne.n	8002ed2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002ece:	4b44      	ldr	r3, [pc, #272]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ed0:	e001      	b.n	8002ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002ed2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ed6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002eda:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002edc:	2300      	movs	r3, #0
 8002ede:	60bb      	str	r3, [r7, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef6:	f043 0204 	orr.w	r2, r3, #4
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff fe4a 	bl	8002b98 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f04:	e089      	b.n	800301a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d107      	bne.n	8002f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d002      	beq.n	8002f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f8be 	bl	800309c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d107      	bne.n	8002f3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f8fd 	bl	8003134 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f40:	2b40      	cmp	r3, #64	; 0x40
 8002f42:	d12f      	bne.n	8002fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f003 0320 	and.w	r3, r3, #32
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d02a      	beq.n	8002fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685a      	ldr	r2, [r3, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f5c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a1e      	ldr	r2, [pc, #120]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d101      	bne.n	8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002f68:	4b1d      	ldr	r3, [pc, #116]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f6a:	e001      	b.n	8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002f6c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f70:	685a      	ldr	r2, [r3, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4919      	ldr	r1, [pc, #100]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f78:	428b      	cmp	r3, r1
 8002f7a:	d101      	bne.n	8002f80 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002f7c:	4b18      	ldr	r3, [pc, #96]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f7e:	e001      	b.n	8002f84 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002f80:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f84:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f88:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f96:	f043 0202 	orr.w	r2, r3, #2
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff fdfa 	bl	8002b98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	2b08      	cmp	r3, #8
 8002fac:	d136      	bne.n	800301c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	f003 0320 	and.w	r3, r3, #32
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d031      	beq.n	800301c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a07      	ldr	r2, [pc, #28]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d101      	bne.n	8002fc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002fc2:	4b07      	ldr	r3, [pc, #28]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002fc4:	e001      	b.n	8002fca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002fc6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4902      	ldr	r1, [pc, #8]	; (8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002fd2:	428b      	cmp	r3, r1
 8002fd4:	d106      	bne.n	8002fe4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002fd6:	4b02      	ldr	r3, [pc, #8]	; (8002fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002fd8:	e006      	b.n	8002fe8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002fda:	bf00      	nop
 8002fdc:	40003800 	.word	0x40003800
 8002fe0:	40003400 	.word	0x40003400
 8002fe4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fe8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fec:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ffc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300a:	f043 0204 	orr.w	r2, r3, #4
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7ff fdc0 	bl	8002b98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003018:	e000      	b.n	800301c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800301a:	bf00      	nop
}
 800301c:	bf00      	nop
 800301e:	3720      	adds	r7, #32
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003044:	1c99      	adds	r1, r3, #2
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6251      	str	r1, [r2, #36]	; 0x24
 800304a:	881a      	ldrh	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003056:	b29b      	uxth	r3, r3
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003064:	b29b      	uxth	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d113      	bne.n	8003092 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003078:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800307e:	b29b      	uxth	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	d106      	bne.n	8003092 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f7ff ffc9 	bl	8003024 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003092:	bf00      	nop
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	1c99      	adds	r1, r3, #2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6251      	str	r1, [r2, #36]	; 0x24
 80030ae:	8819      	ldrh	r1, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a1d      	ldr	r2, [pc, #116]	; (800312c <I2SEx_TxISR_I2SExt+0x90>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <I2SEx_TxISR_I2SExt+0x22>
 80030ba:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <I2SEx_TxISR_I2SExt+0x94>)
 80030bc:	e001      	b.n	80030c2 <I2SEx_TxISR_I2SExt+0x26>
 80030be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030c2:	460a      	mov	r2, r1
 80030c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d8:	b29b      	uxth	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d121      	bne.n	8003122 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a12      	ldr	r2, [pc, #72]	; (800312c <I2SEx_TxISR_I2SExt+0x90>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d101      	bne.n	80030ec <I2SEx_TxISR_I2SExt+0x50>
 80030e8:	4b11      	ldr	r3, [pc, #68]	; (8003130 <I2SEx_TxISR_I2SExt+0x94>)
 80030ea:	e001      	b.n	80030f0 <I2SEx_TxISR_I2SExt+0x54>
 80030ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	490d      	ldr	r1, [pc, #52]	; (800312c <I2SEx_TxISR_I2SExt+0x90>)
 80030f8:	428b      	cmp	r3, r1
 80030fa:	d101      	bne.n	8003100 <I2SEx_TxISR_I2SExt+0x64>
 80030fc:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <I2SEx_TxISR_I2SExt+0x94>)
 80030fe:	e001      	b.n	8003104 <I2SEx_TxISR_I2SExt+0x68>
 8003100:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003104:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003108:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800310e:	b29b      	uxth	r3, r3
 8003110:	2b00      	cmp	r3, #0
 8003112:	d106      	bne.n	8003122 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7ff ff81 	bl	8003024 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003122:	bf00      	nop
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40003800 	.word	0x40003800
 8003130:	40003400 	.word	0x40003400

08003134 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68d8      	ldr	r0, [r3, #12]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003146:	1c99      	adds	r1, r3, #2
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800314c:	b282      	uxth	r2, r0
 800314e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003154:	b29b      	uxth	r3, r3
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003162:	b29b      	uxth	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	d113      	bne.n	8003190 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003176:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d106      	bne.n	8003190 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7ff ff4a 	bl	8003024 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a20      	ldr	r2, [pc, #128]	; (8003228 <I2SEx_RxISR_I2SExt+0x90>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d101      	bne.n	80031ae <I2SEx_RxISR_I2SExt+0x16>
 80031aa:	4b20      	ldr	r3, [pc, #128]	; (800322c <I2SEx_RxISR_I2SExt+0x94>)
 80031ac:	e001      	b.n	80031b2 <I2SEx_RxISR_I2SExt+0x1a>
 80031ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031b2:	68d8      	ldr	r0, [r3, #12]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	1c99      	adds	r1, r3, #2
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80031be:	b282      	uxth	r2, r0
 80031c0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d121      	bne.n	800321e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a12      	ldr	r2, [pc, #72]	; (8003228 <I2SEx_RxISR_I2SExt+0x90>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d101      	bne.n	80031e8 <I2SEx_RxISR_I2SExt+0x50>
 80031e4:	4b11      	ldr	r3, [pc, #68]	; (800322c <I2SEx_RxISR_I2SExt+0x94>)
 80031e6:	e001      	b.n	80031ec <I2SEx_RxISR_I2SExt+0x54>
 80031e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	490d      	ldr	r1, [pc, #52]	; (8003228 <I2SEx_RxISR_I2SExt+0x90>)
 80031f4:	428b      	cmp	r3, r1
 80031f6:	d101      	bne.n	80031fc <I2SEx_RxISR_I2SExt+0x64>
 80031f8:	4b0c      	ldr	r3, [pc, #48]	; (800322c <I2SEx_RxISR_I2SExt+0x94>)
 80031fa:	e001      	b.n	8003200 <I2SEx_RxISR_I2SExt+0x68>
 80031fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003200:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003204:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320a:	b29b      	uxth	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	d106      	bne.n	800321e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	f7ff ff03 	bl	8003024 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800321e:	bf00      	nop
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40003800 	.word	0x40003800
 800322c:	40003400 	.word	0x40003400

08003230 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af02      	add	r7, sp, #8
 8003236:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e101      	b.n	8003446 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d106      	bne.n	8003262 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f009 f82b 	bl	800c2b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2203      	movs	r2, #3
 8003266:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003270:	d102      	bne.n	8003278 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f002 fbfa 	bl	8005a76 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6818      	ldr	r0, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	7c1a      	ldrb	r2, [r3, #16]
 800328a:	f88d 2000 	strb.w	r2, [sp]
 800328e:	3304      	adds	r3, #4
 8003290:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003292:	f002 fad9 	bl	8005848 <USB_CoreInit>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2202      	movs	r2, #2
 80032a0:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0ce      	b.n	8003446 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2100      	movs	r1, #0
 80032ae:	4618      	mov	r0, r3
 80032b0:	f002 fbf2 	bl	8005a98 <USB_SetCurrentMode>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d005      	beq.n	80032c6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2202      	movs	r2, #2
 80032be:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e0bf      	b.n	8003446 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032c6:	2300      	movs	r3, #0
 80032c8:	73fb      	strb	r3, [r7, #15]
 80032ca:	e04a      	b.n	8003362 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	3315      	adds	r3, #21
 80032dc:	2201      	movs	r2, #1
 80032de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80032e0:	7bfa      	ldrb	r2, [r7, #15]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	4413      	add	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	3314      	adds	r3, #20
 80032f0:	7bfa      	ldrb	r2, [r7, #15]
 80032f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80032f4:	7bfa      	ldrb	r2, [r7, #15]
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	b298      	uxth	r0, r3
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	332e      	adds	r3, #46	; 0x2e
 8003308:	4602      	mov	r2, r0
 800330a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800330c:	7bfa      	ldrb	r2, [r7, #15]
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	4413      	add	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	3318      	adds	r3, #24
 800331c:	2200      	movs	r2, #0
 800331e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003320:	7bfa      	ldrb	r2, [r7, #15]
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	4613      	mov	r3, r2
 8003326:	00db      	lsls	r3, r3, #3
 8003328:	4413      	add	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	331c      	adds	r3, #28
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003334:	7bfa      	ldrb	r2, [r7, #15]
 8003336:	6879      	ldr	r1, [r7, #4]
 8003338:	4613      	mov	r3, r2
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	4413      	add	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	3320      	adds	r3, #32
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003348:	7bfa      	ldrb	r2, [r7, #15]
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	4413      	add	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	3324      	adds	r3, #36	; 0x24
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800335c:	7bfb      	ldrb	r3, [r7, #15]
 800335e:	3301      	adds	r3, #1
 8003360:	73fb      	strb	r3, [r7, #15]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	791b      	ldrb	r3, [r3, #4]
 8003366:	7bfa      	ldrb	r2, [r7, #15]
 8003368:	429a      	cmp	r2, r3
 800336a:	d3af      	bcc.n	80032cc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800336c:	2300      	movs	r3, #0
 800336e:	73fb      	strb	r3, [r7, #15]
 8003370:	e044      	b.n	80033fc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003372:	7bfa      	ldrb	r2, [r7, #15]
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	4413      	add	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	440b      	add	r3, r1
 8003380:	f203 2355 	addw	r3, r3, #597	; 0x255
 8003384:	2200      	movs	r2, #0
 8003386:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003388:	7bfa      	ldrb	r2, [r7, #15]
 800338a:	6879      	ldr	r1, [r7, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	4413      	add	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	f503 7315 	add.w	r3, r3, #596	; 0x254
 800339a:	7bfa      	ldrb	r2, [r7, #15]
 800339c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800339e:	7bfa      	ldrb	r2, [r7, #15]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80033b4:	7bfa      	ldrb	r2, [r7, #15]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4413      	add	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80033ca:	7bfa      	ldrb	r2, [r7, #15]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80033e0:	7bfa      	ldrb	r2, [r7, #15]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	4413      	add	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	f503 7319 	add.w	r3, r3, #612	; 0x264
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	3301      	adds	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	791b      	ldrb	r3, [r3, #4]
 8003400:	7bfa      	ldrb	r2, [r7, #15]
 8003402:	429a      	cmp	r2, r3
 8003404:	d3b5      	bcc.n	8003372 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6818      	ldr	r0, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	7c1a      	ldrb	r2, [r3, #16]
 800340e:	f88d 2000 	strb.w	r2, [sp]
 8003412:	3304      	adds	r3, #4
 8003414:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003416:	f002 fb8b 	bl	8005b30 <USB_DevInit>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e00c      	b.n	8003446 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f003 fbd5 	bl	8006bee <USB_DevDisconnect>

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b084      	sub	sp, #16
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8003462:	2b01      	cmp	r3, #1
 8003464:	d101      	bne.n	800346a <HAL_PCD_Start+0x1c>
 8003466:	2302      	movs	r3, #2
 8003468:	e022      	b.n	80034b0 <HAL_PCD_Start+0x62>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2201      	movs	r2, #1
 800346e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d009      	beq.n	8003492 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003482:	2b01      	cmp	r3, #1
 8003484:	d105      	bne.n	8003492 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f002 fadc 	bl	8005a54 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f003 fb83 	bl	8006bac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80034b8:	b590      	push	{r4, r7, lr}
 80034ba:	b08d      	sub	sp, #52	; 0x34
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f003 fc41 	bl	8006d56 <USB_GetMode>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f040 848c 	bne.w	8003df4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f003 fba5 	bl	8006c30 <USB_ReadInterrupts>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 8482 	beq.w	8003df2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	0a1b      	lsrs	r3, r3, #8
 80034f8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f003 fb92 	bl	8006c30 <USB_ReadInterrupts>
 800350c:	4603      	mov	r3, r0
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b02      	cmp	r3, #2
 8003514:	d107      	bne.n	8003526 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	695a      	ldr	r2, [r3, #20]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f002 0202 	and.w	r2, r2, #2
 8003524:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f003 fb80 	bl	8006c30 <USB_ReadInterrupts>
 8003530:	4603      	mov	r3, r0
 8003532:	f003 0310 	and.w	r3, r3, #16
 8003536:	2b10      	cmp	r3, #16
 8003538:	d161      	bne.n	80035fe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	699a      	ldr	r2, [r3, #24]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0210 	bic.w	r2, r2, #16
 8003548:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	f003 020f 	and.w	r2, r3, #15
 8003556:	4613      	mov	r3, r2
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	4413      	add	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	4413      	add	r3, r2
 8003566:	3304      	adds	r3, #4
 8003568:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	0c5b      	lsrs	r3, r3, #17
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	2b02      	cmp	r3, #2
 8003574:	d124      	bne.n	80035c0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800357c:	4013      	ands	r3, r2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d035      	beq.n	80035ee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	091b      	lsrs	r3, r3, #4
 800358a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800358c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003590:	b29b      	uxth	r3, r3
 8003592:	461a      	mov	r2, r3
 8003594:	6a38      	ldr	r0, [r7, #32]
 8003596:	f003 f9b7 	bl	8006908 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	091b      	lsrs	r3, r3, #4
 80035a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035a6:	441a      	add	r2, r3
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	695a      	ldr	r2, [r3, #20]
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	091b      	lsrs	r3, r3, #4
 80035b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035b8:	441a      	add	r2, r3
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	615a      	str	r2, [r3, #20]
 80035be:	e016      	b.n	80035ee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	0c5b      	lsrs	r3, r3, #17
 80035c4:	f003 030f 	and.w	r3, r3, #15
 80035c8:	2b06      	cmp	r3, #6
 80035ca:	d110      	bne.n	80035ee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 80035d2:	2208      	movs	r2, #8
 80035d4:	4619      	mov	r1, r3
 80035d6:	6a38      	ldr	r0, [r7, #32]
 80035d8:	f003 f996 	bl	8006908 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	695a      	ldr	r2, [r3, #20]
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	091b      	lsrs	r3, r3, #4
 80035e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035e8:	441a      	add	r2, r3
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699a      	ldr	r2, [r3, #24]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f042 0210 	orr.w	r2, r2, #16
 80035fc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f003 fb14 	bl	8006c30 <USB_ReadInterrupts>
 8003608:	4603      	mov	r3, r0
 800360a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800360e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003612:	f040 80a7 	bne.w	8003764 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003616:	2300      	movs	r3, #0
 8003618:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f003 fb19 	bl	8006c56 <USB_ReadDevAllOutEpInterrupt>
 8003624:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003626:	e099      	b.n	800375c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 808e 	beq.w	8003750 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	4611      	mov	r1, r2
 800363e:	4618      	mov	r0, r3
 8003640:	f003 fb3d 	bl	8006cbe <USB_ReadDevOutEPInterrupt>
 8003644:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00c      	beq.n	800366a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003652:	015a      	lsls	r2, r3, #5
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	4413      	add	r3, r2
 8003658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800365c:	461a      	mov	r2, r3
 800365e:	2301      	movs	r3, #1
 8003660:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003662:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 fea3 	bl	80043b0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	f003 0308 	and.w	r3, r3, #8
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00c      	beq.n	800368e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003676:	015a      	lsls	r2, r3, #5
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	4413      	add	r3, r2
 800367c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003680:	461a      	mov	r2, r3
 8003682:	2308      	movs	r3, #8
 8003684:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003686:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 ff79 	bl	8004580 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	f003 0310 	and.w	r3, r3, #16
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369a:	015a      	lsls	r2, r3, #5
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	4413      	add	r3, r2
 80036a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036a4:	461a      	mov	r2, r3
 80036a6:	2310      	movs	r3, #16
 80036a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d030      	beq.n	8003716 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80036b4:	6a3b      	ldr	r3, [r7, #32]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036bc:	2b80      	cmp	r3, #128	; 0x80
 80036be:	d109      	bne.n	80036d4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	69fa      	ldr	r2, [r7, #28]
 80036ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80036ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036d2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80036d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036d6:	4613      	mov	r3, r2
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	4413      	add	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	4413      	add	r3, r2
 80036e6:	3304      	adds	r3, #4
 80036e8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	78db      	ldrb	r3, [r3, #3]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d108      	bne.n	8003704 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	2200      	movs	r2, #0
 80036f6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	4619      	mov	r1, r3
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f008 fed6 	bl	800c4b0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003706:	015a      	lsls	r2, r3, #5
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	4413      	add	r3, r2
 800370c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003710:	461a      	mov	r2, r3
 8003712:	2302      	movs	r3, #2
 8003714:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	f003 0320 	and.w	r3, r3, #32
 800371c:	2b00      	cmp	r3, #0
 800371e:	d008      	beq.n	8003732 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003722:	015a      	lsls	r2, r3, #5
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	4413      	add	r3, r2
 8003728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800372c:	461a      	mov	r2, r3
 800372e:	2320      	movs	r3, #32
 8003730:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d009      	beq.n	8003750 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	015a      	lsls	r2, r3, #5
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	4413      	add	r3, r2
 8003744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003748:	461a      	mov	r2, r3
 800374a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800374e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	3301      	adds	r3, #1
 8003754:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003758:	085b      	lsrs	r3, r3, #1
 800375a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800375c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800375e:	2b00      	cmp	r3, #0
 8003760:	f47f af62 	bne.w	8003628 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4618      	mov	r0, r3
 800376a:	f003 fa61 	bl	8006c30 <USB_ReadInterrupts>
 800376e:	4603      	mov	r3, r0
 8003770:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003774:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003778:	f040 80db 	bne.w	8003932 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f003 fa82 	bl	8006c8a <USB_ReadDevAllInEpInterrupt>
 8003786:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800378c:	e0cd      	b.n	800392a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800378e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 80c2 	beq.w	800391e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	4611      	mov	r1, r2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f003 faa8 	bl	8006cfa <USB_ReadDevInEPInterrupt>
 80037aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d057      	beq.n	8003866 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80037b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b8:	f003 030f 	and.w	r3, r3, #15
 80037bc:	2201      	movs	r2, #1
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	43db      	mvns	r3, r3
 80037d0:	69f9      	ldr	r1, [r7, #28]
 80037d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80037d6:	4013      	ands	r3, r2
 80037d8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	015a      	lsls	r2, r3, #5
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	4413      	add	r3, r2
 80037e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037e6:	461a      	mov	r2, r3
 80037e8:	2301      	movs	r3, #1
 80037ea:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	799b      	ldrb	r3, [r3, #6]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d132      	bne.n	800385a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f8:	4613      	mov	r3, r2
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	3320      	adds	r3, #32
 8003804:	6819      	ldr	r1, [r3, #0]
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800380a:	4613      	mov	r3, r2
 800380c:	00db      	lsls	r3, r3, #3
 800380e:	4413      	add	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4403      	add	r3, r0
 8003814:	331c      	adds	r3, #28
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4419      	add	r1, r3
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800381e:	4613      	mov	r3, r2
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	4413      	add	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4403      	add	r3, r0
 8003828:	3320      	adds	r3, #32
 800382a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382e:	2b00      	cmp	r3, #0
 8003830:	d113      	bne.n	800385a <HAL_PCD_IRQHandler+0x3a2>
 8003832:	6879      	ldr	r1, [r7, #4]
 8003834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003836:	4613      	mov	r3, r2
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	4413      	add	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	440b      	add	r3, r1
 8003840:	3324      	adds	r3, #36	; 0x24
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d108      	bne.n	800385a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6818      	ldr	r0, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8003852:	461a      	mov	r2, r3
 8003854:	2101      	movs	r1, #1
 8003856:	f003 faaf 	bl	8006db8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800385a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385c:	b2db      	uxtb	r3, r3
 800385e:	4619      	mov	r1, r3
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f008 fdaa 	bl	800c3ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f003 0308 	and.w	r3, r3, #8
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	015a      	lsls	r2, r3, #5
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	4413      	add	r3, r2
 8003878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800387c:	461a      	mov	r2, r3
 800387e:	2308      	movs	r3, #8
 8003880:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	2b00      	cmp	r3, #0
 800388a:	d008      	beq.n	800389e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800388c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388e:	015a      	lsls	r2, r3, #5
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	4413      	add	r3, r2
 8003894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003898:	461a      	mov	r2, r3
 800389a:	2310      	movs	r3, #16
 800389c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d008      	beq.n	80038ba <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80038a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038aa:	015a      	lsls	r2, r3, #5
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	4413      	add	r3, r2
 80038b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038b4:	461a      	mov	r2, r3
 80038b6:	2340      	movs	r3, #64	; 0x40
 80038b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f003 0302 	and.w	r3, r3, #2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d023      	beq.n	800390c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80038c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038c6:	6a38      	ldr	r0, [r7, #32]
 80038c8:	f002 fa96 	bl	8005df8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80038cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038ce:	4613      	mov	r3, r2
 80038d0:	00db      	lsls	r3, r3, #3
 80038d2:	4413      	add	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	3310      	adds	r3, #16
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	4413      	add	r3, r2
 80038dc:	3304      	adds	r3, #4
 80038de:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	78db      	ldrb	r3, [r3, #3]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d108      	bne.n	80038fa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	2200      	movs	r2, #0
 80038ec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80038ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	4619      	mov	r1, r3
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f008 fded 	bl	800c4d4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	015a      	lsls	r2, r3, #5
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	4413      	add	r3, r2
 8003902:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003906:	461a      	mov	r2, r3
 8003908:	2302      	movs	r3, #2
 800390a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003916:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 fcbd 	bl	8004298 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800391e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003920:	3301      	adds	r3, #1
 8003922:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003926:	085b      	lsrs	r3, r3, #1
 8003928:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800392a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392c:	2b00      	cmp	r3, #0
 800392e:	f47f af2e 	bne.w	800378e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f003 f97a 	bl	8006c30 <USB_ReadInterrupts>
 800393c:	4603      	mov	r3, r0
 800393e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003946:	d122      	bne.n	800398e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	69fa      	ldr	r2, [r7, #28]
 8003952:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8003962:	2b01      	cmp	r3, #1
 8003964:	d108      	bne.n	8003978 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800396e:	2100      	movs	r1, #0
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 fea3 	bl	80046bc <HAL_PCDEx_LPM_Callback>
 8003976:	e002      	b.n	800397e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f008 fd8b 	bl	800c494 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	695a      	ldr	r2, [r3, #20]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800398c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f003 f94c 	bl	8006c30 <USB_ReadInterrupts>
 8003998:	4603      	mov	r3, r0
 800399a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800399e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039a2:	d112      	bne.n	80039ca <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d102      	bne.n	80039ba <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f008 fd47 	bl	800c448 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695a      	ldr	r2, [r3, #20]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80039c8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f003 f92e 	bl	8006c30 <USB_ReadInterrupts>
 80039d4:	4603      	mov	r3, r0
 80039d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039de:	f040 80b7 	bne.w	8003b50 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	69fa      	ldr	r2, [r7, #28]
 80039ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039f0:	f023 0301 	bic.w	r3, r3, #1
 80039f4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2110      	movs	r1, #16
 80039fc:	4618      	mov	r0, r3
 80039fe:	f002 f9fb 	bl	8005df8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a02:	2300      	movs	r3, #0
 8003a04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a06:	e046      	b.n	8003a96 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a14:	461a      	mov	r2, r3
 8003a16:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a1a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a1e:	015a      	lsls	r2, r3, #5
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	4413      	add	r3, r2
 8003a24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a2c:	0151      	lsls	r1, r2, #5
 8003a2e:	69fa      	ldr	r2, [r7, #28]
 8003a30:	440a      	add	r2, r1
 8003a32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003a36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003a3a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a3e:	015a      	lsls	r2, r3, #5
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	4413      	add	r3, r2
 8003a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a48:	461a      	mov	r2, r3
 8003a4a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a4e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a52:	015a      	lsls	r2, r3, #5
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	4413      	add	r3, r2
 8003a58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a60:	0151      	lsls	r1, r2, #5
 8003a62:	69fa      	ldr	r2, [r7, #28]
 8003a64:	440a      	add	r2, r1
 8003a66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003a6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003a6e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a72:	015a      	lsls	r2, r3, #5
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	4413      	add	r3, r2
 8003a78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a80:	0151      	lsls	r1, r2, #5
 8003a82:	69fa      	ldr	r2, [r7, #28]
 8003a84:	440a      	add	r2, r1
 8003a86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003a8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003a8e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a92:	3301      	adds	r3, #1
 8003a94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	791b      	ldrb	r3, [r3, #4]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d3b2      	bcc.n	8003a08 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	69fa      	ldr	r2, [r7, #28]
 8003aac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ab0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003ab4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	7bdb      	ldrb	r3, [r3, #15]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d016      	beq.n	8003aec <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ac8:	69fa      	ldr	r2, [r7, #28]
 8003aca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ace:	f043 030b 	orr.w	r3, r3, #11
 8003ad2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ade:	69fa      	ldr	r2, [r7, #28]
 8003ae0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ae4:	f043 030b 	orr.w	r3, r3, #11
 8003ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8003aea:	e015      	b.n	8003b18 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	69fa      	ldr	r2, [r7, #28]
 8003af6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003afa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003afe:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003b02:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	69fa      	ldr	r2, [r7, #28]
 8003b0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b12:	f043 030b 	orr.w	r3, r3, #11
 8003b16:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	69fa      	ldr	r2, [r7, #28]
 8003b22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b26:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003b2a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6818      	ldr	r0, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f203 439c 	addw	r3, r3, #1180	; 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	f003 f93c 	bl	8006db8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695a      	ldr	r2, [r3, #20]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003b4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f003 f86b 	bl	8006c30 <USB_ReadInterrupts>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b64:	d123      	bne.n	8003bae <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f003 f901 	bl	8006d72 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f002 f9b8 	bl	8005eea <USB_GetDevSpeed>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681c      	ldr	r4, [r3, #0]
 8003b86:	f001 f9c9 	bl	8004f1c <HAL_RCC_GetHCLKFreq>
 8003b8a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b90:	461a      	mov	r2, r3
 8003b92:	4620      	mov	r0, r4
 8003b94:	f001 febc 	bl	8005910 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f008 fc36 	bl	800c40a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695a      	ldr	r2, [r3, #20]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003bac:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f003 f83c 	bl	8006c30 <USB_ReadInterrupts>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f003 0308 	and.w	r3, r3, #8
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d10a      	bne.n	8003bd8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f008 fc13 	bl	800c3ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	695a      	ldr	r2, [r3, #20]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f002 0208 	and.w	r2, r2, #8
 8003bd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f003 f827 	bl	8006c30 <USB_ReadInterrupts>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003be8:	2b80      	cmp	r3, #128	; 0x80
 8003bea:	d123      	bne.n	8003c34 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003bec:	6a3b      	ldr	r3, [r7, #32]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
 8003bf6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8003bfc:	e014      	b.n	8003c28 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c02:	4613      	mov	r3, r2
 8003c04:	00db      	lsls	r3, r3, #3
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	f203 2357 	addw	r3, r3, #599	; 0x257
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d105      	bne.n	8003c22 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 fb0a 	bl	8004236 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c24:	3301      	adds	r3, #1
 8003c26:	627b      	str	r3, [r7, #36]	; 0x24
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	791b      	ldrb	r3, [r3, #4]
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d3e4      	bcc.n	8003bfe <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f002 fff9 	bl	8006c30 <USB_ReadInterrupts>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c48:	d13c      	bne.n	8003cc4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4e:	e02b      	b.n	8003ca8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	015a      	lsls	r2, r3, #5
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	4413      	add	r3, r2
 8003c58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c64:	4613      	mov	r3, r2
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	4413      	add	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	440b      	add	r3, r1
 8003c6e:	3318      	adds	r3, #24
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d115      	bne.n	8003ca2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003c76:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	da12      	bge.n	8003ca2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c80:	4613      	mov	r3, r2
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	4413      	add	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	3317      	adds	r3, #23
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 faca 	bl	8004236 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	791b      	ldrb	r3, [r3, #4]
 8003cac:	461a      	mov	r2, r3
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d3cd      	bcc.n	8003c50 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	695a      	ldr	r2, [r3, #20]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003cc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f002 ffb1 	bl	8006c30 <USB_ReadInterrupts>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003cd8:	d156      	bne.n	8003d88 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cda:	2301      	movs	r3, #1
 8003cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8003cde:	e045      	b.n	8003d6c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	440b      	add	r3, r1
 8003cfe:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d12e      	bne.n	8003d66 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003d08:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	da2b      	bge.n	8003d66 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	0c1a      	lsrs	r2, r3, #16
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8003d18:	4053      	eors	r3, r2
 8003d1a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d121      	bne.n	8003d66 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d26:	4613      	mov	r3, r2
 8003d28:	00db      	lsls	r3, r3, #3
 8003d2a:	4413      	add	r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	440b      	add	r3, r1
 8003d30:	f203 2357 	addw	r3, r3, #599	; 0x257
 8003d34:	2201      	movs	r2, #1
 8003d36:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003d38:	6a3b      	ldr	r3, [r7, #32]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003d40:	6a3b      	ldr	r3, [r7, #32]
 8003d42:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003d44:	6a3b      	ldr	r3, [r7, #32]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10a      	bne.n	8003d66 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	69fa      	ldr	r2, [r7, #28]
 8003d5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d62:	6053      	str	r3, [r2, #4]
            break;
 8003d64:	e008      	b.n	8003d78 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	3301      	adds	r3, #1
 8003d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	791b      	ldrb	r3, [r3, #4]
 8003d70:	461a      	mov	r2, r3
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d3b3      	bcc.n	8003ce0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	695a      	ldr	r2, [r3, #20]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003d86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f002 ff4f 	bl	8006c30 <USB_ReadInterrupts>
 8003d92:	4603      	mov	r3, r0
 8003d94:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d9c:	d10a      	bne.n	8003db4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f008 fbaa 	bl	800c4f8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695a      	ldr	r2, [r3, #20]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003db2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f002 ff39 	bl	8006c30 <USB_ReadInterrupts>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b04      	cmp	r3, #4
 8003dc6:	d115      	bne.n	8003df4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d002      	beq.n	8003de0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f008 fb9a 	bl	800c514 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	6859      	ldr	r1, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	605a      	str	r2, [r3, #4]
 8003df0:	e000      	b.n	8003df4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003df2:	bf00      	nop
    }
  }
}
 8003df4:	3734      	adds	r7, #52	; 0x34
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd90      	pop	{r4, r7, pc}

08003dfa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
 8003e02:	460b      	mov	r3, r1
 8003e04:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d101      	bne.n	8003e14 <HAL_PCD_SetAddress+0x1a>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e012      	b.n	8003e3a <HAL_PCD_SetAddress+0x40>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  hpcd->USB_Address = address;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	78fa      	ldrb	r2, [r7, #3]
 8003e28:	4611      	mov	r1, r2
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 fe98 	bl	8006b60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b084      	sub	sp, #16
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	4608      	mov	r0, r1
 8003e4c:	4611      	mov	r1, r2
 8003e4e:	461a      	mov	r2, r3
 8003e50:	4603      	mov	r3, r0
 8003e52:	70fb      	strb	r3, [r7, #3]
 8003e54:	460b      	mov	r3, r1
 8003e56:	803b      	strh	r3, [r7, #0]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	da0f      	bge.n	8003e88 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e68:	78fb      	ldrb	r3, [r7, #3]
 8003e6a:	f003 020f 	and.w	r2, r3, #15
 8003e6e:	4613      	mov	r3, r2
 8003e70:	00db      	lsls	r3, r3, #3
 8003e72:	4413      	add	r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	3310      	adds	r3, #16
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	3304      	adds	r3, #4
 8003e7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2201      	movs	r2, #1
 8003e84:	705a      	strb	r2, [r3, #1]
 8003e86:	e00f      	b.n	8003ea8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e88:	78fb      	ldrb	r3, [r7, #3]
 8003e8a:	f003 020f 	and.w	r2, r3, #15
 8003e8e:	4613      	mov	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	4413      	add	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003ea8:	78fb      	ldrb	r3, [r7, #3]
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003eb4:	883b      	ldrh	r3, [r7, #0]
 8003eb6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	78ba      	ldrb	r2, [r7, #2]
 8003ec2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	785b      	ldrb	r3, [r3, #1]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d004      	beq.n	8003ed6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003ed6:	78bb      	ldrb	r3, [r7, #2]
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d102      	bne.n	8003ee2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d101      	bne.n	8003ef0 <HAL_PCD_EP_Open+0xae>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e00e      	b.n	8003f0e <HAL_PCD_EP_Open+0xcc>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68f9      	ldr	r1, [r7, #12]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f002 f818 	bl	8005f34 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return ret;
 8003f0c:	7afb      	ldrb	r3, [r7, #11]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b084      	sub	sp, #16
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
 8003f1e:	460b      	mov	r3, r1
 8003f20:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	da0f      	bge.n	8003f4a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f2a:	78fb      	ldrb	r3, [r7, #3]
 8003f2c:	f003 020f 	and.w	r2, r3, #15
 8003f30:	4613      	mov	r3, r2
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4413      	add	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	3310      	adds	r3, #16
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	3304      	adds	r3, #4
 8003f40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	705a      	strb	r2, [r3, #1]
 8003f48:	e00f      	b.n	8003f6a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f4a:	78fb      	ldrb	r3, [r7, #3]
 8003f4c:	f003 020f 	and.w	r2, r3, #15
 8003f50:	4613      	mov	r3, r2
 8003f52:	00db      	lsls	r3, r3, #3
 8003f54:	4413      	add	r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	4413      	add	r3, r2
 8003f60:	3304      	adds	r3, #4
 8003f62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f6a:	78fb      	ldrb	r3, [r7, #3]
 8003f6c:	f003 030f 	and.w	r3, r3, #15
 8003f70:	b2da      	uxtb	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d101      	bne.n	8003f84 <HAL_PCD_EP_Close+0x6e>
 8003f80:	2302      	movs	r3, #2
 8003f82:	e00e      	b.n	8003fa2 <HAL_PCD_EP_Close+0x8c>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68f9      	ldr	r1, [r7, #12]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f002 f856 	bl	8006044 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	607a      	str	r2, [r7, #4]
 8003fb4:	603b      	str	r3, [r7, #0]
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fba:	7afb      	ldrb	r3, [r7, #11]
 8003fbc:	f003 020f 	and.w	r2, r3, #15
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	4413      	add	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	4413      	add	r3, r2
 8003fd0:	3304      	adds	r3, #4
 8003fd2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fec:	7afb      	ldrb	r3, [r7, #11]
 8003fee:	f003 030f 	and.w	r3, r3, #15
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	799b      	ldrb	r3, [r3, #6]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d102      	bne.n	8004006 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6818      	ldr	r0, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	799b      	ldrb	r3, [r3, #6]
 800400e:	461a      	mov	r2, r3
 8004010:	6979      	ldr	r1, [r7, #20]
 8004012:	f002 f8f3 	bl	80061fc <USB_EPStartXfer>

  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800402c:	78fb      	ldrb	r3, [r7, #3]
 800402e:	f003 020f 	and.w	r2, r3, #15
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4613      	mov	r3, r2
 8004036:	00db      	lsls	r3, r3, #3
 8004038:	4413      	add	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8004042:	681b      	ldr	r3, [r3, #0]
}
 8004044:	4618      	mov	r0, r3
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	607a      	str	r2, [r7, #4]
 800405a:	603b      	str	r3, [r7, #0]
 800405c:	460b      	mov	r3, r1
 800405e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004060:	7afb      	ldrb	r3, [r7, #11]
 8004062:	f003 020f 	and.w	r2, r3, #15
 8004066:	4613      	mov	r3, r2
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	4413      	add	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	3310      	adds	r3, #16
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	4413      	add	r3, r2
 8004074:	3304      	adds	r3, #4
 8004076:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	2200      	movs	r2, #0
 8004088:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2201      	movs	r2, #1
 800408e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004090:	7afb      	ldrb	r3, [r7, #11]
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	b2da      	uxtb	r2, r3
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	799b      	ldrb	r3, [r3, #6]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d102      	bne.n	80040aa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6818      	ldr	r0, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	799b      	ldrb	r3, [r3, #6]
 80040b2:	461a      	mov	r2, r3
 80040b4:	6979      	ldr	r1, [r7, #20]
 80040b6:	f002 f8a1 	bl	80061fc <USB_EPStartXfer>

  return HAL_OK;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3718      	adds	r7, #24
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80040d0:	78fb      	ldrb	r3, [r7, #3]
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	7912      	ldrb	r2, [r2, #4]
 80040da:	4293      	cmp	r3, r2
 80040dc:	d901      	bls.n	80040e2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e04f      	b.n	8004182 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	da0f      	bge.n	800410a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	f003 020f 	and.w	r2, r3, #15
 80040f0:	4613      	mov	r3, r2
 80040f2:	00db      	lsls	r3, r3, #3
 80040f4:	4413      	add	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	3310      	adds	r3, #16
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	4413      	add	r3, r2
 80040fe:	3304      	adds	r3, #4
 8004100:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2201      	movs	r2, #1
 8004106:	705a      	strb	r2, [r3, #1]
 8004108:	e00d      	b.n	8004126 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800410a:	78fa      	ldrb	r2, [r7, #3]
 800410c:	4613      	mov	r3, r2
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	4413      	add	r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	4413      	add	r3, r2
 800411c:	3304      	adds	r3, #4
 800411e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2201      	movs	r2, #1
 800412a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800412c:	78fb      	ldrb	r3, [r7, #3]
 800412e:	f003 030f 	and.w	r3, r3, #15
 8004132:	b2da      	uxtb	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_PCD_EP_SetStall+0x82>
 8004142:	2302      	movs	r3, #2
 8004144:	e01d      	b.n	8004182 <HAL_PCD_EP_SetStall+0xbe>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68f9      	ldr	r1, [r7, #12]
 8004154:	4618      	mov	r0, r3
 8004156:	f002 fc2f 	bl	80069b8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800415a:	78fb      	ldrb	r3, [r7, #3]
 800415c:	f003 030f 	and.w	r3, r3, #15
 8004160:	2b00      	cmp	r3, #0
 8004162:	d109      	bne.n	8004178 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	7999      	ldrb	r1, [r3, #6]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8004172:	461a      	mov	r2, r3
 8004174:	f002 fe20 	bl	8006db8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b084      	sub	sp, #16
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
 8004192:	460b      	mov	r3, r1
 8004194:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004196:	78fb      	ldrb	r3, [r7, #3]
 8004198:	f003 030f 	and.w	r3, r3, #15
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	7912      	ldrb	r2, [r2, #4]
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d901      	bls.n	80041a8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e042      	b.n	800422e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	da0f      	bge.n	80041d0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041b0:	78fb      	ldrb	r3, [r7, #3]
 80041b2:	f003 020f 	and.w	r2, r3, #15
 80041b6:	4613      	mov	r3, r2
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	3310      	adds	r3, #16
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	4413      	add	r3, r2
 80041c4:	3304      	adds	r3, #4
 80041c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2201      	movs	r2, #1
 80041cc:	705a      	strb	r2, [r3, #1]
 80041ce:	e00f      	b.n	80041f0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041d0:	78fb      	ldrb	r3, [r7, #3]
 80041d2:	f003 020f 	and.w	r2, r3, #15
 80041d6:	4613      	mov	r3, r2
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	4413      	add	r3, r2
 80041e6:	3304      	adds	r3, #4
 80041e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041f6:	78fb      	ldrb	r3, [r7, #3]
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	b2da      	uxtb	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8004208:	2b01      	cmp	r3, #1
 800420a:	d101      	bne.n	8004210 <HAL_PCD_EP_ClrStall+0x86>
 800420c:	2302      	movs	r3, #2
 800420e:	e00e      	b.n	800422e <HAL_PCD_EP_ClrStall+0xa4>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68f9      	ldr	r1, [r7, #12]
 800421e:	4618      	mov	r0, r3
 8004220:	f002 fc38 	bl	8006a94 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b084      	sub	sp, #16
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
 800423e:	460b      	mov	r3, r1
 8004240:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004242:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004246:	2b00      	cmp	r3, #0
 8004248:	da0c      	bge.n	8004264 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800424a:	78fb      	ldrb	r3, [r7, #3]
 800424c:	f003 020f 	and.w	r2, r3, #15
 8004250:	4613      	mov	r3, r2
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	3310      	adds	r3, #16
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	4413      	add	r3, r2
 800425e:	3304      	adds	r3, #4
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	e00c      	b.n	800427e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004264:	78fb      	ldrb	r3, [r7, #3]
 8004266:	f003 020f 	and.w	r2, r3, #15
 800426a:	4613      	mov	r3, r2
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	4413      	add	r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	4413      	add	r3, r2
 800427a:	3304      	adds	r3, #4
 800427c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68f9      	ldr	r1, [r7, #12]
 8004284:	4618      	mov	r0, r3
 8004286:	f002 fa57 	bl	8006738 <USB_EPStopXfer>
 800428a:	4603      	mov	r3, r0
 800428c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800428e:	7afb      	ldrb	r3, [r7, #11]
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08a      	sub	sp, #40	; 0x28
 800429c:	af02      	add	r7, sp, #8
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80042ac:	683a      	ldr	r2, [r7, #0]
 80042ae:	4613      	mov	r3, r2
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	4413      	add	r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	3310      	adds	r3, #16
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	4413      	add	r3, r2
 80042bc:	3304      	adds	r3, #4
 80042be:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	695a      	ldr	r2, [r3, #20]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d901      	bls.n	80042d0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e06b      	b.n	80043a8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	691a      	ldr	r2, [r3, #16]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	69fa      	ldr	r2, [r7, #28]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d902      	bls.n	80042ec <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	3303      	adds	r3, #3
 80042f0:	089b      	lsrs	r3, r3, #2
 80042f2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80042f4:	e02a      	b.n	800434c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	69fa      	ldr	r2, [r7, #28]
 8004308:	429a      	cmp	r2, r3
 800430a:	d902      	bls.n	8004312 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	3303      	adds	r3, #3
 8004316:	089b      	lsrs	r3, r3, #2
 8004318:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	68d9      	ldr	r1, [r3, #12]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	b2da      	uxtb	r2, r3
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	4603      	mov	r3, r0
 800432e:	6978      	ldr	r0, [r7, #20]
 8004330:	f002 faac 	bl	800688c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	441a      	add	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	441a      	add	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	015a      	lsls	r2, r3, #5
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	4413      	add	r3, r2
 8004354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	429a      	cmp	r2, r3
 8004360:	d809      	bhi.n	8004376 <PCD_WriteEmptyTxFifo+0xde>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	695a      	ldr	r2, [r3, #20]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800436a:	429a      	cmp	r2, r3
 800436c:	d203      	bcs.n	8004376 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1bf      	bne.n	80042f6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	691a      	ldr	r2, [r3, #16]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	429a      	cmp	r2, r3
 8004380:	d811      	bhi.n	80043a6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	2201      	movs	r2, #1
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004396:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	43db      	mvns	r3, r3
 800439c:	6939      	ldr	r1, [r7, #16]
 800439e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043a2:	4013      	ands	r3, r2
 80043a4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	333c      	adds	r3, #60	; 0x3c
 80043c8:	3304      	adds	r3, #4
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	015a      	lsls	r2, r3, #5
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	4413      	add	r3, r2
 80043d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	799b      	ldrb	r3, [r3, #6]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d17b      	bne.n	80044de <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d015      	beq.n	800441c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	4a61      	ldr	r2, [pc, #388]	; (8004578 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	f240 80b9 	bls.w	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004400:	2b00      	cmp	r3, #0
 8004402:	f000 80b3 	beq.w	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	015a      	lsls	r2, r3, #5
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	4413      	add	r3, r2
 800440e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004412:	461a      	mov	r2, r3
 8004414:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004418:	6093      	str	r3, [r2, #8]
 800441a:	e0a7      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	f003 0320 	and.w	r3, r3, #32
 8004422:	2b00      	cmp	r3, #0
 8004424:	d009      	beq.n	800443a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004432:	461a      	mov	r2, r3
 8004434:	2320      	movs	r3, #32
 8004436:	6093      	str	r3, [r2, #8]
 8004438:	e098      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004440:	2b00      	cmp	r3, #0
 8004442:	f040 8093 	bne.w	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	4a4b      	ldr	r2, [pc, #300]	; (8004578 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d90f      	bls.n	800446e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	4413      	add	r3, r2
 8004460:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004464:	461a      	mov	r2, r3
 8004466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800446a:	6093      	str	r3, [r2, #8]
 800446c:	e07e      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	4613      	mov	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	4413      	add	r3, r2
 8004480:	3304      	adds	r3, #4
 8004482:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a1a      	ldr	r2, [r3, #32]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	0159      	lsls	r1, r3, #5
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	440b      	add	r3, r1
 8004490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800449a:	1ad2      	subs	r2, r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d114      	bne.n	80044d0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d109      	bne.n	80044c2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6818      	ldr	r0, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 80044b8:	461a      	mov	r2, r3
 80044ba:	2101      	movs	r1, #1
 80044bc:	f002 fc7c 	bl	8006db8 <USB_EP0_OutStart>
 80044c0:	e006      	b.n	80044d0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	68da      	ldr	r2, [r3, #12]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	441a      	add	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f007 ff54 	bl	800c384 <HAL_PCD_DataOutStageCallback>
 80044dc:	e046      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	4a26      	ldr	r2, [pc, #152]	; (800457c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d124      	bne.n	8004530 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00a      	beq.n	8004506 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	015a      	lsls	r2, r3, #5
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	4413      	add	r3, r2
 80044f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044fc:	461a      	mov	r2, r3
 80044fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004502:	6093      	str	r3, [r2, #8]
 8004504:	e032      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800451c:	461a      	mov	r2, r3
 800451e:	2320      	movs	r3, #32
 8004520:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	b2db      	uxtb	r3, r3
 8004526:	4619      	mov	r1, r3
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f007 ff2b 	bl	800c384 <HAL_PCD_DataOutStageCallback>
 800452e:	e01d      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d114      	bne.n	8004560 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	4613      	mov	r3, r2
 800453c:	00db      	lsls	r3, r3, #3
 800453e:	4413      	add	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d108      	bne.n	8004560 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8004558:	461a      	mov	r2, r3
 800455a:	2100      	movs	r1, #0
 800455c:	f002 fc2c 	bl	8006db8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	4619      	mov	r1, r3
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f007 ff0c 	bl	800c384 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3720      	adds	r7, #32
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	4f54300a 	.word	0x4f54300a
 800457c:	4f54310a 	.word	0x4f54310a

08004580 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	333c      	adds	r3, #60	; 0x3c
 8004598:	3304      	adds	r3, #4
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	015a      	lsls	r2, r3, #5
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	4413      	add	r3, r2
 80045a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	4a15      	ldr	r2, [pc, #84]	; (8004608 <PCD_EP_OutSetupPacket_int+0x88>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d90e      	bls.n	80045d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d009      	beq.n	80045d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	015a      	lsls	r2, r3, #5
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4413      	add	r3, r2
 80045c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045cc:	461a      	mov	r2, r3
 80045ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f007 fec3 	bl	800c360 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	4a0a      	ldr	r2, [pc, #40]	; (8004608 <PCD_EP_OutSetupPacket_int+0x88>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d90c      	bls.n	80045fc <PCD_EP_OutSetupPacket_int+0x7c>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	799b      	ldrb	r3, [r3, #6]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d108      	bne.n	80045fc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6818      	ldr	r0, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 80045f4:	461a      	mov	r2, r3
 80045f6:	2101      	movs	r1, #1
 80045f8:	f002 fbde 	bl	8006db8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	4f54300a 	.word	0x4f54300a

0800460c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	70fb      	strb	r3, [r7, #3]
 8004618:	4613      	mov	r3, r2
 800461a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004622:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d107      	bne.n	800463a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800462a:	883b      	ldrh	r3, [r7, #0]
 800462c:	0419      	lsls	r1, r3, #16
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	430a      	orrs	r2, r1
 8004636:	629a      	str	r2, [r3, #40]	; 0x28
 8004638:	e028      	b.n	800468c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004640:	0c1b      	lsrs	r3, r3, #16
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	4413      	add	r3, r2
 8004646:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004648:	2300      	movs	r3, #0
 800464a:	73fb      	strb	r3, [r7, #15]
 800464c:	e00d      	b.n	800466a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	7bfb      	ldrb	r3, [r7, #15]
 8004654:	3340      	adds	r3, #64	; 0x40
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	0c1b      	lsrs	r3, r3, #16
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	4413      	add	r3, r2
 8004662:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004664:	7bfb      	ldrb	r3, [r7, #15]
 8004666:	3301      	adds	r3, #1
 8004668:	73fb      	strb	r3, [r7, #15]
 800466a:	7bfa      	ldrb	r2, [r7, #15]
 800466c:	78fb      	ldrb	r3, [r7, #3]
 800466e:	3b01      	subs	r3, #1
 8004670:	429a      	cmp	r2, r3
 8004672:	d3ec      	bcc.n	800464e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004674:	883b      	ldrh	r3, [r7, #0]
 8004676:	0418      	lsls	r0, r3, #16
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6819      	ldr	r1, [r3, #0]
 800467c:	78fb      	ldrb	r3, [r7, #3]
 800467e:	3b01      	subs	r3, #1
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	4302      	orrs	r2, r0
 8004684:	3340      	adds	r3, #64	; 0x40
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	440b      	add	r3, r1
 800468a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr

0800469a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	460b      	mov	r3, r1
 80046a4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	887a      	ldrh	r2, [r7, #2]
 80046ac:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	460b      	mov	r3, r1
 80046c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e267      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d075      	beq.n	80047de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046f2:	4b88      	ldr	r3, [pc, #544]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 030c 	and.w	r3, r3, #12
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d00c      	beq.n	8004718 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046fe:	4b85      	ldr	r3, [pc, #532]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004706:	2b08      	cmp	r3, #8
 8004708:	d112      	bne.n	8004730 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800470a:	4b82      	ldr	r3, [pc, #520]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004712:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004716:	d10b      	bne.n	8004730 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004718:	4b7e      	ldr	r3, [pc, #504]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d05b      	beq.n	80047dc <HAL_RCC_OscConfig+0x108>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d157      	bne.n	80047dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e242      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004738:	d106      	bne.n	8004748 <HAL_RCC_OscConfig+0x74>
 800473a:	4b76      	ldr	r3, [pc, #472]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a75      	ldr	r2, [pc, #468]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	e01d      	b.n	8004784 <HAL_RCC_OscConfig+0xb0>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004750:	d10c      	bne.n	800476c <HAL_RCC_OscConfig+0x98>
 8004752:	4b70      	ldr	r3, [pc, #448]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a6f      	ldr	r2, [pc, #444]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	4b6d      	ldr	r3, [pc, #436]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a6c      	ldr	r2, [pc, #432]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004768:	6013      	str	r3, [r2, #0]
 800476a:	e00b      	b.n	8004784 <HAL_RCC_OscConfig+0xb0>
 800476c:	4b69      	ldr	r3, [pc, #420]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a68      	ldr	r2, [pc, #416]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004772:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	4b66      	ldr	r3, [pc, #408]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a65      	ldr	r2, [pc, #404]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800477e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004782:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d013      	beq.n	80047b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800478c:	f7fd f932 	bl	80019f4 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004794:	f7fd f92e 	bl	80019f4 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b64      	cmp	r3, #100	; 0x64
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e207      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047a6:	4b5b      	ldr	r3, [pc, #364]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0f0      	beq.n	8004794 <HAL_RCC_OscConfig+0xc0>
 80047b2:	e014      	b.n	80047de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b4:	f7fd f91e 	bl	80019f4 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047bc:	f7fd f91a 	bl	80019f4 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b64      	cmp	r3, #100	; 0x64
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e1f3      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ce:	4b51      	ldr	r3, [pc, #324]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d1f0      	bne.n	80047bc <HAL_RCC_OscConfig+0xe8>
 80047da:	e000      	b.n	80047de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d063      	beq.n	80048b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047ea:	4b4a      	ldr	r3, [pc, #296]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00b      	beq.n	800480e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047f6:	4b47      	ldr	r3, [pc, #284]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d11c      	bne.n	800483c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004802:	4b44      	ldr	r3, [pc, #272]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d116      	bne.n	800483c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800480e:	4b41      	ldr	r3, [pc, #260]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d005      	beq.n	8004826 <HAL_RCC_OscConfig+0x152>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d001      	beq.n	8004826 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e1c7      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004826:	4b3b      	ldr	r3, [pc, #236]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	691b      	ldr	r3, [r3, #16]
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4937      	ldr	r1, [pc, #220]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004836:	4313      	orrs	r3, r2
 8004838:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800483a:	e03a      	b.n	80048b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d020      	beq.n	8004886 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004844:	4b34      	ldr	r3, [pc, #208]	; (8004918 <HAL_RCC_OscConfig+0x244>)
 8004846:	2201      	movs	r2, #1
 8004848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484a:	f7fd f8d3 	bl	80019f4 <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004850:	e008      	b.n	8004864 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004852:	f7fd f8cf 	bl	80019f4 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b02      	cmp	r3, #2
 800485e:	d901      	bls.n	8004864 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e1a8      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004864:	4b2b      	ldr	r3, [pc, #172]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0f0      	beq.n	8004852 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004870:	4b28      	ldr	r3, [pc, #160]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	4925      	ldr	r1, [pc, #148]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004880:	4313      	orrs	r3, r2
 8004882:	600b      	str	r3, [r1, #0]
 8004884:	e015      	b.n	80048b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004886:	4b24      	ldr	r3, [pc, #144]	; (8004918 <HAL_RCC_OscConfig+0x244>)
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488c:	f7fd f8b2 	bl	80019f4 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004894:	f7fd f8ae 	bl	80019f4 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e187      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048a6:	4b1b      	ldr	r3, [pc, #108]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d036      	beq.n	800492c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d016      	beq.n	80048f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048c6:	4b15      	ldr	r3, [pc, #84]	; (800491c <HAL_RCC_OscConfig+0x248>)
 80048c8:	2201      	movs	r2, #1
 80048ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048cc:	f7fd f892 	bl	80019f4 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048d4:	f7fd f88e 	bl	80019f4 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e167      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048e6:	4b0b      	ldr	r3, [pc, #44]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80048e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0f0      	beq.n	80048d4 <HAL_RCC_OscConfig+0x200>
 80048f2:	e01b      	b.n	800492c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048f4:	4b09      	ldr	r3, [pc, #36]	; (800491c <HAL_RCC_OscConfig+0x248>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048fa:	f7fd f87b 	bl	80019f4 <HAL_GetTick>
 80048fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004900:	e00e      	b.n	8004920 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004902:	f7fd f877 	bl	80019f4 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d907      	bls.n	8004920 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e150      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
 8004914:	40023800 	.word	0x40023800
 8004918:	42470000 	.word	0x42470000
 800491c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004920:	4b88      	ldr	r3, [pc, #544]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1ea      	bne.n	8004902 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0304 	and.w	r3, r3, #4
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 8097 	beq.w	8004a68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800493a:	2300      	movs	r3, #0
 800493c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800493e:	4b81      	ldr	r3, [pc, #516]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10f      	bne.n	800496a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	60bb      	str	r3, [r7, #8]
 800494e:	4b7d      	ldr	r3, [pc, #500]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	4a7c      	ldr	r2, [pc, #496]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004958:	6413      	str	r3, [r2, #64]	; 0x40
 800495a:	4b7a      	ldr	r3, [pc, #488]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004962:	60bb      	str	r3, [r7, #8]
 8004964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004966:	2301      	movs	r3, #1
 8004968:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800496a:	4b77      	ldr	r3, [pc, #476]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004972:	2b00      	cmp	r3, #0
 8004974:	d118      	bne.n	80049a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004976:	4b74      	ldr	r3, [pc, #464]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a73      	ldr	r2, [pc, #460]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 800497c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004982:	f7fd f837 	bl	80019f4 <HAL_GetTick>
 8004986:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004988:	e008      	b.n	800499c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800498a:	f7fd f833 	bl	80019f4 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d901      	bls.n	800499c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e10c      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800499c:	4b6a      	ldr	r3, [pc, #424]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d0f0      	beq.n	800498a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d106      	bne.n	80049be <HAL_RCC_OscConfig+0x2ea>
 80049b0:	4b64      	ldr	r3, [pc, #400]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b4:	4a63      	ldr	r2, [pc, #396]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049b6:	f043 0301 	orr.w	r3, r3, #1
 80049ba:	6713      	str	r3, [r2, #112]	; 0x70
 80049bc:	e01c      	b.n	80049f8 <HAL_RCC_OscConfig+0x324>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	2b05      	cmp	r3, #5
 80049c4:	d10c      	bne.n	80049e0 <HAL_RCC_OscConfig+0x30c>
 80049c6:	4b5f      	ldr	r3, [pc, #380]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ca:	4a5e      	ldr	r2, [pc, #376]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049cc:	f043 0304 	orr.w	r3, r3, #4
 80049d0:	6713      	str	r3, [r2, #112]	; 0x70
 80049d2:	4b5c      	ldr	r3, [pc, #368]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d6:	4a5b      	ldr	r2, [pc, #364]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049d8:	f043 0301 	orr.w	r3, r3, #1
 80049dc:	6713      	str	r3, [r2, #112]	; 0x70
 80049de:	e00b      	b.n	80049f8 <HAL_RCC_OscConfig+0x324>
 80049e0:	4b58      	ldr	r3, [pc, #352]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e4:	4a57      	ldr	r2, [pc, #348]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049e6:	f023 0301 	bic.w	r3, r3, #1
 80049ea:	6713      	str	r3, [r2, #112]	; 0x70
 80049ec:	4b55      	ldr	r3, [pc, #340]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f0:	4a54      	ldr	r2, [pc, #336]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049f2:	f023 0304 	bic.w	r3, r3, #4
 80049f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d015      	beq.n	8004a2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a00:	f7fc fff8 	bl	80019f4 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a06:	e00a      	b.n	8004a1e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a08:	f7fc fff4 	bl	80019f4 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e0cb      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a1e:	4b49      	ldr	r3, [pc, #292]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0ee      	beq.n	8004a08 <HAL_RCC_OscConfig+0x334>
 8004a2a:	e014      	b.n	8004a56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a2c:	f7fc ffe2 	bl	80019f4 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a34:	f7fc ffde 	bl	80019f4 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e0b5      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a4a:	4b3e      	ldr	r3, [pc, #248]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1ee      	bne.n	8004a34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a56:	7dfb      	ldrb	r3, [r7, #23]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d105      	bne.n	8004a68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a5c:	4b39      	ldr	r3, [pc, #228]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a60:	4a38      	ldr	r2, [pc, #224]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 80a1 	beq.w	8004bb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a72:	4b34      	ldr	r3, [pc, #208]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 030c 	and.w	r3, r3, #12
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d05c      	beq.n	8004b38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d141      	bne.n	8004b0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a86:	4b31      	ldr	r3, [pc, #196]	; (8004b4c <HAL_RCC_OscConfig+0x478>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a8c:	f7fc ffb2 	bl	80019f4 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a94:	f7fc ffae 	bl	80019f4 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e087      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aa6:	4b27      	ldr	r3, [pc, #156]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	69da      	ldr	r2, [r3, #28]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	431a      	orrs	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac0:	019b      	lsls	r3, r3, #6
 8004ac2:	431a      	orrs	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac8:	085b      	lsrs	r3, r3, #1
 8004aca:	3b01      	subs	r3, #1
 8004acc:	041b      	lsls	r3, r3, #16
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad4:	061b      	lsls	r3, r3, #24
 8004ad6:	491b      	ldr	r1, [pc, #108]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004adc:	4b1b      	ldr	r3, [pc, #108]	; (8004b4c <HAL_RCC_OscConfig+0x478>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae2:	f7fc ff87 	bl	80019f4 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aea:	f7fc ff83 	bl	80019f4 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e05c      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004afc:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0f0      	beq.n	8004aea <HAL_RCC_OscConfig+0x416>
 8004b08:	e054      	b.n	8004bb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b0a:	4b10      	ldr	r3, [pc, #64]	; (8004b4c <HAL_RCC_OscConfig+0x478>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b10:	f7fc ff70 	bl	80019f4 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b18:	f7fc ff6c 	bl	80019f4 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e045      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b2a:	4b06      	ldr	r3, [pc, #24]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1f0      	bne.n	8004b18 <HAL_RCC_OscConfig+0x444>
 8004b36:	e03d      	b.n	8004bb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d107      	bne.n	8004b50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e038      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
 8004b44:	40023800 	.word	0x40023800
 8004b48:	40007000 	.word	0x40007000
 8004b4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b50:	4b1b      	ldr	r3, [pc, #108]	; (8004bc0 <HAL_RCC_OscConfig+0x4ec>)
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d028      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d121      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d11a      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b80:	4013      	ands	r3, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d111      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b96:	085b      	lsrs	r3, r3, #1
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d107      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004baa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d001      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e000      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40023800 	.word	0x40023800

08004bc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d101      	bne.n	8004bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e0cc      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bd8:	4b68      	ldr	r3, [pc, #416]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0307 	and.w	r3, r3, #7
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d90c      	bls.n	8004c00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004be6:	4b65      	ldr	r3, [pc, #404]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	b2d2      	uxtb	r2, r2
 8004bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bee:	4b63      	ldr	r3, [pc, #396]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0307 	and.w	r3, r3, #7
 8004bf6:	683a      	ldr	r2, [r7, #0]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d001      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e0b8      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d020      	beq.n	8004c4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0304 	and.w	r3, r3, #4
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d005      	beq.n	8004c24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c18:	4b59      	ldr	r3, [pc, #356]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	4a58      	ldr	r2, [pc, #352]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0308 	and.w	r3, r3, #8
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d005      	beq.n	8004c3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c30:	4b53      	ldr	r3, [pc, #332]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	4a52      	ldr	r2, [pc, #328]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c3c:	4b50      	ldr	r3, [pc, #320]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	494d      	ldr	r1, [pc, #308]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d044      	beq.n	8004ce4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d107      	bne.n	8004c72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c62:	4b47      	ldr	r3, [pc, #284]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d119      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e07f      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d003      	beq.n	8004c82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c7e:	2b03      	cmp	r3, #3
 8004c80:	d107      	bne.n	8004c92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c82:	4b3f      	ldr	r3, [pc, #252]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d109      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e06f      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c92:	4b3b      	ldr	r3, [pc, #236]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e067      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ca2:	4b37      	ldr	r3, [pc, #220]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f023 0203 	bic.w	r2, r3, #3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	4934      	ldr	r1, [pc, #208]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cb4:	f7fc fe9e 	bl	80019f4 <HAL_GetTick>
 8004cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cba:	e00a      	b.n	8004cd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cbc:	f7fc fe9a 	bl	80019f4 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e04f      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd2:	4b2b      	ldr	r3, [pc, #172]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 020c 	and.w	r2, r3, #12
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d1eb      	bne.n	8004cbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ce4:	4b25      	ldr	r3, [pc, #148]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d20c      	bcs.n	8004d0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf2:	4b22      	ldr	r3, [pc, #136]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cfa:	4b20      	ldr	r3, [pc, #128]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d001      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e032      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d008      	beq.n	8004d2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d18:	4b19      	ldr	r3, [pc, #100]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	4916      	ldr	r1, [pc, #88]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0308 	and.w	r3, r3, #8
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d009      	beq.n	8004d4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d36:	4b12      	ldr	r3, [pc, #72]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	00db      	lsls	r3, r3, #3
 8004d44:	490e      	ldr	r1, [pc, #56]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d4a:	f000 f821 	bl	8004d90 <HAL_RCC_GetSysClockFreq>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	4b0b      	ldr	r3, [pc, #44]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	091b      	lsrs	r3, r3, #4
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	490a      	ldr	r1, [pc, #40]	; (8004d84 <HAL_RCC_ClockConfig+0x1c0>)
 8004d5c:	5ccb      	ldrb	r3, [r1, r3]
 8004d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d62:	4a09      	ldr	r2, [pc, #36]	; (8004d88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d66:	4b09      	ldr	r3, [pc, #36]	; (8004d8c <HAL_RCC_ClockConfig+0x1c8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fc fcc2 	bl	80016f4 <HAL_InitTick>

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	40023c00 	.word	0x40023c00
 8004d80:	40023800 	.word	0x40023800
 8004d84:	0800dbb0 	.word	0x0800dbb0
 8004d88:	2000000c 	.word	0x2000000c
 8004d8c:	20000010 	.word	0x20000010

08004d90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d94:	b090      	sub	sp, #64	; 0x40
 8004d96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004da8:	4b59      	ldr	r3, [pc, #356]	; (8004f10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 030c 	and.w	r3, r3, #12
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	d00d      	beq.n	8004dd0 <HAL_RCC_GetSysClockFreq+0x40>
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	f200 80a1 	bhi.w	8004efc <HAL_RCC_GetSysClockFreq+0x16c>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <HAL_RCC_GetSysClockFreq+0x34>
 8004dbe:	2b04      	cmp	r3, #4
 8004dc0:	d003      	beq.n	8004dca <HAL_RCC_GetSysClockFreq+0x3a>
 8004dc2:	e09b      	b.n	8004efc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004dc4:	4b53      	ldr	r3, [pc, #332]	; (8004f14 <HAL_RCC_GetSysClockFreq+0x184>)
 8004dc6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004dc8:	e09b      	b.n	8004f02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004dca:	4b53      	ldr	r3, [pc, #332]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dcc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004dce:	e098      	b.n	8004f02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dd0:	4b4f      	ldr	r3, [pc, #316]	; (8004f10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dd8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dda:	4b4d      	ldr	r3, [pc, #308]	; (8004f10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d028      	beq.n	8004e38 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004de6:	4b4a      	ldr	r3, [pc, #296]	; (8004f10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	099b      	lsrs	r3, r3, #6
 8004dec:	2200      	movs	r2, #0
 8004dee:	623b      	str	r3, [r7, #32]
 8004df0:	627a      	str	r2, [r7, #36]	; 0x24
 8004df2:	6a3b      	ldr	r3, [r7, #32]
 8004df4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004df8:	2100      	movs	r1, #0
 8004dfa:	4b47      	ldr	r3, [pc, #284]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dfc:	fb03 f201 	mul.w	r2, r3, r1
 8004e00:	2300      	movs	r3, #0
 8004e02:	fb00 f303 	mul.w	r3, r0, r3
 8004e06:	4413      	add	r3, r2
 8004e08:	4a43      	ldr	r2, [pc, #268]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004e0a:	fba0 1202 	umull	r1, r2, r0, r2
 8004e0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e10:	460a      	mov	r2, r1
 8004e12:	62ba      	str	r2, [r7, #40]	; 0x28
 8004e14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e16:	4413      	add	r3, r2
 8004e18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	61bb      	str	r3, [r7, #24]
 8004e20:	61fa      	str	r2, [r7, #28]
 8004e22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004e2a:	f7fb fa31 	bl	8000290 <__aeabi_uldivmod>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	460b      	mov	r3, r1
 8004e32:	4613      	mov	r3, r2
 8004e34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e36:	e053      	b.n	8004ee0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e38:	4b35      	ldr	r3, [pc, #212]	; (8004f10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	099b      	lsrs	r3, r3, #6
 8004e3e:	2200      	movs	r2, #0
 8004e40:	613b      	str	r3, [r7, #16]
 8004e42:	617a      	str	r2, [r7, #20]
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004e4a:	f04f 0b00 	mov.w	fp, #0
 8004e4e:	4652      	mov	r2, sl
 8004e50:	465b      	mov	r3, fp
 8004e52:	f04f 0000 	mov.w	r0, #0
 8004e56:	f04f 0100 	mov.w	r1, #0
 8004e5a:	0159      	lsls	r1, r3, #5
 8004e5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e60:	0150      	lsls	r0, r2, #5
 8004e62:	4602      	mov	r2, r0
 8004e64:	460b      	mov	r3, r1
 8004e66:	ebb2 080a 	subs.w	r8, r2, sl
 8004e6a:	eb63 090b 	sbc.w	r9, r3, fp
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	f04f 0300 	mov.w	r3, #0
 8004e76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e82:	ebb2 0408 	subs.w	r4, r2, r8
 8004e86:	eb63 0509 	sbc.w	r5, r3, r9
 8004e8a:	f04f 0200 	mov.w	r2, #0
 8004e8e:	f04f 0300 	mov.w	r3, #0
 8004e92:	00eb      	lsls	r3, r5, #3
 8004e94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e98:	00e2      	lsls	r2, r4, #3
 8004e9a:	4614      	mov	r4, r2
 8004e9c:	461d      	mov	r5, r3
 8004e9e:	eb14 030a 	adds.w	r3, r4, sl
 8004ea2:	603b      	str	r3, [r7, #0]
 8004ea4:	eb45 030b 	adc.w	r3, r5, fp
 8004ea8:	607b      	str	r3, [r7, #4]
 8004eaa:	f04f 0200 	mov.w	r2, #0
 8004eae:	f04f 0300 	mov.w	r3, #0
 8004eb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	028b      	lsls	r3, r1, #10
 8004eba:	4621      	mov	r1, r4
 8004ebc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ec0:	4621      	mov	r1, r4
 8004ec2:	028a      	lsls	r2, r1, #10
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eca:	2200      	movs	r2, #0
 8004ecc:	60bb      	str	r3, [r7, #8]
 8004ece:	60fa      	str	r2, [r7, #12]
 8004ed0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ed4:	f7fb f9dc 	bl	8000290 <__aeabi_uldivmod>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	4613      	mov	r3, r2
 8004ede:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ee0:	4b0b      	ldr	r3, [pc, #44]	; (8004f10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	0c1b      	lsrs	r3, r3, #16
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	3301      	adds	r3, #1
 8004eec:	005b      	lsls	r3, r3, #1
 8004eee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004ef0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004efa:	e002      	b.n	8004f02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004efc:	4b05      	ldr	r3, [pc, #20]	; (8004f14 <HAL_RCC_GetSysClockFreq+0x184>)
 8004efe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3740      	adds	r7, #64	; 0x40
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f0e:	bf00      	nop
 8004f10:	40023800 	.word	0x40023800
 8004f14:	00f42400 	.word	0x00f42400
 8004f18:	016e3600 	.word	0x016e3600

08004f1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f20:	4b03      	ldr	r3, [pc, #12]	; (8004f30 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f22:	681b      	ldr	r3, [r3, #0]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	2000000c 	.word	0x2000000c

08004f34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f38:	f7ff fff0 	bl	8004f1c <HAL_RCC_GetHCLKFreq>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	4b05      	ldr	r3, [pc, #20]	; (8004f54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	0a9b      	lsrs	r3, r3, #10
 8004f44:	f003 0307 	and.w	r3, r3, #7
 8004f48:	4903      	ldr	r1, [pc, #12]	; (8004f58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f4a:	5ccb      	ldrb	r3, [r1, r3]
 8004f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40023800 	.word	0x40023800
 8004f58:	0800dbc0 	.word	0x0800dbc0

08004f5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	220f      	movs	r2, #15
 8004f6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004f6c:	4b12      	ldr	r3, [pc, #72]	; (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 0203 	and.w	r2, r3, #3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004f78:	4b0f      	ldr	r3, [pc, #60]	; (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f84:	4b0c      	ldr	r3, [pc, #48]	; (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004f90:	4b09      	ldr	r3, [pc, #36]	; (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	08db      	lsrs	r3, r3, #3
 8004f96:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f9e:	4b07      	ldr	r3, [pc, #28]	; (8004fbc <HAL_RCC_GetClockConfig+0x60>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0207 	and.w	r2, r3, #7
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	601a      	str	r2, [r3, #0]
}
 8004faa:	bf00      	nop
 8004fac:	370c      	adds	r7, #12
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	40023800 	.word	0x40023800
 8004fbc:	40023c00 	.word	0x40023c00

08004fc0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0301 	and.w	r3, r3, #1
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d105      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d035      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004fe8:	4b67      	ldr	r3, [pc, #412]	; (8005188 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fee:	f7fc fd01 	bl	80019f4 <HAL_GetTick>
 8004ff2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ff4:	e008      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ff6:	f7fc fcfd 	bl	80019f4 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d901      	bls.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e0ba      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005008:	4b60      	ldr	r3, [pc, #384]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1f0      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	019a      	lsls	r2, r3, #6
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	071b      	lsls	r3, r3, #28
 8005020:	495a      	ldr	r1, [pc, #360]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005028:	4b57      	ldr	r3, [pc, #348]	; (8005188 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800502a:	2201      	movs	r2, #1
 800502c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800502e:	f7fc fce1 	bl	80019f4 <HAL_GetTick>
 8005032:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005034:	e008      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005036:	f7fc fcdd 	bl	80019f4 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e09a      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005048:	4b50      	ldr	r3, [pc, #320]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0f0      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 8083 	beq.w	8005168 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	4b49      	ldr	r3, [pc, #292]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	4a48      	ldr	r2, [pc, #288]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800506c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005070:	6413      	str	r3, [r2, #64]	; 0x40
 8005072:	4b46      	ldr	r3, [pc, #280]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800507e:	4b44      	ldr	r3, [pc, #272]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a43      	ldr	r2, [pc, #268]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005088:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800508a:	f7fc fcb3 	bl	80019f4 <HAL_GetTick>
 800508e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005090:	e008      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005092:	f7fc fcaf 	bl	80019f4 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d901      	bls.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e06c      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80050a4:	4b3a      	ldr	r3, [pc, #232]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d0f0      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050b0:	4b36      	ldr	r3, [pc, #216]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80050b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050b8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d02f      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d028      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050ce:	4b2f      	ldr	r3, [pc, #188]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80050d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050d6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050d8:	4b2e      	ldr	r3, [pc, #184]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80050da:	2201      	movs	r2, #1
 80050dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050de:	4b2d      	ldr	r3, [pc, #180]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80050e4:	4a29      	ldr	r2, [pc, #164]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80050ea:	4b28      	ldr	r3, [pc, #160]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80050ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d114      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80050f6:	f7fc fc7d 	bl	80019f4 <HAL_GetTick>
 80050fa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050fc:	e00a      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050fe:	f7fc fc79 	bl	80019f4 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	f241 3288 	movw	r2, #5000	; 0x1388
 800510c:	4293      	cmp	r3, r2
 800510e:	d901      	bls.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e034      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005114:	4b1d      	ldr	r3, [pc, #116]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	2b00      	cmp	r3, #0
 800511e:	d0ee      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005128:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800512c:	d10d      	bne.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800512e:	4b17      	ldr	r3, [pc, #92]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800513e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005142:	4912      	ldr	r1, [pc, #72]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005144:	4313      	orrs	r3, r2
 8005146:	608b      	str	r3, [r1, #8]
 8005148:	e005      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800514a:	4b10      	ldr	r3, [pc, #64]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	4a0f      	ldr	r2, [pc, #60]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005150:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005154:	6093      	str	r3, [r2, #8]
 8005156:	4b0d      	ldr	r3, [pc, #52]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005158:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005162:	490a      	ldr	r1, [pc, #40]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005164:	4313      	orrs	r3, r2
 8005166:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 0308 	and.w	r3, r3, #8
 8005170:	2b00      	cmp	r3, #0
 8005172:	d003      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	7c1a      	ldrb	r2, [r3, #16]
 8005178:	4b07      	ldr	r3, [pc, #28]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800517a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3718      	adds	r7, #24
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	42470068 	.word	0x42470068
 800518c:	40023800 	.word	0x40023800
 8005190:	40007000 	.word	0x40007000
 8005194:	42470e40 	.word	0x42470e40
 8005198:	424711e0 	.word	0x424711e0

0800519c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800519c:	b480      	push	{r7}
 800519e:	b087      	sub	sp, #28
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80051a4:	2300      	movs	r3, #0
 80051a6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80051a8:	2300      	movs	r3, #0
 80051aa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d13f      	bne.n	800523a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80051ba:	4b24      	ldr	r3, [pc, #144]	; (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80051c2:	60fb      	str	r3, [r7, #12]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d006      	beq.n	80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80051d0:	d12f      	bne.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80051d2:	4b1f      	ldr	r3, [pc, #124]	; (8005250 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80051d4:	617b      	str	r3, [r7, #20]
          break;
 80051d6:	e02f      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80051d8:	4b1c      	ldr	r3, [pc, #112]	; (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051e4:	d108      	bne.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80051e6:	4b19      	ldr	r3, [pc, #100]	; (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051ee:	4a19      	ldr	r2, [pc, #100]	; (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80051f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f4:	613b      	str	r3, [r7, #16]
 80051f6:	e007      	b.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80051f8:	4b14      	ldr	r3, [pc, #80]	; (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005200:	4a15      	ldr	r2, [pc, #84]	; (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005202:	fbb2 f3f3 	udiv	r3, r2, r3
 8005206:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005208:	4b10      	ldr	r3, [pc, #64]	; (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800520a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800520e:	099b      	lsrs	r3, r3, #6
 8005210:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	fb02 f303 	mul.w	r3, r2, r3
 800521a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800521c:	4b0b      	ldr	r3, [pc, #44]	; (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800521e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005222:	0f1b      	lsrs	r3, r3, #28
 8005224:	f003 0307 	and.w	r3, r3, #7
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	fbb2 f3f3 	udiv	r3, r2, r3
 800522e:	617b      	str	r3, [r7, #20]
          break;
 8005230:	e002      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]
          break;
 8005236:	bf00      	nop
        }
      }
      break;
 8005238:	e000      	b.n	800523c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800523a:	bf00      	nop
    }
  }
  return frequency;
 800523c:	697b      	ldr	r3, [r7, #20]
}
 800523e:	4618      	mov	r0, r3
 8005240:	371c      	adds	r7, #28
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	40023800 	.word	0x40023800
 8005250:	00bb8000 	.word	0x00bb8000
 8005254:	016e3600 	.word	0x016e3600
 8005258:	00f42400 	.word	0x00f42400

0800525c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e07b      	b.n	8005366 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	2b00      	cmp	r3, #0
 8005274:	d108      	bne.n	8005288 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800527e:	d009      	beq.n	8005294 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	61da      	str	r2, [r3, #28]
 8005286:	e005      	b.n	8005294 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d106      	bne.n	80052b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fc f9d8 	bl	8001664 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80052dc:	431a      	orrs	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052e6:	431a      	orrs	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005304:	431a      	orrs	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005318:	ea42 0103 	orr.w	r1, r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005320:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	430a      	orrs	r2, r1
 800532a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	0c1b      	lsrs	r3, r3, #16
 8005332:	f003 0104 	and.w	r1, r3, #4
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533a:	f003 0210 	and.w	r2, r3, #16
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	69da      	ldr	r2, [r3, #28]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005354:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b082      	sub	sp, #8
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e041      	b.n	8005404 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d106      	bne.n	800539a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 f839 	bl	800540c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2202      	movs	r2, #2
 800539e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	3304      	adds	r3, #4
 80053aa:	4619      	mov	r1, r3
 80053ac:	4610      	mov	r0, r2
 80053ae:	f000 f9b1 	bl	8005714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d001      	beq.n	8005438 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e044      	b.n	80054c2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f042 0201 	orr.w	r2, r2, #1
 800544e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a1e      	ldr	r2, [pc, #120]	; (80054d0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d018      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005462:	d013      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a1a      	ldr	r2, [pc, #104]	; (80054d4 <HAL_TIM_Base_Start_IT+0xb4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d00e      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a19      	ldr	r2, [pc, #100]	; (80054d8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d009      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a17      	ldr	r2, [pc, #92]	; (80054dc <HAL_TIM_Base_Start_IT+0xbc>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d004      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a16      	ldr	r2, [pc, #88]	; (80054e0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d111      	bne.n	80054b0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b06      	cmp	r3, #6
 800549c:	d010      	beq.n	80054c0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 0201 	orr.w	r2, r2, #1
 80054ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ae:	e007      	b.n	80054c0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f042 0201 	orr.w	r2, r2, #1
 80054be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40010000 	.word	0x40010000
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40000c00 	.word	0x40000c00
 80054e0:	40014000 	.word	0x40014000

080054e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d020      	beq.n	8005548 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f003 0302 	and.w	r3, r3, #2
 800550c:	2b00      	cmp	r3, #0
 800550e:	d01b      	beq.n	8005548 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f06f 0202 	mvn.w	r2, #2
 8005518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	f003 0303 	and.w	r3, r3, #3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d003      	beq.n	8005536 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f8d2 	bl	80056d8 <HAL_TIM_IC_CaptureCallback>
 8005534:	e005      	b.n	8005542 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f8c4 	bl	80056c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 f8d5 	bl	80056ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f003 0304 	and.w	r3, r3, #4
 800554e:	2b00      	cmp	r3, #0
 8005550:	d020      	beq.n	8005594 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	2b00      	cmp	r3, #0
 800555a:	d01b      	beq.n	8005594 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f06f 0204 	mvn.w	r2, #4
 8005564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2202      	movs	r2, #2
 800556a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f8ac 	bl	80056d8 <HAL_TIM_IC_CaptureCallback>
 8005580:	e005      	b.n	800558e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 f89e 	bl	80056c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f8af 	bl	80056ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f003 0308 	and.w	r3, r3, #8
 800559a:	2b00      	cmp	r3, #0
 800559c:	d020      	beq.n	80055e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f003 0308 	and.w	r3, r3, #8
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d01b      	beq.n	80055e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f06f 0208 	mvn.w	r2, #8
 80055b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2204      	movs	r2, #4
 80055b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	f003 0303 	and.w	r3, r3, #3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d003      	beq.n	80055ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f886 	bl	80056d8 <HAL_TIM_IC_CaptureCallback>
 80055cc:	e005      	b.n	80055da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f878 	bl	80056c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 f889 	bl	80056ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	f003 0310 	and.w	r3, r3, #16
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d020      	beq.n	800562c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f003 0310 	and.w	r3, r3, #16
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d01b      	beq.n	800562c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f06f 0210 	mvn.w	r2, #16
 80055fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2208      	movs	r2, #8
 8005602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f860 	bl	80056d8 <HAL_TIM_IC_CaptureCallback>
 8005618:	e005      	b.n	8005626 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 f852 	bl	80056c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 f863 	bl	80056ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00c      	beq.n	8005650 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b00      	cmp	r3, #0
 800563e:	d007      	beq.n	8005650 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f06f 0201 	mvn.w	r2, #1
 8005648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f7fb fd44 	bl	80010d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00c      	beq.n	8005674 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005660:	2b00      	cmp	r3, #0
 8005662:	d007      	beq.n	8005674 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800566c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f8e0 	bl	8005834 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00c      	beq.n	8005698 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005684:	2b00      	cmp	r3, #0
 8005686:	d007      	beq.n	8005698 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f834 	bl	8005700 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f003 0320 	and.w	r3, r3, #32
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d00c      	beq.n	80056bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f003 0320 	and.w	r3, r3, #32
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d007      	beq.n	80056bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f06f 0220 	mvn.w	r2, #32
 80056b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 f8b2 	bl	8005820 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056bc:	bf00      	nop
 80056be:	3710      	adds	r7, #16
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005714:	b480      	push	{r7}
 8005716:	b085      	sub	sp, #20
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a37      	ldr	r2, [pc, #220]	; (8005804 <TIM_Base_SetConfig+0xf0>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00f      	beq.n	800574c <TIM_Base_SetConfig+0x38>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005732:	d00b      	beq.n	800574c <TIM_Base_SetConfig+0x38>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a34      	ldr	r2, [pc, #208]	; (8005808 <TIM_Base_SetConfig+0xf4>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d007      	beq.n	800574c <TIM_Base_SetConfig+0x38>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a33      	ldr	r2, [pc, #204]	; (800580c <TIM_Base_SetConfig+0xf8>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d003      	beq.n	800574c <TIM_Base_SetConfig+0x38>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a32      	ldr	r2, [pc, #200]	; (8005810 <TIM_Base_SetConfig+0xfc>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d108      	bne.n	800575e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005752:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a28      	ldr	r2, [pc, #160]	; (8005804 <TIM_Base_SetConfig+0xf0>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d01b      	beq.n	800579e <TIM_Base_SetConfig+0x8a>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800576c:	d017      	beq.n	800579e <TIM_Base_SetConfig+0x8a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a25      	ldr	r2, [pc, #148]	; (8005808 <TIM_Base_SetConfig+0xf4>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d013      	beq.n	800579e <TIM_Base_SetConfig+0x8a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a24      	ldr	r2, [pc, #144]	; (800580c <TIM_Base_SetConfig+0xf8>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d00f      	beq.n	800579e <TIM_Base_SetConfig+0x8a>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a23      	ldr	r2, [pc, #140]	; (8005810 <TIM_Base_SetConfig+0xfc>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00b      	beq.n	800579e <TIM_Base_SetConfig+0x8a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a22      	ldr	r2, [pc, #136]	; (8005814 <TIM_Base_SetConfig+0x100>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d007      	beq.n	800579e <TIM_Base_SetConfig+0x8a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a21      	ldr	r2, [pc, #132]	; (8005818 <TIM_Base_SetConfig+0x104>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d003      	beq.n	800579e <TIM_Base_SetConfig+0x8a>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a20      	ldr	r2, [pc, #128]	; (800581c <TIM_Base_SetConfig+0x108>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d108      	bne.n	80057b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	689a      	ldr	r2, [r3, #8]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a0c      	ldr	r2, [pc, #48]	; (8005804 <TIM_Base_SetConfig+0xf0>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d103      	bne.n	80057de <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	691a      	ldr	r2, [r3, #16]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f043 0204 	orr.w	r2, r3, #4
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	601a      	str	r2, [r3, #0]
}
 80057f6:	bf00      	nop
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	40010000 	.word	0x40010000
 8005808:	40000400 	.word	0x40000400
 800580c:	40000800 	.word	0x40000800
 8005810:	40000c00 	.word	0x40000c00
 8005814:	40014000 	.word	0x40014000
 8005818:	40014400 	.word	0x40014400
 800581c:	40014800 	.word	0x40014800

08005820 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005848:	b084      	sub	sp, #16
 800584a:	b580      	push	{r7, lr}
 800584c:	b084      	sub	sp, #16
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	f107 001c 	add.w	r0, r7, #28
 8005856:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800585a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800585e:	2b01      	cmp	r3, #1
 8005860:	d123      	bne.n	80058aa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005866:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005876:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800588a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800588e:	2b01      	cmp	r3, #1
 8005890:	d105      	bne.n	800589e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f001 fae8 	bl	8006e74 <USB_CoreReset>
 80058a4:	4603      	mov	r3, r0
 80058a6:	73fb      	strb	r3, [r7, #15]
 80058a8:	e01b      	b.n	80058e2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f001 fadc 	bl	8006e74 <USB_CoreReset>
 80058bc:	4603      	mov	r3, r0
 80058be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80058c0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d106      	bne.n	80058d6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	639a      	str	r2, [r3, #56]	; 0x38
 80058d4:	e005      	b.n	80058e2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80058e2:	7fbb      	ldrb	r3, [r7, #30]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d10b      	bne.n	8005900 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f043 0206 	orr.w	r2, r3, #6
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f043 0220 	orr.w	r2, r3, #32
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005900:	7bfb      	ldrb	r3, [r7, #15]
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800590c:	b004      	add	sp, #16
 800590e:	4770      	bx	lr

08005910 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005910:	b480      	push	{r7}
 8005912:	b087      	sub	sp, #28
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	4613      	mov	r3, r2
 800591c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800591e:	79fb      	ldrb	r3, [r7, #7]
 8005920:	2b02      	cmp	r3, #2
 8005922:	d165      	bne.n	80059f0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	4a41      	ldr	r2, [pc, #260]	; (8005a2c <USB_SetTurnaroundTime+0x11c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d906      	bls.n	800593a <USB_SetTurnaroundTime+0x2a>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	4a40      	ldr	r2, [pc, #256]	; (8005a30 <USB_SetTurnaroundTime+0x120>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d202      	bcs.n	800593a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005934:	230f      	movs	r3, #15
 8005936:	617b      	str	r3, [r7, #20]
 8005938:	e062      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	4a3c      	ldr	r2, [pc, #240]	; (8005a30 <USB_SetTurnaroundTime+0x120>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d306      	bcc.n	8005950 <USB_SetTurnaroundTime+0x40>
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	4a3b      	ldr	r2, [pc, #236]	; (8005a34 <USB_SetTurnaroundTime+0x124>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d202      	bcs.n	8005950 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800594a:	230e      	movs	r3, #14
 800594c:	617b      	str	r3, [r7, #20]
 800594e:	e057      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	4a38      	ldr	r2, [pc, #224]	; (8005a34 <USB_SetTurnaroundTime+0x124>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d306      	bcc.n	8005966 <USB_SetTurnaroundTime+0x56>
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	4a37      	ldr	r2, [pc, #220]	; (8005a38 <USB_SetTurnaroundTime+0x128>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d202      	bcs.n	8005966 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005960:	230d      	movs	r3, #13
 8005962:	617b      	str	r3, [r7, #20]
 8005964:	e04c      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	4a33      	ldr	r2, [pc, #204]	; (8005a38 <USB_SetTurnaroundTime+0x128>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d306      	bcc.n	800597c <USB_SetTurnaroundTime+0x6c>
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	4a32      	ldr	r2, [pc, #200]	; (8005a3c <USB_SetTurnaroundTime+0x12c>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d802      	bhi.n	800597c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005976:	230c      	movs	r3, #12
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	e041      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	4a2f      	ldr	r2, [pc, #188]	; (8005a3c <USB_SetTurnaroundTime+0x12c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d906      	bls.n	8005992 <USB_SetTurnaroundTime+0x82>
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	4a2e      	ldr	r2, [pc, #184]	; (8005a40 <USB_SetTurnaroundTime+0x130>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d802      	bhi.n	8005992 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800598c:	230b      	movs	r3, #11
 800598e:	617b      	str	r3, [r7, #20]
 8005990:	e036      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	4a2a      	ldr	r2, [pc, #168]	; (8005a40 <USB_SetTurnaroundTime+0x130>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d906      	bls.n	80059a8 <USB_SetTurnaroundTime+0x98>
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	4a29      	ldr	r2, [pc, #164]	; (8005a44 <USB_SetTurnaroundTime+0x134>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d802      	bhi.n	80059a8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80059a2:	230a      	movs	r3, #10
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	e02b      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	4a26      	ldr	r2, [pc, #152]	; (8005a44 <USB_SetTurnaroundTime+0x134>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d906      	bls.n	80059be <USB_SetTurnaroundTime+0xae>
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	4a25      	ldr	r2, [pc, #148]	; (8005a48 <USB_SetTurnaroundTime+0x138>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d202      	bcs.n	80059be <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80059b8:	2309      	movs	r3, #9
 80059ba:	617b      	str	r3, [r7, #20]
 80059bc:	e020      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	4a21      	ldr	r2, [pc, #132]	; (8005a48 <USB_SetTurnaroundTime+0x138>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d306      	bcc.n	80059d4 <USB_SetTurnaroundTime+0xc4>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	4a20      	ldr	r2, [pc, #128]	; (8005a4c <USB_SetTurnaroundTime+0x13c>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d802      	bhi.n	80059d4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80059ce:	2308      	movs	r3, #8
 80059d0:	617b      	str	r3, [r7, #20]
 80059d2:	e015      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	4a1d      	ldr	r2, [pc, #116]	; (8005a4c <USB_SetTurnaroundTime+0x13c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d906      	bls.n	80059ea <USB_SetTurnaroundTime+0xda>
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	4a1c      	ldr	r2, [pc, #112]	; (8005a50 <USB_SetTurnaroundTime+0x140>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d202      	bcs.n	80059ea <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80059e4:	2307      	movs	r3, #7
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	e00a      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80059ea:	2306      	movs	r3, #6
 80059ec:	617b      	str	r3, [r7, #20]
 80059ee:	e007      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80059f0:	79fb      	ldrb	r3, [r7, #7]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d102      	bne.n	80059fc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80059f6:	2309      	movs	r3, #9
 80059f8:	617b      	str	r3, [r7, #20]
 80059fa:	e001      	b.n	8005a00 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80059fc:	2309      	movs	r3, #9
 80059fe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	029b      	lsls	r3, r3, #10
 8005a14:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	371c      	adds	r7, #28
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr
 8005a2c:	00d8acbf 	.word	0x00d8acbf
 8005a30:	00e4e1c0 	.word	0x00e4e1c0
 8005a34:	00f42400 	.word	0x00f42400
 8005a38:	01067380 	.word	0x01067380
 8005a3c:	011a499f 	.word	0x011a499f
 8005a40:	01312cff 	.word	0x01312cff
 8005a44:	014ca43f 	.word	0x014ca43f
 8005a48:	016e3600 	.word	0x016e3600
 8005a4c:	01a6ab1f 	.word	0x01a6ab1f
 8005a50:	01e84800 	.word	0x01e84800

08005a54 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f043 0201 	orr.w	r2, r3, #1
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b083      	sub	sp, #12
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f023 0201 	bic.w	r2, r3, #1
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005ab4:	78fb      	ldrb	r3, [r7, #3]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d115      	bne.n	8005ae6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ac6:	200a      	movs	r0, #10
 8005ac8:	f7fb ffa0 	bl	8001a0c <HAL_Delay>
      ms += 10U;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	330a      	adds	r3, #10
 8005ad0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f001 f93f 	bl	8006d56 <USB_GetMode>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d01e      	beq.n	8005b1c <USB_SetCurrentMode+0x84>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2bc7      	cmp	r3, #199	; 0xc7
 8005ae2:	d9f0      	bls.n	8005ac6 <USB_SetCurrentMode+0x2e>
 8005ae4:	e01a      	b.n	8005b1c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005ae6:	78fb      	ldrb	r3, [r7, #3]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d115      	bne.n	8005b18 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005af8:	200a      	movs	r0, #10
 8005afa:	f7fb ff87 	bl	8001a0c <HAL_Delay>
      ms += 10U;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	330a      	adds	r3, #10
 8005b02:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f001 f926 	bl	8006d56 <USB_GetMode>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d005      	beq.n	8005b1c <USB_SetCurrentMode+0x84>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2bc7      	cmp	r3, #199	; 0xc7
 8005b14:	d9f0      	bls.n	8005af8 <USB_SetCurrentMode+0x60>
 8005b16:	e001      	b.n	8005b1c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e005      	b.n	8005b28 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2bc8      	cmp	r3, #200	; 0xc8
 8005b20:	d101      	bne.n	8005b26 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e000      	b.n	8005b28 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b30:	b084      	sub	sp, #16
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b086      	sub	sp, #24
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
 8005b3a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005b3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	613b      	str	r3, [r7, #16]
 8005b4e:	e009      	b.n	8005b64 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	3340      	adds	r3, #64	; 0x40
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	4413      	add	r3, r2
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	3301      	adds	r3, #1
 8005b62:	613b      	str	r3, [r7, #16]
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	2b0e      	cmp	r3, #14
 8005b68:	d9f2      	bls.n	8005b50 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005b6a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d11c      	bne.n	8005bac <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b80:	f043 0302 	orr.w	r3, r3, #2
 8005b84:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b96:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	639a      	str	r2, [r3, #56]	; 0x38
 8005baa:	e00b      	b.n	8005bc4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bbc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005bca:	461a      	mov	r2, r3
 8005bcc:	2300      	movs	r3, #0
 8005bce:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005bd0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d10d      	bne.n	8005bf4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005bd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d104      	bne.n	8005bea <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005be0:	2100      	movs	r1, #0
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f968 	bl	8005eb8 <USB_SetDevSpeed>
 8005be8:	e008      	b.n	8005bfc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005bea:	2101      	movs	r1, #1
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f963 	bl	8005eb8 <USB_SetDevSpeed>
 8005bf2:	e003      	b.n	8005bfc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005bf4:	2103      	movs	r1, #3
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f95e 	bl	8005eb8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005bfc:	2110      	movs	r1, #16
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f8fa 	bl	8005df8 <USB_FlushTxFifo>
 8005c04:	4603      	mov	r3, r0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d001      	beq.n	8005c0e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 f924 	bl	8005e5c <USB_FlushRxFifo>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d001      	beq.n	8005c1e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c24:	461a      	mov	r2, r3
 8005c26:	2300      	movs	r3, #0
 8005c28:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c30:	461a      	mov	r2, r3
 8005c32:	2300      	movs	r3, #0
 8005c34:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	2300      	movs	r3, #0
 8005c40:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c42:	2300      	movs	r3, #0
 8005c44:	613b      	str	r3, [r7, #16]
 8005c46:	e043      	b.n	8005cd0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	015a      	lsls	r2, r3, #5
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	4413      	add	r3, r2
 8005c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c5e:	d118      	bne.n	8005c92 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10a      	bne.n	8005c7c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c72:	461a      	mov	r2, r3
 8005c74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	e013      	b.n	8005ca4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c88:	461a      	mov	r2, r3
 8005c8a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005c8e:	6013      	str	r3, [r2, #0]
 8005c90:	e008      	b.n	8005ca4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	015a      	lsls	r2, r3, #5
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005cc8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	613b      	str	r3, [r7, #16]
 8005cd0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d3b5      	bcc.n	8005c48 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cdc:	2300      	movs	r3, #0
 8005cde:	613b      	str	r3, [r7, #16]
 8005ce0:	e043      	b.n	8005d6a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	015a      	lsls	r2, r3, #5
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	4413      	add	r3, r2
 8005cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005cf4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005cf8:	d118      	bne.n	8005d2c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d10a      	bne.n	8005d16 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005d12:	6013      	str	r3, [r2, #0]
 8005d14:	e013      	b.n	8005d3e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	015a      	lsls	r2, r3, #5
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d22:	461a      	mov	r2, r3
 8005d24:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d28:	6013      	str	r3, [r2, #0]
 8005d2a:	e008      	b.n	8005d3e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	015a      	lsls	r2, r3, #5
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	4413      	add	r3, r2
 8005d34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d38:	461a      	mov	r2, r3
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	015a      	lsls	r2, r3, #5
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	4413      	add	r3, r2
 8005d58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005d62:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	3301      	adds	r3, #1
 8005d68:	613b      	str	r3, [r7, #16]
 8005d6a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005d6e:	461a      	mov	r2, r3
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d3b5      	bcc.n	8005ce2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	68fa      	ldr	r2, [r7, #12]
 8005d80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d88:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005d96:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005d98:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d105      	bne.n	8005dac <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	f043 0210 	orr.w	r2, r3, #16
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	699a      	ldr	r2, [r3, #24]
 8005db0:	4b10      	ldr	r3, [pc, #64]	; (8005df4 <USB_DevInit+0x2c4>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005db8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d005      	beq.n	8005dcc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	699b      	ldr	r3, [r3, #24]
 8005dc4:	f043 0208 	orr.w	r2, r3, #8
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005dcc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d107      	bne.n	8005de4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	699b      	ldr	r3, [r3, #24]
 8005dd8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ddc:	f043 0304 	orr.w	r3, r3, #4
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005df0:	b004      	add	sp, #16
 8005df2:	4770      	bx	lr
 8005df4:	803c3800 	.word	0x803c3800

08005df8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b085      	sub	sp, #20
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e02:	2300      	movs	r3, #0
 8005e04:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005e12:	d901      	bls.n	8005e18 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e01b      	b.n	8005e50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	daf2      	bge.n	8005e06 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005e20:	2300      	movs	r3, #0
 8005e22:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	019b      	lsls	r3, r3, #6
 8005e28:	f043 0220 	orr.w	r2, r3, #32
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	3301      	adds	r3, #1
 8005e34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005e3c:	d901      	bls.n	8005e42 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e006      	b.n	8005e50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f003 0320 	and.w	r3, r3, #32
 8005e4a:	2b20      	cmp	r3, #32
 8005e4c:	d0f0      	beq.n	8005e30 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005e74:	d901      	bls.n	8005e7a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e018      	b.n	8005eac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	daf2      	bge.n	8005e68 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005e82:	2300      	movs	r3, #0
 8005e84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2210      	movs	r2, #16
 8005e8a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3301      	adds	r3, #1
 8005e90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005e98:	d901      	bls.n	8005e9e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e006      	b.n	8005eac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	f003 0310 	and.w	r3, r3, #16
 8005ea6:	2b10      	cmp	r3, #16
 8005ea8:	d0f0      	beq.n	8005e8c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3714      	adds	r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	78fb      	ldrb	r3, [r7, #3]
 8005ed2:	68f9      	ldr	r1, [r7, #12]
 8005ed4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3714      	adds	r7, #20
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b087      	sub	sp, #28
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0306 	and.w	r3, r3, #6
 8005f02:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d102      	bne.n	8005f10 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	75fb      	strb	r3, [r7, #23]
 8005f0e:	e00a      	b.n	8005f26 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d002      	beq.n	8005f1c <USB_GetDevSpeed+0x32>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b06      	cmp	r3, #6
 8005f1a:	d102      	bne.n	8005f22 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	75fb      	strb	r3, [r7, #23]
 8005f20:	e001      	b.n	8005f26 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005f22:	230f      	movs	r3, #15
 8005f24:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	371c      	adds	r7, #28
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b085      	sub	sp, #20
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	781b      	ldrb	r3, [r3, #0]
 8005f46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	785b      	ldrb	r3, [r3, #1]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d13a      	bne.n	8005fc6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f56:	69da      	ldr	r2, [r3, #28]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	f003 030f 	and.w	r3, r3, #15
 8005f60:	2101      	movs	r1, #1
 8005f62:	fa01 f303 	lsl.w	r3, r1, r3
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	68f9      	ldr	r1, [r7, #12]
 8005f6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	015a      	lsls	r2, r3, #5
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	4413      	add	r3, r2
 8005f7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d155      	bne.n	8006034 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	791b      	ldrb	r3, [r3, #4]
 8005fa2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005fa4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	059b      	lsls	r3, r3, #22
 8005faa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005fac:	4313      	orrs	r3, r2
 8005fae:	68ba      	ldr	r2, [r7, #8]
 8005fb0:	0151      	lsls	r1, r2, #5
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	440a      	add	r2, r1
 8005fb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fc2:	6013      	str	r3, [r2, #0]
 8005fc4:	e036      	b.n	8006034 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fcc:	69da      	ldr	r2, [r3, #28]
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	f003 030f 	and.w	r3, r3, #15
 8005fd6:	2101      	movs	r1, #1
 8005fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005fdc:	041b      	lsls	r3, r3, #16
 8005fde:	68f9      	ldr	r1, [r7, #12]
 8005fe0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d11a      	bne.n	8006034 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	4413      	add	r3, r2
 8006006:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	791b      	ldrb	r3, [r3, #4]
 8006018:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800601a:	430b      	orrs	r3, r1
 800601c:	4313      	orrs	r3, r2
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	0151      	lsls	r1, r2, #5
 8006022:	68fa      	ldr	r2, [r7, #12]
 8006024:	440a      	add	r2, r1
 8006026:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800602a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800602e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006032:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3714      	adds	r7, #20
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
	...

08006044 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	785b      	ldrb	r3, [r3, #1]
 800605c:	2b01      	cmp	r3, #1
 800605e:	d161      	bne.n	8006124 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	015a      	lsls	r2, r3, #5
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	4413      	add	r3, r2
 8006068:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006072:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006076:	d11f      	bne.n	80060b8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	015a      	lsls	r2, r3, #5
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	4413      	add	r3, r2
 8006080:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	0151      	lsls	r1, r2, #5
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	440a      	add	r2, r1
 800608e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006092:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006096:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	015a      	lsls	r2, r3, #5
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4413      	add	r3, r2
 80060a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	0151      	lsls	r1, r2, #5
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	440a      	add	r2, r1
 80060ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	f003 030f 	and.w	r3, r3, #15
 80060c8:	2101      	movs	r1, #1
 80060ca:	fa01 f303 	lsl.w	r3, r1, r3
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	43db      	mvns	r3, r3
 80060d2:	68f9      	ldr	r1, [r7, #12]
 80060d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80060d8:	4013      	ands	r3, r2
 80060da:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060e2:	69da      	ldr	r2, [r3, #28]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	781b      	ldrb	r3, [r3, #0]
 80060e8:	f003 030f 	and.w	r3, r3, #15
 80060ec:	2101      	movs	r1, #1
 80060ee:	fa01 f303 	lsl.w	r3, r1, r3
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	43db      	mvns	r3, r3
 80060f6:	68f9      	ldr	r1, [r7, #12]
 80060f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80060fc:	4013      	ands	r3, r2
 80060fe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	0159      	lsls	r1, r3, #5
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	440b      	add	r3, r1
 8006116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800611a:	4619      	mov	r1, r3
 800611c:	4b35      	ldr	r3, [pc, #212]	; (80061f4 <USB_DeactivateEndpoint+0x1b0>)
 800611e:	4013      	ands	r3, r2
 8006120:	600b      	str	r3, [r1, #0]
 8006122:	e060      	b.n	80061e6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	015a      	lsls	r2, r3, #5
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	4413      	add	r3, r2
 800612c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006136:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800613a:	d11f      	bne.n	800617c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	015a      	lsls	r2, r3, #5
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4413      	add	r3, r2
 8006144:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	0151      	lsls	r1, r2, #5
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	440a      	add	r2, r1
 8006152:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006156:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800615a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	0151      	lsls	r1, r2, #5
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	440a      	add	r2, r1
 8006172:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006176:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800617a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006182:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	f003 030f 	and.w	r3, r3, #15
 800618c:	2101      	movs	r1, #1
 800618e:	fa01 f303 	lsl.w	r3, r1, r3
 8006192:	041b      	lsls	r3, r3, #16
 8006194:	43db      	mvns	r3, r3
 8006196:	68f9      	ldr	r1, [r7, #12]
 8006198:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800619c:	4013      	ands	r3, r2
 800619e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061a6:	69da      	ldr	r2, [r3, #28]
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	f003 030f 	and.w	r3, r3, #15
 80061b0:	2101      	movs	r1, #1
 80061b2:	fa01 f303 	lsl.w	r3, r1, r3
 80061b6:	041b      	lsls	r3, r3, #16
 80061b8:	43db      	mvns	r3, r3
 80061ba:	68f9      	ldr	r1, [r7, #12]
 80061bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80061c0:	4013      	ands	r3, r2
 80061c2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	015a      	lsls	r2, r3, #5
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4413      	add	r3, r2
 80061cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	0159      	lsls	r1, r3, #5
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	440b      	add	r3, r1
 80061da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061de:	4619      	mov	r1, r3
 80061e0:	4b05      	ldr	r3, [pc, #20]	; (80061f8 <USB_DeactivateEndpoint+0x1b4>)
 80061e2:	4013      	ands	r3, r2
 80061e4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	ec337800 	.word	0xec337800
 80061f8:	eff37800 	.word	0xeff37800

080061fc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08a      	sub	sp, #40	; 0x28
 8006200:	af02      	add	r7, sp, #8
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	4613      	mov	r3, r2
 8006208:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	785b      	ldrb	r3, [r3, #1]
 8006218:	2b01      	cmp	r3, #1
 800621a:	f040 817f 	bne.w	800651c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d132      	bne.n	800628c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	015a      	lsls	r2, r3, #5
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	4413      	add	r3, r2
 800622e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	69ba      	ldr	r2, [r7, #24]
 8006236:	0151      	lsls	r1, r2, #5
 8006238:	69fa      	ldr	r2, [r7, #28]
 800623a:	440a      	add	r2, r1
 800623c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006240:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006244:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006248:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	015a      	lsls	r2, r3, #5
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	4413      	add	r3, r2
 8006252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	0151      	lsls	r1, r2, #5
 800625c:	69fa      	ldr	r2, [r7, #28]
 800625e:	440a      	add	r2, r1
 8006260:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006264:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006268:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	4413      	add	r3, r2
 8006272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	69ba      	ldr	r2, [r7, #24]
 800627a:	0151      	lsls	r1, r2, #5
 800627c:	69fa      	ldr	r2, [r7, #28]
 800627e:	440a      	add	r2, r1
 8006280:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006284:	0cdb      	lsrs	r3, r3, #19
 8006286:	04db      	lsls	r3, r3, #19
 8006288:	6113      	str	r3, [r2, #16]
 800628a:	e097      	b.n	80063bc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	015a      	lsls	r2, r3, #5
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	4413      	add	r3, r2
 8006294:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	69ba      	ldr	r2, [r7, #24]
 800629c:	0151      	lsls	r1, r2, #5
 800629e:	69fa      	ldr	r2, [r7, #28]
 80062a0:	440a      	add	r2, r1
 80062a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062a6:	0cdb      	lsrs	r3, r3, #19
 80062a8:	04db      	lsls	r3, r3, #19
 80062aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	69ba      	ldr	r2, [r7, #24]
 80062bc:	0151      	lsls	r1, r2, #5
 80062be:	69fa      	ldr	r2, [r7, #28]
 80062c0:	440a      	add	r2, r1
 80062c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80062ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80062ce:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d11a      	bne.n	800630c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	691a      	ldr	r2, [r3, #16]
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d903      	bls.n	80062ea <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	689a      	ldr	r2, [r3, #8]
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	015a      	lsls	r2, r3, #5
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	4413      	add	r3, r2
 80062f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	69ba      	ldr	r2, [r7, #24]
 80062fa:	0151      	lsls	r1, r2, #5
 80062fc:	69fa      	ldr	r2, [r7, #28]
 80062fe:	440a      	add	r2, r1
 8006300:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006304:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006308:	6113      	str	r3, [r2, #16]
 800630a:	e044      	b.n	8006396 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	691a      	ldr	r2, [r3, #16]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	4413      	add	r3, r2
 8006316:	1e5a      	subs	r2, r3, #1
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006320:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	015a      	lsls	r2, r3, #5
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	4413      	add	r3, r2
 800632a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800632e:	691a      	ldr	r2, [r3, #16]
 8006330:	8afb      	ldrh	r3, [r7, #22]
 8006332:	04d9      	lsls	r1, r3, #19
 8006334:	4ba4      	ldr	r3, [pc, #656]	; (80065c8 <USB_EPStartXfer+0x3cc>)
 8006336:	400b      	ands	r3, r1
 8006338:	69b9      	ldr	r1, [r7, #24]
 800633a:	0148      	lsls	r0, r1, #5
 800633c:	69f9      	ldr	r1, [r7, #28]
 800633e:	4401      	add	r1, r0
 8006340:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006344:	4313      	orrs	r3, r2
 8006346:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	791b      	ldrb	r3, [r3, #4]
 800634c:	2b01      	cmp	r3, #1
 800634e:	d122      	bne.n	8006396 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	015a      	lsls	r2, r3, #5
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	4413      	add	r3, r2
 8006358:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	0151      	lsls	r1, r2, #5
 8006362:	69fa      	ldr	r2, [r7, #28]
 8006364:	440a      	add	r2, r1
 8006366:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800636a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800636e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	015a      	lsls	r2, r3, #5
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	4413      	add	r3, r2
 8006378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800637c:	691a      	ldr	r2, [r3, #16]
 800637e:	8afb      	ldrh	r3, [r7, #22]
 8006380:	075b      	lsls	r3, r3, #29
 8006382:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8006386:	69b9      	ldr	r1, [r7, #24]
 8006388:	0148      	lsls	r0, r1, #5
 800638a:	69f9      	ldr	r1, [r7, #28]
 800638c:	4401      	add	r1, r0
 800638e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006392:	4313      	orrs	r3, r2
 8006394:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	015a      	lsls	r2, r3, #5
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	4413      	add	r3, r2
 800639e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063a2:	691a      	ldr	r2, [r3, #16]
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063ac:	69b9      	ldr	r1, [r7, #24]
 80063ae:	0148      	lsls	r0, r1, #5
 80063b0:	69f9      	ldr	r1, [r7, #28]
 80063b2:	4401      	add	r1, r0
 80063b4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80063b8:	4313      	orrs	r3, r2
 80063ba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80063bc:	79fb      	ldrb	r3, [r7, #7]
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d14b      	bne.n	800645a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	69db      	ldr	r3, [r3, #28]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d009      	beq.n	80063de <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	015a      	lsls	r2, r3, #5
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063d6:	461a      	mov	r2, r3
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	69db      	ldr	r3, [r3, #28]
 80063dc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	791b      	ldrb	r3, [r3, #4]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d128      	bne.n	8006438 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d110      	bne.n	8006418 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	0151      	lsls	r1, r2, #5
 8006408:	69fa      	ldr	r2, [r7, #28]
 800640a:	440a      	add	r2, r1
 800640c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006410:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006414:	6013      	str	r3, [r2, #0]
 8006416:	e00f      	b.n	8006438 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	015a      	lsls	r2, r3, #5
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	4413      	add	r3, r2
 8006420:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	69ba      	ldr	r2, [r7, #24]
 8006428:	0151      	lsls	r1, r2, #5
 800642a:	69fa      	ldr	r2, [r7, #28]
 800642c:	440a      	add	r2, r1
 800642e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006436:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006438:	69bb      	ldr	r3, [r7, #24]
 800643a:	015a      	lsls	r2, r3, #5
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	4413      	add	r3, r2
 8006440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	69ba      	ldr	r2, [r7, #24]
 8006448:	0151      	lsls	r1, r2, #5
 800644a:	69fa      	ldr	r2, [r7, #28]
 800644c:	440a      	add	r2, r1
 800644e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006452:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006456:	6013      	str	r3, [r2, #0]
 8006458:	e166      	b.n	8006728 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	015a      	lsls	r2, r3, #5
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	4413      	add	r3, r2
 8006462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	69ba      	ldr	r2, [r7, #24]
 800646a:	0151      	lsls	r1, r2, #5
 800646c:	69fa      	ldr	r2, [r7, #28]
 800646e:	440a      	add	r2, r1
 8006470:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006474:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006478:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	791b      	ldrb	r3, [r3, #4]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d015      	beq.n	80064ae <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 814e 	beq.w	8006728 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006492:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	f003 030f 	and.w	r3, r3, #15
 800649c:	2101      	movs	r1, #1
 800649e:	fa01 f303 	lsl.w	r3, r1, r3
 80064a2:	69f9      	ldr	r1, [r7, #28]
 80064a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80064a8:	4313      	orrs	r3, r2
 80064aa:	634b      	str	r3, [r1, #52]	; 0x34
 80064ac:	e13c      	b.n	8006728 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d110      	bne.n	80064e0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	69ba      	ldr	r2, [r7, #24]
 80064ce:	0151      	lsls	r1, r2, #5
 80064d0:	69fa      	ldr	r2, [r7, #28]
 80064d2:	440a      	add	r2, r1
 80064d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80064dc:	6013      	str	r3, [r2, #0]
 80064de:	e00f      	b.n	8006500 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	015a      	lsls	r2, r3, #5
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	4413      	add	r3, r2
 80064e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	69ba      	ldr	r2, [r7, #24]
 80064f0:	0151      	lsls	r1, r2, #5
 80064f2:	69fa      	ldr	r2, [r7, #28]
 80064f4:	440a      	add	r2, r1
 80064f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064fe:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	68d9      	ldr	r1, [r3, #12]
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	781a      	ldrb	r2, [r3, #0]
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	b298      	uxth	r0, r3
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	4603      	mov	r3, r0
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 f9b9 	bl	800688c <USB_WritePacket>
 800651a:	e105      	b.n	8006728 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	015a      	lsls	r2, r3, #5
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	69ba      	ldr	r2, [r7, #24]
 800652c:	0151      	lsls	r1, r2, #5
 800652e:	69fa      	ldr	r2, [r7, #28]
 8006530:	440a      	add	r2, r1
 8006532:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006536:	0cdb      	lsrs	r3, r3, #19
 8006538:	04db      	lsls	r3, r3, #19
 800653a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	015a      	lsls	r2, r3, #5
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	4413      	add	r3, r2
 8006544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	69ba      	ldr	r2, [r7, #24]
 800654c:	0151      	lsls	r1, r2, #5
 800654e:	69fa      	ldr	r2, [r7, #28]
 8006550:	440a      	add	r2, r1
 8006552:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006556:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800655a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800655e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d132      	bne.n	80065cc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	689a      	ldr	r2, [r3, #8]
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	689a      	ldr	r2, [r3, #8]
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	015a      	lsls	r2, r3, #5
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	4413      	add	r3, r2
 8006586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800658a:	691a      	ldr	r2, [r3, #16]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006594:	69b9      	ldr	r1, [r7, #24]
 8006596:	0148      	lsls	r0, r1, #5
 8006598:	69f9      	ldr	r1, [r7, #28]
 800659a:	4401      	add	r1, r0
 800659c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80065a0:	4313      	orrs	r3, r2
 80065a2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	015a      	lsls	r2, r3, #5
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	4413      	add	r3, r2
 80065ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	0151      	lsls	r1, r2, #5
 80065b6:	69fa      	ldr	r2, [r7, #28]
 80065b8:	440a      	add	r2, r1
 80065ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80065c2:	6113      	str	r3, [r2, #16]
 80065c4:	e062      	b.n	800668c <USB_EPStartXfer+0x490>
 80065c6:	bf00      	nop
 80065c8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d123      	bne.n	800661c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065e0:	691a      	ldr	r2, [r3, #16]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065ea:	69b9      	ldr	r1, [r7, #24]
 80065ec:	0148      	lsls	r0, r1, #5
 80065ee:	69f9      	ldr	r1, [r7, #28]
 80065f0:	4401      	add	r1, r0
 80065f2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80065f6:	4313      	orrs	r3, r2
 80065f8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	015a      	lsls	r2, r3, #5
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	4413      	add	r3, r2
 8006602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	0151      	lsls	r1, r2, #5
 800660c:	69fa      	ldr	r2, [r7, #28]
 800660e:	440a      	add	r2, r1
 8006610:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006614:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006618:	6113      	str	r3, [r2, #16]
 800661a:	e037      	b.n	800668c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	691a      	ldr	r2, [r3, #16]
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	4413      	add	r3, r2
 8006626:	1e5a      	subs	r2, r3, #1
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006630:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	8afa      	ldrh	r2, [r7, #22]
 8006638:	fb03 f202 	mul.w	r2, r3, r2
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	015a      	lsls	r2, r3, #5
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	4413      	add	r3, r2
 8006648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800664c:	691a      	ldr	r2, [r3, #16]
 800664e:	8afb      	ldrh	r3, [r7, #22]
 8006650:	04d9      	lsls	r1, r3, #19
 8006652:	4b38      	ldr	r3, [pc, #224]	; (8006734 <USB_EPStartXfer+0x538>)
 8006654:	400b      	ands	r3, r1
 8006656:	69b9      	ldr	r1, [r7, #24]
 8006658:	0148      	lsls	r0, r1, #5
 800665a:	69f9      	ldr	r1, [r7, #28]
 800665c:	4401      	add	r1, r0
 800665e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006662:	4313      	orrs	r3, r2
 8006664:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	015a      	lsls	r2, r3, #5
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	4413      	add	r3, r2
 800666e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006672:	691a      	ldr	r2, [r3, #16]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	6a1b      	ldr	r3, [r3, #32]
 8006678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800667c:	69b9      	ldr	r1, [r7, #24]
 800667e:	0148      	lsls	r0, r1, #5
 8006680:	69f9      	ldr	r1, [r7, #28]
 8006682:	4401      	add	r1, r0
 8006684:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006688:	4313      	orrs	r3, r2
 800668a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800668c:	79fb      	ldrb	r3, [r7, #7]
 800668e:	2b01      	cmp	r3, #1
 8006690:	d10d      	bne.n	80066ae <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d009      	beq.n	80066ae <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	68d9      	ldr	r1, [r3, #12]
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	015a      	lsls	r2, r3, #5
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	4413      	add	r3, r2
 80066a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066aa:	460a      	mov	r2, r1
 80066ac:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	791b      	ldrb	r3, [r3, #4]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d128      	bne.n	8006708 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d110      	bne.n	80066e8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	015a      	lsls	r2, r3, #5
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	4413      	add	r3, r2
 80066ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	69ba      	ldr	r2, [r7, #24]
 80066d6:	0151      	lsls	r1, r2, #5
 80066d8:	69fa      	ldr	r2, [r7, #28]
 80066da:	440a      	add	r2, r1
 80066dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80066e4:	6013      	str	r3, [r2, #0]
 80066e6:	e00f      	b.n	8006708 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	69ba      	ldr	r2, [r7, #24]
 80066f8:	0151      	lsls	r1, r2, #5
 80066fa:	69fa      	ldr	r2, [r7, #28]
 80066fc:	440a      	add	r2, r1
 80066fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006706:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	015a      	lsls	r2, r3, #5
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	4413      	add	r3, r2
 8006710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69ba      	ldr	r2, [r7, #24]
 8006718:	0151      	lsls	r1, r2, #5
 800671a:	69fa      	ldr	r2, [r7, #28]
 800671c:	440a      	add	r2, r1
 800671e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006722:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006726:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3720      	adds	r7, #32
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	1ff80000 	.word	0x1ff80000

08006738 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006742:	2300      	movs	r3, #0
 8006744:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006746:	2300      	movs	r3, #0
 8006748:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	785b      	ldrb	r3, [r3, #1]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d14a      	bne.n	80067ec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	015a      	lsls	r2, r3, #5
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	4413      	add	r3, r2
 8006760:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800676a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800676e:	f040 8086 	bne.w	800687e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	781b      	ldrb	r3, [r3, #0]
 8006776:	015a      	lsls	r2, r3, #5
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	4413      	add	r3, r2
 800677c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	7812      	ldrb	r2, [r2, #0]
 8006786:	0151      	lsls	r1, r2, #5
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	440a      	add	r2, r1
 800678c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006790:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006794:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	015a      	lsls	r2, r3, #5
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	4413      	add	r3, r2
 80067a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	683a      	ldr	r2, [r7, #0]
 80067a8:	7812      	ldrb	r2, [r2, #0]
 80067aa:	0151      	lsls	r1, r2, #5
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	440a      	add	r2, r1
 80067b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	3301      	adds	r3, #1
 80067be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f242 7210 	movw	r2, #10000	; 0x2710
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d902      	bls.n	80067d0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	75fb      	strb	r3, [r7, #23]
          break;
 80067ce:	e056      	b.n	800687e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	015a      	lsls	r2, r3, #5
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	4413      	add	r3, r2
 80067da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067e8:	d0e7      	beq.n	80067ba <USB_EPStopXfer+0x82>
 80067ea:	e048      	b.n	800687e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	015a      	lsls	r2, r3, #5
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	4413      	add	r3, r2
 80067f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006800:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006804:	d13b      	bne.n	800687e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	7812      	ldrb	r2, [r2, #0]
 800681a:	0151      	lsls	r1, r2, #5
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	440a      	add	r2, r1
 8006820:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006824:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006828:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	015a      	lsls	r2, r3, #5
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	4413      	add	r3, r2
 8006834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	7812      	ldrb	r2, [r2, #0]
 800683e:	0151      	lsls	r1, r2, #5
 8006840:	693a      	ldr	r2, [r7, #16]
 8006842:	440a      	add	r2, r1
 8006844:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006848:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800684c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	3301      	adds	r3, #1
 8006852:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f242 7210 	movw	r2, #10000	; 0x2710
 800685a:	4293      	cmp	r3, r2
 800685c:	d902      	bls.n	8006864 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	75fb      	strb	r3, [r7, #23]
          break;
 8006862:	e00c      	b.n	800687e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	015a      	lsls	r2, r3, #5
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	4413      	add	r3, r2
 800686e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006878:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800687c:	d0e7      	beq.n	800684e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800687e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006880:	4618      	mov	r0, r3
 8006882:	371c      	adds	r7, #28
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800688c:	b480      	push	{r7}
 800688e:	b089      	sub	sp, #36	; 0x24
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	4611      	mov	r1, r2
 8006898:	461a      	mov	r2, r3
 800689a:	460b      	mov	r3, r1
 800689c:	71fb      	strb	r3, [r7, #7]
 800689e:	4613      	mov	r3, r2
 80068a0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80068aa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d123      	bne.n	80068fa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80068b2:	88bb      	ldrh	r3, [r7, #4]
 80068b4:	3303      	adds	r3, #3
 80068b6:	089b      	lsrs	r3, r3, #2
 80068b8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80068ba:	2300      	movs	r3, #0
 80068bc:	61bb      	str	r3, [r7, #24]
 80068be:	e018      	b.n	80068f2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80068c0:	79fb      	ldrb	r3, [r7, #7]
 80068c2:	031a      	lsls	r2, r3, #12
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	4413      	add	r3, r2
 80068c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068cc:	461a      	mov	r2, r3
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	3301      	adds	r3, #1
 80068d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	3301      	adds	r3, #1
 80068de:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	3301      	adds	r3, #1
 80068e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	3301      	adds	r3, #1
 80068ea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	3301      	adds	r3, #1
 80068f0:	61bb      	str	r3, [r7, #24]
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d3e2      	bcc.n	80068c0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3724      	adds	r7, #36	; 0x24
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006908:	b480      	push	{r7}
 800690a:	b08b      	sub	sp, #44	; 0x2c
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	4613      	mov	r3, r2
 8006914:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800691e:	88fb      	ldrh	r3, [r7, #6]
 8006920:	089b      	lsrs	r3, r3, #2
 8006922:	b29b      	uxth	r3, r3
 8006924:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006926:	88fb      	ldrh	r3, [r7, #6]
 8006928:	f003 0303 	and.w	r3, r3, #3
 800692c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800692e:	2300      	movs	r3, #0
 8006930:	623b      	str	r3, [r7, #32]
 8006932:	e014      	b.n	800695e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006942:	3301      	adds	r3, #1
 8006944:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006948:	3301      	adds	r3, #1
 800694a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800694c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694e:	3301      	adds	r3, #1
 8006950:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006954:	3301      	adds	r3, #1
 8006956:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	3301      	adds	r3, #1
 800695c:	623b      	str	r3, [r7, #32]
 800695e:	6a3a      	ldr	r2, [r7, #32]
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	429a      	cmp	r2, r3
 8006964:	d3e6      	bcc.n	8006934 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006966:	8bfb      	ldrh	r3, [r7, #30]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d01e      	beq.n	80069aa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800696c:	2300      	movs	r3, #0
 800696e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006976:	461a      	mov	r2, r3
 8006978:	f107 0310 	add.w	r3, r7, #16
 800697c:	6812      	ldr	r2, [r2, #0]
 800697e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	6a3b      	ldr	r3, [r7, #32]
 8006984:	b2db      	uxtb	r3, r3
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	fa22 f303 	lsr.w	r3, r2, r3
 800698c:	b2da      	uxtb	r2, r3
 800698e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006990:	701a      	strb	r2, [r3, #0]
      i++;
 8006992:	6a3b      	ldr	r3, [r7, #32]
 8006994:	3301      	adds	r3, #1
 8006996:	623b      	str	r3, [r7, #32]
      pDest++;
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	3301      	adds	r3, #1
 800699c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800699e:	8bfb      	ldrh	r3, [r7, #30]
 80069a0:	3b01      	subs	r3, #1
 80069a2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80069a4:	8bfb      	ldrh	r3, [r7, #30]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1ea      	bne.n	8006980 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	372c      	adds	r7, #44	; 0x2c
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	785b      	ldrb	r3, [r3, #1]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d12c      	bne.n	8006a2e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	015a      	lsls	r2, r3, #5
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	4413      	add	r3, r2
 80069dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	db12      	blt.n	8006a0c <USB_EPSetStall+0x54>
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00f      	beq.n	8006a0c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68ba      	ldr	r2, [r7, #8]
 80069fc:	0151      	lsls	r1, r2, #5
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	440a      	add	r2, r1
 8006a02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a06:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a0a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	015a      	lsls	r2, r3, #5
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	4413      	add	r3, r2
 8006a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	0151      	lsls	r1, r2, #5
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	440a      	add	r2, r1
 8006a22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a2a:	6013      	str	r3, [r2, #0]
 8006a2c:	e02b      	b.n	8006a86 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	015a      	lsls	r2, r3, #5
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	4413      	add	r3, r2
 8006a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	db12      	blt.n	8006a66 <USB_EPSetStall+0xae>
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00f      	beq.n	8006a66 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	015a      	lsls	r2, r3, #5
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	0151      	lsls	r1, r2, #5
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	440a      	add	r2, r1
 8006a5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a60:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a64:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	015a      	lsls	r2, r3, #5
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	0151      	lsls	r1, r2, #5
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	440a      	add	r2, r1
 8006a7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a84:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	781b      	ldrb	r3, [r3, #0]
 8006aa6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	785b      	ldrb	r3, [r3, #1]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d128      	bne.n	8006b02 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	015a      	lsls	r2, r3, #5
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	4413      	add	r3, r2
 8006ab8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68ba      	ldr	r2, [r7, #8]
 8006ac0:	0151      	lsls	r1, r2, #5
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	440a      	add	r2, r1
 8006ac6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006aca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006ace:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	791b      	ldrb	r3, [r3, #4]
 8006ad4:	2b03      	cmp	r3, #3
 8006ad6:	d003      	beq.n	8006ae0 <USB_EPClearStall+0x4c>
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	791b      	ldrb	r3, [r3, #4]
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d138      	bne.n	8006b52 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	015a      	lsls	r2, r3, #5
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68ba      	ldr	r2, [r7, #8]
 8006af0:	0151      	lsls	r1, r2, #5
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	440a      	add	r2, r1
 8006af6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006afa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006afe:	6013      	str	r3, [r2, #0]
 8006b00:	e027      	b.n	8006b52 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	0151      	lsls	r1, r2, #5
 8006b14:	68fa      	ldr	r2, [r7, #12]
 8006b16:	440a      	add	r2, r1
 8006b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b1c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b20:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	791b      	ldrb	r3, [r3, #4]
 8006b26:	2b03      	cmp	r3, #3
 8006b28:	d003      	beq.n	8006b32 <USB_EPClearStall+0x9e>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	791b      	ldrb	r3, [r3, #4]
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d10f      	bne.n	8006b52 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	015a      	lsls	r2, r3, #5
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	4413      	add	r3, r2
 8006b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68ba      	ldr	r2, [r7, #8]
 8006b42:	0151      	lsls	r1, r2, #5
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	440a      	add	r2, r1
 8006b48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b50:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3714      	adds	r7, #20
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b085      	sub	sp, #20
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	460b      	mov	r3, r1
 8006b6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b7e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006b82:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	78fb      	ldrb	r3, [r7, #3]
 8006b8e:	011b      	lsls	r3, r3, #4
 8006b90:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006b94:	68f9      	ldr	r1, [r7, #12]
 8006b96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3714      	adds	r7, #20
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006bc6:	f023 0303 	bic.w	r3, r3, #3
 8006bca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bda:	f023 0302 	bic.w	r3, r3, #2
 8006bde:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b085      	sub	sp, #20
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006c08:	f023 0303 	bic.w	r3, r3, #3
 8006c0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c1c:	f043 0302 	orr.w	r3, r3, #2
 8006c20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c22:	2300      	movs	r3, #0
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3714      	adds	r7, #20
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr

08006c30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b085      	sub	sp, #20
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	4013      	ands	r3, r2
 8006c46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006c48:	68fb      	ldr	r3, [r7, #12]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3714      	adds	r7, #20
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b085      	sub	sp, #20
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c68:	699b      	ldr	r3, [r3, #24]
 8006c6a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c72:	69db      	ldr	r3, [r3, #28]
 8006c74:	68ba      	ldr	r2, [r7, #8]
 8006c76:	4013      	ands	r3, r2
 8006c78:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	0c1b      	lsrs	r3, r3, #16
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr

08006c8a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c8a:	b480      	push	{r7}
 8006c8c:	b085      	sub	sp, #20
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	4013      	ands	r3, r2
 8006cac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	b29b      	uxth	r3, r3
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr

08006cbe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b085      	sub	sp, #20
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006cce:	78fb      	ldrb	r3, [r7, #3]
 8006cd0:	015a      	lsls	r2, r3, #5
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	68ba      	ldr	r2, [r7, #8]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006cec:	68bb      	ldr	r3, [r7, #8]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3714      	adds	r7, #20
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b087      	sub	sp, #28
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
 8006d02:	460b      	mov	r3, r1
 8006d04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d1c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006d1e:	78fb      	ldrb	r3, [r7, #3]
 8006d20:	f003 030f 	and.w	r3, r3, #15
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	fa22 f303 	lsr.w	r3, r2, r3
 8006d2a:	01db      	lsls	r3, r3, #7
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006d34:	78fb      	ldrb	r3, [r7, #3]
 8006d36:	015a      	lsls	r2, r3, #5
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	4013      	ands	r3, r2
 8006d46:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d48:	68bb      	ldr	r3, [r7, #8]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b083      	sub	sp, #12
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	f003 0301 	and.w	r3, r3, #1
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	370c      	adds	r7, #12
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr

08006d72 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d72:	b480      	push	{r7}
 8006d74:	b085      	sub	sp, #20
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d8c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006d90:	f023 0307 	bic.w	r3, r3, #7
 8006d94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006da8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3714      	adds	r7, #20
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	607a      	str	r2, [r7, #4]
 8006dc4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	333c      	adds	r3, #60	; 0x3c
 8006dce:	3304      	adds	r3, #4
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	4a26      	ldr	r2, [pc, #152]	; (8006e70 <USB_EP0_OutStart+0xb8>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d90a      	bls.n	8006df2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006de8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006dec:	d101      	bne.n	8006df2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006dee:	2300      	movs	r3, #0
 8006df0:	e037      	b.n	8006e62 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006df8:	461a      	mov	r2, r3
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	697a      	ldr	r2, [r7, #20]
 8006e08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e0c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e20:	f043 0318 	orr.w	r3, r3, #24
 8006e24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e34:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006e38:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006e3a:	7afb      	ldrb	r3, [r7, #11]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d10f      	bne.n	8006e60 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e46:	461a      	mov	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	697a      	ldr	r2, [r7, #20]
 8006e56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e5a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006e5e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	371c      	adds	r7, #28
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	4f54300a 	.word	0x4f54300a

08006e74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	3301      	adds	r3, #1
 8006e84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006e8c:	d901      	bls.n	8006e92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e022      	b.n	8006ed8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	daf2      	bge.n	8006e80 <USB_CoreReset+0xc>

  count = 10U;
 8006e9a:	230a      	movs	r3, #10
 8006e9c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006e9e:	e002      	b.n	8006ea6 <USB_CoreReset+0x32>
  {
    count--;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1f9      	bne.n	8006ea0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	f043 0201 	orr.w	r2, r3, #1
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	3301      	adds	r3, #1
 8006ebc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006ec4:	d901      	bls.n	8006eca <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	e006      	b.n	8006ed8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d0f0      	beq.n	8006eb8 <USB_CoreReset+0x44>

  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	460b      	mov	r3, r1
 8006eee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006ef0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006ef4:	f005 fca6 	bl	800c844 <USBD_static_malloc>
 8006ef8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d109      	bne.n	8006f14 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	32b0      	adds	r2, #176	; 0xb0
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006f10:	2302      	movs	r3, #2
 8006f12:	e0d4      	b.n	80070be <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006f14:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8006f18:	2100      	movs	r1, #0
 8006f1a:	68f8      	ldr	r0, [r7, #12]
 8006f1c:	f005 fdb2 	bl	800ca84 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	32b0      	adds	r2, #176	; 0xb0
 8006f2a:	68f9      	ldr	r1, [r7, #12]
 8006f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	32b0      	adds	r2, #176	; 0xb0
 8006f3a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	7c1b      	ldrb	r3, [r3, #16]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d138      	bne.n	8006fbe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006f4c:	4b5e      	ldr	r3, [pc, #376]	; (80070c8 <USBD_CDC_Init+0x1e4>)
 8006f4e:	7819      	ldrb	r1, [r3, #0]
 8006f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f54:	2202      	movs	r2, #2
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f005 fb51 	bl	800c5fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006f5c:	4b5a      	ldr	r3, [pc, #360]	; (80070c8 <USBD_CDC_Init+0x1e4>)
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	f003 020f 	and.w	r2, r3, #15
 8006f64:	6879      	ldr	r1, [r7, #4]
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	440b      	add	r3, r1
 8006f70:	3323      	adds	r3, #35	; 0x23
 8006f72:	2201      	movs	r2, #1
 8006f74:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006f76:	4b55      	ldr	r3, [pc, #340]	; (80070cc <USBD_CDC_Init+0x1e8>)
 8006f78:	7819      	ldrb	r1, [r3, #0]
 8006f7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f7e:	2202      	movs	r2, #2
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f005 fb3c 	bl	800c5fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f86:	4b51      	ldr	r3, [pc, #324]	; (80070cc <USBD_CDC_Init+0x1e8>)
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	f003 020f 	and.w	r2, r3, #15
 8006f8e:	6879      	ldr	r1, [r7, #4]
 8006f90:	4613      	mov	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4413      	add	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	440b      	add	r3, r1
 8006f9a:	f203 1363 	addw	r3, r3, #355	; 0x163
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006fa2:	4b4b      	ldr	r3, [pc, #300]	; (80070d0 <USBD_CDC_Init+0x1ec>)
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	f003 020f 	and.w	r2, r3, #15
 8006faa:	6879      	ldr	r1, [r7, #4]
 8006fac:	4613      	mov	r3, r2
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	4413      	add	r3, r2
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	440b      	add	r3, r1
 8006fb6:	331c      	adds	r3, #28
 8006fb8:	2210      	movs	r2, #16
 8006fba:	601a      	str	r2, [r3, #0]
 8006fbc:	e035      	b.n	800702a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006fbe:	4b42      	ldr	r3, [pc, #264]	; (80070c8 <USBD_CDC_Init+0x1e4>)
 8006fc0:	7819      	ldrb	r1, [r3, #0]
 8006fc2:	2340      	movs	r3, #64	; 0x40
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f005 fb19 	bl	800c5fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006fcc:	4b3e      	ldr	r3, [pc, #248]	; (80070c8 <USBD_CDC_Init+0x1e4>)
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	f003 020f 	and.w	r2, r3, #15
 8006fd4:	6879      	ldr	r1, [r7, #4]
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	4413      	add	r3, r2
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	440b      	add	r3, r1
 8006fe0:	3323      	adds	r3, #35	; 0x23
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006fe6:	4b39      	ldr	r3, [pc, #228]	; (80070cc <USBD_CDC_Init+0x1e8>)
 8006fe8:	7819      	ldrb	r1, [r3, #0]
 8006fea:	2340      	movs	r3, #64	; 0x40
 8006fec:	2202      	movs	r2, #2
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f005 fb05 	bl	800c5fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006ff4:	4b35      	ldr	r3, [pc, #212]	; (80070cc <USBD_CDC_Init+0x1e8>)
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	f003 020f 	and.w	r2, r3, #15
 8006ffc:	6879      	ldr	r1, [r7, #4]
 8006ffe:	4613      	mov	r3, r2
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	4413      	add	r3, r2
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	440b      	add	r3, r1
 8007008:	f203 1363 	addw	r3, r3, #355	; 0x163
 800700c:	2201      	movs	r2, #1
 800700e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007010:	4b2f      	ldr	r3, [pc, #188]	; (80070d0 <USBD_CDC_Init+0x1ec>)
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	f003 020f 	and.w	r2, r3, #15
 8007018:	6879      	ldr	r1, [r7, #4]
 800701a:	4613      	mov	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4413      	add	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	440b      	add	r3, r1
 8007024:	331c      	adds	r3, #28
 8007026:	2210      	movs	r2, #16
 8007028:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800702a:	4b29      	ldr	r3, [pc, #164]	; (80070d0 <USBD_CDC_Init+0x1ec>)
 800702c:	7819      	ldrb	r1, [r3, #0]
 800702e:	2308      	movs	r3, #8
 8007030:	2203      	movs	r2, #3
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f005 fae3 	bl	800c5fe <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007038:	4b25      	ldr	r3, [pc, #148]	; (80070d0 <USBD_CDC_Init+0x1ec>)
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	f003 020f 	and.w	r2, r3, #15
 8007040:	6879      	ldr	r1, [r7, #4]
 8007042:	4613      	mov	r3, r2
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	4413      	add	r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	440b      	add	r3, r1
 800704c:	3323      	adds	r3, #35	; 0x23
 800704e:	2201      	movs	r2, #1
 8007050:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	33b0      	adds	r3, #176	; 0xb0
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2200      	movs	r2, #0
 8007072:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007084:	2b00      	cmp	r3, #0
 8007086:	d101      	bne.n	800708c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007088:	2302      	movs	r3, #2
 800708a:	e018      	b.n	80070be <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	7c1b      	ldrb	r3, [r3, #16]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10a      	bne.n	80070aa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007094:	4b0d      	ldr	r3, [pc, #52]	; (80070cc <USBD_CDC_Init+0x1e8>)
 8007096:	7819      	ldrb	r1, [r3, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800709e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f005 fb9a 	bl	800c7dc <USBD_LL_PrepareReceive>
 80070a8:	e008      	b.n	80070bc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80070aa:	4b08      	ldr	r3, [pc, #32]	; (80070cc <USBD_CDC_Init+0x1e8>)
 80070ac:	7819      	ldrb	r1, [r3, #0]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80070b4:	2340      	movs	r3, #64	; 0x40
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f005 fb90 	bl	800c7dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3710      	adds	r7, #16
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	2000009f 	.word	0x2000009f
 80070cc:	200000a0 	.word	0x200000a0
 80070d0:	200000a1 	.word	0x200000a1

080070d4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b082      	sub	sp, #8
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	460b      	mov	r3, r1
 80070de:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80070e0:	4b3a      	ldr	r3, [pc, #232]	; (80071cc <USBD_CDC_DeInit+0xf8>)
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	4619      	mov	r1, r3
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f005 faaf 	bl	800c64a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80070ec:	4b37      	ldr	r3, [pc, #220]	; (80071cc <USBD_CDC_DeInit+0xf8>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	f003 020f 	and.w	r2, r3, #15
 80070f4:	6879      	ldr	r1, [r7, #4]
 80070f6:	4613      	mov	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4413      	add	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	440b      	add	r3, r1
 8007100:	3323      	adds	r3, #35	; 0x23
 8007102:	2200      	movs	r2, #0
 8007104:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007106:	4b32      	ldr	r3, [pc, #200]	; (80071d0 <USBD_CDC_DeInit+0xfc>)
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f005 fa9c 	bl	800c64a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007112:	4b2f      	ldr	r3, [pc, #188]	; (80071d0 <USBD_CDC_DeInit+0xfc>)
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	f003 020f 	and.w	r2, r3, #15
 800711a:	6879      	ldr	r1, [r7, #4]
 800711c:	4613      	mov	r3, r2
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	4413      	add	r3, r2
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	440b      	add	r3, r1
 8007126:	f203 1363 	addw	r3, r3, #355	; 0x163
 800712a:	2200      	movs	r2, #0
 800712c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800712e:	4b29      	ldr	r3, [pc, #164]	; (80071d4 <USBD_CDC_DeInit+0x100>)
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	4619      	mov	r1, r3
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f005 fa88 	bl	800c64a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800713a:	4b26      	ldr	r3, [pc, #152]	; (80071d4 <USBD_CDC_DeInit+0x100>)
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	f003 020f 	and.w	r2, r3, #15
 8007142:	6879      	ldr	r1, [r7, #4]
 8007144:	4613      	mov	r3, r2
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	4413      	add	r3, r2
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	440b      	add	r3, r1
 800714e:	3323      	adds	r3, #35	; 0x23
 8007150:	2200      	movs	r2, #0
 8007152:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007154:	4b1f      	ldr	r3, [pc, #124]	; (80071d4 <USBD_CDC_DeInit+0x100>)
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	f003 020f 	and.w	r2, r3, #15
 800715c:	6879      	ldr	r1, [r7, #4]
 800715e:	4613      	mov	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	440b      	add	r3, r1
 8007168:	331c      	adds	r3, #28
 800716a:	2200      	movs	r2, #0
 800716c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	32b0      	adds	r2, #176	; 0xb0
 8007178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d01f      	beq.n	80071c0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	33b0      	adds	r3, #176	; 0xb0
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	4413      	add	r3, r2
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	32b0      	adds	r2, #176	; 0xb0
 800719e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071a2:	4618      	mov	r0, r3
 80071a4:	f005 fb5c 	bl	800c860 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	32b0      	adds	r2, #176	; 0xb0
 80071b2:	2100      	movs	r1, #0
 80071b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3708      	adds	r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	2000009f 	.word	0x2000009f
 80071d0:	200000a0 	.word	0x200000a0
 80071d4:	200000a1 	.word	0x200000a1

080071d8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b086      	sub	sp, #24
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	32b0      	adds	r2, #176	; 0xb0
 80071ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071f0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80071f6:	2300      	movs	r3, #0
 80071f8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80071fa:	2300      	movs	r3, #0
 80071fc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d101      	bne.n	8007208 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007204:	2303      	movs	r3, #3
 8007206:	e0bf      	b.n	8007388 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007210:	2b00      	cmp	r3, #0
 8007212:	d050      	beq.n	80072b6 <USBD_CDC_Setup+0xde>
 8007214:	2b20      	cmp	r3, #32
 8007216:	f040 80af 	bne.w	8007378 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	88db      	ldrh	r3, [r3, #6]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d03a      	beq.n	8007298 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	781b      	ldrb	r3, [r3, #0]
 8007226:	b25b      	sxtb	r3, r3
 8007228:	2b00      	cmp	r3, #0
 800722a:	da1b      	bge.n	8007264 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	33b0      	adds	r3, #176	; 0xb0
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	4413      	add	r3, r2
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	683a      	ldr	r2, [r7, #0]
 8007240:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007242:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007244:	683a      	ldr	r2, [r7, #0]
 8007246:	88d2      	ldrh	r2, [r2, #6]
 8007248:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	88db      	ldrh	r3, [r3, #6]
 800724e:	2b07      	cmp	r3, #7
 8007250:	bf28      	it	cs
 8007252:	2307      	movcs	r3, #7
 8007254:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	89fa      	ldrh	r2, [r7, #14]
 800725a:	4619      	mov	r1, r3
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f001 fdab 	bl	8008db8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007262:	e090      	b.n	8007386 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	785a      	ldrb	r2, [r3, #1]
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	88db      	ldrh	r3, [r3, #6]
 8007272:	2b3f      	cmp	r3, #63	; 0x3f
 8007274:	d803      	bhi.n	800727e <USBD_CDC_Setup+0xa6>
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	88db      	ldrh	r3, [r3, #6]
 800727a:	b2da      	uxtb	r2, r3
 800727c:	e000      	b.n	8007280 <USBD_CDC_Setup+0xa8>
 800727e:	2240      	movs	r2, #64	; 0x40
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007286:	6939      	ldr	r1, [r7, #16]
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800728e:	461a      	mov	r2, r3
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f001 fdc0 	bl	8008e16 <USBD_CtlPrepareRx>
      break;
 8007296:	e076      	b.n	8007386 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	33b0      	adds	r3, #176	; 0xb0
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	4413      	add	r3, r2
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	683a      	ldr	r2, [r7, #0]
 80072ac:	7850      	ldrb	r0, [r2, #1]
 80072ae:	2200      	movs	r2, #0
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	4798      	blx	r3
      break;
 80072b4:	e067      	b.n	8007386 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	785b      	ldrb	r3, [r3, #1]
 80072ba:	2b0b      	cmp	r3, #11
 80072bc:	d851      	bhi.n	8007362 <USBD_CDC_Setup+0x18a>
 80072be:	a201      	add	r2, pc, #4	; (adr r2, 80072c4 <USBD_CDC_Setup+0xec>)
 80072c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c4:	080072f5 	.word	0x080072f5
 80072c8:	08007371 	.word	0x08007371
 80072cc:	08007363 	.word	0x08007363
 80072d0:	08007363 	.word	0x08007363
 80072d4:	08007363 	.word	0x08007363
 80072d8:	08007363 	.word	0x08007363
 80072dc:	08007363 	.word	0x08007363
 80072e0:	08007363 	.word	0x08007363
 80072e4:	08007363 	.word	0x08007363
 80072e8:	08007363 	.word	0x08007363
 80072ec:	0800731f 	.word	0x0800731f
 80072f0:	08007349 	.word	0x08007349
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	2b03      	cmp	r3, #3
 80072fe:	d107      	bne.n	8007310 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007300:	f107 030a 	add.w	r3, r7, #10
 8007304:	2202      	movs	r2, #2
 8007306:	4619      	mov	r1, r3
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f001 fd55 	bl	8008db8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800730e:	e032      	b.n	8007376 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007310:	6839      	ldr	r1, [r7, #0]
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f001 fcd3 	bl	8008cbe <USBD_CtlError>
            ret = USBD_FAIL;
 8007318:	2303      	movs	r3, #3
 800731a:	75fb      	strb	r3, [r7, #23]
          break;
 800731c:	e02b      	b.n	8007376 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007324:	b2db      	uxtb	r3, r3
 8007326:	2b03      	cmp	r3, #3
 8007328:	d107      	bne.n	800733a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800732a:	f107 030d 	add.w	r3, r7, #13
 800732e:	2201      	movs	r2, #1
 8007330:	4619      	mov	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f001 fd40 	bl	8008db8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007338:	e01d      	b.n	8007376 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800733a:	6839      	ldr	r1, [r7, #0]
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f001 fcbe 	bl	8008cbe <USBD_CtlError>
            ret = USBD_FAIL;
 8007342:	2303      	movs	r3, #3
 8007344:	75fb      	strb	r3, [r7, #23]
          break;
 8007346:	e016      	b.n	8007376 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800734e:	b2db      	uxtb	r3, r3
 8007350:	2b03      	cmp	r3, #3
 8007352:	d00f      	beq.n	8007374 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007354:	6839      	ldr	r1, [r7, #0]
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f001 fcb1 	bl	8008cbe <USBD_CtlError>
            ret = USBD_FAIL;
 800735c:	2303      	movs	r3, #3
 800735e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007360:	e008      	b.n	8007374 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007362:	6839      	ldr	r1, [r7, #0]
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f001 fcaa 	bl	8008cbe <USBD_CtlError>
          ret = USBD_FAIL;
 800736a:	2303      	movs	r3, #3
 800736c:	75fb      	strb	r3, [r7, #23]
          break;
 800736e:	e002      	b.n	8007376 <USBD_CDC_Setup+0x19e>
          break;
 8007370:	bf00      	nop
 8007372:	e008      	b.n	8007386 <USBD_CDC_Setup+0x1ae>
          break;
 8007374:	bf00      	nop
      }
      break;
 8007376:	e006      	b.n	8007386 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007378:	6839      	ldr	r1, [r7, #0]
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f001 fc9f 	bl	8008cbe <USBD_CtlError>
      ret = USBD_FAIL;
 8007380:	2303      	movs	r3, #3
 8007382:	75fb      	strb	r3, [r7, #23]
      break;
 8007384:	bf00      	nop
  }

  return (uint8_t)ret;
 8007386:	7dfb      	ldrb	r3, [r7, #23]
}
 8007388:	4618      	mov	r0, r3
 800738a:	3718      	adds	r7, #24
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	460b      	mov	r3, r1
 800739a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80073a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	32b0      	adds	r2, #176	; 0xb0
 80073ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d101      	bne.n	80073ba <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e065      	b.n	8007486 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	32b0      	adds	r2, #176	; 0xb0
 80073c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073c8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80073ca:	78fb      	ldrb	r3, [r7, #3]
 80073cc:	f003 020f 	and.w	r2, r3, #15
 80073d0:	6879      	ldr	r1, [r7, #4]
 80073d2:	4613      	mov	r3, r2
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	4413      	add	r3, r2
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	440b      	add	r3, r1
 80073dc:	3314      	adds	r3, #20
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d02f      	beq.n	8007444 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	f003 020f 	and.w	r2, r3, #15
 80073ea:	6879      	ldr	r1, [r7, #4]
 80073ec:	4613      	mov	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	4413      	add	r3, r2
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	440b      	add	r3, r1
 80073f6:	3314      	adds	r3, #20
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	f003 010f 	and.w	r1, r3, #15
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	460b      	mov	r3, r1
 8007404:	00db      	lsls	r3, r3, #3
 8007406:	440b      	add	r3, r1
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	4403      	add	r3, r0
 800740c:	331c      	adds	r3, #28
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	fbb2 f1f3 	udiv	r1, r2, r3
 8007414:	fb01 f303 	mul.w	r3, r1, r3
 8007418:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800741a:	2b00      	cmp	r3, #0
 800741c:	d112      	bne.n	8007444 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800741e:	78fb      	ldrb	r3, [r7, #3]
 8007420:	f003 020f 	and.w	r2, r3, #15
 8007424:	6879      	ldr	r1, [r7, #4]
 8007426:	4613      	mov	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4413      	add	r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	440b      	add	r3, r1
 8007430:	3314      	adds	r3, #20
 8007432:	2200      	movs	r2, #0
 8007434:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007436:	78f9      	ldrb	r1, [r7, #3]
 8007438:	2300      	movs	r3, #0
 800743a:	2200      	movs	r2, #0
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f005 f9ac 	bl	800c79a <USBD_LL_Transmit>
 8007442:	e01f      	b.n	8007484 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	2200      	movs	r2, #0
 8007448:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	33b0      	adds	r3, #176	; 0xb0
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4413      	add	r3, r2
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d010      	beq.n	8007484 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	33b0      	adds	r3, #176	; 0xb0
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	4413      	add	r3, r2
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	691b      	ldr	r3, [r3, #16]
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007480:	78fa      	ldrb	r2, [r7, #3]
 8007482:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b084      	sub	sp, #16
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
 8007496:	460b      	mov	r3, r1
 8007498:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	32b0      	adds	r2, #176	; 0xb0
 80074a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	32b0      	adds	r2, #176	; 0xb0
 80074b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d101      	bne.n	80074c0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80074bc:	2303      	movs	r3, #3
 80074be:	e01a      	b.n	80074f6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80074c0:	78fb      	ldrb	r3, [r7, #3]
 80074c2:	4619      	mov	r1, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f005 f9aa 	bl	800c81e <USBD_LL_GetRxDataSize>
 80074ca:	4602      	mov	r2, r0
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	33b0      	adds	r3, #176	; 0xb0
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	4413      	add	r3, r2
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	68fa      	ldr	r2, [r7, #12]
 80074e6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80074ea:	68fa      	ldr	r2, [r7, #12]
 80074ec:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80074f0:	4611      	mov	r1, r2
 80074f2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}

080074fe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80074fe:	b580      	push	{r7, lr}
 8007500:	b084      	sub	sp, #16
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	32b0      	adds	r2, #176	; 0xb0
 8007510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007514:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d101      	bne.n	8007520 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800751c:	2303      	movs	r3, #3
 800751e:	e025      	b.n	800756c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	33b0      	adds	r3, #176	; 0xb0
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4413      	add	r3, r2
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d01a      	beq.n	800756a <USBD_CDC_EP0_RxReady+0x6c>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800753a:	2bff      	cmp	r3, #255	; 0xff
 800753c:	d015      	beq.n	800756a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	33b0      	adds	r3, #176	; 0xb0
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	4413      	add	r3, r2
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007556:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800755e:	b292      	uxth	r2, r2
 8007560:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	22ff      	movs	r2, #255	; 0xff
 8007566:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3710      	adds	r7, #16
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b086      	sub	sp, #24
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800757c:	2182      	movs	r1, #130	; 0x82
 800757e:	4818      	ldr	r0, [pc, #96]	; (80075e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007580:	f000 fd62 	bl	8008048 <USBD_GetEpDesc>
 8007584:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007586:	2101      	movs	r1, #1
 8007588:	4815      	ldr	r0, [pc, #84]	; (80075e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800758a:	f000 fd5d 	bl	8008048 <USBD_GetEpDesc>
 800758e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007590:	2181      	movs	r1, #129	; 0x81
 8007592:	4813      	ldr	r0, [pc, #76]	; (80075e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007594:	f000 fd58 	bl	8008048 <USBD_GetEpDesc>
 8007598:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d002      	beq.n	80075a6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	2210      	movs	r2, #16
 80075a4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d006      	beq.n	80075ba <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075b4:	711a      	strb	r2, [r3, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d006      	beq.n	80075ce <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075c8:	711a      	strb	r2, [r3, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2243      	movs	r2, #67	; 0x43
 80075d2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80075d4:	4b02      	ldr	r3, [pc, #8]	; (80075e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3718      	adds	r7, #24
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	2000005c 	.word	0x2000005c

080075e4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b086      	sub	sp, #24
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80075ec:	2182      	movs	r1, #130	; 0x82
 80075ee:	4818      	ldr	r0, [pc, #96]	; (8007650 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80075f0:	f000 fd2a 	bl	8008048 <USBD_GetEpDesc>
 80075f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80075f6:	2101      	movs	r1, #1
 80075f8:	4815      	ldr	r0, [pc, #84]	; (8007650 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80075fa:	f000 fd25 	bl	8008048 <USBD_GetEpDesc>
 80075fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007600:	2181      	movs	r1, #129	; 0x81
 8007602:	4813      	ldr	r0, [pc, #76]	; (8007650 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007604:	f000 fd20 	bl	8008048 <USBD_GetEpDesc>
 8007608:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d002      	beq.n	8007616 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	2210      	movs	r2, #16
 8007614:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d006      	beq.n	800762a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	2200      	movs	r2, #0
 8007620:	711a      	strb	r2, [r3, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f042 0202 	orr.w	r2, r2, #2
 8007628:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d006      	beq.n	800763e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	711a      	strb	r2, [r3, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f042 0202 	orr.w	r2, r2, #2
 800763c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2243      	movs	r2, #67	; 0x43
 8007642:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007644:	4b02      	ldr	r3, [pc, #8]	; (8007650 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007646:	4618      	mov	r0, r3
 8007648:	3718      	adds	r7, #24
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	2000005c 	.word	0x2000005c

08007654 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800765c:	2182      	movs	r1, #130	; 0x82
 800765e:	4818      	ldr	r0, [pc, #96]	; (80076c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007660:	f000 fcf2 	bl	8008048 <USBD_GetEpDesc>
 8007664:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007666:	2101      	movs	r1, #1
 8007668:	4815      	ldr	r0, [pc, #84]	; (80076c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800766a:	f000 fced 	bl	8008048 <USBD_GetEpDesc>
 800766e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007670:	2181      	movs	r1, #129	; 0x81
 8007672:	4813      	ldr	r0, [pc, #76]	; (80076c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007674:	f000 fce8 	bl	8008048 <USBD_GetEpDesc>
 8007678:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d002      	beq.n	8007686 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	2210      	movs	r2, #16
 8007684:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d006      	beq.n	800769a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	2200      	movs	r2, #0
 8007690:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007694:	711a      	strb	r2, [r3, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d006      	beq.n	80076ae <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076a8:	711a      	strb	r2, [r3, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2243      	movs	r2, #67	; 0x43
 80076b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80076b4:	4b02      	ldr	r3, [pc, #8]	; (80076c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3718      	adds	r7, #24
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	2000005c 	.word	0x2000005c

080076c4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	220a      	movs	r2, #10
 80076d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80076d2:	4b03      	ldr	r3, [pc, #12]	; (80076e0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	20000018 	.word	0x20000018

080076e4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d101      	bne.n	80076f8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e009      	b.n	800770c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	33b0      	adds	r3, #176	; 0xb0
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007718:	b480      	push	{r7}
 800771a:	b087      	sub	sp, #28
 800771c:	af00      	add	r7, sp, #0
 800771e:	60f8      	str	r0, [r7, #12]
 8007720:	60b9      	str	r1, [r7, #8]
 8007722:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	32b0      	adds	r2, #176	; 0xb0
 800772e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007732:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800773a:	2303      	movs	r3, #3
 800773c:	e008      	b.n	8007750 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	68ba      	ldr	r2, [r7, #8]
 8007742:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	371c      	adds	r7, #28
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	32b0      	adds	r2, #176	; 0xb0
 8007770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007774:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d101      	bne.n	8007780 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800777c:	2303      	movs	r3, #3
 800777e:	e004      	b.n	800778a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3714      	adds	r7, #20
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
	...

08007798 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	32b0      	adds	r2, #176	; 0xb0
 80077aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077ae:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80077b0:	2301      	movs	r3, #1
 80077b2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80077ba:	2303      	movs	r3, #3
 80077bc:	e025      	b.n	800780a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d11f      	bne.n	8007808 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80077d0:	4b10      	ldr	r3, [pc, #64]	; (8007814 <USBD_CDC_TransmitPacket+0x7c>)
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	f003 020f 	and.w	r2, r3, #15
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	4613      	mov	r3, r2
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	4413      	add	r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	4403      	add	r3, r0
 80077ea:	3314      	adds	r3, #20
 80077ec:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80077ee:	4b09      	ldr	r3, [pc, #36]	; (8007814 <USBD_CDC_TransmitPacket+0x7c>)
 80077f0:	7819      	ldrb	r1, [r3, #0]
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f004 ffcb 	bl	800c79a <USBD_LL_Transmit>

    ret = USBD_OK;
 8007804:	2300      	movs	r3, #0
 8007806:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007808:	7bfb      	ldrb	r3, [r7, #15]
}
 800780a:	4618      	mov	r0, r3
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	2000009f 	.word	0x2000009f

08007818 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	32b0      	adds	r2, #176	; 0xb0
 800782a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	32b0      	adds	r2, #176	; 0xb0
 800783a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007842:	2303      	movs	r3, #3
 8007844:	e018      	b.n	8007878 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	7c1b      	ldrb	r3, [r3, #16]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d10a      	bne.n	8007864 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800784e:	4b0c      	ldr	r3, [pc, #48]	; (8007880 <USBD_CDC_ReceivePacket+0x68>)
 8007850:	7819      	ldrb	r1, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007858:	f44f 7300 	mov.w	r3, #512	; 0x200
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f004 ffbd 	bl	800c7dc <USBD_LL_PrepareReceive>
 8007862:	e008      	b.n	8007876 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007864:	4b06      	ldr	r3, [pc, #24]	; (8007880 <USBD_CDC_ReceivePacket+0x68>)
 8007866:	7819      	ldrb	r1, [r3, #0]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800786e:	2340      	movs	r3, #64	; 0x40
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f004 ffb3 	bl	800c7dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007876:	2300      	movs	r3, #0
}
 8007878:	4618      	mov	r0, r3
 800787a:	3710      	adds	r7, #16
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}
 8007880:	200000a0 	.word	0x200000a0

08007884 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b086      	sub	sp, #24
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	4613      	mov	r3, r2
 8007890:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007898:	2303      	movs	r3, #3
 800789a:	e01f      	b.n	80078dc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2200      	movs	r2, #0
 80078a0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d003      	beq.n	80078c2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	68ba      	ldr	r2, [r7, #8]
 80078be:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2201      	movs	r2, #1
 80078c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	79fa      	ldrb	r2, [r7, #7]
 80078ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f004 fe2d 	bl	800c530 <USBD_LL_Init>
 80078d6:	4603      	mov	r3, r0
 80078d8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80078da:	7dfb      	ldrb	r3, [r7, #23]
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3718      	adds	r7, #24
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80078ee:	2300      	movs	r3, #0
 80078f0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d101      	bne.n	80078fc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80078f8:	2303      	movs	r3, #3
 80078fa:	e025      	b.n	8007948 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	683a      	ldr	r2, [r7, #0]
 8007900:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	32ae      	adds	r2, #174	; 0xae
 800790e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00f      	beq.n	8007938 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	32ae      	adds	r2, #174	; 0xae
 8007922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007928:	f107 020e 	add.w	r2, r7, #14
 800792c:	4610      	mov	r0, r2
 800792e:	4798      	blx	r3
 8007930:	4602      	mov	r2, r0
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800793e:	1c5a      	adds	r2, r3, #1
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8007946:	2300      	movs	r3, #0
}
 8007948:	4618      	mov	r0, r3
 800794a:	3710      	adds	r7, #16
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f004 fe35 	bl	800c5c8 <USBD_LL_Start>
 800795e:	4603      	mov	r3, r0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007970:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007972:	4618      	mov	r0, r3
 8007974:	370c      	adds	r7, #12
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr

0800797e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800797e:	b580      	push	{r7, lr}
 8007980:	b084      	sub	sp, #16
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
 8007986:	460b      	mov	r3, r1
 8007988:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800798a:	2300      	movs	r3, #0
 800798c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007994:	2b00      	cmp	r3, #0
 8007996:	d009      	beq.n	80079ac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	78fa      	ldrb	r2, [r7, #3]
 80079a2:	4611      	mov	r1, r2
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	4798      	blx	r3
 80079a8:	4603      	mov	r3, r0
 80079aa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80079ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3710      	adds	r7, #16
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}

080079b6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b084      	sub	sp, #16
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
 80079be:	460b      	mov	r3, r1
 80079c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80079c2:	2300      	movs	r3, #0
 80079c4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	78fa      	ldrb	r2, [r7, #3]
 80079d0:	4611      	mov	r1, r2
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	4798      	blx	r3
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80079dc:	2303      	movs	r3, #3
 80079de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80079e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}

080079ea <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b084      	sub	sp, #16
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80079fa:	6839      	ldr	r1, [r7, #0]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f001 f924 	bl	8008c4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2201      	movs	r2, #1
 8007a06:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007a10:	461a      	mov	r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007a1e:	f003 031f 	and.w	r3, r3, #31
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d01a      	beq.n	8007a5c <USBD_LL_SetupStage+0x72>
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	d822      	bhi.n	8007a70 <USBD_LL_SetupStage+0x86>
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d002      	beq.n	8007a34 <USBD_LL_SetupStage+0x4a>
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d00a      	beq.n	8007a48 <USBD_LL_SetupStage+0x5e>
 8007a32:	e01d      	b.n	8007a70 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f000 fb79 	bl	8008134 <USBD_StdDevReq>
 8007a42:	4603      	mov	r3, r0
 8007a44:	73fb      	strb	r3, [r7, #15]
      break;
 8007a46:	e020      	b.n	8007a8a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007a4e:	4619      	mov	r1, r3
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 fbe1 	bl	8008218 <USBD_StdItfReq>
 8007a56:	4603      	mov	r3, r0
 8007a58:	73fb      	strb	r3, [r7, #15]
      break;
 8007a5a:	e016      	b.n	8007a8a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007a62:	4619      	mov	r1, r3
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 fc43 	bl	80082f0 <USBD_StdEPReq>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	73fb      	strb	r3, [r7, #15]
      break;
 8007a6e:	e00c      	b.n	8007a8a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007a76:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f004 fe02 	bl	800c688 <USBD_LL_StallEP>
 8007a84:	4603      	mov	r3, r0
 8007a86:	73fb      	strb	r3, [r7, #15]
      break;
 8007a88:	bf00      	nop
  }

  return ret;
 8007a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3710      	adds	r7, #16
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b086      	sub	sp, #24
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	607a      	str	r2, [r7, #4]
 8007aa0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007aa6:	7afb      	ldrb	r3, [r7, #11]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d177      	bne.n	8007b9c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007ab2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007aba:	2b03      	cmp	r3, #3
 8007abc:	f040 80a1 	bne.w	8007c02 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	8992      	ldrh	r2, [r2, #12]
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d91c      	bls.n	8007b06 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	693a      	ldr	r2, [r7, #16]
 8007ad2:	8992      	ldrh	r2, [r2, #12]
 8007ad4:	1a9a      	subs	r2, r3, r2
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	8992      	ldrh	r2, [r2, #12]
 8007ae2:	441a      	add	r2, r3
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	6919      	ldr	r1, [r3, #16]
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	899b      	ldrh	r3, [r3, #12]
 8007af0:	461a      	mov	r2, r3
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	4293      	cmp	r3, r2
 8007af8:	bf38      	it	cc
 8007afa:	4613      	movcc	r3, r2
 8007afc:	461a      	mov	r2, r3
 8007afe:	68f8      	ldr	r0, [r7, #12]
 8007b00:	f001 f9aa 	bl	8008e58 <USBD_CtlContinueRx>
 8007b04:	e07d      	b.n	8007c02 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007b0c:	f003 031f 	and.w	r3, r3, #31
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d014      	beq.n	8007b3e <USBD_LL_DataOutStage+0xaa>
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d81d      	bhi.n	8007b54 <USBD_LL_DataOutStage+0xc0>
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d002      	beq.n	8007b22 <USBD_LL_DataOutStage+0x8e>
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d003      	beq.n	8007b28 <USBD_LL_DataOutStage+0x94>
 8007b20:	e018      	b.n	8007b54 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007b22:	2300      	movs	r3, #0
 8007b24:	75bb      	strb	r3, [r7, #22]
            break;
 8007b26:	e018      	b.n	8007b5a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	4619      	mov	r1, r3
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f000 fa6e 	bl	8008014 <USBD_CoreFindIF>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	75bb      	strb	r3, [r7, #22]
            break;
 8007b3c:	e00d      	b.n	8007b5a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	4619      	mov	r1, r3
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f000 fa70 	bl	800802e <USBD_CoreFindEP>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	75bb      	strb	r3, [r7, #22]
            break;
 8007b52:	e002      	b.n	8007b5a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	75bb      	strb	r3, [r7, #22]
            break;
 8007b58:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007b5a:	7dbb      	ldrb	r3, [r7, #22]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d119      	bne.n	8007b94 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	2b03      	cmp	r3, #3
 8007b6a:	d113      	bne.n	8007b94 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007b6c:	7dba      	ldrb	r2, [r7, #22]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	32ae      	adds	r2, #174	; 0xae
 8007b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00b      	beq.n	8007b94 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007b7c:	7dba      	ldrb	r2, [r7, #22]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007b84:	7dba      	ldrb	r2, [r7, #22]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	32ae      	adds	r2, #174	; 0xae
 8007b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	68f8      	ldr	r0, [r7, #12]
 8007b92:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f001 f970 	bl	8008e7a <USBD_CtlSendStatus>
 8007b9a:	e032      	b.n	8007c02 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007b9c:	7afb      	ldrb	r3, [r7, #11]
 8007b9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f000 fa41 	bl	800802e <USBD_CoreFindEP>
 8007bac:	4603      	mov	r3, r0
 8007bae:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007bb0:	7dbb      	ldrb	r3, [r7, #22]
 8007bb2:	2bff      	cmp	r3, #255	; 0xff
 8007bb4:	d025      	beq.n	8007c02 <USBD_LL_DataOutStage+0x16e>
 8007bb6:	7dbb      	ldrb	r3, [r7, #22]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d122      	bne.n	8007c02 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b03      	cmp	r3, #3
 8007bc6:	d117      	bne.n	8007bf8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007bc8:	7dba      	ldrb	r2, [r7, #22]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	32ae      	adds	r2, #174	; 0xae
 8007bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bd2:	699b      	ldr	r3, [r3, #24]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00f      	beq.n	8007bf8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007bd8:	7dba      	ldrb	r2, [r7, #22]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007be0:	7dba      	ldrb	r2, [r7, #22]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	32ae      	adds	r2, #174	; 0xae
 8007be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bea:	699b      	ldr	r3, [r3, #24]
 8007bec:	7afa      	ldrb	r2, [r7, #11]
 8007bee:	4611      	mov	r1, r2
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	4798      	blx	r3
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007bf8:	7dfb      	ldrb	r3, [r7, #23]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007bfe:	7dfb      	ldrb	r3, [r7, #23]
 8007c00:	e000      	b.n	8007c04 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007c02:	2300      	movs	r3, #0
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3718      	adds	r7, #24
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b086      	sub	sp, #24
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	460b      	mov	r3, r1
 8007c16:	607a      	str	r2, [r7, #4]
 8007c18:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007c1a:	7afb      	ldrb	r3, [r7, #11]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d178      	bne.n	8007d12 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	3314      	adds	r3, #20
 8007c24:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d163      	bne.n	8007cf8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	8992      	ldrh	r2, [r2, #12]
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d91c      	bls.n	8007c76 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	8992      	ldrh	r2, [r2, #12]
 8007c44:	1a9a      	subs	r2, r3, r2
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	691b      	ldr	r3, [r3, #16]
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	8992      	ldrh	r2, [r2, #12]
 8007c52:	441a      	add	r2, r3
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	6919      	ldr	r1, [r3, #16]
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	461a      	mov	r2, r3
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f001 f8c6 	bl	8008df4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c68:	2300      	movs	r3, #0
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	2100      	movs	r1, #0
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f004 fdb4 	bl	800c7dc <USBD_LL_PrepareReceive>
 8007c74:	e040      	b.n	8007cf8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	899b      	ldrh	r3, [r3, #12]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d11c      	bne.n	8007cbe <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	693a      	ldr	r2, [r7, #16]
 8007c8a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d316      	bcc.n	8007cbe <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d20f      	bcs.n	8007cbe <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	68f8      	ldr	r0, [r7, #12]
 8007ca4:	f001 f8a6 	bl	8008df4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2100      	movs	r1, #0
 8007cb6:	68f8      	ldr	r0, [r7, #12]
 8007cb8:	f004 fd90 	bl	800c7dc <USBD_LL_PrepareReceive>
 8007cbc:	e01c      	b.n	8007cf8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b03      	cmp	r3, #3
 8007cc8:	d10f      	bne.n	8007cea <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d009      	beq.n	8007cea <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	68f8      	ldr	r0, [r7, #12]
 8007ce8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007cea:	2180      	movs	r1, #128	; 0x80
 8007cec:	68f8      	ldr	r0, [r7, #12]
 8007cee:	f004 fccb 	bl	800c688 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f001 f8d4 	bl	8008ea0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d03a      	beq.n	8007d78 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	f7ff fe30 	bl	8007968 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007d10:	e032      	b.n	8007d78 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007d12:	7afb      	ldrb	r3, [r7, #11]
 8007d14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 f986 	bl	800802e <USBD_CoreFindEP>
 8007d22:	4603      	mov	r3, r0
 8007d24:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d26:	7dfb      	ldrb	r3, [r7, #23]
 8007d28:	2bff      	cmp	r3, #255	; 0xff
 8007d2a:	d025      	beq.n	8007d78 <USBD_LL_DataInStage+0x16c>
 8007d2c:	7dfb      	ldrb	r3, [r7, #23]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d122      	bne.n	8007d78 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b03      	cmp	r3, #3
 8007d3c:	d11c      	bne.n	8007d78 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007d3e:	7dfa      	ldrb	r2, [r7, #23]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	32ae      	adds	r2, #174	; 0xae
 8007d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d014      	beq.n	8007d78 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007d4e:	7dfa      	ldrb	r2, [r7, #23]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007d56:	7dfa      	ldrb	r2, [r7, #23]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	32ae      	adds	r2, #174	; 0xae
 8007d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d60:	695b      	ldr	r3, [r3, #20]
 8007d62:	7afa      	ldrb	r2, [r7, #11]
 8007d64:	4611      	mov	r1, r2
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	4798      	blx	r3
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007d6e:	7dbb      	ldrb	r3, [r7, #22]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d001      	beq.n	8007d78 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007d74:	7dbb      	ldrb	r3, [r7, #22]
 8007d76:	e000      	b.n	8007d7a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3718      	adds	r7, #24
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b084      	sub	sp, #16
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2201      	movs	r2, #1
 8007d92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d014      	beq.n	8007de8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d00e      	beq.n	8007de8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	6852      	ldr	r2, [r2, #4]
 8007dd6:	b2d2      	uxtb	r2, r2
 8007dd8:	4611      	mov	r1, r2
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	4798      	blx	r3
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d001      	beq.n	8007de8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007de4:	2303      	movs	r3, #3
 8007de6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007de8:	2340      	movs	r3, #64	; 0x40
 8007dea:	2200      	movs	r2, #0
 8007dec:	2100      	movs	r1, #0
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f004 fc05 	bl	800c5fe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2240      	movs	r2, #64	; 0x40
 8007e00:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007e04:	2340      	movs	r3, #64	; 0x40
 8007e06:	2200      	movs	r2, #0
 8007e08:	2180      	movs	r1, #128	; 0x80
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f004 fbf7 	bl	800c5fe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2240      	movs	r2, #64	; 0x40
 8007e1c:	841a      	strh	r2, [r3, #32]

  return ret;
 8007e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	460b      	mov	r3, r1
 8007e32:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	78fa      	ldrb	r2, [r7, #3]
 8007e38:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	2b04      	cmp	r3, #4
 8007e5a:	d006      	beq.n	8007e6a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e62:	b2da      	uxtb	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2204      	movs	r2, #4
 8007e6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b04      	cmp	r3, #4
 8007e92:	d106      	bne.n	8007ea2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	2b03      	cmp	r3, #3
 8007ec2:	d110      	bne.n	8007ee6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d00b      	beq.n	8007ee6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ed4:	69db      	ldr	r3, [r3, #28]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d005      	beq.n	8007ee6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ee0:	69db      	ldr	r3, [r3, #28]
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007ee6:	2300      	movs	r3, #0
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3708      	adds	r7, #8
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	460b      	mov	r3, r1
 8007efa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	32ae      	adds	r2, #174	; 0xae
 8007f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d101      	bne.n	8007f12 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007f0e:	2303      	movs	r3, #3
 8007f10:	e01c      	b.n	8007f4c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f18:	b2db      	uxtb	r3, r3
 8007f1a:	2b03      	cmp	r3, #3
 8007f1c:	d115      	bne.n	8007f4a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	32ae      	adds	r2, #174	; 0xae
 8007f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f2c:	6a1b      	ldr	r3, [r3, #32]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d00b      	beq.n	8007f4a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	32ae      	adds	r2, #174	; 0xae
 8007f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	78fa      	ldrb	r2, [r7, #3]
 8007f44:	4611      	mov	r1, r2
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007f4a:	2300      	movs	r3, #0
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3708      	adds	r7, #8
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b082      	sub	sp, #8
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	32ae      	adds	r2, #174	; 0xae
 8007f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007f72:	2303      	movs	r3, #3
 8007f74:	e01c      	b.n	8007fb0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b03      	cmp	r3, #3
 8007f80:	d115      	bne.n	8007fae <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	32ae      	adds	r2, #174	; 0xae
 8007f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00b      	beq.n	8007fae <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	32ae      	adds	r2, #174	; 0xae
 8007fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa6:	78fa      	ldrb	r2, [r7, #3]
 8007fa8:	4611      	mov	r1, r2
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007fae:	2300      	movs	r3, #0
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3708      	adds	r7, #8
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr

08007fce <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007fce:	b580      	push	{r7, lr}
 8007fd0:	b084      	sub	sp, #16
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2201      	movs	r2, #1
 8007fde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00e      	beq.n	800800a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	6852      	ldr	r2, [r2, #4]
 8007ff8:	b2d2      	uxtb	r2, r2
 8007ffa:	4611      	mov	r1, r2
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	4798      	blx	r3
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008006:	2303      	movs	r3, #3
 8008008:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800800a:	7bfb      	ldrb	r3, [r7, #15]
}
 800800c:	4618      	mov	r0, r3
 800800e:	3710      	adds	r7, #16
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	460b      	mov	r3, r1
 800801e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008020:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008022:	4618      	mov	r0, r3
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800802e:	b480      	push	{r7}
 8008030:	b083      	sub	sp, #12
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
 8008036:	460b      	mov	r3, r1
 8008038:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800803a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800803c:	4618      	mov	r0, r3
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b086      	sub	sp, #24
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	460b      	mov	r3, r1
 8008052:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800805c:	2300      	movs	r3, #0
 800805e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	885b      	ldrh	r3, [r3, #2]
 8008064:	b29a      	uxth	r2, r3
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	b29b      	uxth	r3, r3
 800806c:	429a      	cmp	r2, r3
 800806e:	d920      	bls.n	80080b2 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	b29b      	uxth	r3, r3
 8008076:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008078:	e013      	b.n	80080a2 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800807a:	f107 030a 	add.w	r3, r7, #10
 800807e:	4619      	mov	r1, r3
 8008080:	6978      	ldr	r0, [r7, #20]
 8008082:	f000 f81b 	bl	80080bc <USBD_GetNextDesc>
 8008086:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	785b      	ldrb	r3, [r3, #1]
 800808c:	2b05      	cmp	r3, #5
 800808e:	d108      	bne.n	80080a2 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	789b      	ldrb	r3, [r3, #2]
 8008098:	78fa      	ldrb	r2, [r7, #3]
 800809a:	429a      	cmp	r2, r3
 800809c:	d008      	beq.n	80080b0 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800809e:	2300      	movs	r3, #0
 80080a0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	885b      	ldrh	r3, [r3, #2]
 80080a6:	b29a      	uxth	r2, r3
 80080a8:	897b      	ldrh	r3, [r7, #10]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d8e5      	bhi.n	800807a <USBD_GetEpDesc+0x32>
 80080ae:	e000      	b.n	80080b2 <USBD_GetEpDesc+0x6a>
          break;
 80080b0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80080b2:	693b      	ldr	r3, [r7, #16]
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3718      	adds	r7, #24
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80080bc:	b480      	push	{r7}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	881a      	ldrh	r2, [r3, #0]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	4413      	add	r3, r2
 80080d6:	b29a      	uxth	r2, r3
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	461a      	mov	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	4413      	add	r3, r2
 80080e6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80080e8:	68fb      	ldr	r3, [r7, #12]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3714      	adds	r7, #20
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr

080080f6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80080f6:	b480      	push	{r7}
 80080f8:	b087      	sub	sp, #28
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	3301      	adds	r3, #1
 800810c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008114:	8a3b      	ldrh	r3, [r7, #16]
 8008116:	021b      	lsls	r3, r3, #8
 8008118:	b21a      	sxth	r2, r3
 800811a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800811e:	4313      	orrs	r3, r2
 8008120:	b21b      	sxth	r3, r3
 8008122:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008124:	89fb      	ldrh	r3, [r7, #14]
}
 8008126:	4618      	mov	r0, r3
 8008128:	371c      	adds	r7, #28
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr
	...

08008134 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800813e:	2300      	movs	r3, #0
 8008140:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800814a:	2b40      	cmp	r3, #64	; 0x40
 800814c:	d005      	beq.n	800815a <USBD_StdDevReq+0x26>
 800814e:	2b40      	cmp	r3, #64	; 0x40
 8008150:	d857      	bhi.n	8008202 <USBD_StdDevReq+0xce>
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00f      	beq.n	8008176 <USBD_StdDevReq+0x42>
 8008156:	2b20      	cmp	r3, #32
 8008158:	d153      	bne.n	8008202 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	32ae      	adds	r2, #174	; 0xae
 8008164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	6839      	ldr	r1, [r7, #0]
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	4798      	blx	r3
 8008170:	4603      	mov	r3, r0
 8008172:	73fb      	strb	r3, [r7, #15]
      break;
 8008174:	e04a      	b.n	800820c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	785b      	ldrb	r3, [r3, #1]
 800817a:	2b09      	cmp	r3, #9
 800817c:	d83b      	bhi.n	80081f6 <USBD_StdDevReq+0xc2>
 800817e:	a201      	add	r2, pc, #4	; (adr r2, 8008184 <USBD_StdDevReq+0x50>)
 8008180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008184:	080081d9 	.word	0x080081d9
 8008188:	080081ed 	.word	0x080081ed
 800818c:	080081f7 	.word	0x080081f7
 8008190:	080081e3 	.word	0x080081e3
 8008194:	080081f7 	.word	0x080081f7
 8008198:	080081b7 	.word	0x080081b7
 800819c:	080081ad 	.word	0x080081ad
 80081a0:	080081f7 	.word	0x080081f7
 80081a4:	080081cf 	.word	0x080081cf
 80081a8:	080081c1 	.word	0x080081c1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80081ac:	6839      	ldr	r1, [r7, #0]
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 fa3e 	bl	8008630 <USBD_GetDescriptor>
          break;
 80081b4:	e024      	b.n	8008200 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80081b6:	6839      	ldr	r1, [r7, #0]
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 fba3 	bl	8008904 <USBD_SetAddress>
          break;
 80081be:	e01f      	b.n	8008200 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80081c0:	6839      	ldr	r1, [r7, #0]
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 fbe2 	bl	800898c <USBD_SetConfig>
 80081c8:	4603      	mov	r3, r0
 80081ca:	73fb      	strb	r3, [r7, #15]
          break;
 80081cc:	e018      	b.n	8008200 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fc85 	bl	8008ae0 <USBD_GetConfig>
          break;
 80081d6:	e013      	b.n	8008200 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80081d8:	6839      	ldr	r1, [r7, #0]
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 fcb6 	bl	8008b4c <USBD_GetStatus>
          break;
 80081e0:	e00e      	b.n	8008200 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80081e2:	6839      	ldr	r1, [r7, #0]
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 fce5 	bl	8008bb4 <USBD_SetFeature>
          break;
 80081ea:	e009      	b.n	8008200 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80081ec:	6839      	ldr	r1, [r7, #0]
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f000 fd09 	bl	8008c06 <USBD_ClrFeature>
          break;
 80081f4:	e004      	b.n	8008200 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80081f6:	6839      	ldr	r1, [r7, #0]
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 fd60 	bl	8008cbe <USBD_CtlError>
          break;
 80081fe:	bf00      	nop
      }
      break;
 8008200:	e004      	b.n	800820c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008202:	6839      	ldr	r1, [r7, #0]
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 fd5a 	bl	8008cbe <USBD_CtlError>
      break;
 800820a:	bf00      	nop
  }

  return ret;
 800820c:	7bfb      	ldrb	r3, [r7, #15]
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop

08008218 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800822e:	2b40      	cmp	r3, #64	; 0x40
 8008230:	d005      	beq.n	800823e <USBD_StdItfReq+0x26>
 8008232:	2b40      	cmp	r3, #64	; 0x40
 8008234:	d852      	bhi.n	80082dc <USBD_StdItfReq+0xc4>
 8008236:	2b00      	cmp	r3, #0
 8008238:	d001      	beq.n	800823e <USBD_StdItfReq+0x26>
 800823a:	2b20      	cmp	r3, #32
 800823c:	d14e      	bne.n	80082dc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008244:	b2db      	uxtb	r3, r3
 8008246:	3b01      	subs	r3, #1
 8008248:	2b02      	cmp	r3, #2
 800824a:	d840      	bhi.n	80082ce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	889b      	ldrh	r3, [r3, #4]
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b01      	cmp	r3, #1
 8008254:	d836      	bhi.n	80082c4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	889b      	ldrh	r3, [r3, #4]
 800825a:	b2db      	uxtb	r3, r3
 800825c:	4619      	mov	r1, r3
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7ff fed8 	bl	8008014 <USBD_CoreFindIF>
 8008264:	4603      	mov	r3, r0
 8008266:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008268:	7bbb      	ldrb	r3, [r7, #14]
 800826a:	2bff      	cmp	r3, #255	; 0xff
 800826c:	d01d      	beq.n	80082aa <USBD_StdItfReq+0x92>
 800826e:	7bbb      	ldrb	r3, [r7, #14]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d11a      	bne.n	80082aa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008274:	7bba      	ldrb	r2, [r7, #14]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	32ae      	adds	r2, #174	; 0xae
 800827a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d00f      	beq.n	80082a4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008284:	7bba      	ldrb	r2, [r7, #14]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800828c:	7bba      	ldrb	r2, [r7, #14]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	32ae      	adds	r2, #174	; 0xae
 8008292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	6839      	ldr	r1, [r7, #0]
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	4798      	blx	r3
 800829e:	4603      	mov	r3, r0
 80082a0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80082a2:	e004      	b.n	80082ae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80082a4:	2303      	movs	r3, #3
 80082a6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80082a8:	e001      	b.n	80082ae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80082aa:	2303      	movs	r3, #3
 80082ac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	88db      	ldrh	r3, [r3, #6]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d110      	bne.n	80082d8 <USBD_StdItfReq+0xc0>
 80082b6:	7bfb      	ldrb	r3, [r7, #15]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10d      	bne.n	80082d8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 fddc 	bl	8008e7a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80082c2:	e009      	b.n	80082d8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fcf9 	bl	8008cbe <USBD_CtlError>
          break;
 80082cc:	e004      	b.n	80082d8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80082ce:	6839      	ldr	r1, [r7, #0]
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 fcf4 	bl	8008cbe <USBD_CtlError>
          break;
 80082d6:	e000      	b.n	80082da <USBD_StdItfReq+0xc2>
          break;
 80082d8:	bf00      	nop
      }
      break;
 80082da:	e004      	b.n	80082e6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80082dc:	6839      	ldr	r1, [r7, #0]
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 fced 	bl	8008cbe <USBD_CtlError>
      break;
 80082e4:	bf00      	nop
  }

  return ret;
 80082e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80082fa:	2300      	movs	r3, #0
 80082fc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	889b      	ldrh	r3, [r3, #4]
 8008302:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800830c:	2b40      	cmp	r3, #64	; 0x40
 800830e:	d007      	beq.n	8008320 <USBD_StdEPReq+0x30>
 8008310:	2b40      	cmp	r3, #64	; 0x40
 8008312:	f200 8181 	bhi.w	8008618 <USBD_StdEPReq+0x328>
 8008316:	2b00      	cmp	r3, #0
 8008318:	d02a      	beq.n	8008370 <USBD_StdEPReq+0x80>
 800831a:	2b20      	cmp	r3, #32
 800831c:	f040 817c 	bne.w	8008618 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008320:	7bbb      	ldrb	r3, [r7, #14]
 8008322:	4619      	mov	r1, r3
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7ff fe82 	bl	800802e <USBD_CoreFindEP>
 800832a:	4603      	mov	r3, r0
 800832c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800832e:	7b7b      	ldrb	r3, [r7, #13]
 8008330:	2bff      	cmp	r3, #255	; 0xff
 8008332:	f000 8176 	beq.w	8008622 <USBD_StdEPReq+0x332>
 8008336:	7b7b      	ldrb	r3, [r7, #13]
 8008338:	2b00      	cmp	r3, #0
 800833a:	f040 8172 	bne.w	8008622 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800833e:	7b7a      	ldrb	r2, [r7, #13]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008346:	7b7a      	ldrb	r2, [r7, #13]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	32ae      	adds	r2, #174	; 0xae
 800834c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	2b00      	cmp	r3, #0
 8008354:	f000 8165 	beq.w	8008622 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008358:	7b7a      	ldrb	r2, [r7, #13]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	32ae      	adds	r2, #174	; 0xae
 800835e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	6839      	ldr	r1, [r7, #0]
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	4798      	blx	r3
 800836a:	4603      	mov	r3, r0
 800836c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800836e:	e158      	b.n	8008622 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	785b      	ldrb	r3, [r3, #1]
 8008374:	2b03      	cmp	r3, #3
 8008376:	d008      	beq.n	800838a <USBD_StdEPReq+0x9a>
 8008378:	2b03      	cmp	r3, #3
 800837a:	f300 8147 	bgt.w	800860c <USBD_StdEPReq+0x31c>
 800837e:	2b00      	cmp	r3, #0
 8008380:	f000 809b 	beq.w	80084ba <USBD_StdEPReq+0x1ca>
 8008384:	2b01      	cmp	r3, #1
 8008386:	d03c      	beq.n	8008402 <USBD_StdEPReq+0x112>
 8008388:	e140      	b.n	800860c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b02      	cmp	r3, #2
 8008394:	d002      	beq.n	800839c <USBD_StdEPReq+0xac>
 8008396:	2b03      	cmp	r3, #3
 8008398:	d016      	beq.n	80083c8 <USBD_StdEPReq+0xd8>
 800839a:	e02c      	b.n	80083f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800839c:	7bbb      	ldrb	r3, [r7, #14]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00d      	beq.n	80083be <USBD_StdEPReq+0xce>
 80083a2:	7bbb      	ldrb	r3, [r7, #14]
 80083a4:	2b80      	cmp	r3, #128	; 0x80
 80083a6:	d00a      	beq.n	80083be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80083a8:	7bbb      	ldrb	r3, [r7, #14]
 80083aa:	4619      	mov	r1, r3
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f004 f96b 	bl	800c688 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80083b2:	2180      	movs	r1, #128	; 0x80
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f004 f967 	bl	800c688 <USBD_LL_StallEP>
 80083ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80083bc:	e020      	b.n	8008400 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80083be:	6839      	ldr	r1, [r7, #0]
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 fc7c 	bl	8008cbe <USBD_CtlError>
              break;
 80083c6:	e01b      	b.n	8008400 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	885b      	ldrh	r3, [r3, #2]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d10e      	bne.n	80083ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80083d0:	7bbb      	ldrb	r3, [r7, #14]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00b      	beq.n	80083ee <USBD_StdEPReq+0xfe>
 80083d6:	7bbb      	ldrb	r3, [r7, #14]
 80083d8:	2b80      	cmp	r3, #128	; 0x80
 80083da:	d008      	beq.n	80083ee <USBD_StdEPReq+0xfe>
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	88db      	ldrh	r3, [r3, #6]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d104      	bne.n	80083ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80083e4:	7bbb      	ldrb	r3, [r7, #14]
 80083e6:	4619      	mov	r1, r3
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f004 f94d 	bl	800c688 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 fd43 	bl	8008e7a <USBD_CtlSendStatus>

              break;
 80083f4:	e004      	b.n	8008400 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80083f6:	6839      	ldr	r1, [r7, #0]
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 fc60 	bl	8008cbe <USBD_CtlError>
              break;
 80083fe:	bf00      	nop
          }
          break;
 8008400:	e109      	b.n	8008616 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008408:	b2db      	uxtb	r3, r3
 800840a:	2b02      	cmp	r3, #2
 800840c:	d002      	beq.n	8008414 <USBD_StdEPReq+0x124>
 800840e:	2b03      	cmp	r3, #3
 8008410:	d016      	beq.n	8008440 <USBD_StdEPReq+0x150>
 8008412:	e04b      	b.n	80084ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008414:	7bbb      	ldrb	r3, [r7, #14]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00d      	beq.n	8008436 <USBD_StdEPReq+0x146>
 800841a:	7bbb      	ldrb	r3, [r7, #14]
 800841c:	2b80      	cmp	r3, #128	; 0x80
 800841e:	d00a      	beq.n	8008436 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008420:	7bbb      	ldrb	r3, [r7, #14]
 8008422:	4619      	mov	r1, r3
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f004 f92f 	bl	800c688 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800842a:	2180      	movs	r1, #128	; 0x80
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f004 f92b 	bl	800c688 <USBD_LL_StallEP>
 8008432:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008434:	e040      	b.n	80084b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008436:	6839      	ldr	r1, [r7, #0]
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 fc40 	bl	8008cbe <USBD_CtlError>
              break;
 800843e:	e03b      	b.n	80084b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	885b      	ldrh	r3, [r3, #2]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d136      	bne.n	80084b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008448:	7bbb      	ldrb	r3, [r7, #14]
 800844a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800844e:	2b00      	cmp	r3, #0
 8008450:	d004      	beq.n	800845c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008452:	7bbb      	ldrb	r3, [r7, #14]
 8008454:	4619      	mov	r1, r3
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f004 f935 	bl	800c6c6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fd0c 	bl	8008e7a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008462:	7bbb      	ldrb	r3, [r7, #14]
 8008464:	4619      	mov	r1, r3
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f7ff fde1 	bl	800802e <USBD_CoreFindEP>
 800846c:	4603      	mov	r3, r0
 800846e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008470:	7b7b      	ldrb	r3, [r7, #13]
 8008472:	2bff      	cmp	r3, #255	; 0xff
 8008474:	d01f      	beq.n	80084b6 <USBD_StdEPReq+0x1c6>
 8008476:	7b7b      	ldrb	r3, [r7, #13]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d11c      	bne.n	80084b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800847c:	7b7a      	ldrb	r2, [r7, #13]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008484:	7b7a      	ldrb	r2, [r7, #13]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	32ae      	adds	r2, #174	; 0xae
 800848a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d010      	beq.n	80084b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008494:	7b7a      	ldrb	r2, [r7, #13]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	32ae      	adds	r2, #174	; 0xae
 800849a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	6839      	ldr	r1, [r7, #0]
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	4798      	blx	r3
 80084a6:	4603      	mov	r3, r0
 80084a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80084aa:	e004      	b.n	80084b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80084ac:	6839      	ldr	r1, [r7, #0]
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 fc05 	bl	8008cbe <USBD_CtlError>
              break;
 80084b4:	e000      	b.n	80084b8 <USBD_StdEPReq+0x1c8>
              break;
 80084b6:	bf00      	nop
          }
          break;
 80084b8:	e0ad      	b.n	8008616 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	2b02      	cmp	r3, #2
 80084c4:	d002      	beq.n	80084cc <USBD_StdEPReq+0x1dc>
 80084c6:	2b03      	cmp	r3, #3
 80084c8:	d033      	beq.n	8008532 <USBD_StdEPReq+0x242>
 80084ca:	e099      	b.n	8008600 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80084cc:	7bbb      	ldrb	r3, [r7, #14]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d007      	beq.n	80084e2 <USBD_StdEPReq+0x1f2>
 80084d2:	7bbb      	ldrb	r3, [r7, #14]
 80084d4:	2b80      	cmp	r3, #128	; 0x80
 80084d6:	d004      	beq.n	80084e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80084d8:	6839      	ldr	r1, [r7, #0]
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fbef 	bl	8008cbe <USBD_CtlError>
                break;
 80084e0:	e093      	b.n	800860a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	da0b      	bge.n	8008502 <USBD_StdEPReq+0x212>
 80084ea:	7bbb      	ldrb	r3, [r7, #14]
 80084ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80084f0:	4613      	mov	r3, r2
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	4413      	add	r3, r2
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	3310      	adds	r3, #16
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	4413      	add	r3, r2
 80084fe:	3304      	adds	r3, #4
 8008500:	e00b      	b.n	800851a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008502:	7bbb      	ldrb	r3, [r7, #14]
 8008504:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008508:	4613      	mov	r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	4413      	add	r3, r2
 800850e:	009b      	lsls	r3, r3, #2
 8008510:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	4413      	add	r3, r2
 8008518:	3304      	adds	r3, #4
 800851a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	2200      	movs	r2, #0
 8008520:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	330e      	adds	r3, #14
 8008526:	2202      	movs	r2, #2
 8008528:	4619      	mov	r1, r3
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 fc44 	bl	8008db8 <USBD_CtlSendData>
              break;
 8008530:	e06b      	b.n	800860a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008532:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008536:	2b00      	cmp	r3, #0
 8008538:	da11      	bge.n	800855e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800853a:	7bbb      	ldrb	r3, [r7, #14]
 800853c:	f003 020f 	and.w	r2, r3, #15
 8008540:	6879      	ldr	r1, [r7, #4]
 8008542:	4613      	mov	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4413      	add	r3, r2
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	440b      	add	r3, r1
 800854c:	3323      	adds	r3, #35	; 0x23
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d117      	bne.n	8008584 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 fbb1 	bl	8008cbe <USBD_CtlError>
                  break;
 800855c:	e055      	b.n	800860a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800855e:	7bbb      	ldrb	r3, [r7, #14]
 8008560:	f003 020f 	and.w	r2, r3, #15
 8008564:	6879      	ldr	r1, [r7, #4]
 8008566:	4613      	mov	r3, r2
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4413      	add	r3, r2
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	440b      	add	r3, r1
 8008570:	f203 1363 	addw	r3, r3, #355	; 0x163
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d104      	bne.n	8008584 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800857a:	6839      	ldr	r1, [r7, #0]
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 fb9e 	bl	8008cbe <USBD_CtlError>
                  break;
 8008582:	e042      	b.n	800860a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008584:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008588:	2b00      	cmp	r3, #0
 800858a:	da0b      	bge.n	80085a4 <USBD_StdEPReq+0x2b4>
 800858c:	7bbb      	ldrb	r3, [r7, #14]
 800858e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008592:	4613      	mov	r3, r2
 8008594:	009b      	lsls	r3, r3, #2
 8008596:	4413      	add	r3, r2
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	3310      	adds	r3, #16
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	4413      	add	r3, r2
 80085a0:	3304      	adds	r3, #4
 80085a2:	e00b      	b.n	80085bc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085a4:	7bbb      	ldrb	r3, [r7, #14]
 80085a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085aa:	4613      	mov	r3, r2
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	4413      	add	r3, r2
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	4413      	add	r3, r2
 80085ba:	3304      	adds	r3, #4
 80085bc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80085be:	7bbb      	ldrb	r3, [r7, #14]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d002      	beq.n	80085ca <USBD_StdEPReq+0x2da>
 80085c4:	7bbb      	ldrb	r3, [r7, #14]
 80085c6:	2b80      	cmp	r3, #128	; 0x80
 80085c8:	d103      	bne.n	80085d2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	2200      	movs	r2, #0
 80085ce:	739a      	strb	r2, [r3, #14]
 80085d0:	e00e      	b.n	80085f0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80085d2:	7bbb      	ldrb	r3, [r7, #14]
 80085d4:	4619      	mov	r1, r3
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f004 f894 	bl	800c704 <USBD_LL_IsStallEP>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d003      	beq.n	80085ea <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	2201      	movs	r2, #1
 80085e6:	739a      	strb	r2, [r3, #14]
 80085e8:	e002      	b.n	80085f0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	2200      	movs	r2, #0
 80085ee:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	330e      	adds	r3, #14
 80085f4:	2202      	movs	r2, #2
 80085f6:	4619      	mov	r1, r3
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 fbdd 	bl	8008db8 <USBD_CtlSendData>
              break;
 80085fe:	e004      	b.n	800860a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008600:	6839      	ldr	r1, [r7, #0]
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 fb5b 	bl	8008cbe <USBD_CtlError>
              break;
 8008608:	bf00      	nop
          }
          break;
 800860a:	e004      	b.n	8008616 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800860c:	6839      	ldr	r1, [r7, #0]
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f000 fb55 	bl	8008cbe <USBD_CtlError>
          break;
 8008614:	bf00      	nop
      }
      break;
 8008616:	e005      	b.n	8008624 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008618:	6839      	ldr	r1, [r7, #0]
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 fb4f 	bl	8008cbe <USBD_CtlError>
      break;
 8008620:	e000      	b.n	8008624 <USBD_StdEPReq+0x334>
      break;
 8008622:	bf00      	nop
  }

  return ret;
 8008624:	7bfb      	ldrb	r3, [r7, #15]
}
 8008626:	4618      	mov	r0, r3
 8008628:	3710      	adds	r7, #16
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
	...

08008630 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800863a:	2300      	movs	r3, #0
 800863c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800863e:	2300      	movs	r3, #0
 8008640:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008642:	2300      	movs	r3, #0
 8008644:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	885b      	ldrh	r3, [r3, #2]
 800864a:	0a1b      	lsrs	r3, r3, #8
 800864c:	b29b      	uxth	r3, r3
 800864e:	3b01      	subs	r3, #1
 8008650:	2b06      	cmp	r3, #6
 8008652:	f200 8128 	bhi.w	80088a6 <USBD_GetDescriptor+0x276>
 8008656:	a201      	add	r2, pc, #4	; (adr r2, 800865c <USBD_GetDescriptor+0x2c>)
 8008658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865c:	08008679 	.word	0x08008679
 8008660:	08008691 	.word	0x08008691
 8008664:	080086d1 	.word	0x080086d1
 8008668:	080088a7 	.word	0x080088a7
 800866c:	080088a7 	.word	0x080088a7
 8008670:	08008847 	.word	0x08008847
 8008674:	08008873 	.word	0x08008873
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	7c12      	ldrb	r2, [r2, #16]
 8008684:	f107 0108 	add.w	r1, r7, #8
 8008688:	4610      	mov	r0, r2
 800868a:	4798      	blx	r3
 800868c:	60f8      	str	r0, [r7, #12]
      break;
 800868e:	e112      	b.n	80088b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	7c1b      	ldrb	r3, [r3, #16]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d10d      	bne.n	80086b4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800869e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a0:	f107 0208 	add.w	r2, r7, #8
 80086a4:	4610      	mov	r0, r2
 80086a6:	4798      	blx	r3
 80086a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	3301      	adds	r3, #1
 80086ae:	2202      	movs	r2, #2
 80086b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80086b2:	e100      	b.n	80088b6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086bc:	f107 0208 	add.w	r2, r7, #8
 80086c0:	4610      	mov	r0, r2
 80086c2:	4798      	blx	r3
 80086c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	3301      	adds	r3, #1
 80086ca:	2202      	movs	r2, #2
 80086cc:	701a      	strb	r2, [r3, #0]
      break;
 80086ce:	e0f2      	b.n	80088b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	885b      	ldrh	r3, [r3, #2]
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	2b05      	cmp	r3, #5
 80086d8:	f200 80ac 	bhi.w	8008834 <USBD_GetDescriptor+0x204>
 80086dc:	a201      	add	r2, pc, #4	; (adr r2, 80086e4 <USBD_GetDescriptor+0xb4>)
 80086de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086e2:	bf00      	nop
 80086e4:	080086fd 	.word	0x080086fd
 80086e8:	08008731 	.word	0x08008731
 80086ec:	08008765 	.word	0x08008765
 80086f0:	08008799 	.word	0x08008799
 80086f4:	080087cd 	.word	0x080087cd
 80086f8:	08008801 	.word	0x08008801
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00b      	beq.n	8008720 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	7c12      	ldrb	r2, [r2, #16]
 8008714:	f107 0108 	add.w	r1, r7, #8
 8008718:	4610      	mov	r0, r2
 800871a:	4798      	blx	r3
 800871c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800871e:	e091      	b.n	8008844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008720:	6839      	ldr	r1, [r7, #0]
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 facb 	bl	8008cbe <USBD_CtlError>
            err++;
 8008728:	7afb      	ldrb	r3, [r7, #11]
 800872a:	3301      	adds	r3, #1
 800872c:	72fb      	strb	r3, [r7, #11]
          break;
 800872e:	e089      	b.n	8008844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00b      	beq.n	8008754 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	7c12      	ldrb	r2, [r2, #16]
 8008748:	f107 0108 	add.w	r1, r7, #8
 800874c:	4610      	mov	r0, r2
 800874e:	4798      	blx	r3
 8008750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008752:	e077      	b.n	8008844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008754:	6839      	ldr	r1, [r7, #0]
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 fab1 	bl	8008cbe <USBD_CtlError>
            err++;
 800875c:	7afb      	ldrb	r3, [r7, #11]
 800875e:	3301      	adds	r3, #1
 8008760:	72fb      	strb	r3, [r7, #11]
          break;
 8008762:	e06f      	b.n	8008844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	7c12      	ldrb	r2, [r2, #16]
 800877c:	f107 0108 	add.w	r1, r7, #8
 8008780:	4610      	mov	r0, r2
 8008782:	4798      	blx	r3
 8008784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008786:	e05d      	b.n	8008844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008788:	6839      	ldr	r1, [r7, #0]
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fa97 	bl	8008cbe <USBD_CtlError>
            err++;
 8008790:	7afb      	ldrb	r3, [r7, #11]
 8008792:	3301      	adds	r3, #1
 8008794:	72fb      	strb	r3, [r7, #11]
          break;
 8008796:	e055      	b.n	8008844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d00b      	beq.n	80087bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	7c12      	ldrb	r2, [r2, #16]
 80087b0:	f107 0108 	add.w	r1, r7, #8
 80087b4:	4610      	mov	r0, r2
 80087b6:	4798      	blx	r3
 80087b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087ba:	e043      	b.n	8008844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80087bc:	6839      	ldr	r1, [r7, #0]
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fa7d 	bl	8008cbe <USBD_CtlError>
            err++;
 80087c4:	7afb      	ldrb	r3, [r7, #11]
 80087c6:	3301      	adds	r3, #1
 80087c8:	72fb      	strb	r3, [r7, #11]
          break;
 80087ca:	e03b      	b.n	8008844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087d2:	695b      	ldr	r3, [r3, #20]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d00b      	beq.n	80087f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087de:	695b      	ldr	r3, [r3, #20]
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	7c12      	ldrb	r2, [r2, #16]
 80087e4:	f107 0108 	add.w	r1, r7, #8
 80087e8:	4610      	mov	r0, r2
 80087ea:	4798      	blx	r3
 80087ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087ee:	e029      	b.n	8008844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80087f0:	6839      	ldr	r1, [r7, #0]
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 fa63 	bl	8008cbe <USBD_CtlError>
            err++;
 80087f8:	7afb      	ldrb	r3, [r7, #11]
 80087fa:	3301      	adds	r3, #1
 80087fc:	72fb      	strb	r3, [r7, #11]
          break;
 80087fe:	e021      	b.n	8008844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008806:	699b      	ldr	r3, [r3, #24]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00b      	beq.n	8008824 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008812:	699b      	ldr	r3, [r3, #24]
 8008814:	687a      	ldr	r2, [r7, #4]
 8008816:	7c12      	ldrb	r2, [r2, #16]
 8008818:	f107 0108 	add.w	r1, r7, #8
 800881c:	4610      	mov	r0, r2
 800881e:	4798      	blx	r3
 8008820:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008822:	e00f      	b.n	8008844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008824:	6839      	ldr	r1, [r7, #0]
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 fa49 	bl	8008cbe <USBD_CtlError>
            err++;
 800882c:	7afb      	ldrb	r3, [r7, #11]
 800882e:	3301      	adds	r3, #1
 8008830:	72fb      	strb	r3, [r7, #11]
          break;
 8008832:	e007      	b.n	8008844 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008834:	6839      	ldr	r1, [r7, #0]
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fa41 	bl	8008cbe <USBD_CtlError>
          err++;
 800883c:	7afb      	ldrb	r3, [r7, #11]
 800883e:	3301      	adds	r3, #1
 8008840:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008842:	bf00      	nop
      }
      break;
 8008844:	e037      	b.n	80088b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	7c1b      	ldrb	r3, [r3, #16]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d109      	bne.n	8008862 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008856:	f107 0208 	add.w	r2, r7, #8
 800885a:	4610      	mov	r0, r2
 800885c:	4798      	blx	r3
 800885e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008860:	e029      	b.n	80088b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008862:	6839      	ldr	r1, [r7, #0]
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 fa2a 	bl	8008cbe <USBD_CtlError>
        err++;
 800886a:	7afb      	ldrb	r3, [r7, #11]
 800886c:	3301      	adds	r3, #1
 800886e:	72fb      	strb	r3, [r7, #11]
      break;
 8008870:	e021      	b.n	80088b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	7c1b      	ldrb	r3, [r3, #16]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10d      	bne.n	8008896 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008882:	f107 0208 	add.w	r2, r7, #8
 8008886:	4610      	mov	r0, r2
 8008888:	4798      	blx	r3
 800888a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	3301      	adds	r3, #1
 8008890:	2207      	movs	r2, #7
 8008892:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008894:	e00f      	b.n	80088b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008896:	6839      	ldr	r1, [r7, #0]
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fa10 	bl	8008cbe <USBD_CtlError>
        err++;
 800889e:	7afb      	ldrb	r3, [r7, #11]
 80088a0:	3301      	adds	r3, #1
 80088a2:	72fb      	strb	r3, [r7, #11]
      break;
 80088a4:	e007      	b.n	80088b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80088a6:	6839      	ldr	r1, [r7, #0]
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 fa08 	bl	8008cbe <USBD_CtlError>
      err++;
 80088ae:	7afb      	ldrb	r3, [r7, #11]
 80088b0:	3301      	adds	r3, #1
 80088b2:	72fb      	strb	r3, [r7, #11]
      break;
 80088b4:	bf00      	nop
  }

  if (err != 0U)
 80088b6:	7afb      	ldrb	r3, [r7, #11]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d11e      	bne.n	80088fa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	88db      	ldrh	r3, [r3, #6]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d016      	beq.n	80088f2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80088c4:	893b      	ldrh	r3, [r7, #8]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00e      	beq.n	80088e8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	88da      	ldrh	r2, [r3, #6]
 80088ce:	893b      	ldrh	r3, [r7, #8]
 80088d0:	4293      	cmp	r3, r2
 80088d2:	bf28      	it	cs
 80088d4:	4613      	movcs	r3, r2
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80088da:	893b      	ldrh	r3, [r7, #8]
 80088dc:	461a      	mov	r2, r3
 80088de:	68f9      	ldr	r1, [r7, #12]
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 fa69 	bl	8008db8 <USBD_CtlSendData>
 80088e6:	e009      	b.n	80088fc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80088e8:	6839      	ldr	r1, [r7, #0]
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 f9e7 	bl	8008cbe <USBD_CtlError>
 80088f0:	e004      	b.n	80088fc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 fac1 	bl	8008e7a <USBD_CtlSendStatus>
 80088f8:	e000      	b.n	80088fc <USBD_GetDescriptor+0x2cc>
    return;
 80088fa:	bf00      	nop
  }
}
 80088fc:	3710      	adds	r7, #16
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop

08008904 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	889b      	ldrh	r3, [r3, #4]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d131      	bne.n	800897a <USBD_SetAddress+0x76>
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	88db      	ldrh	r3, [r3, #6]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d12d      	bne.n	800897a <USBD_SetAddress+0x76>
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	885b      	ldrh	r3, [r3, #2]
 8008922:	2b7f      	cmp	r3, #127	; 0x7f
 8008924:	d829      	bhi.n	800897a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	885b      	ldrh	r3, [r3, #2]
 800892a:	b2db      	uxtb	r3, r3
 800892c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008930:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008938:	b2db      	uxtb	r3, r3
 800893a:	2b03      	cmp	r3, #3
 800893c:	d104      	bne.n	8008948 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800893e:	6839      	ldr	r1, [r7, #0]
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 f9bc 	bl	8008cbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008946:	e01d      	b.n	8008984 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	7bfa      	ldrb	r2, [r7, #15]
 800894c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008950:	7bfb      	ldrb	r3, [r7, #15]
 8008952:	4619      	mov	r1, r3
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f003 ff01 	bl	800c75c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 fa8d 	bl	8008e7a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008960:	7bfb      	ldrb	r3, [r7, #15]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d004      	beq.n	8008970 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2202      	movs	r2, #2
 800896a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800896e:	e009      	b.n	8008984 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008978:	e004      	b.n	8008984 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800897a:	6839      	ldr	r1, [r7, #0]
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 f99e 	bl	8008cbe <USBD_CtlError>
  }
}
 8008982:	bf00      	nop
 8008984:	bf00      	nop
 8008986:	3710      	adds	r7, #16
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008996:	2300      	movs	r3, #0
 8008998:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	885b      	ldrh	r3, [r3, #2]
 800899e:	b2da      	uxtb	r2, r3
 80089a0:	4b4e      	ldr	r3, [pc, #312]	; (8008adc <USBD_SetConfig+0x150>)
 80089a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80089a4:	4b4d      	ldr	r3, [pc, #308]	; (8008adc <USBD_SetConfig+0x150>)
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d905      	bls.n	80089b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 f985 	bl	8008cbe <USBD_CtlError>
    return USBD_FAIL;
 80089b4:	2303      	movs	r3, #3
 80089b6:	e08c      	b.n	8008ad2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	2b02      	cmp	r3, #2
 80089c2:	d002      	beq.n	80089ca <USBD_SetConfig+0x3e>
 80089c4:	2b03      	cmp	r3, #3
 80089c6:	d029      	beq.n	8008a1c <USBD_SetConfig+0x90>
 80089c8:	e075      	b.n	8008ab6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80089ca:	4b44      	ldr	r3, [pc, #272]	; (8008adc <USBD_SetConfig+0x150>)
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d020      	beq.n	8008a14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80089d2:	4b42      	ldr	r3, [pc, #264]	; (8008adc <USBD_SetConfig+0x150>)
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	461a      	mov	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80089dc:	4b3f      	ldr	r3, [pc, #252]	; (8008adc <USBD_SetConfig+0x150>)
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	4619      	mov	r1, r3
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7fe ffcb 	bl	800797e <USBD_SetClassConfig>
 80089e8:	4603      	mov	r3, r0
 80089ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d008      	beq.n	8008a04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80089f2:	6839      	ldr	r1, [r7, #0]
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 f962 	bl	8008cbe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2202      	movs	r2, #2
 80089fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008a02:	e065      	b.n	8008ad0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 fa38 	bl	8008e7a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2203      	movs	r2, #3
 8008a0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008a12:	e05d      	b.n	8008ad0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 fa30 	bl	8008e7a <USBD_CtlSendStatus>
      break;
 8008a1a:	e059      	b.n	8008ad0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008a1c:	4b2f      	ldr	r3, [pc, #188]	; (8008adc <USBD_SetConfig+0x150>)
 8008a1e:	781b      	ldrb	r3, [r3, #0]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d112      	bne.n	8008a4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2202      	movs	r2, #2
 8008a28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008a2c:	4b2b      	ldr	r3, [pc, #172]	; (8008adc <USBD_SetConfig+0x150>)
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	461a      	mov	r2, r3
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a36:	4b29      	ldr	r3, [pc, #164]	; (8008adc <USBD_SetConfig+0x150>)
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7fe ffba 	bl	80079b6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 fa19 	bl	8008e7a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008a48:	e042      	b.n	8008ad0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008a4a:	4b24      	ldr	r3, [pc, #144]	; (8008adc <USBD_SetConfig+0x150>)
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	461a      	mov	r2, r3
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d02a      	beq.n	8008aae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7fe ffa8 	bl	80079b6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008a66:	4b1d      	ldr	r3, [pc, #116]	; (8008adc <USBD_SetConfig+0x150>)
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008a70:	4b1a      	ldr	r3, [pc, #104]	; (8008adc <USBD_SetConfig+0x150>)
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	4619      	mov	r1, r3
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f7fe ff81 	bl	800797e <USBD_SetClassConfig>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008a80:	7bfb      	ldrb	r3, [r7, #15]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00f      	beq.n	8008aa6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008a86:	6839      	ldr	r1, [r7, #0]
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f918 	bl	8008cbe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	4619      	mov	r1, r3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7fe ff8d 	bl	80079b6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008aa4:	e014      	b.n	8008ad0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 f9e7 	bl	8008e7a <USBD_CtlSendStatus>
      break;
 8008aac:	e010      	b.n	8008ad0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f9e3 	bl	8008e7a <USBD_CtlSendStatus>
      break;
 8008ab4:	e00c      	b.n	8008ad0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008ab6:	6839      	ldr	r1, [r7, #0]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 f900 	bl	8008cbe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008abe:	4b07      	ldr	r3, [pc, #28]	; (8008adc <USBD_SetConfig+0x150>)
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f7fe ff76 	bl	80079b6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008aca:	2303      	movs	r3, #3
 8008acc:	73fb      	strb	r3, [r7, #15]
      break;
 8008ace:	bf00      	nop
  }

  return ret;
 8008ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	20000734 	.word	0x20000734

08008ae0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	88db      	ldrh	r3, [r3, #6]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d004      	beq.n	8008afc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008af2:	6839      	ldr	r1, [r7, #0]
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f000 f8e2 	bl	8008cbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008afa:	e023      	b.n	8008b44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	dc02      	bgt.n	8008b0e <USBD_GetConfig+0x2e>
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	dc03      	bgt.n	8008b14 <USBD_GetConfig+0x34>
 8008b0c:	e015      	b.n	8008b3a <USBD_GetConfig+0x5a>
 8008b0e:	2b03      	cmp	r3, #3
 8008b10:	d00b      	beq.n	8008b2a <USBD_GetConfig+0x4a>
 8008b12:	e012      	b.n	8008b3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	3308      	adds	r3, #8
 8008b1e:	2201      	movs	r2, #1
 8008b20:	4619      	mov	r1, r3
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 f948 	bl	8008db8 <USBD_CtlSendData>
        break;
 8008b28:	e00c      	b.n	8008b44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	3304      	adds	r3, #4
 8008b2e:	2201      	movs	r2, #1
 8008b30:	4619      	mov	r1, r3
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f940 	bl	8008db8 <USBD_CtlSendData>
        break;
 8008b38:	e004      	b.n	8008b44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008b3a:	6839      	ldr	r1, [r7, #0]
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f8be 	bl	8008cbe <USBD_CtlError>
        break;
 8008b42:	bf00      	nop
}
 8008b44:	bf00      	nop
 8008b46:	3708      	adds	r7, #8
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	2b02      	cmp	r3, #2
 8008b62:	d81e      	bhi.n	8008ba2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	88db      	ldrh	r3, [r3, #6]
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	d004      	beq.n	8008b76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008b6c:	6839      	ldr	r1, [r7, #0]
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 f8a5 	bl	8008cbe <USBD_CtlError>
        break;
 8008b74:	e01a      	b.n	8008bac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d005      	beq.n	8008b92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	f043 0202 	orr.w	r2, r3, #2
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	330c      	adds	r3, #12
 8008b96:	2202      	movs	r2, #2
 8008b98:	4619      	mov	r1, r3
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f000 f90c 	bl	8008db8 <USBD_CtlSendData>
      break;
 8008ba0:	e004      	b.n	8008bac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008ba2:	6839      	ldr	r1, [r7, #0]
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 f88a 	bl	8008cbe <USBD_CtlError>
      break;
 8008baa:	bf00      	nop
  }
}
 8008bac:	bf00      	nop
 8008bae:	3708      	adds	r7, #8
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	885b      	ldrh	r3, [r3, #2]
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d107      	bne.n	8008bd6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 f953 	bl	8008e7a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008bd4:	e013      	b.n	8008bfe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	885b      	ldrh	r3, [r3, #2]
 8008bda:	2b02      	cmp	r3, #2
 8008bdc:	d10b      	bne.n	8008bf6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	889b      	ldrh	r3, [r3, #4]
 8008be2:	0a1b      	lsrs	r3, r3, #8
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	b2da      	uxtb	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f943 	bl	8008e7a <USBD_CtlSendStatus>
}
 8008bf4:	e003      	b.n	8008bfe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 f860 	bl	8008cbe <USBD_CtlError>
}
 8008bfe:	bf00      	nop
 8008c00:	3708      	adds	r7, #8
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}

08008c06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b082      	sub	sp, #8
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
 8008c0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	d80b      	bhi.n	8008c36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	885b      	ldrh	r3, [r3, #2]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d10c      	bne.n	8008c40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f923 	bl	8008e7a <USBD_CtlSendStatus>
      }
      break;
 8008c34:	e004      	b.n	8008c40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008c36:	6839      	ldr	r1, [r7, #0]
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 f840 	bl	8008cbe <USBD_CtlError>
      break;
 8008c3e:	e000      	b.n	8008c42 <USBD_ClrFeature+0x3c>
      break;
 8008c40:	bf00      	nop
  }
}
 8008c42:	bf00      	nop
 8008c44:	3708      	adds	r7, #8
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b084      	sub	sp, #16
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
 8008c52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	781a      	ldrb	r2, [r3, #0]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	3301      	adds	r3, #1
 8008c64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	781a      	ldrb	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	3301      	adds	r3, #1
 8008c72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f7ff fa3e 	bl	80080f6 <SWAPBYTE>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	3301      	adds	r3, #1
 8008c86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008c8e:	68f8      	ldr	r0, [r7, #12]
 8008c90:	f7ff fa31 	bl	80080f6 <SWAPBYTE>
 8008c94:	4603      	mov	r3, r0
 8008c96:	461a      	mov	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008ca8:	68f8      	ldr	r0, [r7, #12]
 8008caa:	f7ff fa24 	bl	80080f6 <SWAPBYTE>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	80da      	strh	r2, [r3, #6]
}
 8008cb6:	bf00      	nop
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b082      	sub	sp, #8
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
 8008cc6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cc8:	2180      	movs	r1, #128	; 0x80
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f003 fcdc 	bl	800c688 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f003 fcd8 	bl	800c688 <USBD_LL_StallEP>
}
 8008cd8:	bf00      	nop
 8008cda:	3708      	adds	r7, #8
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008cec:	2300      	movs	r3, #0
 8008cee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d042      	beq.n	8008d7c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008cfa:	6938      	ldr	r0, [r7, #16]
 8008cfc:	f000 f842 	bl	8008d84 <USBD_GetLen>
 8008d00:	4603      	mov	r3, r0
 8008d02:	3301      	adds	r3, #1
 8008d04:	005b      	lsls	r3, r3, #1
 8008d06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d0a:	d808      	bhi.n	8008d1e <USBD_GetString+0x3e>
 8008d0c:	6938      	ldr	r0, [r7, #16]
 8008d0e:	f000 f839 	bl	8008d84 <USBD_GetLen>
 8008d12:	4603      	mov	r3, r0
 8008d14:	3301      	adds	r3, #1
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	005b      	lsls	r3, r3, #1
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	e001      	b.n	8008d22 <USBD_GetString+0x42>
 8008d1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008d26:	7dfb      	ldrb	r3, [r7, #23]
 8008d28:	68ba      	ldr	r2, [r7, #8]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	687a      	ldr	r2, [r7, #4]
 8008d2e:	7812      	ldrb	r2, [r2, #0]
 8008d30:	701a      	strb	r2, [r3, #0]
  idx++;
 8008d32:	7dfb      	ldrb	r3, [r7, #23]
 8008d34:	3301      	adds	r3, #1
 8008d36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008d38:	7dfb      	ldrb	r3, [r7, #23]
 8008d3a:	68ba      	ldr	r2, [r7, #8]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	2203      	movs	r2, #3
 8008d40:	701a      	strb	r2, [r3, #0]
  idx++;
 8008d42:	7dfb      	ldrb	r3, [r7, #23]
 8008d44:	3301      	adds	r3, #1
 8008d46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008d48:	e013      	b.n	8008d72 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008d4a:	7dfb      	ldrb	r3, [r7, #23]
 8008d4c:	68ba      	ldr	r2, [r7, #8]
 8008d4e:	4413      	add	r3, r2
 8008d50:	693a      	ldr	r2, [r7, #16]
 8008d52:	7812      	ldrb	r2, [r2, #0]
 8008d54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	613b      	str	r3, [r7, #16]
    idx++;
 8008d5c:	7dfb      	ldrb	r3, [r7, #23]
 8008d5e:	3301      	adds	r3, #1
 8008d60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008d62:	7dfb      	ldrb	r3, [r7, #23]
 8008d64:	68ba      	ldr	r2, [r7, #8]
 8008d66:	4413      	add	r3, r2
 8008d68:	2200      	movs	r2, #0
 8008d6a:	701a      	strb	r2, [r3, #0]
    idx++;
 8008d6c:	7dfb      	ldrb	r3, [r7, #23]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d1e7      	bne.n	8008d4a <USBD_GetString+0x6a>
 8008d7a:	e000      	b.n	8008d7e <USBD_GetString+0x9e>
    return;
 8008d7c:	bf00      	nop
  }
}
 8008d7e:	3718      	adds	r7, #24
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008d94:	e005      	b.n	8008da2 <USBD_GetLen+0x1e>
  {
    len++;
 8008d96:	7bfb      	ldrb	r3, [r7, #15]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	3301      	adds	r3, #1
 8008da0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1f5      	bne.n	8008d96 <USBD_GetLen+0x12>
  }

  return len;
 8008daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b084      	sub	sp, #16
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2202      	movs	r2, #2
 8008dc8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	687a      	ldr	r2, [r7, #4]
 8008dd0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	68ba      	ldr	r2, [r7, #8]
 8008dd6:	625a      	str	r2, [r3, #36]	; 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	68ba      	ldr	r2, [r7, #8]
 8008de2:	2100      	movs	r1, #0
 8008de4:	68f8      	ldr	r0, [r7, #12]
 8008de6:	f003 fcd8 	bl	800c79a <USBD_LL_Transmit>

  return USBD_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b084      	sub	sp, #16
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	68ba      	ldr	r2, [r7, #8]
 8008e04:	2100      	movs	r1, #0
 8008e06:	68f8      	ldr	r0, [r7, #12]
 8008e08:	f003 fcc7 	bl	800c79a <USBD_LL_Transmit>

  return USBD_OK;
 8008e0c:	2300      	movs	r3, #0
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3710      	adds	r7, #16
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}

08008e16 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008e16:	b580      	push	{r7, lr}
 8008e18:	b084      	sub	sp, #16
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	60f8      	str	r0, [r7, #12]
 8008e1e:	60b9      	str	r1, [r7, #8]
 8008e20:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2203      	movs	r2, #3
 8008e26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	68ba      	ldr	r2, [r7, #8]
 8008e36:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	687a      	ldr	r2, [r7, #4]
 8008e3e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68ba      	ldr	r2, [r7, #8]
 8008e46:	2100      	movs	r1, #0
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f003 fcc7 	bl	800c7dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e4e:	2300      	movs	r3, #0
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3710      	adds	r7, #16
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	60b9      	str	r1, [r7, #8]
 8008e62:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	2100      	movs	r1, #0
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f003 fcb6 	bl	800c7dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e70:	2300      	movs	r3, #0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3710      	adds	r7, #16
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}

08008e7a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008e7a:	b580      	push	{r7, lr}
 8008e7c:	b082      	sub	sp, #8
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2204      	movs	r2, #4
 8008e86:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	2100      	movs	r1, #0
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f003 fc82 	bl	800c79a <USBD_LL_Transmit>

  return USBD_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3708      	adds	r7, #8
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2205      	movs	r2, #5
 8008eac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f003 fc90 	bl	800c7dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ebc:	2300      	movs	r3, #0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3708      	adds	r7, #8
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
	...

08008ec8 <__NVIC_SetPriority>:
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b083      	sub	sp, #12
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	4603      	mov	r3, r0
 8008ed0:	6039      	str	r1, [r7, #0]
 8008ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	db0a      	blt.n	8008ef2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	b2da      	uxtb	r2, r3
 8008ee0:	490c      	ldr	r1, [pc, #48]	; (8008f14 <__NVIC_SetPriority+0x4c>)
 8008ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ee6:	0112      	lsls	r2, r2, #4
 8008ee8:	b2d2      	uxtb	r2, r2
 8008eea:	440b      	add	r3, r1
 8008eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008ef0:	e00a      	b.n	8008f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	b2da      	uxtb	r2, r3
 8008ef6:	4908      	ldr	r1, [pc, #32]	; (8008f18 <__NVIC_SetPriority+0x50>)
 8008ef8:	79fb      	ldrb	r3, [r7, #7]
 8008efa:	f003 030f 	and.w	r3, r3, #15
 8008efe:	3b04      	subs	r3, #4
 8008f00:	0112      	lsls	r2, r2, #4
 8008f02:	b2d2      	uxtb	r2, r2
 8008f04:	440b      	add	r3, r1
 8008f06:	761a      	strb	r2, [r3, #24]
}
 8008f08:	bf00      	nop
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr
 8008f14:	e000e100 	.word	0xe000e100
 8008f18:	e000ed00 	.word	0xe000ed00

08008f1c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008f20:	4b05      	ldr	r3, [pc, #20]	; (8008f38 <SysTick_Handler+0x1c>)
 8008f22:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008f24:	f001 ff5c 	bl	800ade0 <xTaskGetSchedulerState>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d001      	beq.n	8008f32 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008f2e:	f002 fd43 	bl	800b9b8 <xPortSysTickHandler>
  }
}
 8008f32:	bf00      	nop
 8008f34:	bd80      	pop	{r7, pc}
 8008f36:	bf00      	nop
 8008f38:	e000e010 	.word	0xe000e010

08008f3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008f40:	2100      	movs	r1, #0
 8008f42:	f06f 0004 	mvn.w	r0, #4
 8008f46:	f7ff ffbf 	bl	8008ec8 <__NVIC_SetPriority>
#endif
}
 8008f4a:	bf00      	nop
 8008f4c:	bd80      	pop	{r7, pc}
	...

08008f50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f56:	f3ef 8305 	mrs	r3, IPSR
 8008f5a:	603b      	str	r3, [r7, #0]
  return(result);
 8008f5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d003      	beq.n	8008f6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008f62:	f06f 0305 	mvn.w	r3, #5
 8008f66:	607b      	str	r3, [r7, #4]
 8008f68:	e00c      	b.n	8008f84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008f6a:	4b0a      	ldr	r3, [pc, #40]	; (8008f94 <osKernelInitialize+0x44>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d105      	bne.n	8008f7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008f72:	4b08      	ldr	r3, [pc, #32]	; (8008f94 <osKernelInitialize+0x44>)
 8008f74:	2201      	movs	r2, #1
 8008f76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	607b      	str	r3, [r7, #4]
 8008f7c:	e002      	b.n	8008f84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8008f82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008f84:	687b      	ldr	r3, [r7, #4]
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	370c      	adds	r7, #12
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	20000738 	.word	0x20000738

08008f98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f9e:	f3ef 8305 	mrs	r3, IPSR
 8008fa2:	603b      	str	r3, [r7, #0]
  return(result);
 8008fa4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d003      	beq.n	8008fb2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008faa:	f06f 0305 	mvn.w	r3, #5
 8008fae:	607b      	str	r3, [r7, #4]
 8008fb0:	e010      	b.n	8008fd4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008fb2:	4b0b      	ldr	r3, [pc, #44]	; (8008fe0 <osKernelStart+0x48>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d109      	bne.n	8008fce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008fba:	f7ff ffbf 	bl	8008f3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008fbe:	4b08      	ldr	r3, [pc, #32]	; (8008fe0 <osKernelStart+0x48>)
 8008fc0:	2202      	movs	r2, #2
 8008fc2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008fc4:	f001 fa9e 	bl	800a504 <vTaskStartScheduler>
      stat = osOK;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	607b      	str	r3, [r7, #4]
 8008fcc:	e002      	b.n	8008fd4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008fce:	f04f 33ff 	mov.w	r3, #4294967295
 8008fd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008fd4:	687b      	ldr	r3, [r7, #4]
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3708      	adds	r7, #8
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	20000738 	.word	0x20000738

08008fe4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fea:	f3ef 8305 	mrs	r3, IPSR
 8008fee:	603b      	str	r3, [r7, #0]
  return(result);
 8008ff0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d003      	beq.n	8008ffe <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8008ff6:	f001 fbb1 	bl	800a75c <xTaskGetTickCountFromISR>
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	e002      	b.n	8009004 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008ffe:	f001 fb9d 	bl	800a73c <xTaskGetTickCount>
 8009002:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8009004:	687b      	ldr	r3, [r7, #4]
}
 8009006:	4618      	mov	r0, r3
 8009008:	3708      	adds	r7, #8
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}

0800900e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800900e:	b580      	push	{r7, lr}
 8009010:	b08e      	sub	sp, #56	; 0x38
 8009012:	af04      	add	r7, sp, #16
 8009014:	60f8      	str	r0, [r7, #12]
 8009016:	60b9      	str	r1, [r7, #8]
 8009018:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800901a:	2300      	movs	r3, #0
 800901c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800901e:	f3ef 8305 	mrs	r3, IPSR
 8009022:	617b      	str	r3, [r7, #20]
  return(result);
 8009024:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009026:	2b00      	cmp	r3, #0
 8009028:	d17e      	bne.n	8009128 <osThreadNew+0x11a>
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d07b      	beq.n	8009128 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009030:	2380      	movs	r3, #128	; 0x80
 8009032:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009034:	2318      	movs	r3, #24
 8009036:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009038:	2300      	movs	r3, #0
 800903a:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800903c:	f04f 33ff 	mov.w	r3, #4294967295
 8009040:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d045      	beq.n	80090d4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d002      	beq.n	8009056 <osThreadNew+0x48>
        name = attr->name;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d002      	beq.n	8009064 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	699b      	ldr	r3, [r3, #24]
 8009062:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009064:	69fb      	ldr	r3, [r7, #28]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d008      	beq.n	800907c <osThreadNew+0x6e>
 800906a:	69fb      	ldr	r3, [r7, #28]
 800906c:	2b38      	cmp	r3, #56	; 0x38
 800906e:	d805      	bhi.n	800907c <osThreadNew+0x6e>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	f003 0301 	and.w	r3, r3, #1
 8009078:	2b00      	cmp	r3, #0
 800907a:	d001      	beq.n	8009080 <osThreadNew+0x72>
        return (NULL);
 800907c:	2300      	movs	r3, #0
 800907e:	e054      	b.n	800912a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	695b      	ldr	r3, [r3, #20]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d003      	beq.n	8009090 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	695b      	ldr	r3, [r3, #20]
 800908c:	089b      	lsrs	r3, r3, #2
 800908e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	689b      	ldr	r3, [r3, #8]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00e      	beq.n	80090b6 <osThreadNew+0xa8>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	2ba7      	cmp	r3, #167	; 0xa7
 800909e:	d90a      	bls.n	80090b6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d006      	beq.n	80090b6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	695b      	ldr	r3, [r3, #20]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <osThreadNew+0xa8>
        mem = 1;
 80090b0:	2301      	movs	r3, #1
 80090b2:	61bb      	str	r3, [r7, #24]
 80090b4:	e010      	b.n	80090d8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	689b      	ldr	r3, [r3, #8]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10c      	bne.n	80090d8 <osThreadNew+0xca>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d108      	bne.n	80090d8 <osThreadNew+0xca>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	691b      	ldr	r3, [r3, #16]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d104      	bne.n	80090d8 <osThreadNew+0xca>
          mem = 0;
 80090ce:	2300      	movs	r3, #0
 80090d0:	61bb      	str	r3, [r7, #24]
 80090d2:	e001      	b.n	80090d8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80090d4:	2300      	movs	r3, #0
 80090d6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80090d8:	69bb      	ldr	r3, [r7, #24]
 80090da:	2b01      	cmp	r3, #1
 80090dc:	d110      	bne.n	8009100 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80090e2:	687a      	ldr	r2, [r7, #4]
 80090e4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80090e6:	9202      	str	r2, [sp, #8]
 80090e8:	9301      	str	r3, [sp, #4]
 80090ea:	69fb      	ldr	r3, [r7, #28]
 80090ec:	9300      	str	r3, [sp, #0]
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	6a3a      	ldr	r2, [r7, #32]
 80090f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80090f4:	68f8      	ldr	r0, [r7, #12]
 80090f6:	f001 f819 	bl	800a12c <xTaskCreateStatic>
 80090fa:	4603      	mov	r3, r0
 80090fc:	613b      	str	r3, [r7, #16]
 80090fe:	e013      	b.n	8009128 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d110      	bne.n	8009128 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009106:	6a3b      	ldr	r3, [r7, #32]
 8009108:	b29a      	uxth	r2, r3
 800910a:	f107 0310 	add.w	r3, r7, #16
 800910e:	9301      	str	r3, [sp, #4]
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f001 f864 	bl	800a1e6 <xTaskCreate>
 800911e:	4603      	mov	r3, r0
 8009120:	2b01      	cmp	r3, #1
 8009122:	d001      	beq.n	8009128 <osThreadNew+0x11a>
            hTask = NULL;
 8009124:	2300      	movs	r3, #0
 8009126:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009128:	693b      	ldr	r3, [r7, #16]
}
 800912a:	4618      	mov	r0, r3
 800912c:	3728      	adds	r7, #40	; 0x28
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}

08009132 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009132:	b580      	push	{r7, lr}
 8009134:	b084      	sub	sp, #16
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800913a:	f3ef 8305 	mrs	r3, IPSR
 800913e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009140:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009142:	2b00      	cmp	r3, #0
 8009144:	d003      	beq.n	800914e <osDelay+0x1c>
    stat = osErrorISR;
 8009146:	f06f 0305 	mvn.w	r3, #5
 800914a:	60fb      	str	r3, [r7, #12]
 800914c:	e007      	b.n	800915e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800914e:	2300      	movs	r3, #0
 8009150:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d002      	beq.n	800915e <osDelay+0x2c>
      vTaskDelay(ticks);
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f001 f99f 	bl	800a49c <vTaskDelay>
    }
  }

  return (stat);
 800915e:	68fb      	ldr	r3, [r7, #12]
}
 8009160:	4618      	mov	r0, r3
 8009162:	3710      	adds	r7, #16
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009168:	b580      	push	{r7, lr}
 800916a:	b08a      	sub	sp, #40	; 0x28
 800916c:	af02      	add	r7, sp, #8
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009174:	2300      	movs	r3, #0
 8009176:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009178:	f3ef 8305 	mrs	r3, IPSR
 800917c:	613b      	str	r3, [r7, #16]
  return(result);
 800917e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009180:	2b00      	cmp	r3, #0
 8009182:	d15f      	bne.n	8009244 <osMessageQueueNew+0xdc>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d05c      	beq.n	8009244 <osMessageQueueNew+0xdc>
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d059      	beq.n	8009244 <osMessageQueueNew+0xdc>
    mem = -1;
 8009190:	f04f 33ff 	mov.w	r3, #4294967295
 8009194:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d029      	beq.n	80091f0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d012      	beq.n	80091ca <osMessageQueueNew+0x62>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	68db      	ldr	r3, [r3, #12]
 80091a8:	2b4f      	cmp	r3, #79	; 0x4f
 80091aa:	d90e      	bls.n	80091ca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00a      	beq.n	80091ca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	695a      	ldr	r2, [r3, #20]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	68b9      	ldr	r1, [r7, #8]
 80091bc:	fb01 f303 	mul.w	r3, r1, r3
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d302      	bcc.n	80091ca <osMessageQueueNew+0x62>
        mem = 1;
 80091c4:	2301      	movs	r3, #1
 80091c6:	61bb      	str	r3, [r7, #24]
 80091c8:	e014      	b.n	80091f4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d110      	bne.n	80091f4 <osMessageQueueNew+0x8c>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d10c      	bne.n	80091f4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d108      	bne.n	80091f4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d104      	bne.n	80091f4 <osMessageQueueNew+0x8c>
          mem = 0;
 80091ea:	2300      	movs	r3, #0
 80091ec:	61bb      	str	r3, [r7, #24]
 80091ee:	e001      	b.n	80091f4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80091f0:	2300      	movs	r3, #0
 80091f2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d10b      	bne.n	8009212 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	691a      	ldr	r2, [r3, #16]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	2100      	movs	r1, #0
 8009204:	9100      	str	r1, [sp, #0]
 8009206:	68b9      	ldr	r1, [r7, #8]
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	f000 fa51 	bl	80096b0 <xQueueGenericCreateStatic>
 800920e:	61f8      	str	r0, [r7, #28]
 8009210:	e008      	b.n	8009224 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d105      	bne.n	8009224 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009218:	2200      	movs	r2, #0
 800921a:	68b9      	ldr	r1, [r7, #8]
 800921c:	68f8      	ldr	r0, [r7, #12]
 800921e:	f000 fabf 	bl	80097a0 <xQueueGenericCreate>
 8009222:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00c      	beq.n	8009244 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d003      	beq.n	8009238 <osMessageQueueNew+0xd0>
        name = attr->name;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	617b      	str	r3, [r7, #20]
 8009236:	e001      	b.n	800923c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009238:	2300      	movs	r3, #0
 800923a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800923c:	6979      	ldr	r1, [r7, #20]
 800923e:	69f8      	ldr	r0, [r7, #28]
 8009240:	f000 ff16 	bl	800a070 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009244:	69fb      	ldr	r3, [r7, #28]
}
 8009246:	4618      	mov	r0, r3
 8009248:	3720      	adds	r7, #32
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
	...

08009250 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009250:	b580      	push	{r7, lr}
 8009252:	b088      	sub	sp, #32
 8009254:	af00      	add	r7, sp, #0
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	60b9      	str	r1, [r7, #8]
 800925a:	603b      	str	r3, [r7, #0]
 800925c:	4613      	mov	r3, r2
 800925e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009264:	2300      	movs	r3, #0
 8009266:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009268:	f3ef 8305 	mrs	r3, IPSR
 800926c:	617b      	str	r3, [r7, #20]
  return(result);
 800926e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009270:	2b00      	cmp	r3, #0
 8009272:	d028      	beq.n	80092c6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d005      	beq.n	8009286 <osMessageQueuePut+0x36>
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d002      	beq.n	8009286 <osMessageQueuePut+0x36>
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d003      	beq.n	800928e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8009286:	f06f 0303 	mvn.w	r3, #3
 800928a:	61fb      	str	r3, [r7, #28]
 800928c:	e038      	b.n	8009300 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800928e:	2300      	movs	r3, #0
 8009290:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009292:	f107 0210 	add.w	r2, r7, #16
 8009296:	2300      	movs	r3, #0
 8009298:	68b9      	ldr	r1, [r7, #8]
 800929a:	69b8      	ldr	r0, [r7, #24]
 800929c:	f000 fbdc 	bl	8009a58 <xQueueGenericSendFromISR>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d003      	beq.n	80092ae <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80092a6:	f06f 0302 	mvn.w	r3, #2
 80092aa:	61fb      	str	r3, [r7, #28]
 80092ac:	e028      	b.n	8009300 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d025      	beq.n	8009300 <osMessageQueuePut+0xb0>
 80092b4:	4b15      	ldr	r3, [pc, #84]	; (800930c <osMessageQueuePut+0xbc>)
 80092b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092ba:	601a      	str	r2, [r3, #0]
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	f3bf 8f6f 	isb	sy
 80092c4:	e01c      	b.n	8009300 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d002      	beq.n	80092d2 <osMessageQueuePut+0x82>
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d103      	bne.n	80092da <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80092d2:	f06f 0303 	mvn.w	r3, #3
 80092d6:	61fb      	str	r3, [r7, #28]
 80092d8:	e012      	b.n	8009300 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80092da:	2300      	movs	r3, #0
 80092dc:	683a      	ldr	r2, [r7, #0]
 80092de:	68b9      	ldr	r1, [r7, #8]
 80092e0:	69b8      	ldr	r0, [r7, #24]
 80092e2:	f000 fabb 	bl	800985c <xQueueGenericSend>
 80092e6:	4603      	mov	r3, r0
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d009      	beq.n	8009300 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d003      	beq.n	80092fa <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80092f2:	f06f 0301 	mvn.w	r3, #1
 80092f6:	61fb      	str	r3, [r7, #28]
 80092f8:	e002      	b.n	8009300 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80092fa:	f06f 0302 	mvn.w	r3, #2
 80092fe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009300:	69fb      	ldr	r3, [r7, #28]
}
 8009302:	4618      	mov	r0, r3
 8009304:	3720      	adds	r7, #32
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	e000ed04 	.word	0xe000ed04

08009310 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009310:	b580      	push	{r7, lr}
 8009312:	b088      	sub	sp, #32
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	607a      	str	r2, [r7, #4]
 800931c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009322:	2300      	movs	r3, #0
 8009324:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009326:	f3ef 8305 	mrs	r3, IPSR
 800932a:	617b      	str	r3, [r7, #20]
  return(result);
 800932c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800932e:	2b00      	cmp	r3, #0
 8009330:	d028      	beq.n	8009384 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d005      	beq.n	8009344 <osMessageQueueGet+0x34>
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d002      	beq.n	8009344 <osMessageQueueGet+0x34>
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d003      	beq.n	800934c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009344:	f06f 0303 	mvn.w	r3, #3
 8009348:	61fb      	str	r3, [r7, #28]
 800934a:	e037      	b.n	80093bc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800934c:	2300      	movs	r3, #0
 800934e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009350:	f107 0310 	add.w	r3, r7, #16
 8009354:	461a      	mov	r2, r3
 8009356:	68b9      	ldr	r1, [r7, #8]
 8009358:	69b8      	ldr	r0, [r7, #24]
 800935a:	f000 fcf9 	bl	8009d50 <xQueueReceiveFromISR>
 800935e:	4603      	mov	r3, r0
 8009360:	2b01      	cmp	r3, #1
 8009362:	d003      	beq.n	800936c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009364:	f06f 0302 	mvn.w	r3, #2
 8009368:	61fb      	str	r3, [r7, #28]
 800936a:	e027      	b.n	80093bc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d024      	beq.n	80093bc <osMessageQueueGet+0xac>
 8009372:	4b15      	ldr	r3, [pc, #84]	; (80093c8 <osMessageQueueGet+0xb8>)
 8009374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009378:	601a      	str	r2, [r3, #0]
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	f3bf 8f6f 	isb	sy
 8009382:	e01b      	b.n	80093bc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d002      	beq.n	8009390 <osMessageQueueGet+0x80>
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d103      	bne.n	8009398 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009390:	f06f 0303 	mvn.w	r3, #3
 8009394:	61fb      	str	r3, [r7, #28]
 8009396:	e011      	b.n	80093bc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009398:	683a      	ldr	r2, [r7, #0]
 800939a:	68b9      	ldr	r1, [r7, #8]
 800939c:	69b8      	ldr	r0, [r7, #24]
 800939e:	f000 fbf7 	bl	8009b90 <xQueueReceive>
 80093a2:	4603      	mov	r3, r0
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d009      	beq.n	80093bc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d003      	beq.n	80093b6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80093ae:	f06f 0301 	mvn.w	r3, #1
 80093b2:	61fb      	str	r3, [r7, #28]
 80093b4:	e002      	b.n	80093bc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80093b6:	f06f 0302 	mvn.w	r3, #2
 80093ba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80093bc:	69fb      	ldr	r3, [r7, #28]
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3720      	adds	r7, #32
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	e000ed04 	.word	0xe000ed04

080093cc <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b086      	sub	sp, #24
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093d8:	f3ef 8305 	mrs	r3, IPSR
 80093dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80093de:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d003      	beq.n	80093ec <osMessageQueueReset+0x20>
    stat = osErrorISR;
 80093e4:	f06f 0305 	mvn.w	r3, #5
 80093e8:	617b      	str	r3, [r7, #20]
 80093ea:	e00c      	b.n	8009406 <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d103      	bne.n	80093fa <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 80093f2:	f06f 0303 	mvn.w	r3, #3
 80093f6:	617b      	str	r3, [r7, #20]
 80093f8:	e005      	b.n	8009406 <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 80093fe:	2100      	movs	r1, #0
 8009400:	6938      	ldr	r0, [r7, #16]
 8009402:	f000 f8ed 	bl	80095e0 <xQueueGenericReset>
  }

  return (stat);
 8009406:	697b      	ldr	r3, [r7, #20]
}
 8009408:	4618      	mov	r0, r3
 800940a:	3718      	adds	r7, #24
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	4a07      	ldr	r2, [pc, #28]	; (800943c <vApplicationGetIdleTaskMemory+0x2c>)
 8009420:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	4a06      	ldr	r2, [pc, #24]	; (8009440 <vApplicationGetIdleTaskMemory+0x30>)
 8009426:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2280      	movs	r2, #128	; 0x80
 800942c:	601a      	str	r2, [r3, #0]
}
 800942e:	bf00      	nop
 8009430:	3714      	adds	r7, #20
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	2000073c 	.word	0x2000073c
 8009440:	200007e4 	.word	0x200007e4

08009444 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009444:	b480      	push	{r7}
 8009446:	b085      	sub	sp, #20
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	4a07      	ldr	r2, [pc, #28]	; (8009470 <vApplicationGetTimerTaskMemory+0x2c>)
 8009454:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	4a06      	ldr	r2, [pc, #24]	; (8009474 <vApplicationGetTimerTaskMemory+0x30>)
 800945a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009462:	601a      	str	r2, [r3, #0]
}
 8009464:	bf00      	nop
 8009466:	3714      	adds	r7, #20
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr
 8009470:	200009e4 	.word	0x200009e4
 8009474:	20000a8c 	.word	0x20000a8c

08009478 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009478:	b480      	push	{r7}
 800947a:	b083      	sub	sp, #12
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f103 0208 	add.w	r2, r3, #8
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f04f 32ff 	mov.w	r2, #4294967295
 8009490:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f103 0208 	add.w	r2, r3, #8
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f103 0208 	add.w	r2, r3, #8
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80094c6:	bf00      	nop
 80094c8:	370c      	adds	r7, #12
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr

080094d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80094d2:	b480      	push	{r7}
 80094d4:	b085      	sub	sp, #20
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	6078      	str	r0, [r7, #4]
 80094da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	685b      	ldr	r3, [r3, #4]
 80094e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	689a      	ldr	r2, [r3, #8]
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	683a      	ldr	r2, [r7, #0]
 80094f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	683a      	ldr	r2, [r7, #0]
 80094fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	1c5a      	adds	r2, r3, #1
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	601a      	str	r2, [r3, #0]
}
 800950e:	bf00      	nop
 8009510:	3714      	adds	r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800951a:	b480      	push	{r7}
 800951c:	b085      	sub	sp, #20
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
 8009522:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009530:	d103      	bne.n	800953a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	60fb      	str	r3, [r7, #12]
 8009538:	e00c      	b.n	8009554 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	3308      	adds	r3, #8
 800953e:	60fb      	str	r3, [r7, #12]
 8009540:	e002      	b.n	8009548 <vListInsert+0x2e>
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	60fb      	str	r3, [r7, #12]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	68ba      	ldr	r2, [r7, #8]
 8009550:	429a      	cmp	r2, r3
 8009552:	d2f6      	bcs.n	8009542 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	685a      	ldr	r2, [r3, #4]
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	683a      	ldr	r2, [r7, #0]
 8009562:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	68fa      	ldr	r2, [r7, #12]
 8009568:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	683a      	ldr	r2, [r7, #0]
 800956e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	1c5a      	adds	r2, r3, #1
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	601a      	str	r2, [r3, #0]
}
 8009580:	bf00      	nop
 8009582:	3714      	adds	r7, #20
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800958c:	b480      	push	{r7}
 800958e:	b085      	sub	sp, #20
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	6892      	ldr	r2, [r2, #8]
 80095a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	6852      	ldr	r2, [r2, #4]
 80095ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d103      	bne.n	80095c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	689a      	ldr	r2, [r3, #8]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2200      	movs	r2, #0
 80095c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	1e5a      	subs	r2, r3, #1
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3714      	adds	r7, #20
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d10a      	bne.n	800960a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80095f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f8:	f383 8811 	msr	BASEPRI, r3
 80095fc:	f3bf 8f6f 	isb	sy
 8009600:	f3bf 8f4f 	dsb	sy
 8009604:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009606:	bf00      	nop
 8009608:	e7fe      	b.n	8009608 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800960a:	f002 f943 	bl	800b894 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009616:	68f9      	ldr	r1, [r7, #12]
 8009618:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800961a:	fb01 f303 	mul.w	r3, r1, r3
 800961e:	441a      	add	r2, r3
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800963a:	3b01      	subs	r3, #1
 800963c:	68f9      	ldr	r1, [r7, #12]
 800963e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009640:	fb01 f303 	mul.w	r3, r1, r3
 8009644:	441a      	add	r2, r3
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	22ff      	movs	r2, #255	; 0xff
 800964e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	22ff      	movs	r2, #255	; 0xff
 8009656:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d114      	bne.n	800968a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	691b      	ldr	r3, [r3, #16]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d01a      	beq.n	800969e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	3310      	adds	r3, #16
 800966c:	4618      	mov	r0, r3
 800966e:	f001 f9f5 	bl	800aa5c <xTaskRemoveFromEventList>
 8009672:	4603      	mov	r3, r0
 8009674:	2b00      	cmp	r3, #0
 8009676:	d012      	beq.n	800969e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009678:	4b0c      	ldr	r3, [pc, #48]	; (80096ac <xQueueGenericReset+0xcc>)
 800967a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800967e:	601a      	str	r2, [r3, #0]
 8009680:	f3bf 8f4f 	dsb	sy
 8009684:	f3bf 8f6f 	isb	sy
 8009688:	e009      	b.n	800969e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	3310      	adds	r3, #16
 800968e:	4618      	mov	r0, r3
 8009690:	f7ff fef2 	bl	8009478 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	3324      	adds	r3, #36	; 0x24
 8009698:	4618      	mov	r0, r3
 800969a:	f7ff feed 	bl	8009478 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800969e:	f002 f929 	bl	800b8f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80096a2:	2301      	movs	r3, #1
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3710      	adds	r7, #16
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}
 80096ac:	e000ed04 	.word	0xe000ed04

080096b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b08e      	sub	sp, #56	; 0x38
 80096b4:	af02      	add	r7, sp, #8
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	60b9      	str	r1, [r7, #8]
 80096ba:	607a      	str	r2, [r7, #4]
 80096bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10a      	bne.n	80096da <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80096c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096c8:	f383 8811 	msr	BASEPRI, r3
 80096cc:	f3bf 8f6f 	isb	sy
 80096d0:	f3bf 8f4f 	dsb	sy
 80096d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80096d6:	bf00      	nop
 80096d8:	e7fe      	b.n	80096d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d10a      	bne.n	80096f6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80096e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e4:	f383 8811 	msr	BASEPRI, r3
 80096e8:	f3bf 8f6f 	isb	sy
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80096f2:	bf00      	nop
 80096f4:	e7fe      	b.n	80096f4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d002      	beq.n	8009702 <xQueueGenericCreateStatic+0x52>
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d001      	beq.n	8009706 <xQueueGenericCreateStatic+0x56>
 8009702:	2301      	movs	r3, #1
 8009704:	e000      	b.n	8009708 <xQueueGenericCreateStatic+0x58>
 8009706:	2300      	movs	r3, #0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d10a      	bne.n	8009722 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800970c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009710:	f383 8811 	msr	BASEPRI, r3
 8009714:	f3bf 8f6f 	isb	sy
 8009718:	f3bf 8f4f 	dsb	sy
 800971c:	623b      	str	r3, [r7, #32]
}
 800971e:	bf00      	nop
 8009720:	e7fe      	b.n	8009720 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d102      	bne.n	800972e <xQueueGenericCreateStatic+0x7e>
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d101      	bne.n	8009732 <xQueueGenericCreateStatic+0x82>
 800972e:	2301      	movs	r3, #1
 8009730:	e000      	b.n	8009734 <xQueueGenericCreateStatic+0x84>
 8009732:	2300      	movs	r3, #0
 8009734:	2b00      	cmp	r3, #0
 8009736:	d10a      	bne.n	800974e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800973c:	f383 8811 	msr	BASEPRI, r3
 8009740:	f3bf 8f6f 	isb	sy
 8009744:	f3bf 8f4f 	dsb	sy
 8009748:	61fb      	str	r3, [r7, #28]
}
 800974a:	bf00      	nop
 800974c:	e7fe      	b.n	800974c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800974e:	2350      	movs	r3, #80	; 0x50
 8009750:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	2b50      	cmp	r3, #80	; 0x50
 8009756:	d00a      	beq.n	800976e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800975c:	f383 8811 	msr	BASEPRI, r3
 8009760:	f3bf 8f6f 	isb	sy
 8009764:	f3bf 8f4f 	dsb	sy
 8009768:	61bb      	str	r3, [r7, #24]
}
 800976a:	bf00      	nop
 800976c:	e7fe      	b.n	800976c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800976e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009776:	2b00      	cmp	r3, #0
 8009778:	d00d      	beq.n	8009796 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800977a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800977c:	2201      	movs	r2, #1
 800977e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009782:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009788:	9300      	str	r3, [sp, #0]
 800978a:	4613      	mov	r3, r2
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	68b9      	ldr	r1, [r7, #8]
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f000 f83f 	bl	8009814 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009798:	4618      	mov	r0, r3
 800979a:	3730      	adds	r7, #48	; 0x30
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}

080097a0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b08a      	sub	sp, #40	; 0x28
 80097a4:	af02      	add	r7, sp, #8
 80097a6:	60f8      	str	r0, [r7, #12]
 80097a8:	60b9      	str	r1, [r7, #8]
 80097aa:	4613      	mov	r3, r2
 80097ac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d10a      	bne.n	80097ca <xQueueGenericCreate+0x2a>
	__asm volatile
 80097b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b8:	f383 8811 	msr	BASEPRI, r3
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	f3bf 8f4f 	dsb	sy
 80097c4:	613b      	str	r3, [r7, #16]
}
 80097c6:	bf00      	nop
 80097c8:	e7fe      	b.n	80097c8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	68ba      	ldr	r2, [r7, #8]
 80097ce:	fb02 f303 	mul.w	r3, r2, r3
 80097d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	3350      	adds	r3, #80	; 0x50
 80097d8:	4618      	mov	r0, r3
 80097da:	f002 f97d 	bl	800bad8 <pvPortMalloc>
 80097de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d011      	beq.n	800980a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80097e6:	69bb      	ldr	r3, [r7, #24]
 80097e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	3350      	adds	r3, #80	; 0x50
 80097ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80097f8:	79fa      	ldrb	r2, [r7, #7]
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	9300      	str	r3, [sp, #0]
 80097fe:	4613      	mov	r3, r2
 8009800:	697a      	ldr	r2, [r7, #20]
 8009802:	68b9      	ldr	r1, [r7, #8]
 8009804:	68f8      	ldr	r0, [r7, #12]
 8009806:	f000 f805 	bl	8009814 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800980a:	69bb      	ldr	r3, [r7, #24]
	}
 800980c:	4618      	mov	r0, r3
 800980e:	3720      	adds	r7, #32
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}

08009814 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	60f8      	str	r0, [r7, #12]
 800981c:	60b9      	str	r1, [r7, #8]
 800981e:	607a      	str	r2, [r7, #4]
 8009820:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d103      	bne.n	8009830 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	69ba      	ldr	r2, [r7, #24]
 800982c:	601a      	str	r2, [r3, #0]
 800982e:	e002      	b.n	8009836 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	68fa      	ldr	r2, [r7, #12]
 800983a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800983c:	69bb      	ldr	r3, [r7, #24]
 800983e:	68ba      	ldr	r2, [r7, #8]
 8009840:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009842:	2101      	movs	r1, #1
 8009844:	69b8      	ldr	r0, [r7, #24]
 8009846:	f7ff fecb 	bl	80095e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800984a:	69bb      	ldr	r3, [r7, #24]
 800984c:	78fa      	ldrb	r2, [r7, #3]
 800984e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009852:	bf00      	nop
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
	...

0800985c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b08e      	sub	sp, #56	; 0x38
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	607a      	str	r2, [r7, #4]
 8009868:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800986a:	2300      	movs	r3, #0
 800986c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009874:	2b00      	cmp	r3, #0
 8009876:	d10a      	bne.n	800988e <xQueueGenericSend+0x32>
	__asm volatile
 8009878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800987c:	f383 8811 	msr	BASEPRI, r3
 8009880:	f3bf 8f6f 	isb	sy
 8009884:	f3bf 8f4f 	dsb	sy
 8009888:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800988a:	bf00      	nop
 800988c:	e7fe      	b.n	800988c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d103      	bne.n	800989c <xQueueGenericSend+0x40>
 8009894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009898:	2b00      	cmp	r3, #0
 800989a:	d101      	bne.n	80098a0 <xQueueGenericSend+0x44>
 800989c:	2301      	movs	r3, #1
 800989e:	e000      	b.n	80098a2 <xQueueGenericSend+0x46>
 80098a0:	2300      	movs	r3, #0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d10a      	bne.n	80098bc <xQueueGenericSend+0x60>
	__asm volatile
 80098a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098aa:	f383 8811 	msr	BASEPRI, r3
 80098ae:	f3bf 8f6f 	isb	sy
 80098b2:	f3bf 8f4f 	dsb	sy
 80098b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80098b8:	bf00      	nop
 80098ba:	e7fe      	b.n	80098ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	2b02      	cmp	r3, #2
 80098c0:	d103      	bne.n	80098ca <xQueueGenericSend+0x6e>
 80098c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d101      	bne.n	80098ce <xQueueGenericSend+0x72>
 80098ca:	2301      	movs	r3, #1
 80098cc:	e000      	b.n	80098d0 <xQueueGenericSend+0x74>
 80098ce:	2300      	movs	r3, #0
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d10a      	bne.n	80098ea <xQueueGenericSend+0x8e>
	__asm volatile
 80098d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d8:	f383 8811 	msr	BASEPRI, r3
 80098dc:	f3bf 8f6f 	isb	sy
 80098e0:	f3bf 8f4f 	dsb	sy
 80098e4:	623b      	str	r3, [r7, #32]
}
 80098e6:	bf00      	nop
 80098e8:	e7fe      	b.n	80098e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098ea:	f001 fa79 	bl	800ade0 <xTaskGetSchedulerState>
 80098ee:	4603      	mov	r3, r0
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d102      	bne.n	80098fa <xQueueGenericSend+0x9e>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d101      	bne.n	80098fe <xQueueGenericSend+0xa2>
 80098fa:	2301      	movs	r3, #1
 80098fc:	e000      	b.n	8009900 <xQueueGenericSend+0xa4>
 80098fe:	2300      	movs	r3, #0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d10a      	bne.n	800991a <xQueueGenericSend+0xbe>
	__asm volatile
 8009904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009908:	f383 8811 	msr	BASEPRI, r3
 800990c:	f3bf 8f6f 	isb	sy
 8009910:	f3bf 8f4f 	dsb	sy
 8009914:	61fb      	str	r3, [r7, #28]
}
 8009916:	bf00      	nop
 8009918:	e7fe      	b.n	8009918 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800991a:	f001 ffbb 	bl	800b894 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800991e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009920:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009926:	429a      	cmp	r2, r3
 8009928:	d302      	bcc.n	8009930 <xQueueGenericSend+0xd4>
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b02      	cmp	r3, #2
 800992e:	d129      	bne.n	8009984 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009930:	683a      	ldr	r2, [r7, #0]
 8009932:	68b9      	ldr	r1, [r7, #8]
 8009934:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009936:	f000 fa8b 	bl	8009e50 <prvCopyDataToQueue>
 800993a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800993c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800993e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009940:	2b00      	cmp	r3, #0
 8009942:	d010      	beq.n	8009966 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009946:	3324      	adds	r3, #36	; 0x24
 8009948:	4618      	mov	r0, r3
 800994a:	f001 f887 	bl	800aa5c <xTaskRemoveFromEventList>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d013      	beq.n	800997c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009954:	4b3f      	ldr	r3, [pc, #252]	; (8009a54 <xQueueGenericSend+0x1f8>)
 8009956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800995a:	601a      	str	r2, [r3, #0]
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	f3bf 8f6f 	isb	sy
 8009964:	e00a      	b.n	800997c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009968:	2b00      	cmp	r3, #0
 800996a:	d007      	beq.n	800997c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800996c:	4b39      	ldr	r3, [pc, #228]	; (8009a54 <xQueueGenericSend+0x1f8>)
 800996e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009972:	601a      	str	r2, [r3, #0]
 8009974:	f3bf 8f4f 	dsb	sy
 8009978:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800997c:	f001 ffba 	bl	800b8f4 <vPortExitCritical>
				return pdPASS;
 8009980:	2301      	movs	r3, #1
 8009982:	e063      	b.n	8009a4c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d103      	bne.n	8009992 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800998a:	f001 ffb3 	bl	800b8f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800998e:	2300      	movs	r3, #0
 8009990:	e05c      	b.n	8009a4c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009994:	2b00      	cmp	r3, #0
 8009996:	d106      	bne.n	80099a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009998:	f107 0314 	add.w	r3, r7, #20
 800999c:	4618      	mov	r0, r3
 800999e:	f001 f8c1 	bl	800ab24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80099a2:	2301      	movs	r3, #1
 80099a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80099a6:	f001 ffa5 	bl	800b8f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80099aa:	f000 fe1b 	bl	800a5e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80099ae:	f001 ff71 	bl	800b894 <vPortEnterCritical>
 80099b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80099b8:	b25b      	sxtb	r3, r3
 80099ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099be:	d103      	bne.n	80099c8 <xQueueGenericSend+0x16c>
 80099c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80099ce:	b25b      	sxtb	r3, r3
 80099d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099d4:	d103      	bne.n	80099de <xQueueGenericSend+0x182>
 80099d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099d8:	2200      	movs	r2, #0
 80099da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099de:	f001 ff89 	bl	800b8f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80099e2:	1d3a      	adds	r2, r7, #4
 80099e4:	f107 0314 	add.w	r3, r7, #20
 80099e8:	4611      	mov	r1, r2
 80099ea:	4618      	mov	r0, r3
 80099ec:	f001 f8b0 	bl	800ab50 <xTaskCheckForTimeOut>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d124      	bne.n	8009a40 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80099f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80099f8:	f000 fb22 	bl	800a040 <prvIsQueueFull>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d018      	beq.n	8009a34 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a04:	3310      	adds	r3, #16
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	4611      	mov	r1, r2
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f000 ffd6 	bl	800a9bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009a10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a12:	f000 faad 	bl	8009f70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009a16:	f000 fdf3 	bl	800a600 <xTaskResumeAll>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	f47f af7c 	bne.w	800991a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009a22:	4b0c      	ldr	r3, [pc, #48]	; (8009a54 <xQueueGenericSend+0x1f8>)
 8009a24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a28:	601a      	str	r2, [r3, #0]
 8009a2a:	f3bf 8f4f 	dsb	sy
 8009a2e:	f3bf 8f6f 	isb	sy
 8009a32:	e772      	b.n	800991a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009a34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a36:	f000 fa9b 	bl	8009f70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009a3a:	f000 fde1 	bl	800a600 <xTaskResumeAll>
 8009a3e:	e76c      	b.n	800991a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009a40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a42:	f000 fa95 	bl	8009f70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009a46:	f000 fddb 	bl	800a600 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009a4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3738      	adds	r7, #56	; 0x38
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	e000ed04 	.word	0xe000ed04

08009a58 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b090      	sub	sp, #64	; 0x40
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	607a      	str	r2, [r7, #4]
 8009a64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d10a      	bne.n	8009a86 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a74:	f383 8811 	msr	BASEPRI, r3
 8009a78:	f3bf 8f6f 	isb	sy
 8009a7c:	f3bf 8f4f 	dsb	sy
 8009a80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009a82:	bf00      	nop
 8009a84:	e7fe      	b.n	8009a84 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d103      	bne.n	8009a94 <xQueueGenericSendFromISR+0x3c>
 8009a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d101      	bne.n	8009a98 <xQueueGenericSendFromISR+0x40>
 8009a94:	2301      	movs	r3, #1
 8009a96:	e000      	b.n	8009a9a <xQueueGenericSendFromISR+0x42>
 8009a98:	2300      	movs	r3, #0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d10a      	bne.n	8009ab4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa2:	f383 8811 	msr	BASEPRI, r3
 8009aa6:	f3bf 8f6f 	isb	sy
 8009aaa:	f3bf 8f4f 	dsb	sy
 8009aae:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009ab0:	bf00      	nop
 8009ab2:	e7fe      	b.n	8009ab2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	2b02      	cmp	r3, #2
 8009ab8:	d103      	bne.n	8009ac2 <xQueueGenericSendFromISR+0x6a>
 8009aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	d101      	bne.n	8009ac6 <xQueueGenericSendFromISR+0x6e>
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e000      	b.n	8009ac8 <xQueueGenericSendFromISR+0x70>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d10a      	bne.n	8009ae2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad0:	f383 8811 	msr	BASEPRI, r3
 8009ad4:	f3bf 8f6f 	isb	sy
 8009ad8:	f3bf 8f4f 	dsb	sy
 8009adc:	623b      	str	r3, [r7, #32]
}
 8009ade:	bf00      	nop
 8009ae0:	e7fe      	b.n	8009ae0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ae2:	f001 ffb9 	bl	800ba58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009ae6:	f3ef 8211 	mrs	r2, BASEPRI
 8009aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aee:	f383 8811 	msr	BASEPRI, r3
 8009af2:	f3bf 8f6f 	isb	sy
 8009af6:	f3bf 8f4f 	dsb	sy
 8009afa:	61fa      	str	r2, [r7, #28]
 8009afc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009afe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b00:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d302      	bcc.n	8009b14 <xQueueGenericSendFromISR+0xbc>
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d12f      	bne.n	8009b74 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b22:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b24:	683a      	ldr	r2, [r7, #0]
 8009b26:	68b9      	ldr	r1, [r7, #8]
 8009b28:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009b2a:	f000 f991 	bl	8009e50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009b2e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b36:	d112      	bne.n	8009b5e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d016      	beq.n	8009b6e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b42:	3324      	adds	r3, #36	; 0x24
 8009b44:	4618      	mov	r0, r3
 8009b46:	f000 ff89 	bl	800aa5c <xTaskRemoveFromEventList>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d00e      	beq.n	8009b6e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00b      	beq.n	8009b6e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	601a      	str	r2, [r3, #0]
 8009b5c:	e007      	b.n	8009b6e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009b5e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009b62:	3301      	adds	r3, #1
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	b25a      	sxtb	r2, r3
 8009b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009b72:	e001      	b.n	8009b78 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009b74:	2300      	movs	r3, #0
 8009b76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b7a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009b82:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3740      	adds	r7, #64	; 0x40
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}
	...

08009b90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b08c      	sub	sp, #48	; 0x30
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	60f8      	str	r0, [r7, #12]
 8009b98:	60b9      	str	r1, [r7, #8]
 8009b9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d10a      	bne.n	8009bc0 <xQueueReceive+0x30>
	__asm volatile
 8009baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bae:	f383 8811 	msr	BASEPRI, r3
 8009bb2:	f3bf 8f6f 	isb	sy
 8009bb6:	f3bf 8f4f 	dsb	sy
 8009bba:	623b      	str	r3, [r7, #32]
}
 8009bbc:	bf00      	nop
 8009bbe:	e7fe      	b.n	8009bbe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d103      	bne.n	8009bce <xQueueReceive+0x3e>
 8009bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d101      	bne.n	8009bd2 <xQueueReceive+0x42>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	e000      	b.n	8009bd4 <xQueueReceive+0x44>
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d10a      	bne.n	8009bee <xQueueReceive+0x5e>
	__asm volatile
 8009bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bdc:	f383 8811 	msr	BASEPRI, r3
 8009be0:	f3bf 8f6f 	isb	sy
 8009be4:	f3bf 8f4f 	dsb	sy
 8009be8:	61fb      	str	r3, [r7, #28]
}
 8009bea:	bf00      	nop
 8009bec:	e7fe      	b.n	8009bec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009bee:	f001 f8f7 	bl	800ade0 <xTaskGetSchedulerState>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d102      	bne.n	8009bfe <xQueueReceive+0x6e>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d101      	bne.n	8009c02 <xQueueReceive+0x72>
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e000      	b.n	8009c04 <xQueueReceive+0x74>
 8009c02:	2300      	movs	r3, #0
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10a      	bne.n	8009c1e <xQueueReceive+0x8e>
	__asm volatile
 8009c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0c:	f383 8811 	msr	BASEPRI, r3
 8009c10:	f3bf 8f6f 	isb	sy
 8009c14:	f3bf 8f4f 	dsb	sy
 8009c18:	61bb      	str	r3, [r7, #24]
}
 8009c1a:	bf00      	nop
 8009c1c:	e7fe      	b.n	8009c1c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c1e:	f001 fe39 	bl	800b894 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c26:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d01f      	beq.n	8009c6e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c2e:	68b9      	ldr	r1, [r7, #8]
 8009c30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c32:	f000 f977 	bl	8009f24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c38:	1e5a      	subs	r2, r3, #1
 8009c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c3c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c40:	691b      	ldr	r3, [r3, #16]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00f      	beq.n	8009c66 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c48:	3310      	adds	r3, #16
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f000 ff06 	bl	800aa5c <xTaskRemoveFromEventList>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d007      	beq.n	8009c66 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c56:	4b3d      	ldr	r3, [pc, #244]	; (8009d4c <xQueueReceive+0x1bc>)
 8009c58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c5c:	601a      	str	r2, [r3, #0]
 8009c5e:	f3bf 8f4f 	dsb	sy
 8009c62:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009c66:	f001 fe45 	bl	800b8f4 <vPortExitCritical>
				return pdPASS;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e069      	b.n	8009d42 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d103      	bne.n	8009c7c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009c74:	f001 fe3e 	bl	800b8f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	e062      	b.n	8009d42 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d106      	bne.n	8009c90 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c82:	f107 0310 	add.w	r3, r7, #16
 8009c86:	4618      	mov	r0, r3
 8009c88:	f000 ff4c 	bl	800ab24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c90:	f001 fe30 	bl	800b8f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c94:	f000 fca6 	bl	800a5e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c98:	f001 fdfc 	bl	800b894 <vPortEnterCritical>
 8009c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ca2:	b25b      	sxtb	r3, r3
 8009ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ca8:	d103      	bne.n	8009cb2 <xQueueReceive+0x122>
 8009caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cac:	2200      	movs	r2, #0
 8009cae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cb8:	b25b      	sxtb	r3, r3
 8009cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cbe:	d103      	bne.n	8009cc8 <xQueueReceive+0x138>
 8009cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009cc8:	f001 fe14 	bl	800b8f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ccc:	1d3a      	adds	r2, r7, #4
 8009cce:	f107 0310 	add.w	r3, r7, #16
 8009cd2:	4611      	mov	r1, r2
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f000 ff3b 	bl	800ab50 <xTaskCheckForTimeOut>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d123      	bne.n	8009d28 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ce0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ce2:	f000 f997 	bl	800a014 <prvIsQueueEmpty>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d017      	beq.n	8009d1c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cee:	3324      	adds	r3, #36	; 0x24
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	4611      	mov	r1, r2
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f000 fe61 	bl	800a9bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cfc:	f000 f938 	bl	8009f70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d00:	f000 fc7e 	bl	800a600 <xTaskResumeAll>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d189      	bne.n	8009c1e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009d0a:	4b10      	ldr	r3, [pc, #64]	; (8009d4c <xQueueReceive+0x1bc>)
 8009d0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d10:	601a      	str	r2, [r3, #0]
 8009d12:	f3bf 8f4f 	dsb	sy
 8009d16:	f3bf 8f6f 	isb	sy
 8009d1a:	e780      	b.n	8009c1e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d1e:	f000 f927 	bl	8009f70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d22:	f000 fc6d 	bl	800a600 <xTaskResumeAll>
 8009d26:	e77a      	b.n	8009c1e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009d28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d2a:	f000 f921 	bl	8009f70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d2e:	f000 fc67 	bl	800a600 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d34:	f000 f96e 	bl	800a014 <prvIsQueueEmpty>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	f43f af6f 	beq.w	8009c1e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3730      	adds	r7, #48	; 0x30
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	e000ed04 	.word	0xe000ed04

08009d50 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b08e      	sub	sp, #56	; 0x38
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d10a      	bne.n	8009d7c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8009d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6a:	f383 8811 	msr	BASEPRI, r3
 8009d6e:	f3bf 8f6f 	isb	sy
 8009d72:	f3bf 8f4f 	dsb	sy
 8009d76:	623b      	str	r3, [r7, #32]
}
 8009d78:	bf00      	nop
 8009d7a:	e7fe      	b.n	8009d7a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d103      	bne.n	8009d8a <xQueueReceiveFromISR+0x3a>
 8009d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d101      	bne.n	8009d8e <xQueueReceiveFromISR+0x3e>
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e000      	b.n	8009d90 <xQueueReceiveFromISR+0x40>
 8009d8e:	2300      	movs	r3, #0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d10a      	bne.n	8009daa <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8009d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d98:	f383 8811 	msr	BASEPRI, r3
 8009d9c:	f3bf 8f6f 	isb	sy
 8009da0:	f3bf 8f4f 	dsb	sy
 8009da4:	61fb      	str	r3, [r7, #28]
}
 8009da6:	bf00      	nop
 8009da8:	e7fe      	b.n	8009da8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009daa:	f001 fe55 	bl	800ba58 <vPortValidateInterruptPriority>
	__asm volatile
 8009dae:	f3ef 8211 	mrs	r2, BASEPRI
 8009db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db6:	f383 8811 	msr	BASEPRI, r3
 8009dba:	f3bf 8f6f 	isb	sy
 8009dbe:	f3bf 8f4f 	dsb	sy
 8009dc2:	61ba      	str	r2, [r7, #24]
 8009dc4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009dc6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dce:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d02f      	beq.n	8009e36 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ddc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009de0:	68b9      	ldr	r1, [r7, #8]
 8009de2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009de4:	f000 f89e 	bl	8009f24 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dea:	1e5a      	subs	r2, r3, #1
 8009dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dee:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009df0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009df8:	d112      	bne.n	8009e20 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dfc:	691b      	ldr	r3, [r3, #16]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d016      	beq.n	8009e30 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e04:	3310      	adds	r3, #16
 8009e06:	4618      	mov	r0, r3
 8009e08:	f000 fe28 	bl	800aa5c <xTaskRemoveFromEventList>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d00e      	beq.n	8009e30 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d00b      	beq.n	8009e30 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	601a      	str	r2, [r3, #0]
 8009e1e:	e007      	b.n	8009e30 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e24:	3301      	adds	r3, #1
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	b25a      	sxtb	r2, r3
 8009e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009e30:	2301      	movs	r3, #1
 8009e32:	637b      	str	r3, [r7, #52]	; 0x34
 8009e34:	e001      	b.n	8009e3a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8009e36:	2300      	movs	r3, #0
 8009e38:	637b      	str	r3, [r7, #52]	; 0x34
 8009e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e3c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	f383 8811 	msr	BASEPRI, r3
}
 8009e44:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3738      	adds	r7, #56	; 0x38
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b086      	sub	sp, #24
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	60b9      	str	r1, [r7, #8]
 8009e5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d10d      	bne.n	8009e8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d14d      	bne.n	8009f12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f000 ffce 	bl	800ae1c <xTaskPriorityDisinherit>
 8009e80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	2200      	movs	r2, #0
 8009e86:	609a      	str	r2, [r3, #8]
 8009e88:	e043      	b.n	8009f12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d119      	bne.n	8009ec4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6858      	ldr	r0, [r3, #4]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e98:	461a      	mov	r2, r3
 8009e9a:	68b9      	ldr	r1, [r7, #8]
 8009e9c:	f002 fe8c 	bl	800cbb8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	685a      	ldr	r2, [r3, #4]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ea8:	441a      	add	r2, r3
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	685a      	ldr	r2, [r3, #4]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	689b      	ldr	r3, [r3, #8]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d32b      	bcc.n	8009f12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	605a      	str	r2, [r3, #4]
 8009ec2:	e026      	b.n	8009f12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	68d8      	ldr	r0, [r3, #12]
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ecc:	461a      	mov	r2, r3
 8009ece:	68b9      	ldr	r1, [r7, #8]
 8009ed0:	f002 fe72 	bl	800cbb8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	68da      	ldr	r2, [r3, #12]
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009edc:	425b      	negs	r3, r3
 8009ede:	441a      	add	r2, r3
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	68da      	ldr	r2, [r3, #12]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d207      	bcs.n	8009f00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	689a      	ldr	r2, [r3, #8]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef8:	425b      	negs	r3, r3
 8009efa:	441a      	add	r2, r3
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d105      	bne.n	8009f12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d002      	beq.n	8009f12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	1c5a      	adds	r2, r3, #1
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009f1a:	697b      	ldr	r3, [r7, #20]
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3718      	adds	r7, #24
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b082      	sub	sp, #8
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d018      	beq.n	8009f68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	68da      	ldr	r2, [r3, #12]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3e:	441a      	add	r2, r3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	68da      	ldr	r2, [r3, #12]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	689b      	ldr	r3, [r3, #8]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d303      	bcc.n	8009f58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681a      	ldr	r2, [r3, #0]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	68d9      	ldr	r1, [r3, #12]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f60:	461a      	mov	r2, r3
 8009f62:	6838      	ldr	r0, [r7, #0]
 8009f64:	f002 fe28 	bl	800cbb8 <memcpy>
	}
}
 8009f68:	bf00      	nop
 8009f6a:	3708      	adds	r7, #8
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009f78:	f001 fc8c 	bl	800b894 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f84:	e011      	b.n	8009faa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d012      	beq.n	8009fb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	3324      	adds	r3, #36	; 0x24
 8009f92:	4618      	mov	r0, r3
 8009f94:	f000 fd62 	bl	800aa5c <xTaskRemoveFromEventList>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d001      	beq.n	8009fa2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009f9e:	f000 fe39 	bl	800ac14 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009fa2:	7bfb      	ldrb	r3, [r7, #15]
 8009fa4:	3b01      	subs	r3, #1
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	dce9      	bgt.n	8009f86 <prvUnlockQueue+0x16>
 8009fb2:	e000      	b.n	8009fb6 <prvUnlockQueue+0x46>
					break;
 8009fb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	22ff      	movs	r2, #255	; 0xff
 8009fba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009fbe:	f001 fc99 	bl	800b8f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009fc2:	f001 fc67 	bl	800b894 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009fcc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fce:	e011      	b.n	8009ff4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	691b      	ldr	r3, [r3, #16]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d012      	beq.n	8009ffe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	3310      	adds	r3, #16
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f000 fd3d 	bl	800aa5c <xTaskRemoveFromEventList>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d001      	beq.n	8009fec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009fe8:	f000 fe14 	bl	800ac14 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009fec:	7bbb      	ldrb	r3, [r7, #14]
 8009fee:	3b01      	subs	r3, #1
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009ff4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	dce9      	bgt.n	8009fd0 <prvUnlockQueue+0x60>
 8009ffc:	e000      	b.n	800a000 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009ffe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	22ff      	movs	r2, #255	; 0xff
 800a004:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a008:	f001 fc74 	bl	800b8f4 <vPortExitCritical>
}
 800a00c:	bf00      	nop
 800a00e:	3710      	adds	r7, #16
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a01c:	f001 fc3a 	bl	800b894 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a024:	2b00      	cmp	r3, #0
 800a026:	d102      	bne.n	800a02e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a028:	2301      	movs	r3, #1
 800a02a:	60fb      	str	r3, [r7, #12]
 800a02c:	e001      	b.n	800a032 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a02e:	2300      	movs	r3, #0
 800a030:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a032:	f001 fc5f 	bl	800b8f4 <vPortExitCritical>

	return xReturn;
 800a036:	68fb      	ldr	r3, [r7, #12]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3710      	adds	r7, #16
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b084      	sub	sp, #16
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a048:	f001 fc24 	bl	800b894 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a054:	429a      	cmp	r2, r3
 800a056:	d102      	bne.n	800a05e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a058:	2301      	movs	r3, #1
 800a05a:	60fb      	str	r3, [r7, #12]
 800a05c:	e001      	b.n	800a062 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a05e:	2300      	movs	r3, #0
 800a060:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a062:	f001 fc47 	bl	800b8f4 <vPortExitCritical>

	return xReturn;
 800a066:	68fb      	ldr	r3, [r7, #12]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a070:	b480      	push	{r7}
 800a072:	b085      	sub	sp, #20
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a07a:	2300      	movs	r3, #0
 800a07c:	60fb      	str	r3, [r7, #12]
 800a07e:	e014      	b.n	800a0aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a080:	4a0f      	ldr	r2, [pc, #60]	; (800a0c0 <vQueueAddToRegistry+0x50>)
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d10b      	bne.n	800a0a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a08c:	490c      	ldr	r1, [pc, #48]	; (800a0c0 <vQueueAddToRegistry+0x50>)
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	683a      	ldr	r2, [r7, #0]
 800a092:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a096:	4a0a      	ldr	r2, [pc, #40]	; (800a0c0 <vQueueAddToRegistry+0x50>)
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	00db      	lsls	r3, r3, #3
 800a09c:	4413      	add	r3, r2
 800a09e:	687a      	ldr	r2, [r7, #4]
 800a0a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a0a2:	e006      	b.n	800a0b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	60fb      	str	r3, [r7, #12]
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2b07      	cmp	r3, #7
 800a0ae:	d9e7      	bls.n	800a080 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a0b0:	bf00      	nop
 800a0b2:	bf00      	nop
 800a0b4:	3714      	adds	r7, #20
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr
 800a0be:	bf00      	nop
 800a0c0:	20000e8c 	.word	0x20000e8c

0800a0c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b086      	sub	sp, #24
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a0d4:	f001 fbde 	bl	800b894 <vPortEnterCritical>
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0de:	b25b      	sxtb	r3, r3
 800a0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0e4:	d103      	bne.n	800a0ee <vQueueWaitForMessageRestricted+0x2a>
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0f4:	b25b      	sxtb	r3, r3
 800a0f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0fa:	d103      	bne.n	800a104 <vQueueWaitForMessageRestricted+0x40>
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	2200      	movs	r2, #0
 800a100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a104:	f001 fbf6 	bl	800b8f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d106      	bne.n	800a11e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	3324      	adds	r3, #36	; 0x24
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	68b9      	ldr	r1, [r7, #8]
 800a118:	4618      	mov	r0, r3
 800a11a:	f000 fc73 	bl	800aa04 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a11e:	6978      	ldr	r0, [r7, #20]
 800a120:	f7ff ff26 	bl	8009f70 <prvUnlockQueue>
	}
 800a124:	bf00      	nop
 800a126:	3718      	adds	r7, #24
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b08e      	sub	sp, #56	; 0x38
 800a130:	af04      	add	r7, sp, #16
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	607a      	str	r2, [r7, #4]
 800a138:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a13a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d10a      	bne.n	800a156 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a144:	f383 8811 	msr	BASEPRI, r3
 800a148:	f3bf 8f6f 	isb	sy
 800a14c:	f3bf 8f4f 	dsb	sy
 800a150:	623b      	str	r3, [r7, #32]
}
 800a152:	bf00      	nop
 800a154:	e7fe      	b.n	800a154 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d10a      	bne.n	800a172 <xTaskCreateStatic+0x46>
	__asm volatile
 800a15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a160:	f383 8811 	msr	BASEPRI, r3
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	61fb      	str	r3, [r7, #28]
}
 800a16e:	bf00      	nop
 800a170:	e7fe      	b.n	800a170 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a172:	23a8      	movs	r3, #168	; 0xa8
 800a174:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	2ba8      	cmp	r3, #168	; 0xa8
 800a17a:	d00a      	beq.n	800a192 <xTaskCreateStatic+0x66>
	__asm volatile
 800a17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a180:	f383 8811 	msr	BASEPRI, r3
 800a184:	f3bf 8f6f 	isb	sy
 800a188:	f3bf 8f4f 	dsb	sy
 800a18c:	61bb      	str	r3, [r7, #24]
}
 800a18e:	bf00      	nop
 800a190:	e7fe      	b.n	800a190 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a192:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a196:	2b00      	cmp	r3, #0
 800a198:	d01e      	beq.n	800a1d8 <xTaskCreateStatic+0xac>
 800a19a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d01b      	beq.n	800a1d8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1a2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1a8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ac:	2202      	movs	r2, #2
 800a1ae:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	9303      	str	r3, [sp, #12]
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b8:	9302      	str	r3, [sp, #8]
 800a1ba:	f107 0314 	add.w	r3, r7, #20
 800a1be:	9301      	str	r3, [sp, #4]
 800a1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1c2:	9300      	str	r3, [sp, #0]
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	687a      	ldr	r2, [r7, #4]
 800a1c8:	68b9      	ldr	r1, [r7, #8]
 800a1ca:	68f8      	ldr	r0, [r7, #12]
 800a1cc:	f000 f850 	bl	800a270 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a1d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a1d2:	f000 f8f3 	bl	800a3bc <prvAddNewTaskToReadyList>
 800a1d6:	e001      	b.n	800a1dc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a1dc:	697b      	ldr	r3, [r7, #20]
	}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3728      	adds	r7, #40	; 0x28
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b08c      	sub	sp, #48	; 0x30
 800a1ea:	af04      	add	r7, sp, #16
 800a1ec:	60f8      	str	r0, [r7, #12]
 800a1ee:	60b9      	str	r1, [r7, #8]
 800a1f0:	603b      	str	r3, [r7, #0]
 800a1f2:	4613      	mov	r3, r2
 800a1f4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a1f6:	88fb      	ldrh	r3, [r7, #6]
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f001 fc6c 	bl	800bad8 <pvPortMalloc>
 800a200:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d00e      	beq.n	800a226 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a208:	20a8      	movs	r0, #168	; 0xa8
 800a20a:	f001 fc65 	bl	800bad8 <pvPortMalloc>
 800a20e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a210:	69fb      	ldr	r3, [r7, #28]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d003      	beq.n	800a21e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	697a      	ldr	r2, [r7, #20]
 800a21a:	631a      	str	r2, [r3, #48]	; 0x30
 800a21c:	e005      	b.n	800a22a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a21e:	6978      	ldr	r0, [r7, #20]
 800a220:	f001 fd26 	bl	800bc70 <vPortFree>
 800a224:	e001      	b.n	800a22a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a226:	2300      	movs	r3, #0
 800a228:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d017      	beq.n	800a260 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	2200      	movs	r2, #0
 800a234:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a238:	88fa      	ldrh	r2, [r7, #6]
 800a23a:	2300      	movs	r3, #0
 800a23c:	9303      	str	r3, [sp, #12]
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	9302      	str	r3, [sp, #8]
 800a242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a244:	9301      	str	r3, [sp, #4]
 800a246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a248:	9300      	str	r3, [sp, #0]
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	68b9      	ldr	r1, [r7, #8]
 800a24e:	68f8      	ldr	r0, [r7, #12]
 800a250:	f000 f80e 	bl	800a270 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a254:	69f8      	ldr	r0, [r7, #28]
 800a256:	f000 f8b1 	bl	800a3bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a25a:	2301      	movs	r3, #1
 800a25c:	61bb      	str	r3, [r7, #24]
 800a25e:	e002      	b.n	800a266 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a260:	f04f 33ff 	mov.w	r3, #4294967295
 800a264:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a266:	69bb      	ldr	r3, [r7, #24]
	}
 800a268:	4618      	mov	r0, r3
 800a26a:	3720      	adds	r7, #32
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b088      	sub	sp, #32
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	607a      	str	r2, [r7, #4]
 800a27c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a27e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a280:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	461a      	mov	r2, r3
 800a288:	21a5      	movs	r1, #165	; 0xa5
 800a28a:	f002 fbfb 	bl	800ca84 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a28e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a290:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a298:	3b01      	subs	r3, #1
 800a29a:	009b      	lsls	r3, r3, #2
 800a29c:	4413      	add	r3, r2
 800a29e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	f023 0307 	bic.w	r3, r3, #7
 800a2a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a2a8:	69bb      	ldr	r3, [r7, #24]
 800a2aa:	f003 0307 	and.w	r3, r3, #7
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d00a      	beq.n	800a2c8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a2b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b6:	f383 8811 	msr	BASEPRI, r3
 800a2ba:	f3bf 8f6f 	isb	sy
 800a2be:	f3bf 8f4f 	dsb	sy
 800a2c2:	617b      	str	r3, [r7, #20]
}
 800a2c4:	bf00      	nop
 800a2c6:	e7fe      	b.n	800a2c6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d01f      	beq.n	800a30e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	61fb      	str	r3, [r7, #28]
 800a2d2:	e012      	b.n	800a2fa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a2d4:	68ba      	ldr	r2, [r7, #8]
 800a2d6:	69fb      	ldr	r3, [r7, #28]
 800a2d8:	4413      	add	r3, r2
 800a2da:	7819      	ldrb	r1, [r3, #0]
 800a2dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2de:	69fb      	ldr	r3, [r7, #28]
 800a2e0:	4413      	add	r3, r2
 800a2e2:	3334      	adds	r3, #52	; 0x34
 800a2e4:	460a      	mov	r2, r1
 800a2e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a2e8:	68ba      	ldr	r2, [r7, #8]
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	4413      	add	r3, r2
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d006      	beq.n	800a302 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	61fb      	str	r3, [r7, #28]
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	2b0f      	cmp	r3, #15
 800a2fe:	d9e9      	bls.n	800a2d4 <prvInitialiseNewTask+0x64>
 800a300:	e000      	b.n	800a304 <prvInitialiseNewTask+0x94>
			{
				break;
 800a302:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a306:	2200      	movs	r2, #0
 800a308:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a30c:	e003      	b.n	800a316 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a310:	2200      	movs	r2, #0
 800a312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a318:	2b37      	cmp	r3, #55	; 0x37
 800a31a:	d901      	bls.n	800a320 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a31c:	2337      	movs	r3, #55	; 0x37
 800a31e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a322:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a324:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a328:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a32a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a32c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a32e:	2200      	movs	r2, #0
 800a330:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a334:	3304      	adds	r3, #4
 800a336:	4618      	mov	r0, r3
 800a338:	f7ff f8be 	bl	80094b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a33c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a33e:	3318      	adds	r3, #24
 800a340:	4618      	mov	r0, r3
 800a342:	f7ff f8b9 	bl	80094b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a34a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a34c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a354:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a358:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a35a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a35c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a35e:	2200      	movs	r2, #0
 800a360:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a366:	2200      	movs	r2, #0
 800a368:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a36e:	3354      	adds	r3, #84	; 0x54
 800a370:	224c      	movs	r2, #76	; 0x4c
 800a372:	2100      	movs	r1, #0
 800a374:	4618      	mov	r0, r3
 800a376:	f002 fb85 	bl	800ca84 <memset>
 800a37a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a37c:	4a0c      	ldr	r2, [pc, #48]	; (800a3b0 <prvInitialiseNewTask+0x140>)
 800a37e:	659a      	str	r2, [r3, #88]	; 0x58
 800a380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a382:	4a0c      	ldr	r2, [pc, #48]	; (800a3b4 <prvInitialiseNewTask+0x144>)
 800a384:	65da      	str	r2, [r3, #92]	; 0x5c
 800a386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a388:	4a0b      	ldr	r2, [pc, #44]	; (800a3b8 <prvInitialiseNewTask+0x148>)
 800a38a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a38c:	683a      	ldr	r2, [r7, #0]
 800a38e:	68f9      	ldr	r1, [r7, #12]
 800a390:	69b8      	ldr	r0, [r7, #24]
 800a392:	f001 f953 	bl	800b63c <pxPortInitialiseStack>
 800a396:	4602      	mov	r2, r0
 800a398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a39a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d002      	beq.n	800a3a8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3a6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a3a8:	bf00      	nop
 800a3aa:	3720      	adds	r7, #32
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}
 800a3b0:	20006508 	.word	0x20006508
 800a3b4:	20006570 	.word	0x20006570
 800a3b8:	200065d8 	.word	0x200065d8

0800a3bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b082      	sub	sp, #8
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a3c4:	f001 fa66 	bl	800b894 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a3c8:	4b2d      	ldr	r3, [pc, #180]	; (800a480 <prvAddNewTaskToReadyList+0xc4>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	4a2c      	ldr	r2, [pc, #176]	; (800a480 <prvAddNewTaskToReadyList+0xc4>)
 800a3d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a3d2:	4b2c      	ldr	r3, [pc, #176]	; (800a484 <prvAddNewTaskToReadyList+0xc8>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d109      	bne.n	800a3ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a3da:	4a2a      	ldr	r2, [pc, #168]	; (800a484 <prvAddNewTaskToReadyList+0xc8>)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a3e0:	4b27      	ldr	r3, [pc, #156]	; (800a480 <prvAddNewTaskToReadyList+0xc4>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	d110      	bne.n	800a40a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a3e8:	f000 fc38 	bl	800ac5c <prvInitialiseTaskLists>
 800a3ec:	e00d      	b.n	800a40a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a3ee:	4b26      	ldr	r3, [pc, #152]	; (800a488 <prvAddNewTaskToReadyList+0xcc>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d109      	bne.n	800a40a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a3f6:	4b23      	ldr	r3, [pc, #140]	; (800a484 <prvAddNewTaskToReadyList+0xc8>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a400:	429a      	cmp	r2, r3
 800a402:	d802      	bhi.n	800a40a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a404:	4a1f      	ldr	r2, [pc, #124]	; (800a484 <prvAddNewTaskToReadyList+0xc8>)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a40a:	4b20      	ldr	r3, [pc, #128]	; (800a48c <prvAddNewTaskToReadyList+0xd0>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	3301      	adds	r3, #1
 800a410:	4a1e      	ldr	r2, [pc, #120]	; (800a48c <prvAddNewTaskToReadyList+0xd0>)
 800a412:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a414:	4b1d      	ldr	r3, [pc, #116]	; (800a48c <prvAddNewTaskToReadyList+0xd0>)
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a420:	4b1b      	ldr	r3, [pc, #108]	; (800a490 <prvAddNewTaskToReadyList+0xd4>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	429a      	cmp	r2, r3
 800a426:	d903      	bls.n	800a430 <prvAddNewTaskToReadyList+0x74>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a42c:	4a18      	ldr	r2, [pc, #96]	; (800a490 <prvAddNewTaskToReadyList+0xd4>)
 800a42e:	6013      	str	r3, [r2, #0]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a434:	4613      	mov	r3, r2
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	4413      	add	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	4a15      	ldr	r2, [pc, #84]	; (800a494 <prvAddNewTaskToReadyList+0xd8>)
 800a43e:	441a      	add	r2, r3
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	3304      	adds	r3, #4
 800a444:	4619      	mov	r1, r3
 800a446:	4610      	mov	r0, r2
 800a448:	f7ff f843 	bl	80094d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a44c:	f001 fa52 	bl	800b8f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a450:	4b0d      	ldr	r3, [pc, #52]	; (800a488 <prvAddNewTaskToReadyList+0xcc>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d00e      	beq.n	800a476 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a458:	4b0a      	ldr	r3, [pc, #40]	; (800a484 <prvAddNewTaskToReadyList+0xc8>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a462:	429a      	cmp	r2, r3
 800a464:	d207      	bcs.n	800a476 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a466:	4b0c      	ldr	r3, [pc, #48]	; (800a498 <prvAddNewTaskToReadyList+0xdc>)
 800a468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a46c:	601a      	str	r2, [r3, #0]
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a476:	bf00      	nop
 800a478:	3708      	adds	r7, #8
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	bf00      	nop
 800a480:	200013a0 	.word	0x200013a0
 800a484:	20000ecc 	.word	0x20000ecc
 800a488:	200013ac 	.word	0x200013ac
 800a48c:	200013bc 	.word	0x200013bc
 800a490:	200013a8 	.word	0x200013a8
 800a494:	20000ed0 	.word	0x20000ed0
 800a498:	e000ed04 	.word	0xe000ed04

0800a49c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b084      	sub	sp, #16
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d017      	beq.n	800a4de <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a4ae:	4b13      	ldr	r3, [pc, #76]	; (800a4fc <vTaskDelay+0x60>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d00a      	beq.n	800a4cc <vTaskDelay+0x30>
	__asm volatile
 800a4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ba:	f383 8811 	msr	BASEPRI, r3
 800a4be:	f3bf 8f6f 	isb	sy
 800a4c2:	f3bf 8f4f 	dsb	sy
 800a4c6:	60bb      	str	r3, [r7, #8]
}
 800a4c8:	bf00      	nop
 800a4ca:	e7fe      	b.n	800a4ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a4cc:	f000 f88a 	bl	800a5e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 fd10 	bl	800aef8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a4d8:	f000 f892 	bl	800a600 <xTaskResumeAll>
 800a4dc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d107      	bne.n	800a4f4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a4e4:	4b06      	ldr	r3, [pc, #24]	; (800a500 <vTaskDelay+0x64>)
 800a4e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4ea:	601a      	str	r2, [r3, #0]
 800a4ec:	f3bf 8f4f 	dsb	sy
 800a4f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a4f4:	bf00      	nop
 800a4f6:	3710      	adds	r7, #16
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}
 800a4fc:	200013c8 	.word	0x200013c8
 800a500:	e000ed04 	.word	0xe000ed04

0800a504 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b08a      	sub	sp, #40	; 0x28
 800a508:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a50a:	2300      	movs	r3, #0
 800a50c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a50e:	2300      	movs	r3, #0
 800a510:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a512:	463a      	mov	r2, r7
 800a514:	1d39      	adds	r1, r7, #4
 800a516:	f107 0308 	add.w	r3, r7, #8
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7fe ff78 	bl	8009410 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a520:	6839      	ldr	r1, [r7, #0]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	68ba      	ldr	r2, [r7, #8]
 800a526:	9202      	str	r2, [sp, #8]
 800a528:	9301      	str	r3, [sp, #4]
 800a52a:	2300      	movs	r3, #0
 800a52c:	9300      	str	r3, [sp, #0]
 800a52e:	2300      	movs	r3, #0
 800a530:	460a      	mov	r2, r1
 800a532:	4924      	ldr	r1, [pc, #144]	; (800a5c4 <vTaskStartScheduler+0xc0>)
 800a534:	4824      	ldr	r0, [pc, #144]	; (800a5c8 <vTaskStartScheduler+0xc4>)
 800a536:	f7ff fdf9 	bl	800a12c <xTaskCreateStatic>
 800a53a:	4603      	mov	r3, r0
 800a53c:	4a23      	ldr	r2, [pc, #140]	; (800a5cc <vTaskStartScheduler+0xc8>)
 800a53e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a540:	4b22      	ldr	r3, [pc, #136]	; (800a5cc <vTaskStartScheduler+0xc8>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d002      	beq.n	800a54e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a548:	2301      	movs	r3, #1
 800a54a:	617b      	str	r3, [r7, #20]
 800a54c:	e001      	b.n	800a552 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a54e:	2300      	movs	r3, #0
 800a550:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	2b01      	cmp	r3, #1
 800a556:	d102      	bne.n	800a55e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a558:	f000 fd22 	bl	800afa0 <xTimerCreateTimerTask>
 800a55c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	2b01      	cmp	r3, #1
 800a562:	d11b      	bne.n	800a59c <vTaskStartScheduler+0x98>
	__asm volatile
 800a564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a568:	f383 8811 	msr	BASEPRI, r3
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	f3bf 8f4f 	dsb	sy
 800a574:	613b      	str	r3, [r7, #16]
}
 800a576:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a578:	4b15      	ldr	r3, [pc, #84]	; (800a5d0 <vTaskStartScheduler+0xcc>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	3354      	adds	r3, #84	; 0x54
 800a57e:	4a15      	ldr	r2, [pc, #84]	; (800a5d4 <vTaskStartScheduler+0xd0>)
 800a580:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a582:	4b15      	ldr	r3, [pc, #84]	; (800a5d8 <vTaskStartScheduler+0xd4>)
 800a584:	f04f 32ff 	mov.w	r2, #4294967295
 800a588:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a58a:	4b14      	ldr	r3, [pc, #80]	; (800a5dc <vTaskStartScheduler+0xd8>)
 800a58c:	2201      	movs	r2, #1
 800a58e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a590:	4b13      	ldr	r3, [pc, #76]	; (800a5e0 <vTaskStartScheduler+0xdc>)
 800a592:	2200      	movs	r2, #0
 800a594:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a596:	f001 f8db 	bl	800b750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a59a:	e00e      	b.n	800a5ba <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5a2:	d10a      	bne.n	800a5ba <vTaskStartScheduler+0xb6>
	__asm volatile
 800a5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a8:	f383 8811 	msr	BASEPRI, r3
 800a5ac:	f3bf 8f6f 	isb	sy
 800a5b0:	f3bf 8f4f 	dsb	sy
 800a5b4:	60fb      	str	r3, [r7, #12]
}
 800a5b6:	bf00      	nop
 800a5b8:	e7fe      	b.n	800a5b8 <vTaskStartScheduler+0xb4>
}
 800a5ba:	bf00      	nop
 800a5bc:	3718      	adds	r7, #24
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	0800d418 	.word	0x0800d418
 800a5c8:	0800ac2d 	.word	0x0800ac2d
 800a5cc:	200013c4 	.word	0x200013c4
 800a5d0:	20000ecc 	.word	0x20000ecc
 800a5d4:	20000158 	.word	0x20000158
 800a5d8:	200013c0 	.word	0x200013c0
 800a5dc:	200013ac 	.word	0x200013ac
 800a5e0:	200013a4 	.word	0x200013a4

0800a5e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a5e8:	4b04      	ldr	r3, [pc, #16]	; (800a5fc <vTaskSuspendAll+0x18>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	4a03      	ldr	r2, [pc, #12]	; (800a5fc <vTaskSuspendAll+0x18>)
 800a5f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a5f2:	bf00      	nop
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr
 800a5fc:	200013c8 	.word	0x200013c8

0800a600 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a606:	2300      	movs	r3, #0
 800a608:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a60a:	2300      	movs	r3, #0
 800a60c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a60e:	4b42      	ldr	r3, [pc, #264]	; (800a718 <xTaskResumeAll+0x118>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d10a      	bne.n	800a62c <xTaskResumeAll+0x2c>
	__asm volatile
 800a616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61a:	f383 8811 	msr	BASEPRI, r3
 800a61e:	f3bf 8f6f 	isb	sy
 800a622:	f3bf 8f4f 	dsb	sy
 800a626:	603b      	str	r3, [r7, #0]
}
 800a628:	bf00      	nop
 800a62a:	e7fe      	b.n	800a62a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a62c:	f001 f932 	bl	800b894 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a630:	4b39      	ldr	r3, [pc, #228]	; (800a718 <xTaskResumeAll+0x118>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	3b01      	subs	r3, #1
 800a636:	4a38      	ldr	r2, [pc, #224]	; (800a718 <xTaskResumeAll+0x118>)
 800a638:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a63a:	4b37      	ldr	r3, [pc, #220]	; (800a718 <xTaskResumeAll+0x118>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d162      	bne.n	800a708 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a642:	4b36      	ldr	r3, [pc, #216]	; (800a71c <xTaskResumeAll+0x11c>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d05e      	beq.n	800a708 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a64a:	e02f      	b.n	800a6ac <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a64c:	4b34      	ldr	r3, [pc, #208]	; (800a720 <xTaskResumeAll+0x120>)
 800a64e:	68db      	ldr	r3, [r3, #12]
 800a650:	68db      	ldr	r3, [r3, #12]
 800a652:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	3318      	adds	r3, #24
 800a658:	4618      	mov	r0, r3
 800a65a:	f7fe ff97 	bl	800958c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	3304      	adds	r3, #4
 800a662:	4618      	mov	r0, r3
 800a664:	f7fe ff92 	bl	800958c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a66c:	4b2d      	ldr	r3, [pc, #180]	; (800a724 <xTaskResumeAll+0x124>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	429a      	cmp	r2, r3
 800a672:	d903      	bls.n	800a67c <xTaskResumeAll+0x7c>
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a678:	4a2a      	ldr	r2, [pc, #168]	; (800a724 <xTaskResumeAll+0x124>)
 800a67a:	6013      	str	r3, [r2, #0]
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a680:	4613      	mov	r3, r2
 800a682:	009b      	lsls	r3, r3, #2
 800a684:	4413      	add	r3, r2
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	4a27      	ldr	r2, [pc, #156]	; (800a728 <xTaskResumeAll+0x128>)
 800a68a:	441a      	add	r2, r3
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	3304      	adds	r3, #4
 800a690:	4619      	mov	r1, r3
 800a692:	4610      	mov	r0, r2
 800a694:	f7fe ff1d 	bl	80094d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a69c:	4b23      	ldr	r3, [pc, #140]	; (800a72c <xTaskResumeAll+0x12c>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d302      	bcc.n	800a6ac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a6a6:	4b22      	ldr	r3, [pc, #136]	; (800a730 <xTaskResumeAll+0x130>)
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a6ac:	4b1c      	ldr	r3, [pc, #112]	; (800a720 <xTaskResumeAll+0x120>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d1cb      	bne.n	800a64c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d001      	beq.n	800a6be <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a6ba:	f000 fb71 	bl	800ada0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a6be:	4b1d      	ldr	r3, [pc, #116]	; (800a734 <xTaskResumeAll+0x134>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d010      	beq.n	800a6ec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a6ca:	f000 f859 	bl	800a780 <xTaskIncrementTick>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d002      	beq.n	800a6da <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a6d4:	4b16      	ldr	r3, [pc, #88]	; (800a730 <xTaskResumeAll+0x130>)
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d1f1      	bne.n	800a6ca <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a6e6:	4b13      	ldr	r3, [pc, #76]	; (800a734 <xTaskResumeAll+0x134>)
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a6ec:	4b10      	ldr	r3, [pc, #64]	; (800a730 <xTaskResumeAll+0x130>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d009      	beq.n	800a708 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a6f8:	4b0f      	ldr	r3, [pc, #60]	; (800a738 <xTaskResumeAll+0x138>)
 800a6fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6fe:	601a      	str	r2, [r3, #0]
 800a700:	f3bf 8f4f 	dsb	sy
 800a704:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a708:	f001 f8f4 	bl	800b8f4 <vPortExitCritical>

	return xAlreadyYielded;
 800a70c:	68bb      	ldr	r3, [r7, #8]
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3710      	adds	r7, #16
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}
 800a716:	bf00      	nop
 800a718:	200013c8 	.word	0x200013c8
 800a71c:	200013a0 	.word	0x200013a0
 800a720:	20001360 	.word	0x20001360
 800a724:	200013a8 	.word	0x200013a8
 800a728:	20000ed0 	.word	0x20000ed0
 800a72c:	20000ecc 	.word	0x20000ecc
 800a730:	200013b4 	.word	0x200013b4
 800a734:	200013b0 	.word	0x200013b0
 800a738:	e000ed04 	.word	0xe000ed04

0800a73c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a742:	4b05      	ldr	r3, [pc, #20]	; (800a758 <xTaskGetTickCount+0x1c>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a748:	687b      	ldr	r3, [r7, #4]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	370c      	adds	r7, #12
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr
 800a756:	bf00      	nop
 800a758:	200013a4 	.word	0x200013a4

0800a75c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a762:	f001 f979 	bl	800ba58 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a766:	2300      	movs	r3, #0
 800a768:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a76a:	4b04      	ldr	r3, [pc, #16]	; (800a77c <xTaskGetTickCountFromISR+0x20>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a770:	683b      	ldr	r3, [r7, #0]
}
 800a772:	4618      	mov	r0, r3
 800a774:	3708      	adds	r7, #8
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	200013a4 	.word	0x200013a4

0800a780 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b086      	sub	sp, #24
 800a784:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a786:	2300      	movs	r3, #0
 800a788:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a78a:	4b4f      	ldr	r3, [pc, #316]	; (800a8c8 <xTaskIncrementTick+0x148>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	f040 808f 	bne.w	800a8b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a794:	4b4d      	ldr	r3, [pc, #308]	; (800a8cc <xTaskIncrementTick+0x14c>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	3301      	adds	r3, #1
 800a79a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a79c:	4a4b      	ldr	r2, [pc, #300]	; (800a8cc <xTaskIncrementTick+0x14c>)
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d120      	bne.n	800a7ea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a7a8:	4b49      	ldr	r3, [pc, #292]	; (800a8d0 <xTaskIncrementTick+0x150>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d00a      	beq.n	800a7c8 <xTaskIncrementTick+0x48>
	__asm volatile
 800a7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b6:	f383 8811 	msr	BASEPRI, r3
 800a7ba:	f3bf 8f6f 	isb	sy
 800a7be:	f3bf 8f4f 	dsb	sy
 800a7c2:	603b      	str	r3, [r7, #0]
}
 800a7c4:	bf00      	nop
 800a7c6:	e7fe      	b.n	800a7c6 <xTaskIncrementTick+0x46>
 800a7c8:	4b41      	ldr	r3, [pc, #260]	; (800a8d0 <xTaskIncrementTick+0x150>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	60fb      	str	r3, [r7, #12]
 800a7ce:	4b41      	ldr	r3, [pc, #260]	; (800a8d4 <xTaskIncrementTick+0x154>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	4a3f      	ldr	r2, [pc, #252]	; (800a8d0 <xTaskIncrementTick+0x150>)
 800a7d4:	6013      	str	r3, [r2, #0]
 800a7d6:	4a3f      	ldr	r2, [pc, #252]	; (800a8d4 <xTaskIncrementTick+0x154>)
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	6013      	str	r3, [r2, #0]
 800a7dc:	4b3e      	ldr	r3, [pc, #248]	; (800a8d8 <xTaskIncrementTick+0x158>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	3301      	adds	r3, #1
 800a7e2:	4a3d      	ldr	r2, [pc, #244]	; (800a8d8 <xTaskIncrementTick+0x158>)
 800a7e4:	6013      	str	r3, [r2, #0]
 800a7e6:	f000 fadb 	bl	800ada0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a7ea:	4b3c      	ldr	r3, [pc, #240]	; (800a8dc <xTaskIncrementTick+0x15c>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	693a      	ldr	r2, [r7, #16]
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	d349      	bcc.n	800a888 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7f4:	4b36      	ldr	r3, [pc, #216]	; (800a8d0 <xTaskIncrementTick+0x150>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d104      	bne.n	800a808 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7fe:	4b37      	ldr	r3, [pc, #220]	; (800a8dc <xTaskIncrementTick+0x15c>)
 800a800:	f04f 32ff 	mov.w	r2, #4294967295
 800a804:	601a      	str	r2, [r3, #0]
					break;
 800a806:	e03f      	b.n	800a888 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a808:	4b31      	ldr	r3, [pc, #196]	; (800a8d0 <xTaskIncrementTick+0x150>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	68db      	ldr	r3, [r3, #12]
 800a810:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a818:	693a      	ldr	r2, [r7, #16]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d203      	bcs.n	800a828 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a820:	4a2e      	ldr	r2, [pc, #184]	; (800a8dc <xTaskIncrementTick+0x15c>)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a826:	e02f      	b.n	800a888 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	3304      	adds	r3, #4
 800a82c:	4618      	mov	r0, r3
 800a82e:	f7fe fead 	bl	800958c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a836:	2b00      	cmp	r3, #0
 800a838:	d004      	beq.n	800a844 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a83a:	68bb      	ldr	r3, [r7, #8]
 800a83c:	3318      	adds	r3, #24
 800a83e:	4618      	mov	r0, r3
 800a840:	f7fe fea4 	bl	800958c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a848:	4b25      	ldr	r3, [pc, #148]	; (800a8e0 <xTaskIncrementTick+0x160>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	429a      	cmp	r2, r3
 800a84e:	d903      	bls.n	800a858 <xTaskIncrementTick+0xd8>
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a854:	4a22      	ldr	r2, [pc, #136]	; (800a8e0 <xTaskIncrementTick+0x160>)
 800a856:	6013      	str	r3, [r2, #0]
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a85c:	4613      	mov	r3, r2
 800a85e:	009b      	lsls	r3, r3, #2
 800a860:	4413      	add	r3, r2
 800a862:	009b      	lsls	r3, r3, #2
 800a864:	4a1f      	ldr	r2, [pc, #124]	; (800a8e4 <xTaskIncrementTick+0x164>)
 800a866:	441a      	add	r2, r3
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	3304      	adds	r3, #4
 800a86c:	4619      	mov	r1, r3
 800a86e:	4610      	mov	r0, r2
 800a870:	f7fe fe2f 	bl	80094d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a878:	4b1b      	ldr	r3, [pc, #108]	; (800a8e8 <xTaskIncrementTick+0x168>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a87e:	429a      	cmp	r2, r3
 800a880:	d3b8      	bcc.n	800a7f4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a882:	2301      	movs	r3, #1
 800a884:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a886:	e7b5      	b.n	800a7f4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a888:	4b17      	ldr	r3, [pc, #92]	; (800a8e8 <xTaskIncrementTick+0x168>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a88e:	4915      	ldr	r1, [pc, #84]	; (800a8e4 <xTaskIncrementTick+0x164>)
 800a890:	4613      	mov	r3, r2
 800a892:	009b      	lsls	r3, r3, #2
 800a894:	4413      	add	r3, r2
 800a896:	009b      	lsls	r3, r3, #2
 800a898:	440b      	add	r3, r1
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d901      	bls.n	800a8a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a8a4:	4b11      	ldr	r3, [pc, #68]	; (800a8ec <xTaskIncrementTick+0x16c>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d007      	beq.n	800a8bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	617b      	str	r3, [r7, #20]
 800a8b0:	e004      	b.n	800a8bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a8b2:	4b0f      	ldr	r3, [pc, #60]	; (800a8f0 <xTaskIncrementTick+0x170>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	4a0d      	ldr	r2, [pc, #52]	; (800a8f0 <xTaskIncrementTick+0x170>)
 800a8ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a8bc:	697b      	ldr	r3, [r7, #20]
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3718      	adds	r7, #24
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	200013c8 	.word	0x200013c8
 800a8cc:	200013a4 	.word	0x200013a4
 800a8d0:	20001358 	.word	0x20001358
 800a8d4:	2000135c 	.word	0x2000135c
 800a8d8:	200013b8 	.word	0x200013b8
 800a8dc:	200013c0 	.word	0x200013c0
 800a8e0:	200013a8 	.word	0x200013a8
 800a8e4:	20000ed0 	.word	0x20000ed0
 800a8e8:	20000ecc 	.word	0x20000ecc
 800a8ec:	200013b4 	.word	0x200013b4
 800a8f0:	200013b0 	.word	0x200013b0

0800a8f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a8fa:	4b2a      	ldr	r3, [pc, #168]	; (800a9a4 <vTaskSwitchContext+0xb0>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d003      	beq.n	800a90a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a902:	4b29      	ldr	r3, [pc, #164]	; (800a9a8 <vTaskSwitchContext+0xb4>)
 800a904:	2201      	movs	r2, #1
 800a906:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a908:	e046      	b.n	800a998 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a90a:	4b27      	ldr	r3, [pc, #156]	; (800a9a8 <vTaskSwitchContext+0xb4>)
 800a90c:	2200      	movs	r2, #0
 800a90e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a910:	4b26      	ldr	r3, [pc, #152]	; (800a9ac <vTaskSwitchContext+0xb8>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	60fb      	str	r3, [r7, #12]
 800a916:	e010      	b.n	800a93a <vTaskSwitchContext+0x46>
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d10a      	bne.n	800a934 <vTaskSwitchContext+0x40>
	__asm volatile
 800a91e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a922:	f383 8811 	msr	BASEPRI, r3
 800a926:	f3bf 8f6f 	isb	sy
 800a92a:	f3bf 8f4f 	dsb	sy
 800a92e:	607b      	str	r3, [r7, #4]
}
 800a930:	bf00      	nop
 800a932:	e7fe      	b.n	800a932 <vTaskSwitchContext+0x3e>
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	3b01      	subs	r3, #1
 800a938:	60fb      	str	r3, [r7, #12]
 800a93a:	491d      	ldr	r1, [pc, #116]	; (800a9b0 <vTaskSwitchContext+0xbc>)
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	4613      	mov	r3, r2
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	4413      	add	r3, r2
 800a944:	009b      	lsls	r3, r3, #2
 800a946:	440b      	add	r3, r1
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d0e4      	beq.n	800a918 <vTaskSwitchContext+0x24>
 800a94e:	68fa      	ldr	r2, [r7, #12]
 800a950:	4613      	mov	r3, r2
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	4413      	add	r3, r2
 800a956:	009b      	lsls	r3, r3, #2
 800a958:	4a15      	ldr	r2, [pc, #84]	; (800a9b0 <vTaskSwitchContext+0xbc>)
 800a95a:	4413      	add	r3, r2
 800a95c:	60bb      	str	r3, [r7, #8]
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	685b      	ldr	r3, [r3, #4]
 800a962:	685a      	ldr	r2, [r3, #4]
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	605a      	str	r2, [r3, #4]
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	685a      	ldr	r2, [r3, #4]
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	3308      	adds	r3, #8
 800a970:	429a      	cmp	r2, r3
 800a972:	d104      	bne.n	800a97e <vTaskSwitchContext+0x8a>
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	685a      	ldr	r2, [r3, #4]
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	605a      	str	r2, [r3, #4]
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	685b      	ldr	r3, [r3, #4]
 800a982:	68db      	ldr	r3, [r3, #12]
 800a984:	4a0b      	ldr	r2, [pc, #44]	; (800a9b4 <vTaskSwitchContext+0xc0>)
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	4a08      	ldr	r2, [pc, #32]	; (800a9ac <vTaskSwitchContext+0xb8>)
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a98e:	4b09      	ldr	r3, [pc, #36]	; (800a9b4 <vTaskSwitchContext+0xc0>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	3354      	adds	r3, #84	; 0x54
 800a994:	4a08      	ldr	r2, [pc, #32]	; (800a9b8 <vTaskSwitchContext+0xc4>)
 800a996:	6013      	str	r3, [r2, #0]
}
 800a998:	bf00      	nop
 800a99a:	3714      	adds	r7, #20
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr
 800a9a4:	200013c8 	.word	0x200013c8
 800a9a8:	200013b4 	.word	0x200013b4
 800a9ac:	200013a8 	.word	0x200013a8
 800a9b0:	20000ed0 	.word	0x20000ed0
 800a9b4:	20000ecc 	.word	0x20000ecc
 800a9b8:	20000158 	.word	0x20000158

0800a9bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b084      	sub	sp, #16
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d10a      	bne.n	800a9e2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a9cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d0:	f383 8811 	msr	BASEPRI, r3
 800a9d4:	f3bf 8f6f 	isb	sy
 800a9d8:	f3bf 8f4f 	dsb	sy
 800a9dc:	60fb      	str	r3, [r7, #12]
}
 800a9de:	bf00      	nop
 800a9e0:	e7fe      	b.n	800a9e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a9e2:	4b07      	ldr	r3, [pc, #28]	; (800aa00 <vTaskPlaceOnEventList+0x44>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	3318      	adds	r3, #24
 800a9e8:	4619      	mov	r1, r3
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f7fe fd95 	bl	800951a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	6838      	ldr	r0, [r7, #0]
 800a9f4:	f000 fa80 	bl	800aef8 <prvAddCurrentTaskToDelayedList>
}
 800a9f8:	bf00      	nop
 800a9fa:	3710      	adds	r7, #16
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}
 800aa00:	20000ecc 	.word	0x20000ecc

0800aa04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b086      	sub	sp, #24
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	60f8      	str	r0, [r7, #12]
 800aa0c:	60b9      	str	r1, [r7, #8]
 800aa0e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d10a      	bne.n	800aa2c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800aa16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa1a:	f383 8811 	msr	BASEPRI, r3
 800aa1e:	f3bf 8f6f 	isb	sy
 800aa22:	f3bf 8f4f 	dsb	sy
 800aa26:	617b      	str	r3, [r7, #20]
}
 800aa28:	bf00      	nop
 800aa2a:	e7fe      	b.n	800aa2a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa2c:	4b0a      	ldr	r3, [pc, #40]	; (800aa58 <vTaskPlaceOnEventListRestricted+0x54>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	3318      	adds	r3, #24
 800aa32:	4619      	mov	r1, r3
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f7fe fd4c 	bl	80094d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d002      	beq.n	800aa46 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800aa40:	f04f 33ff 	mov.w	r3, #4294967295
 800aa44:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aa46:	6879      	ldr	r1, [r7, #4]
 800aa48:	68b8      	ldr	r0, [r7, #8]
 800aa4a:	f000 fa55 	bl	800aef8 <prvAddCurrentTaskToDelayedList>
	}
 800aa4e:	bf00      	nop
 800aa50:	3718      	adds	r7, #24
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	bf00      	nop
 800aa58:	20000ecc 	.word	0x20000ecc

0800aa5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b086      	sub	sp, #24
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	68db      	ldr	r3, [r3, #12]
 800aa68:	68db      	ldr	r3, [r3, #12]
 800aa6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d10a      	bne.n	800aa88 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800aa72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa76:	f383 8811 	msr	BASEPRI, r3
 800aa7a:	f3bf 8f6f 	isb	sy
 800aa7e:	f3bf 8f4f 	dsb	sy
 800aa82:	60fb      	str	r3, [r7, #12]
}
 800aa84:	bf00      	nop
 800aa86:	e7fe      	b.n	800aa86 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	3318      	adds	r3, #24
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7fe fd7d 	bl	800958c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa92:	4b1e      	ldr	r3, [pc, #120]	; (800ab0c <xTaskRemoveFromEventList+0xb0>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d11d      	bne.n	800aad6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	3304      	adds	r3, #4
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f7fe fd74 	bl	800958c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaa8:	4b19      	ldr	r3, [pc, #100]	; (800ab10 <xTaskRemoveFromEventList+0xb4>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d903      	bls.n	800aab8 <xTaskRemoveFromEventList+0x5c>
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aab4:	4a16      	ldr	r2, [pc, #88]	; (800ab10 <xTaskRemoveFromEventList+0xb4>)
 800aab6:	6013      	str	r3, [r2, #0]
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aabc:	4613      	mov	r3, r2
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	4413      	add	r3, r2
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	4a13      	ldr	r2, [pc, #76]	; (800ab14 <xTaskRemoveFromEventList+0xb8>)
 800aac6:	441a      	add	r2, r3
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	3304      	adds	r3, #4
 800aacc:	4619      	mov	r1, r3
 800aace:	4610      	mov	r0, r2
 800aad0:	f7fe fcff 	bl	80094d2 <vListInsertEnd>
 800aad4:	e005      	b.n	800aae2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800aad6:	693b      	ldr	r3, [r7, #16]
 800aad8:	3318      	adds	r3, #24
 800aada:	4619      	mov	r1, r3
 800aadc:	480e      	ldr	r0, [pc, #56]	; (800ab18 <xTaskRemoveFromEventList+0xbc>)
 800aade:	f7fe fcf8 	bl	80094d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aae6:	4b0d      	ldr	r3, [pc, #52]	; (800ab1c <xTaskRemoveFromEventList+0xc0>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d905      	bls.n	800aafc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800aaf4:	4b0a      	ldr	r3, [pc, #40]	; (800ab20 <xTaskRemoveFromEventList+0xc4>)
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	601a      	str	r2, [r3, #0]
 800aafa:	e001      	b.n	800ab00 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800aafc:	2300      	movs	r3, #0
 800aafe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ab00:	697b      	ldr	r3, [r7, #20]
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3718      	adds	r7, #24
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	200013c8 	.word	0x200013c8
 800ab10:	200013a8 	.word	0x200013a8
 800ab14:	20000ed0 	.word	0x20000ed0
 800ab18:	20001360 	.word	0x20001360
 800ab1c:	20000ecc 	.word	0x20000ecc
 800ab20:	200013b4 	.word	0x200013b4

0800ab24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ab2c:	4b06      	ldr	r3, [pc, #24]	; (800ab48 <vTaskInternalSetTimeOutState+0x24>)
 800ab2e:	681a      	ldr	r2, [r3, #0]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ab34:	4b05      	ldr	r3, [pc, #20]	; (800ab4c <vTaskInternalSetTimeOutState+0x28>)
 800ab36:	681a      	ldr	r2, [r3, #0]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	605a      	str	r2, [r3, #4]
}
 800ab3c:	bf00      	nop
 800ab3e:	370c      	adds	r7, #12
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr
 800ab48:	200013b8 	.word	0x200013b8
 800ab4c:	200013a4 	.word	0x200013a4

0800ab50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b088      	sub	sp, #32
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d10a      	bne.n	800ab76 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ab60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab64:	f383 8811 	msr	BASEPRI, r3
 800ab68:	f3bf 8f6f 	isb	sy
 800ab6c:	f3bf 8f4f 	dsb	sy
 800ab70:	613b      	str	r3, [r7, #16]
}
 800ab72:	bf00      	nop
 800ab74:	e7fe      	b.n	800ab74 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d10a      	bne.n	800ab92 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ab7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab80:	f383 8811 	msr	BASEPRI, r3
 800ab84:	f3bf 8f6f 	isb	sy
 800ab88:	f3bf 8f4f 	dsb	sy
 800ab8c:	60fb      	str	r3, [r7, #12]
}
 800ab8e:	bf00      	nop
 800ab90:	e7fe      	b.n	800ab90 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ab92:	f000 fe7f 	bl	800b894 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ab96:	4b1d      	ldr	r3, [pc, #116]	; (800ac0c <xTaskCheckForTimeOut+0xbc>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	685b      	ldr	r3, [r3, #4]
 800aba0:	69ba      	ldr	r2, [r7, #24]
 800aba2:	1ad3      	subs	r3, r2, r3
 800aba4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abae:	d102      	bne.n	800abb6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800abb0:	2300      	movs	r3, #0
 800abb2:	61fb      	str	r3, [r7, #28]
 800abb4:	e023      	b.n	800abfe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	4b15      	ldr	r3, [pc, #84]	; (800ac10 <xTaskCheckForTimeOut+0xc0>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d007      	beq.n	800abd2 <xTaskCheckForTimeOut+0x82>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	685b      	ldr	r3, [r3, #4]
 800abc6:	69ba      	ldr	r2, [r7, #24]
 800abc8:	429a      	cmp	r2, r3
 800abca:	d302      	bcc.n	800abd2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800abcc:	2301      	movs	r3, #1
 800abce:	61fb      	str	r3, [r7, #28]
 800abd0:	e015      	b.n	800abfe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d20b      	bcs.n	800abf4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	1ad2      	subs	r2, r2, r3
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f7ff ff9b 	bl	800ab24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800abee:	2300      	movs	r3, #0
 800abf0:	61fb      	str	r3, [r7, #28]
 800abf2:	e004      	b.n	800abfe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	2200      	movs	r2, #0
 800abf8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800abfa:	2301      	movs	r3, #1
 800abfc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800abfe:	f000 fe79 	bl	800b8f4 <vPortExitCritical>

	return xReturn;
 800ac02:	69fb      	ldr	r3, [r7, #28]
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3720      	adds	r7, #32
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	200013a4 	.word	0x200013a4
 800ac10:	200013b8 	.word	0x200013b8

0800ac14 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ac14:	b480      	push	{r7}
 800ac16:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ac18:	4b03      	ldr	r3, [pc, #12]	; (800ac28 <vTaskMissedYield+0x14>)
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	601a      	str	r2, [r3, #0]
}
 800ac1e:	bf00      	nop
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr
 800ac28:	200013b4 	.word	0x200013b4

0800ac2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ac34:	f000 f852 	bl	800acdc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ac38:	4b06      	ldr	r3, [pc, #24]	; (800ac54 <prvIdleTask+0x28>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d9f9      	bls.n	800ac34 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ac40:	4b05      	ldr	r3, [pc, #20]	; (800ac58 <prvIdleTask+0x2c>)
 800ac42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac46:	601a      	str	r2, [r3, #0]
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ac50:	e7f0      	b.n	800ac34 <prvIdleTask+0x8>
 800ac52:	bf00      	nop
 800ac54:	20000ed0 	.word	0x20000ed0
 800ac58:	e000ed04 	.word	0xe000ed04

0800ac5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b082      	sub	sp, #8
 800ac60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ac62:	2300      	movs	r3, #0
 800ac64:	607b      	str	r3, [r7, #4]
 800ac66:	e00c      	b.n	800ac82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ac68:	687a      	ldr	r2, [r7, #4]
 800ac6a:	4613      	mov	r3, r2
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	4413      	add	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	4a12      	ldr	r2, [pc, #72]	; (800acbc <prvInitialiseTaskLists+0x60>)
 800ac74:	4413      	add	r3, r2
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7fe fbfe 	bl	8009478 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	3301      	adds	r3, #1
 800ac80:	607b      	str	r3, [r7, #4]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2b37      	cmp	r3, #55	; 0x37
 800ac86:	d9ef      	bls.n	800ac68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ac88:	480d      	ldr	r0, [pc, #52]	; (800acc0 <prvInitialiseTaskLists+0x64>)
 800ac8a:	f7fe fbf5 	bl	8009478 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ac8e:	480d      	ldr	r0, [pc, #52]	; (800acc4 <prvInitialiseTaskLists+0x68>)
 800ac90:	f7fe fbf2 	bl	8009478 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ac94:	480c      	ldr	r0, [pc, #48]	; (800acc8 <prvInitialiseTaskLists+0x6c>)
 800ac96:	f7fe fbef 	bl	8009478 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ac9a:	480c      	ldr	r0, [pc, #48]	; (800accc <prvInitialiseTaskLists+0x70>)
 800ac9c:	f7fe fbec 	bl	8009478 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aca0:	480b      	ldr	r0, [pc, #44]	; (800acd0 <prvInitialiseTaskLists+0x74>)
 800aca2:	f7fe fbe9 	bl	8009478 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aca6:	4b0b      	ldr	r3, [pc, #44]	; (800acd4 <prvInitialiseTaskLists+0x78>)
 800aca8:	4a05      	ldr	r2, [pc, #20]	; (800acc0 <prvInitialiseTaskLists+0x64>)
 800acaa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800acac:	4b0a      	ldr	r3, [pc, #40]	; (800acd8 <prvInitialiseTaskLists+0x7c>)
 800acae:	4a05      	ldr	r2, [pc, #20]	; (800acc4 <prvInitialiseTaskLists+0x68>)
 800acb0:	601a      	str	r2, [r3, #0]
}
 800acb2:	bf00      	nop
 800acb4:	3708      	adds	r7, #8
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}
 800acba:	bf00      	nop
 800acbc:	20000ed0 	.word	0x20000ed0
 800acc0:	20001330 	.word	0x20001330
 800acc4:	20001344 	.word	0x20001344
 800acc8:	20001360 	.word	0x20001360
 800accc:	20001374 	.word	0x20001374
 800acd0:	2000138c 	.word	0x2000138c
 800acd4:	20001358 	.word	0x20001358
 800acd8:	2000135c 	.word	0x2000135c

0800acdc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b082      	sub	sp, #8
 800ace0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ace2:	e019      	b.n	800ad18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ace4:	f000 fdd6 	bl	800b894 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ace8:	4b10      	ldr	r3, [pc, #64]	; (800ad2c <prvCheckTasksWaitingTermination+0x50>)
 800acea:	68db      	ldr	r3, [r3, #12]
 800acec:	68db      	ldr	r3, [r3, #12]
 800acee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	3304      	adds	r3, #4
 800acf4:	4618      	mov	r0, r3
 800acf6:	f7fe fc49 	bl	800958c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800acfa:	4b0d      	ldr	r3, [pc, #52]	; (800ad30 <prvCheckTasksWaitingTermination+0x54>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3b01      	subs	r3, #1
 800ad00:	4a0b      	ldr	r2, [pc, #44]	; (800ad30 <prvCheckTasksWaitingTermination+0x54>)
 800ad02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ad04:	4b0b      	ldr	r3, [pc, #44]	; (800ad34 <prvCheckTasksWaitingTermination+0x58>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	3b01      	subs	r3, #1
 800ad0a:	4a0a      	ldr	r2, [pc, #40]	; (800ad34 <prvCheckTasksWaitingTermination+0x58>)
 800ad0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ad0e:	f000 fdf1 	bl	800b8f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f000 f810 	bl	800ad38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad18:	4b06      	ldr	r3, [pc, #24]	; (800ad34 <prvCheckTasksWaitingTermination+0x58>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d1e1      	bne.n	800ace4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ad20:	bf00      	nop
 800ad22:	bf00      	nop
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}
 800ad2a:	bf00      	nop
 800ad2c:	20001374 	.word	0x20001374
 800ad30:	200013a0 	.word	0x200013a0
 800ad34:	20001388 	.word	0x20001388

0800ad38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b084      	sub	sp, #16
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	3354      	adds	r3, #84	; 0x54
 800ad44:	4618      	mov	r0, r3
 800ad46:	f001 fea5 	bl	800ca94 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d108      	bne.n	800ad66 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f000 ff89 	bl	800bc70 <vPortFree>
				vPortFree( pxTCB );
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 ff86 	bl	800bc70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ad64:	e018      	b.n	800ad98 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d103      	bne.n	800ad78 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 ff7d 	bl	800bc70 <vPortFree>
	}
 800ad76:	e00f      	b.n	800ad98 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800ad7e:	2b02      	cmp	r3, #2
 800ad80:	d00a      	beq.n	800ad98 <prvDeleteTCB+0x60>
	__asm volatile
 800ad82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad86:	f383 8811 	msr	BASEPRI, r3
 800ad8a:	f3bf 8f6f 	isb	sy
 800ad8e:	f3bf 8f4f 	dsb	sy
 800ad92:	60fb      	str	r3, [r7, #12]
}
 800ad94:	bf00      	nop
 800ad96:	e7fe      	b.n	800ad96 <prvDeleteTCB+0x5e>
	}
 800ad98:	bf00      	nop
 800ad9a:	3710      	adds	r7, #16
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}

0800ada0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ada0:	b480      	push	{r7}
 800ada2:	b083      	sub	sp, #12
 800ada4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ada6:	4b0c      	ldr	r3, [pc, #48]	; (800add8 <prvResetNextTaskUnblockTime+0x38>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d104      	bne.n	800adba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800adb0:	4b0a      	ldr	r3, [pc, #40]	; (800addc <prvResetNextTaskUnblockTime+0x3c>)
 800adb2:	f04f 32ff 	mov.w	r2, #4294967295
 800adb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800adb8:	e008      	b.n	800adcc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adba:	4b07      	ldr	r3, [pc, #28]	; (800add8 <prvResetNextTaskUnblockTime+0x38>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	68db      	ldr	r3, [r3, #12]
 800adc0:	68db      	ldr	r3, [r3, #12]
 800adc2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	4a04      	ldr	r2, [pc, #16]	; (800addc <prvResetNextTaskUnblockTime+0x3c>)
 800adca:	6013      	str	r3, [r2, #0]
}
 800adcc:	bf00      	nop
 800adce:	370c      	adds	r7, #12
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr
 800add8:	20001358 	.word	0x20001358
 800addc:	200013c0 	.word	0x200013c0

0800ade0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ade0:	b480      	push	{r7}
 800ade2:	b083      	sub	sp, #12
 800ade4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ade6:	4b0b      	ldr	r3, [pc, #44]	; (800ae14 <xTaskGetSchedulerState+0x34>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d102      	bne.n	800adf4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800adee:	2301      	movs	r3, #1
 800adf0:	607b      	str	r3, [r7, #4]
 800adf2:	e008      	b.n	800ae06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adf4:	4b08      	ldr	r3, [pc, #32]	; (800ae18 <xTaskGetSchedulerState+0x38>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d102      	bne.n	800ae02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800adfc:	2302      	movs	r3, #2
 800adfe:	607b      	str	r3, [r7, #4]
 800ae00:	e001      	b.n	800ae06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ae02:	2300      	movs	r3, #0
 800ae04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ae06:	687b      	ldr	r3, [r7, #4]
	}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	370c      	adds	r7, #12
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae12:	4770      	bx	lr
 800ae14:	200013ac 	.word	0x200013ac
 800ae18:	200013c8 	.word	0x200013c8

0800ae1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b086      	sub	sp, #24
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d056      	beq.n	800aee0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ae32:	4b2e      	ldr	r3, [pc, #184]	; (800aeec <xTaskPriorityDisinherit+0xd0>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	693a      	ldr	r2, [r7, #16]
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d00a      	beq.n	800ae52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae40:	f383 8811 	msr	BASEPRI, r3
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	60fb      	str	r3, [r7, #12]
}
 800ae4e:	bf00      	nop
 800ae50:	e7fe      	b.n	800ae50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d10a      	bne.n	800ae70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ae5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae5e:	f383 8811 	msr	BASEPRI, r3
 800ae62:	f3bf 8f6f 	isb	sy
 800ae66:	f3bf 8f4f 	dsb	sy
 800ae6a:	60bb      	str	r3, [r7, #8]
}
 800ae6c:	bf00      	nop
 800ae6e:	e7fe      	b.n	800ae6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae74:	1e5a      	subs	r2, r3, #1
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae82:	429a      	cmp	r2, r3
 800ae84:	d02c      	beq.n	800aee0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d128      	bne.n	800aee0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	3304      	adds	r3, #4
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fe fb7a 	bl	800958c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aea4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeb0:	4b0f      	ldr	r3, [pc, #60]	; (800aef0 <xTaskPriorityDisinherit+0xd4>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d903      	bls.n	800aec0 <xTaskPriorityDisinherit+0xa4>
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aebc:	4a0c      	ldr	r2, [pc, #48]	; (800aef0 <xTaskPriorityDisinherit+0xd4>)
 800aebe:	6013      	str	r3, [r2, #0]
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aec4:	4613      	mov	r3, r2
 800aec6:	009b      	lsls	r3, r3, #2
 800aec8:	4413      	add	r3, r2
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	4a09      	ldr	r2, [pc, #36]	; (800aef4 <xTaskPriorityDisinherit+0xd8>)
 800aece:	441a      	add	r2, r3
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	3304      	adds	r3, #4
 800aed4:	4619      	mov	r1, r3
 800aed6:	4610      	mov	r0, r2
 800aed8:	f7fe fafb 	bl	80094d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aedc:	2301      	movs	r3, #1
 800aede:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aee0:	697b      	ldr	r3, [r7, #20]
	}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3718      	adds	r7, #24
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}
 800aeea:	bf00      	nop
 800aeec:	20000ecc 	.word	0x20000ecc
 800aef0:	200013a8 	.word	0x200013a8
 800aef4:	20000ed0 	.word	0x20000ed0

0800aef8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800af02:	4b21      	ldr	r3, [pc, #132]	; (800af88 <prvAddCurrentTaskToDelayedList+0x90>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af08:	4b20      	ldr	r3, [pc, #128]	; (800af8c <prvAddCurrentTaskToDelayedList+0x94>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	3304      	adds	r3, #4
 800af0e:	4618      	mov	r0, r3
 800af10:	f7fe fb3c 	bl	800958c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af1a:	d10a      	bne.n	800af32 <prvAddCurrentTaskToDelayedList+0x3a>
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d007      	beq.n	800af32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af22:	4b1a      	ldr	r3, [pc, #104]	; (800af8c <prvAddCurrentTaskToDelayedList+0x94>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	3304      	adds	r3, #4
 800af28:	4619      	mov	r1, r3
 800af2a:	4819      	ldr	r0, [pc, #100]	; (800af90 <prvAddCurrentTaskToDelayedList+0x98>)
 800af2c:	f7fe fad1 	bl	80094d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af30:	e026      	b.n	800af80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af32:	68fa      	ldr	r2, [r7, #12]
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4413      	add	r3, r2
 800af38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af3a:	4b14      	ldr	r3, [pc, #80]	; (800af8c <prvAddCurrentTaskToDelayedList+0x94>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	68ba      	ldr	r2, [r7, #8]
 800af40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af42:	68ba      	ldr	r2, [r7, #8]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	429a      	cmp	r2, r3
 800af48:	d209      	bcs.n	800af5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af4a:	4b12      	ldr	r3, [pc, #72]	; (800af94 <prvAddCurrentTaskToDelayedList+0x9c>)
 800af4c:	681a      	ldr	r2, [r3, #0]
 800af4e:	4b0f      	ldr	r3, [pc, #60]	; (800af8c <prvAddCurrentTaskToDelayedList+0x94>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	3304      	adds	r3, #4
 800af54:	4619      	mov	r1, r3
 800af56:	4610      	mov	r0, r2
 800af58:	f7fe fadf 	bl	800951a <vListInsert>
}
 800af5c:	e010      	b.n	800af80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af5e:	4b0e      	ldr	r3, [pc, #56]	; (800af98 <prvAddCurrentTaskToDelayedList+0xa0>)
 800af60:	681a      	ldr	r2, [r3, #0]
 800af62:	4b0a      	ldr	r3, [pc, #40]	; (800af8c <prvAddCurrentTaskToDelayedList+0x94>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	3304      	adds	r3, #4
 800af68:	4619      	mov	r1, r3
 800af6a:	4610      	mov	r0, r2
 800af6c:	f7fe fad5 	bl	800951a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800af70:	4b0a      	ldr	r3, [pc, #40]	; (800af9c <prvAddCurrentTaskToDelayedList+0xa4>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	68ba      	ldr	r2, [r7, #8]
 800af76:	429a      	cmp	r2, r3
 800af78:	d202      	bcs.n	800af80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800af7a:	4a08      	ldr	r2, [pc, #32]	; (800af9c <prvAddCurrentTaskToDelayedList+0xa4>)
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	6013      	str	r3, [r2, #0]
}
 800af80:	bf00      	nop
 800af82:	3710      	adds	r7, #16
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}
 800af88:	200013a4 	.word	0x200013a4
 800af8c:	20000ecc 	.word	0x20000ecc
 800af90:	2000138c 	.word	0x2000138c
 800af94:	2000135c 	.word	0x2000135c
 800af98:	20001358 	.word	0x20001358
 800af9c:	200013c0 	.word	0x200013c0

0800afa0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b08a      	sub	sp, #40	; 0x28
 800afa4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800afa6:	2300      	movs	r3, #0
 800afa8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800afaa:	f000 fb07 	bl	800b5bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800afae:	4b1c      	ldr	r3, [pc, #112]	; (800b020 <xTimerCreateTimerTask+0x80>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d021      	beq.n	800affa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800afb6:	2300      	movs	r3, #0
 800afb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800afba:	2300      	movs	r3, #0
 800afbc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800afbe:	1d3a      	adds	r2, r7, #4
 800afc0:	f107 0108 	add.w	r1, r7, #8
 800afc4:	f107 030c 	add.w	r3, r7, #12
 800afc8:	4618      	mov	r0, r3
 800afca:	f7fe fa3b 	bl	8009444 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800afce:	6879      	ldr	r1, [r7, #4]
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	9202      	str	r2, [sp, #8]
 800afd6:	9301      	str	r3, [sp, #4]
 800afd8:	2302      	movs	r3, #2
 800afda:	9300      	str	r3, [sp, #0]
 800afdc:	2300      	movs	r3, #0
 800afde:	460a      	mov	r2, r1
 800afe0:	4910      	ldr	r1, [pc, #64]	; (800b024 <xTimerCreateTimerTask+0x84>)
 800afe2:	4811      	ldr	r0, [pc, #68]	; (800b028 <xTimerCreateTimerTask+0x88>)
 800afe4:	f7ff f8a2 	bl	800a12c <xTaskCreateStatic>
 800afe8:	4603      	mov	r3, r0
 800afea:	4a10      	ldr	r2, [pc, #64]	; (800b02c <xTimerCreateTimerTask+0x8c>)
 800afec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800afee:	4b0f      	ldr	r3, [pc, #60]	; (800b02c <xTimerCreateTimerTask+0x8c>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d001      	beq.n	800affa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aff6:	2301      	movs	r3, #1
 800aff8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d10a      	bne.n	800b016 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b004:	f383 8811 	msr	BASEPRI, r3
 800b008:	f3bf 8f6f 	isb	sy
 800b00c:	f3bf 8f4f 	dsb	sy
 800b010:	613b      	str	r3, [r7, #16]
}
 800b012:	bf00      	nop
 800b014:	e7fe      	b.n	800b014 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b016:	697b      	ldr	r3, [r7, #20]
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3718      	adds	r7, #24
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}
 800b020:	200013fc 	.word	0x200013fc
 800b024:	0800d420 	.word	0x0800d420
 800b028:	0800b165 	.word	0x0800b165
 800b02c:	20001400 	.word	0x20001400

0800b030 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b08a      	sub	sp, #40	; 0x28
 800b034:	af00      	add	r7, sp, #0
 800b036:	60f8      	str	r0, [r7, #12]
 800b038:	60b9      	str	r1, [r7, #8]
 800b03a:	607a      	str	r2, [r7, #4]
 800b03c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b03e:	2300      	movs	r3, #0
 800b040:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d10a      	bne.n	800b05e <xTimerGenericCommand+0x2e>
	__asm volatile
 800b048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b04c:	f383 8811 	msr	BASEPRI, r3
 800b050:	f3bf 8f6f 	isb	sy
 800b054:	f3bf 8f4f 	dsb	sy
 800b058:	623b      	str	r3, [r7, #32]
}
 800b05a:	bf00      	nop
 800b05c:	e7fe      	b.n	800b05c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b05e:	4b1a      	ldr	r3, [pc, #104]	; (800b0c8 <xTimerGenericCommand+0x98>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d02a      	beq.n	800b0bc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	2b05      	cmp	r3, #5
 800b076:	dc18      	bgt.n	800b0aa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b078:	f7ff feb2 	bl	800ade0 <xTaskGetSchedulerState>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b02      	cmp	r3, #2
 800b080:	d109      	bne.n	800b096 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b082:	4b11      	ldr	r3, [pc, #68]	; (800b0c8 <xTimerGenericCommand+0x98>)
 800b084:	6818      	ldr	r0, [r3, #0]
 800b086:	f107 0110 	add.w	r1, r7, #16
 800b08a:	2300      	movs	r3, #0
 800b08c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b08e:	f7fe fbe5 	bl	800985c <xQueueGenericSend>
 800b092:	6278      	str	r0, [r7, #36]	; 0x24
 800b094:	e012      	b.n	800b0bc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b096:	4b0c      	ldr	r3, [pc, #48]	; (800b0c8 <xTimerGenericCommand+0x98>)
 800b098:	6818      	ldr	r0, [r3, #0]
 800b09a:	f107 0110 	add.w	r1, r7, #16
 800b09e:	2300      	movs	r3, #0
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f7fe fbdb 	bl	800985c <xQueueGenericSend>
 800b0a6:	6278      	str	r0, [r7, #36]	; 0x24
 800b0a8:	e008      	b.n	800b0bc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b0aa:	4b07      	ldr	r3, [pc, #28]	; (800b0c8 <xTimerGenericCommand+0x98>)
 800b0ac:	6818      	ldr	r0, [r3, #0]
 800b0ae:	f107 0110 	add.w	r1, r7, #16
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	683a      	ldr	r2, [r7, #0]
 800b0b6:	f7fe fccf 	bl	8009a58 <xQueueGenericSendFromISR>
 800b0ba:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3728      	adds	r7, #40	; 0x28
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}
 800b0c6:	bf00      	nop
 800b0c8:	200013fc 	.word	0x200013fc

0800b0cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b088      	sub	sp, #32
 800b0d0:	af02      	add	r7, sp, #8
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0d6:	4b22      	ldr	r3, [pc, #136]	; (800b160 <prvProcessExpiredTimer+0x94>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	68db      	ldr	r3, [r3, #12]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b0e0:	697b      	ldr	r3, [r7, #20]
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fe fa51 	bl	800958c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b0f0:	f003 0304 	and.w	r3, r3, #4
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d022      	beq.n	800b13e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	699a      	ldr	r2, [r3, #24]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	18d1      	adds	r1, r2, r3
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	683a      	ldr	r2, [r7, #0]
 800b104:	6978      	ldr	r0, [r7, #20]
 800b106:	f000 f8d1 	bl	800b2ac <prvInsertTimerInActiveList>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d01f      	beq.n	800b150 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b110:	2300      	movs	r3, #0
 800b112:	9300      	str	r3, [sp, #0]
 800b114:	2300      	movs	r3, #0
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	2100      	movs	r1, #0
 800b11a:	6978      	ldr	r0, [r7, #20]
 800b11c:	f7ff ff88 	bl	800b030 <xTimerGenericCommand>
 800b120:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d113      	bne.n	800b150 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b12c:	f383 8811 	msr	BASEPRI, r3
 800b130:	f3bf 8f6f 	isb	sy
 800b134:	f3bf 8f4f 	dsb	sy
 800b138:	60fb      	str	r3, [r7, #12]
}
 800b13a:	bf00      	nop
 800b13c:	e7fe      	b.n	800b13c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b144:	f023 0301 	bic.w	r3, r3, #1
 800b148:	b2da      	uxtb	r2, r3
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	6a1b      	ldr	r3, [r3, #32]
 800b154:	6978      	ldr	r0, [r7, #20]
 800b156:	4798      	blx	r3
}
 800b158:	bf00      	nop
 800b15a:	3718      	adds	r7, #24
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}
 800b160:	200013f4 	.word	0x200013f4

0800b164 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b084      	sub	sp, #16
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b16c:	f107 0308 	add.w	r3, r7, #8
 800b170:	4618      	mov	r0, r3
 800b172:	f000 f857 	bl	800b224 <prvGetNextExpireTime>
 800b176:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	4619      	mov	r1, r3
 800b17c:	68f8      	ldr	r0, [r7, #12]
 800b17e:	f000 f803 	bl	800b188 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b182:	f000 f8d5 	bl	800b330 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b186:	e7f1      	b.n	800b16c <prvTimerTask+0x8>

0800b188 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b192:	f7ff fa27 	bl	800a5e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b196:	f107 0308 	add.w	r3, r7, #8
 800b19a:	4618      	mov	r0, r3
 800b19c:	f000 f866 	bl	800b26c <prvSampleTimeNow>
 800b1a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d130      	bne.n	800b20a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d10a      	bne.n	800b1c4 <prvProcessTimerOrBlockTask+0x3c>
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	429a      	cmp	r2, r3
 800b1b4:	d806      	bhi.n	800b1c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b1b6:	f7ff fa23 	bl	800a600 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b1ba:	68f9      	ldr	r1, [r7, #12]
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7ff ff85 	bl	800b0cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b1c2:	e024      	b.n	800b20e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d008      	beq.n	800b1dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b1ca:	4b13      	ldr	r3, [pc, #76]	; (800b218 <prvProcessTimerOrBlockTask+0x90>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d101      	bne.n	800b1d8 <prvProcessTimerOrBlockTask+0x50>
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	e000      	b.n	800b1da <prvProcessTimerOrBlockTask+0x52>
 800b1d8:	2300      	movs	r3, #0
 800b1da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b1dc:	4b0f      	ldr	r3, [pc, #60]	; (800b21c <prvProcessTimerOrBlockTask+0x94>)
 800b1de:	6818      	ldr	r0, [r3, #0]
 800b1e0:	687a      	ldr	r2, [r7, #4]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	1ad3      	subs	r3, r2, r3
 800b1e6:	683a      	ldr	r2, [r7, #0]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	f7fe ff6b 	bl	800a0c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b1ee:	f7ff fa07 	bl	800a600 <xTaskResumeAll>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d10a      	bne.n	800b20e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b1f8:	4b09      	ldr	r3, [pc, #36]	; (800b220 <prvProcessTimerOrBlockTask+0x98>)
 800b1fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1fe:	601a      	str	r2, [r3, #0]
 800b200:	f3bf 8f4f 	dsb	sy
 800b204:	f3bf 8f6f 	isb	sy
}
 800b208:	e001      	b.n	800b20e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b20a:	f7ff f9f9 	bl	800a600 <xTaskResumeAll>
}
 800b20e:	bf00      	nop
 800b210:	3710      	adds	r7, #16
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	200013f8 	.word	0x200013f8
 800b21c:	200013fc 	.word	0x200013fc
 800b220:	e000ed04 	.word	0xe000ed04

0800b224 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b224:	b480      	push	{r7}
 800b226:	b085      	sub	sp, #20
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b22c:	4b0e      	ldr	r3, [pc, #56]	; (800b268 <prvGetNextExpireTime+0x44>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d101      	bne.n	800b23a <prvGetNextExpireTime+0x16>
 800b236:	2201      	movs	r2, #1
 800b238:	e000      	b.n	800b23c <prvGetNextExpireTime+0x18>
 800b23a:	2200      	movs	r2, #0
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d105      	bne.n	800b254 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b248:	4b07      	ldr	r3, [pc, #28]	; (800b268 <prvGetNextExpireTime+0x44>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	68db      	ldr	r3, [r3, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	60fb      	str	r3, [r7, #12]
 800b252:	e001      	b.n	800b258 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b254:	2300      	movs	r3, #0
 800b256:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b258:	68fb      	ldr	r3, [r7, #12]
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3714      	adds	r7, #20
 800b25e:	46bd      	mov	sp, r7
 800b260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b264:	4770      	bx	lr
 800b266:	bf00      	nop
 800b268:	200013f4 	.word	0x200013f4

0800b26c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b084      	sub	sp, #16
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b274:	f7ff fa62 	bl	800a73c <xTaskGetTickCount>
 800b278:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b27a:	4b0b      	ldr	r3, [pc, #44]	; (800b2a8 <prvSampleTimeNow+0x3c>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	68fa      	ldr	r2, [r7, #12]
 800b280:	429a      	cmp	r2, r3
 800b282:	d205      	bcs.n	800b290 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b284:	f000 f936 	bl	800b4f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2201      	movs	r2, #1
 800b28c:	601a      	str	r2, [r3, #0]
 800b28e:	e002      	b.n	800b296 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2200      	movs	r2, #0
 800b294:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b296:	4a04      	ldr	r2, [pc, #16]	; (800b2a8 <prvSampleTimeNow+0x3c>)
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b29c:	68fb      	ldr	r3, [r7, #12]
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3710      	adds	r7, #16
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
 800b2a6:	bf00      	nop
 800b2a8:	20001404 	.word	0x20001404

0800b2ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b086      	sub	sp, #24
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	60b9      	str	r1, [r7, #8]
 800b2b6:	607a      	str	r2, [r7, #4]
 800b2b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	68ba      	ldr	r2, [r7, #8]
 800b2c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	68fa      	ldr	r2, [r7, #12]
 800b2c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b2ca:	68ba      	ldr	r2, [r7, #8]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d812      	bhi.n	800b2f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2d2:	687a      	ldr	r2, [r7, #4]
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	1ad2      	subs	r2, r2, r3
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	699b      	ldr	r3, [r3, #24]
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d302      	bcc.n	800b2e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	617b      	str	r3, [r7, #20]
 800b2e4:	e01b      	b.n	800b31e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b2e6:	4b10      	ldr	r3, [pc, #64]	; (800b328 <prvInsertTimerInActiveList+0x7c>)
 800b2e8:	681a      	ldr	r2, [r3, #0]
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	3304      	adds	r3, #4
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	4610      	mov	r0, r2
 800b2f2:	f7fe f912 	bl	800951a <vListInsert>
 800b2f6:	e012      	b.n	800b31e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d206      	bcs.n	800b30e <prvInsertTimerInActiveList+0x62>
 800b300:	68ba      	ldr	r2, [r7, #8]
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	429a      	cmp	r2, r3
 800b306:	d302      	bcc.n	800b30e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b308:	2301      	movs	r3, #1
 800b30a:	617b      	str	r3, [r7, #20]
 800b30c:	e007      	b.n	800b31e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b30e:	4b07      	ldr	r3, [pc, #28]	; (800b32c <prvInsertTimerInActiveList+0x80>)
 800b310:	681a      	ldr	r2, [r3, #0]
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	3304      	adds	r3, #4
 800b316:	4619      	mov	r1, r3
 800b318:	4610      	mov	r0, r2
 800b31a:	f7fe f8fe 	bl	800951a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b31e:	697b      	ldr	r3, [r7, #20]
}
 800b320:	4618      	mov	r0, r3
 800b322:	3718      	adds	r7, #24
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	200013f8 	.word	0x200013f8
 800b32c:	200013f4 	.word	0x200013f4

0800b330 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b08e      	sub	sp, #56	; 0x38
 800b334:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b336:	e0ca      	b.n	800b4ce <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	da18      	bge.n	800b370 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b33e:	1d3b      	adds	r3, r7, #4
 800b340:	3304      	adds	r3, #4
 800b342:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b346:	2b00      	cmp	r3, #0
 800b348:	d10a      	bne.n	800b360 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b34a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b34e:	f383 8811 	msr	BASEPRI, r3
 800b352:	f3bf 8f6f 	isb	sy
 800b356:	f3bf 8f4f 	dsb	sy
 800b35a:	61fb      	str	r3, [r7, #28]
}
 800b35c:	bf00      	nop
 800b35e:	e7fe      	b.n	800b35e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b366:	6850      	ldr	r0, [r2, #4]
 800b368:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b36a:	6892      	ldr	r2, [r2, #8]
 800b36c:	4611      	mov	r1, r2
 800b36e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2b00      	cmp	r3, #0
 800b374:	f2c0 80ab 	blt.w	800b4ce <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b37e:	695b      	ldr	r3, [r3, #20]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d004      	beq.n	800b38e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b386:	3304      	adds	r3, #4
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fe f8ff 	bl	800958c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b38e:	463b      	mov	r3, r7
 800b390:	4618      	mov	r0, r3
 800b392:	f7ff ff6b 	bl	800b26c <prvSampleTimeNow>
 800b396:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2b09      	cmp	r3, #9
 800b39c:	f200 8096 	bhi.w	800b4cc <prvProcessReceivedCommands+0x19c>
 800b3a0:	a201      	add	r2, pc, #4	; (adr r2, 800b3a8 <prvProcessReceivedCommands+0x78>)
 800b3a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3a6:	bf00      	nop
 800b3a8:	0800b3d1 	.word	0x0800b3d1
 800b3ac:	0800b3d1 	.word	0x0800b3d1
 800b3b0:	0800b3d1 	.word	0x0800b3d1
 800b3b4:	0800b445 	.word	0x0800b445
 800b3b8:	0800b459 	.word	0x0800b459
 800b3bc:	0800b4a3 	.word	0x0800b4a3
 800b3c0:	0800b3d1 	.word	0x0800b3d1
 800b3c4:	0800b3d1 	.word	0x0800b3d1
 800b3c8:	0800b445 	.word	0x0800b445
 800b3cc:	0800b459 	.word	0x0800b459
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b3d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b3d6:	f043 0301 	orr.w	r3, r3, #1
 800b3da:	b2da      	uxtb	r2, r3
 800b3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b3e2:	68ba      	ldr	r2, [r7, #8]
 800b3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3e6:	699b      	ldr	r3, [r3, #24]
 800b3e8:	18d1      	adds	r1, r2, r3
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3f0:	f7ff ff5c 	bl	800b2ac <prvInsertTimerInActiveList>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d069      	beq.n	800b4ce <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fc:	6a1b      	ldr	r3, [r3, #32]
 800b3fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b400:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b404:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b408:	f003 0304 	and.w	r3, r3, #4
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d05e      	beq.n	800b4ce <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b414:	699b      	ldr	r3, [r3, #24]
 800b416:	441a      	add	r2, r3
 800b418:	2300      	movs	r3, #0
 800b41a:	9300      	str	r3, [sp, #0]
 800b41c:	2300      	movs	r3, #0
 800b41e:	2100      	movs	r1, #0
 800b420:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b422:	f7ff fe05 	bl	800b030 <xTimerGenericCommand>
 800b426:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b428:	6a3b      	ldr	r3, [r7, #32]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d14f      	bne.n	800b4ce <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b432:	f383 8811 	msr	BASEPRI, r3
 800b436:	f3bf 8f6f 	isb	sy
 800b43a:	f3bf 8f4f 	dsb	sy
 800b43e:	61bb      	str	r3, [r7, #24]
}
 800b440:	bf00      	nop
 800b442:	e7fe      	b.n	800b442 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b446:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b44a:	f023 0301 	bic.w	r3, r3, #1
 800b44e:	b2da      	uxtb	r2, r3
 800b450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b452:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b456:	e03a      	b.n	800b4ce <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b45a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b45e:	f043 0301 	orr.w	r3, r3, #1
 800b462:	b2da      	uxtb	r2, r3
 800b464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b466:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b46a:	68ba      	ldr	r2, [r7, #8]
 800b46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b46e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b472:	699b      	ldr	r3, [r3, #24]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d10a      	bne.n	800b48e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47c:	f383 8811 	msr	BASEPRI, r3
 800b480:	f3bf 8f6f 	isb	sy
 800b484:	f3bf 8f4f 	dsb	sy
 800b488:	617b      	str	r3, [r7, #20]
}
 800b48a:	bf00      	nop
 800b48c:	e7fe      	b.n	800b48c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b490:	699a      	ldr	r2, [r3, #24]
 800b492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b494:	18d1      	adds	r1, r2, r3
 800b496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b49a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b49c:	f7ff ff06 	bl	800b2ac <prvInsertTimerInActiveList>
					break;
 800b4a0:	e015      	b.n	800b4ce <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b4a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4a8:	f003 0302 	and.w	r3, r3, #2
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d103      	bne.n	800b4b8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b4b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b4b2:	f000 fbdd 	bl	800bc70 <vPortFree>
 800b4b6:	e00a      	b.n	800b4ce <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4be:	f023 0301 	bic.w	r3, r3, #1
 800b4c2:	b2da      	uxtb	r2, r3
 800b4c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b4ca:	e000      	b.n	800b4ce <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800b4cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b4ce:	4b08      	ldr	r3, [pc, #32]	; (800b4f0 <prvProcessReceivedCommands+0x1c0>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	1d39      	adds	r1, r7, #4
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f7fe fb5a 	bl	8009b90 <xQueueReceive>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	f47f af2a 	bne.w	800b338 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b4e4:	bf00      	nop
 800b4e6:	bf00      	nop
 800b4e8:	3730      	adds	r7, #48	; 0x30
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}
 800b4ee:	bf00      	nop
 800b4f0:	200013fc 	.word	0x200013fc

0800b4f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b088      	sub	sp, #32
 800b4f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b4fa:	e048      	b.n	800b58e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b4fc:	4b2d      	ldr	r3, [pc, #180]	; (800b5b4 <prvSwitchTimerLists+0xc0>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	68db      	ldr	r3, [r3, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b506:	4b2b      	ldr	r3, [pc, #172]	; (800b5b4 <prvSwitchTimerLists+0xc0>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	68db      	ldr	r3, [r3, #12]
 800b50c:	68db      	ldr	r3, [r3, #12]
 800b50e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	3304      	adds	r3, #4
 800b514:	4618      	mov	r0, r3
 800b516:	f7fe f839 	bl	800958c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	6a1b      	ldr	r3, [r3, #32]
 800b51e:	68f8      	ldr	r0, [r7, #12]
 800b520:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b528:	f003 0304 	and.w	r3, r3, #4
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d02e      	beq.n	800b58e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	699b      	ldr	r3, [r3, #24]
 800b534:	693a      	ldr	r2, [r7, #16]
 800b536:	4413      	add	r3, r2
 800b538:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b53a:	68ba      	ldr	r2, [r7, #8]
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	429a      	cmp	r2, r3
 800b540:	d90e      	bls.n	800b560 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	68ba      	ldr	r2, [r7, #8]
 800b546:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b54e:	4b19      	ldr	r3, [pc, #100]	; (800b5b4 <prvSwitchTimerLists+0xc0>)
 800b550:	681a      	ldr	r2, [r3, #0]
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	3304      	adds	r3, #4
 800b556:	4619      	mov	r1, r3
 800b558:	4610      	mov	r0, r2
 800b55a:	f7fd ffde 	bl	800951a <vListInsert>
 800b55e:	e016      	b.n	800b58e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b560:	2300      	movs	r3, #0
 800b562:	9300      	str	r3, [sp, #0]
 800b564:	2300      	movs	r3, #0
 800b566:	693a      	ldr	r2, [r7, #16]
 800b568:	2100      	movs	r1, #0
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f7ff fd60 	bl	800b030 <xTimerGenericCommand>
 800b570:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d10a      	bne.n	800b58e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b57c:	f383 8811 	msr	BASEPRI, r3
 800b580:	f3bf 8f6f 	isb	sy
 800b584:	f3bf 8f4f 	dsb	sy
 800b588:	603b      	str	r3, [r7, #0]
}
 800b58a:	bf00      	nop
 800b58c:	e7fe      	b.n	800b58c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b58e:	4b09      	ldr	r3, [pc, #36]	; (800b5b4 <prvSwitchTimerLists+0xc0>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d1b1      	bne.n	800b4fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b598:	4b06      	ldr	r3, [pc, #24]	; (800b5b4 <prvSwitchTimerLists+0xc0>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b59e:	4b06      	ldr	r3, [pc, #24]	; (800b5b8 <prvSwitchTimerLists+0xc4>)
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	4a04      	ldr	r2, [pc, #16]	; (800b5b4 <prvSwitchTimerLists+0xc0>)
 800b5a4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b5a6:	4a04      	ldr	r2, [pc, #16]	; (800b5b8 <prvSwitchTimerLists+0xc4>)
 800b5a8:	697b      	ldr	r3, [r7, #20]
 800b5aa:	6013      	str	r3, [r2, #0]
}
 800b5ac:	bf00      	nop
 800b5ae:	3718      	adds	r7, #24
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd80      	pop	{r7, pc}
 800b5b4:	200013f4 	.word	0x200013f4
 800b5b8:	200013f8 	.word	0x200013f8

0800b5bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b5c2:	f000 f967 	bl	800b894 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b5c6:	4b15      	ldr	r3, [pc, #84]	; (800b61c <prvCheckForValidListAndQueue+0x60>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d120      	bne.n	800b610 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b5ce:	4814      	ldr	r0, [pc, #80]	; (800b620 <prvCheckForValidListAndQueue+0x64>)
 800b5d0:	f7fd ff52 	bl	8009478 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b5d4:	4813      	ldr	r0, [pc, #76]	; (800b624 <prvCheckForValidListAndQueue+0x68>)
 800b5d6:	f7fd ff4f 	bl	8009478 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b5da:	4b13      	ldr	r3, [pc, #76]	; (800b628 <prvCheckForValidListAndQueue+0x6c>)
 800b5dc:	4a10      	ldr	r2, [pc, #64]	; (800b620 <prvCheckForValidListAndQueue+0x64>)
 800b5de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b5e0:	4b12      	ldr	r3, [pc, #72]	; (800b62c <prvCheckForValidListAndQueue+0x70>)
 800b5e2:	4a10      	ldr	r2, [pc, #64]	; (800b624 <prvCheckForValidListAndQueue+0x68>)
 800b5e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	9300      	str	r3, [sp, #0]
 800b5ea:	4b11      	ldr	r3, [pc, #68]	; (800b630 <prvCheckForValidListAndQueue+0x74>)
 800b5ec:	4a11      	ldr	r2, [pc, #68]	; (800b634 <prvCheckForValidListAndQueue+0x78>)
 800b5ee:	2110      	movs	r1, #16
 800b5f0:	200a      	movs	r0, #10
 800b5f2:	f7fe f85d 	bl	80096b0 <xQueueGenericCreateStatic>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	4a08      	ldr	r2, [pc, #32]	; (800b61c <prvCheckForValidListAndQueue+0x60>)
 800b5fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b5fc:	4b07      	ldr	r3, [pc, #28]	; (800b61c <prvCheckForValidListAndQueue+0x60>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d005      	beq.n	800b610 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b604:	4b05      	ldr	r3, [pc, #20]	; (800b61c <prvCheckForValidListAndQueue+0x60>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	490b      	ldr	r1, [pc, #44]	; (800b638 <prvCheckForValidListAndQueue+0x7c>)
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7fe fd30 	bl	800a070 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b610:	f000 f970 	bl	800b8f4 <vPortExitCritical>
}
 800b614:	bf00      	nop
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	bf00      	nop
 800b61c:	200013fc 	.word	0x200013fc
 800b620:	200013cc 	.word	0x200013cc
 800b624:	200013e0 	.word	0x200013e0
 800b628:	200013f4 	.word	0x200013f4
 800b62c:	200013f8 	.word	0x200013f8
 800b630:	200014a8 	.word	0x200014a8
 800b634:	20001408 	.word	0x20001408
 800b638:	0800d428 	.word	0x0800d428

0800b63c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b63c:	b480      	push	{r7}
 800b63e:	b085      	sub	sp, #20
 800b640:	af00      	add	r7, sp, #0
 800b642:	60f8      	str	r0, [r7, #12]
 800b644:	60b9      	str	r1, [r7, #8]
 800b646:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	3b04      	subs	r3, #4
 800b64c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b654:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	3b04      	subs	r3, #4
 800b65a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	f023 0201 	bic.w	r2, r3, #1
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	3b04      	subs	r3, #4
 800b66a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b66c:	4a0c      	ldr	r2, [pc, #48]	; (800b6a0 <pxPortInitialiseStack+0x64>)
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	3b14      	subs	r3, #20
 800b676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	3b04      	subs	r3, #4
 800b682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f06f 0202 	mvn.w	r2, #2
 800b68a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	3b20      	subs	r3, #32
 800b690:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b692:	68fb      	ldr	r3, [r7, #12]
}
 800b694:	4618      	mov	r0, r3
 800b696:	3714      	adds	r7, #20
 800b698:	46bd      	mov	sp, r7
 800b69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69e:	4770      	bx	lr
 800b6a0:	0800b6a5 	.word	0x0800b6a5

0800b6a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b085      	sub	sp, #20
 800b6a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b6ae:	4b12      	ldr	r3, [pc, #72]	; (800b6f8 <prvTaskExitError+0x54>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6b6:	d00a      	beq.n	800b6ce <prvTaskExitError+0x2a>
	__asm volatile
 800b6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6bc:	f383 8811 	msr	BASEPRI, r3
 800b6c0:	f3bf 8f6f 	isb	sy
 800b6c4:	f3bf 8f4f 	dsb	sy
 800b6c8:	60fb      	str	r3, [r7, #12]
}
 800b6ca:	bf00      	nop
 800b6cc:	e7fe      	b.n	800b6cc <prvTaskExitError+0x28>
	__asm volatile
 800b6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	60bb      	str	r3, [r7, #8]
}
 800b6e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b6e2:	bf00      	nop
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d0fc      	beq.n	800b6e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b6ea:	bf00      	nop
 800b6ec:	bf00      	nop
 800b6ee:	3714      	adds	r7, #20
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f6:	4770      	bx	lr
 800b6f8:	200000a4 	.word	0x200000a4
 800b6fc:	00000000 	.word	0x00000000

0800b700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b700:	4b07      	ldr	r3, [pc, #28]	; (800b720 <pxCurrentTCBConst2>)
 800b702:	6819      	ldr	r1, [r3, #0]
 800b704:	6808      	ldr	r0, [r1, #0]
 800b706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b70a:	f380 8809 	msr	PSP, r0
 800b70e:	f3bf 8f6f 	isb	sy
 800b712:	f04f 0000 	mov.w	r0, #0
 800b716:	f380 8811 	msr	BASEPRI, r0
 800b71a:	4770      	bx	lr
 800b71c:	f3af 8000 	nop.w

0800b720 <pxCurrentTCBConst2>:
 800b720:	20000ecc 	.word	0x20000ecc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b724:	bf00      	nop
 800b726:	bf00      	nop

0800b728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b728:	4808      	ldr	r0, [pc, #32]	; (800b74c <prvPortStartFirstTask+0x24>)
 800b72a:	6800      	ldr	r0, [r0, #0]
 800b72c:	6800      	ldr	r0, [r0, #0]
 800b72e:	f380 8808 	msr	MSP, r0
 800b732:	f04f 0000 	mov.w	r0, #0
 800b736:	f380 8814 	msr	CONTROL, r0
 800b73a:	b662      	cpsie	i
 800b73c:	b661      	cpsie	f
 800b73e:	f3bf 8f4f 	dsb	sy
 800b742:	f3bf 8f6f 	isb	sy
 800b746:	df00      	svc	0
 800b748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b74a:	bf00      	nop
 800b74c:	e000ed08 	.word	0xe000ed08

0800b750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b086      	sub	sp, #24
 800b754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b756:	4b46      	ldr	r3, [pc, #280]	; (800b870 <xPortStartScheduler+0x120>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a46      	ldr	r2, [pc, #280]	; (800b874 <xPortStartScheduler+0x124>)
 800b75c:	4293      	cmp	r3, r2
 800b75e:	d10a      	bne.n	800b776 <xPortStartScheduler+0x26>
	__asm volatile
 800b760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b764:	f383 8811 	msr	BASEPRI, r3
 800b768:	f3bf 8f6f 	isb	sy
 800b76c:	f3bf 8f4f 	dsb	sy
 800b770:	613b      	str	r3, [r7, #16]
}
 800b772:	bf00      	nop
 800b774:	e7fe      	b.n	800b774 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b776:	4b3e      	ldr	r3, [pc, #248]	; (800b870 <xPortStartScheduler+0x120>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a3f      	ldr	r2, [pc, #252]	; (800b878 <xPortStartScheduler+0x128>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d10a      	bne.n	800b796 <xPortStartScheduler+0x46>
	__asm volatile
 800b780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b784:	f383 8811 	msr	BASEPRI, r3
 800b788:	f3bf 8f6f 	isb	sy
 800b78c:	f3bf 8f4f 	dsb	sy
 800b790:	60fb      	str	r3, [r7, #12]
}
 800b792:	bf00      	nop
 800b794:	e7fe      	b.n	800b794 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b796:	4b39      	ldr	r3, [pc, #228]	; (800b87c <xPortStartScheduler+0x12c>)
 800b798:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	781b      	ldrb	r3, [r3, #0]
 800b79e:	b2db      	uxtb	r3, r3
 800b7a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	22ff      	movs	r2, #255	; 0xff
 800b7a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	781b      	ldrb	r3, [r3, #0]
 800b7ac:	b2db      	uxtb	r3, r3
 800b7ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b7b0:	78fb      	ldrb	r3, [r7, #3]
 800b7b2:	b2db      	uxtb	r3, r3
 800b7b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b7b8:	b2da      	uxtb	r2, r3
 800b7ba:	4b31      	ldr	r3, [pc, #196]	; (800b880 <xPortStartScheduler+0x130>)
 800b7bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b7be:	4b31      	ldr	r3, [pc, #196]	; (800b884 <xPortStartScheduler+0x134>)
 800b7c0:	2207      	movs	r2, #7
 800b7c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7c4:	e009      	b.n	800b7da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b7c6:	4b2f      	ldr	r3, [pc, #188]	; (800b884 <xPortStartScheduler+0x134>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	4a2d      	ldr	r2, [pc, #180]	; (800b884 <xPortStartScheduler+0x134>)
 800b7ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b7d0:	78fb      	ldrb	r3, [r7, #3]
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	005b      	lsls	r3, r3, #1
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7da:	78fb      	ldrb	r3, [r7, #3]
 800b7dc:	b2db      	uxtb	r3, r3
 800b7de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7e2:	2b80      	cmp	r3, #128	; 0x80
 800b7e4:	d0ef      	beq.n	800b7c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b7e6:	4b27      	ldr	r3, [pc, #156]	; (800b884 <xPortStartScheduler+0x134>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f1c3 0307 	rsb	r3, r3, #7
 800b7ee:	2b04      	cmp	r3, #4
 800b7f0:	d00a      	beq.n	800b808 <xPortStartScheduler+0xb8>
	__asm volatile
 800b7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f6:	f383 8811 	msr	BASEPRI, r3
 800b7fa:	f3bf 8f6f 	isb	sy
 800b7fe:	f3bf 8f4f 	dsb	sy
 800b802:	60bb      	str	r3, [r7, #8]
}
 800b804:	bf00      	nop
 800b806:	e7fe      	b.n	800b806 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b808:	4b1e      	ldr	r3, [pc, #120]	; (800b884 <xPortStartScheduler+0x134>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	021b      	lsls	r3, r3, #8
 800b80e:	4a1d      	ldr	r2, [pc, #116]	; (800b884 <xPortStartScheduler+0x134>)
 800b810:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b812:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <xPortStartScheduler+0x134>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b81a:	4a1a      	ldr	r2, [pc, #104]	; (800b884 <xPortStartScheduler+0x134>)
 800b81c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	b2da      	uxtb	r2, r3
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b826:	4b18      	ldr	r3, [pc, #96]	; (800b888 <xPortStartScheduler+0x138>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	4a17      	ldr	r2, [pc, #92]	; (800b888 <xPortStartScheduler+0x138>)
 800b82c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b830:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b832:	4b15      	ldr	r3, [pc, #84]	; (800b888 <xPortStartScheduler+0x138>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4a14      	ldr	r2, [pc, #80]	; (800b888 <xPortStartScheduler+0x138>)
 800b838:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b83c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b83e:	f000 f8dd 	bl	800b9fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b842:	4b12      	ldr	r3, [pc, #72]	; (800b88c <xPortStartScheduler+0x13c>)
 800b844:	2200      	movs	r2, #0
 800b846:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b848:	f000 f8fc 	bl	800ba44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b84c:	4b10      	ldr	r3, [pc, #64]	; (800b890 <xPortStartScheduler+0x140>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a0f      	ldr	r2, [pc, #60]	; (800b890 <xPortStartScheduler+0x140>)
 800b852:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b856:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b858:	f7ff ff66 	bl	800b728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b85c:	f7ff f84a 	bl	800a8f4 <vTaskSwitchContext>
	prvTaskExitError();
 800b860:	f7ff ff20 	bl	800b6a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	3718      	adds	r7, #24
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	bf00      	nop
 800b870:	e000ed00 	.word	0xe000ed00
 800b874:	410fc271 	.word	0x410fc271
 800b878:	410fc270 	.word	0x410fc270
 800b87c:	e000e400 	.word	0xe000e400
 800b880:	200014f8 	.word	0x200014f8
 800b884:	200014fc 	.word	0x200014fc
 800b888:	e000ed20 	.word	0xe000ed20
 800b88c:	200000a4 	.word	0x200000a4
 800b890:	e000ef34 	.word	0xe000ef34

0800b894 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b894:	b480      	push	{r7}
 800b896:	b083      	sub	sp, #12
 800b898:	af00      	add	r7, sp, #0
	__asm volatile
 800b89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b89e:	f383 8811 	msr	BASEPRI, r3
 800b8a2:	f3bf 8f6f 	isb	sy
 800b8a6:	f3bf 8f4f 	dsb	sy
 800b8aa:	607b      	str	r3, [r7, #4]
}
 800b8ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b8ae:	4b0f      	ldr	r3, [pc, #60]	; (800b8ec <vPortEnterCritical+0x58>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	4a0d      	ldr	r2, [pc, #52]	; (800b8ec <vPortEnterCritical+0x58>)
 800b8b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b8b8:	4b0c      	ldr	r3, [pc, #48]	; (800b8ec <vPortEnterCritical+0x58>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d10f      	bne.n	800b8e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b8c0:	4b0b      	ldr	r3, [pc, #44]	; (800b8f0 <vPortEnterCritical+0x5c>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	b2db      	uxtb	r3, r3
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d00a      	beq.n	800b8e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ce:	f383 8811 	msr	BASEPRI, r3
 800b8d2:	f3bf 8f6f 	isb	sy
 800b8d6:	f3bf 8f4f 	dsb	sy
 800b8da:	603b      	str	r3, [r7, #0]
}
 800b8dc:	bf00      	nop
 800b8de:	e7fe      	b.n	800b8de <vPortEnterCritical+0x4a>
	}
}
 800b8e0:	bf00      	nop
 800b8e2:	370c      	adds	r7, #12
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ea:	4770      	bx	lr
 800b8ec:	200000a4 	.word	0x200000a4
 800b8f0:	e000ed04 	.word	0xe000ed04

0800b8f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b8fa:	4b12      	ldr	r3, [pc, #72]	; (800b944 <vPortExitCritical+0x50>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d10a      	bne.n	800b918 <vPortExitCritical+0x24>
	__asm volatile
 800b902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b906:	f383 8811 	msr	BASEPRI, r3
 800b90a:	f3bf 8f6f 	isb	sy
 800b90e:	f3bf 8f4f 	dsb	sy
 800b912:	607b      	str	r3, [r7, #4]
}
 800b914:	bf00      	nop
 800b916:	e7fe      	b.n	800b916 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b918:	4b0a      	ldr	r3, [pc, #40]	; (800b944 <vPortExitCritical+0x50>)
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	3b01      	subs	r3, #1
 800b91e:	4a09      	ldr	r2, [pc, #36]	; (800b944 <vPortExitCritical+0x50>)
 800b920:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b922:	4b08      	ldr	r3, [pc, #32]	; (800b944 <vPortExitCritical+0x50>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d105      	bne.n	800b936 <vPortExitCritical+0x42>
 800b92a:	2300      	movs	r3, #0
 800b92c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	f383 8811 	msr	BASEPRI, r3
}
 800b934:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b936:	bf00      	nop
 800b938:	370c      	adds	r7, #12
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr
 800b942:	bf00      	nop
 800b944:	200000a4 	.word	0x200000a4
	...

0800b950 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b950:	f3ef 8009 	mrs	r0, PSP
 800b954:	f3bf 8f6f 	isb	sy
 800b958:	4b15      	ldr	r3, [pc, #84]	; (800b9b0 <pxCurrentTCBConst>)
 800b95a:	681a      	ldr	r2, [r3, #0]
 800b95c:	f01e 0f10 	tst.w	lr, #16
 800b960:	bf08      	it	eq
 800b962:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b966:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b96a:	6010      	str	r0, [r2, #0]
 800b96c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b970:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b974:	f380 8811 	msr	BASEPRI, r0
 800b978:	f3bf 8f4f 	dsb	sy
 800b97c:	f3bf 8f6f 	isb	sy
 800b980:	f7fe ffb8 	bl	800a8f4 <vTaskSwitchContext>
 800b984:	f04f 0000 	mov.w	r0, #0
 800b988:	f380 8811 	msr	BASEPRI, r0
 800b98c:	bc09      	pop	{r0, r3}
 800b98e:	6819      	ldr	r1, [r3, #0]
 800b990:	6808      	ldr	r0, [r1, #0]
 800b992:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b996:	f01e 0f10 	tst.w	lr, #16
 800b99a:	bf08      	it	eq
 800b99c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b9a0:	f380 8809 	msr	PSP, r0
 800b9a4:	f3bf 8f6f 	isb	sy
 800b9a8:	4770      	bx	lr
 800b9aa:	bf00      	nop
 800b9ac:	f3af 8000 	nop.w

0800b9b0 <pxCurrentTCBConst>:
 800b9b0:	20000ecc 	.word	0x20000ecc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b9b4:	bf00      	nop
 800b9b6:	bf00      	nop

0800b9b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b082      	sub	sp, #8
 800b9bc:	af00      	add	r7, sp, #0
	__asm volatile
 800b9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c2:	f383 8811 	msr	BASEPRI, r3
 800b9c6:	f3bf 8f6f 	isb	sy
 800b9ca:	f3bf 8f4f 	dsb	sy
 800b9ce:	607b      	str	r3, [r7, #4]
}
 800b9d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b9d2:	f7fe fed5 	bl	800a780 <xTaskIncrementTick>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d003      	beq.n	800b9e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b9dc:	4b06      	ldr	r3, [pc, #24]	; (800b9f8 <xPortSysTickHandler+0x40>)
 800b9de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9e2:	601a      	str	r2, [r3, #0]
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	f383 8811 	msr	BASEPRI, r3
}
 800b9ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b9f0:	bf00      	nop
 800b9f2:	3708      	adds	r7, #8
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	e000ed04 	.word	0xe000ed04

0800b9fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ba00:	4b0b      	ldr	r3, [pc, #44]	; (800ba30 <vPortSetupTimerInterrupt+0x34>)
 800ba02:	2200      	movs	r2, #0
 800ba04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ba06:	4b0b      	ldr	r3, [pc, #44]	; (800ba34 <vPortSetupTimerInterrupt+0x38>)
 800ba08:	2200      	movs	r2, #0
 800ba0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ba0c:	4b0a      	ldr	r3, [pc, #40]	; (800ba38 <vPortSetupTimerInterrupt+0x3c>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	4a0a      	ldr	r2, [pc, #40]	; (800ba3c <vPortSetupTimerInterrupt+0x40>)
 800ba12:	fba2 2303 	umull	r2, r3, r2, r3
 800ba16:	099b      	lsrs	r3, r3, #6
 800ba18:	4a09      	ldr	r2, [pc, #36]	; (800ba40 <vPortSetupTimerInterrupt+0x44>)
 800ba1a:	3b01      	subs	r3, #1
 800ba1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ba1e:	4b04      	ldr	r3, [pc, #16]	; (800ba30 <vPortSetupTimerInterrupt+0x34>)
 800ba20:	2207      	movs	r2, #7
 800ba22:	601a      	str	r2, [r3, #0]
}
 800ba24:	bf00      	nop
 800ba26:	46bd      	mov	sp, r7
 800ba28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2c:	4770      	bx	lr
 800ba2e:	bf00      	nop
 800ba30:	e000e010 	.word	0xe000e010
 800ba34:	e000e018 	.word	0xe000e018
 800ba38:	2000000c 	.word	0x2000000c
 800ba3c:	10624dd3 	.word	0x10624dd3
 800ba40:	e000e014 	.word	0xe000e014

0800ba44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ba44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ba54 <vPortEnableVFP+0x10>
 800ba48:	6801      	ldr	r1, [r0, #0]
 800ba4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ba4e:	6001      	str	r1, [r0, #0]
 800ba50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ba52:	bf00      	nop
 800ba54:	e000ed88 	.word	0xe000ed88

0800ba58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ba58:	b480      	push	{r7}
 800ba5a:	b085      	sub	sp, #20
 800ba5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ba5e:	f3ef 8305 	mrs	r3, IPSR
 800ba62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2b0f      	cmp	r3, #15
 800ba68:	d914      	bls.n	800ba94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ba6a:	4a17      	ldr	r2, [pc, #92]	; (800bac8 <vPortValidateInterruptPriority+0x70>)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	4413      	add	r3, r2
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ba74:	4b15      	ldr	r3, [pc, #84]	; (800bacc <vPortValidateInterruptPriority+0x74>)
 800ba76:	781b      	ldrb	r3, [r3, #0]
 800ba78:	7afa      	ldrb	r2, [r7, #11]
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d20a      	bcs.n	800ba94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ba7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba82:	f383 8811 	msr	BASEPRI, r3
 800ba86:	f3bf 8f6f 	isb	sy
 800ba8a:	f3bf 8f4f 	dsb	sy
 800ba8e:	607b      	str	r3, [r7, #4]
}
 800ba90:	bf00      	nop
 800ba92:	e7fe      	b.n	800ba92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ba94:	4b0e      	ldr	r3, [pc, #56]	; (800bad0 <vPortValidateInterruptPriority+0x78>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ba9c:	4b0d      	ldr	r3, [pc, #52]	; (800bad4 <vPortValidateInterruptPriority+0x7c>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d90a      	bls.n	800baba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800baa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa8:	f383 8811 	msr	BASEPRI, r3
 800baac:	f3bf 8f6f 	isb	sy
 800bab0:	f3bf 8f4f 	dsb	sy
 800bab4:	603b      	str	r3, [r7, #0]
}
 800bab6:	bf00      	nop
 800bab8:	e7fe      	b.n	800bab8 <vPortValidateInterruptPriority+0x60>
	}
 800baba:	bf00      	nop
 800babc:	3714      	adds	r7, #20
 800babe:	46bd      	mov	sp, r7
 800bac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac4:	4770      	bx	lr
 800bac6:	bf00      	nop
 800bac8:	e000e3f0 	.word	0xe000e3f0
 800bacc:	200014f8 	.word	0x200014f8
 800bad0:	e000ed0c 	.word	0xe000ed0c
 800bad4:	200014fc 	.word	0x200014fc

0800bad8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b08a      	sub	sp, #40	; 0x28
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bae0:	2300      	movs	r3, #0
 800bae2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bae4:	f7fe fd7e 	bl	800a5e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bae8:	4b5b      	ldr	r3, [pc, #364]	; (800bc58 <pvPortMalloc+0x180>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d101      	bne.n	800baf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800baf0:	f000 f920 	bl	800bd34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800baf4:	4b59      	ldr	r3, [pc, #356]	; (800bc5c <pvPortMalloc+0x184>)
 800baf6:	681a      	ldr	r2, [r3, #0]
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	4013      	ands	r3, r2
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	f040 8093 	bne.w	800bc28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d01d      	beq.n	800bb44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bb08:	2208      	movs	r2, #8
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	4413      	add	r3, r2
 800bb0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f003 0307 	and.w	r3, r3, #7
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d014      	beq.n	800bb44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f023 0307 	bic.w	r3, r3, #7
 800bb20:	3308      	adds	r3, #8
 800bb22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f003 0307 	and.w	r3, r3, #7
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d00a      	beq.n	800bb44 <pvPortMalloc+0x6c>
	__asm volatile
 800bb2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb32:	f383 8811 	msr	BASEPRI, r3
 800bb36:	f3bf 8f6f 	isb	sy
 800bb3a:	f3bf 8f4f 	dsb	sy
 800bb3e:	617b      	str	r3, [r7, #20]
}
 800bb40:	bf00      	nop
 800bb42:	e7fe      	b.n	800bb42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d06e      	beq.n	800bc28 <pvPortMalloc+0x150>
 800bb4a:	4b45      	ldr	r3, [pc, #276]	; (800bc60 <pvPortMalloc+0x188>)
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d869      	bhi.n	800bc28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bb54:	4b43      	ldr	r3, [pc, #268]	; (800bc64 <pvPortMalloc+0x18c>)
 800bb56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bb58:	4b42      	ldr	r3, [pc, #264]	; (800bc64 <pvPortMalloc+0x18c>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bb5e:	e004      	b.n	800bb6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bb60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bb64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bb6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb6c:	685b      	ldr	r3, [r3, #4]
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d903      	bls.n	800bb7c <pvPortMalloc+0xa4>
 800bb74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d1f1      	bne.n	800bb60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bb7c:	4b36      	ldr	r3, [pc, #216]	; (800bc58 <pvPortMalloc+0x180>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d050      	beq.n	800bc28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bb86:	6a3b      	ldr	r3, [r7, #32]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	2208      	movs	r2, #8
 800bb8c:	4413      	add	r3, r2
 800bb8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bb90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb92:	681a      	ldr	r2, [r3, #0]
 800bb94:	6a3b      	ldr	r3, [r7, #32]
 800bb96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bb98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb9a:	685a      	ldr	r2, [r3, #4]
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	1ad2      	subs	r2, r2, r3
 800bba0:	2308      	movs	r3, #8
 800bba2:	005b      	lsls	r3, r3, #1
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d91f      	bls.n	800bbe8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	4413      	add	r3, r2
 800bbae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bbb0:	69bb      	ldr	r3, [r7, #24]
 800bbb2:	f003 0307 	and.w	r3, r3, #7
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00a      	beq.n	800bbd0 <pvPortMalloc+0xf8>
	__asm volatile
 800bbba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbbe:	f383 8811 	msr	BASEPRI, r3
 800bbc2:	f3bf 8f6f 	isb	sy
 800bbc6:	f3bf 8f4f 	dsb	sy
 800bbca:	613b      	str	r3, [r7, #16]
}
 800bbcc:	bf00      	nop
 800bbce:	e7fe      	b.n	800bbce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bbd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbd2:	685a      	ldr	r2, [r3, #4]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	1ad2      	subs	r2, r2, r3
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bbdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbde:	687a      	ldr	r2, [r7, #4]
 800bbe0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bbe2:	69b8      	ldr	r0, [r7, #24]
 800bbe4:	f000 f908 	bl	800bdf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bbe8:	4b1d      	ldr	r3, [pc, #116]	; (800bc60 <pvPortMalloc+0x188>)
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbee:	685b      	ldr	r3, [r3, #4]
 800bbf0:	1ad3      	subs	r3, r2, r3
 800bbf2:	4a1b      	ldr	r2, [pc, #108]	; (800bc60 <pvPortMalloc+0x188>)
 800bbf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bbf6:	4b1a      	ldr	r3, [pc, #104]	; (800bc60 <pvPortMalloc+0x188>)
 800bbf8:	681a      	ldr	r2, [r3, #0]
 800bbfa:	4b1b      	ldr	r3, [pc, #108]	; (800bc68 <pvPortMalloc+0x190>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d203      	bcs.n	800bc0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bc02:	4b17      	ldr	r3, [pc, #92]	; (800bc60 <pvPortMalloc+0x188>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	4a18      	ldr	r2, [pc, #96]	; (800bc68 <pvPortMalloc+0x190>)
 800bc08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0c:	685a      	ldr	r2, [r3, #4]
 800bc0e:	4b13      	ldr	r3, [pc, #76]	; (800bc5c <pvPortMalloc+0x184>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	431a      	orrs	r2, r3
 800bc14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bc18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bc1e:	4b13      	ldr	r3, [pc, #76]	; (800bc6c <pvPortMalloc+0x194>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	3301      	adds	r3, #1
 800bc24:	4a11      	ldr	r2, [pc, #68]	; (800bc6c <pvPortMalloc+0x194>)
 800bc26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bc28:	f7fe fcea 	bl	800a600 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	f003 0307 	and.w	r3, r3, #7
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d00a      	beq.n	800bc4c <pvPortMalloc+0x174>
	__asm volatile
 800bc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc3a:	f383 8811 	msr	BASEPRI, r3
 800bc3e:	f3bf 8f6f 	isb	sy
 800bc42:	f3bf 8f4f 	dsb	sy
 800bc46:	60fb      	str	r3, [r7, #12]
}
 800bc48:	bf00      	nop
 800bc4a:	e7fe      	b.n	800bc4a <pvPortMalloc+0x172>
	return pvReturn;
 800bc4c:	69fb      	ldr	r3, [r7, #28]
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3728      	adds	r7, #40	; 0x28
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
 800bc56:	bf00      	nop
 800bc58:	20005108 	.word	0x20005108
 800bc5c:	2000511c 	.word	0x2000511c
 800bc60:	2000510c 	.word	0x2000510c
 800bc64:	20005100 	.word	0x20005100
 800bc68:	20005110 	.word	0x20005110
 800bc6c:	20005114 	.word	0x20005114

0800bc70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b086      	sub	sp, #24
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d04d      	beq.n	800bd1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bc82:	2308      	movs	r3, #8
 800bc84:	425b      	negs	r3, r3
 800bc86:	697a      	ldr	r2, [r7, #20]
 800bc88:	4413      	add	r3, r2
 800bc8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	685a      	ldr	r2, [r3, #4]
 800bc94:	4b24      	ldr	r3, [pc, #144]	; (800bd28 <vPortFree+0xb8>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	4013      	ands	r3, r2
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d10a      	bne.n	800bcb4 <vPortFree+0x44>
	__asm volatile
 800bc9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca2:	f383 8811 	msr	BASEPRI, r3
 800bca6:	f3bf 8f6f 	isb	sy
 800bcaa:	f3bf 8f4f 	dsb	sy
 800bcae:	60fb      	str	r3, [r7, #12]
}
 800bcb0:	bf00      	nop
 800bcb2:	e7fe      	b.n	800bcb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d00a      	beq.n	800bcd2 <vPortFree+0x62>
	__asm volatile
 800bcbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc0:	f383 8811 	msr	BASEPRI, r3
 800bcc4:	f3bf 8f6f 	isb	sy
 800bcc8:	f3bf 8f4f 	dsb	sy
 800bccc:	60bb      	str	r3, [r7, #8]
}
 800bcce:	bf00      	nop
 800bcd0:	e7fe      	b.n	800bcd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	685a      	ldr	r2, [r3, #4]
 800bcd6:	4b14      	ldr	r3, [pc, #80]	; (800bd28 <vPortFree+0xb8>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	4013      	ands	r3, r2
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d01e      	beq.n	800bd1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d11a      	bne.n	800bd1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	685a      	ldr	r2, [r3, #4]
 800bcec:	4b0e      	ldr	r3, [pc, #56]	; (800bd28 <vPortFree+0xb8>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	43db      	mvns	r3, r3
 800bcf2:	401a      	ands	r2, r3
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bcf8:	f7fe fc74 	bl	800a5e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	685a      	ldr	r2, [r3, #4]
 800bd00:	4b0a      	ldr	r3, [pc, #40]	; (800bd2c <vPortFree+0xbc>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4413      	add	r3, r2
 800bd06:	4a09      	ldr	r2, [pc, #36]	; (800bd2c <vPortFree+0xbc>)
 800bd08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bd0a:	6938      	ldr	r0, [r7, #16]
 800bd0c:	f000 f874 	bl	800bdf8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bd10:	4b07      	ldr	r3, [pc, #28]	; (800bd30 <vPortFree+0xc0>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	3301      	adds	r3, #1
 800bd16:	4a06      	ldr	r2, [pc, #24]	; (800bd30 <vPortFree+0xc0>)
 800bd18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bd1a:	f7fe fc71 	bl	800a600 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bd1e:	bf00      	nop
 800bd20:	3718      	adds	r7, #24
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
 800bd26:	bf00      	nop
 800bd28:	2000511c 	.word	0x2000511c
 800bd2c:	2000510c 	.word	0x2000510c
 800bd30:	20005118 	.word	0x20005118

0800bd34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bd34:	b480      	push	{r7}
 800bd36:	b085      	sub	sp, #20
 800bd38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bd3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bd3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bd40:	4b27      	ldr	r3, [pc, #156]	; (800bde0 <prvHeapInit+0xac>)
 800bd42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f003 0307 	and.w	r3, r3, #7
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d00c      	beq.n	800bd68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	3307      	adds	r3, #7
 800bd52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f023 0307 	bic.w	r3, r3, #7
 800bd5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bd5c:	68ba      	ldr	r2, [r7, #8]
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	1ad3      	subs	r3, r2, r3
 800bd62:	4a1f      	ldr	r2, [pc, #124]	; (800bde0 <prvHeapInit+0xac>)
 800bd64:	4413      	add	r3, r2
 800bd66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bd6c:	4a1d      	ldr	r2, [pc, #116]	; (800bde4 <prvHeapInit+0xb0>)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bd72:	4b1c      	ldr	r3, [pc, #112]	; (800bde4 <prvHeapInit+0xb0>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	68ba      	ldr	r2, [r7, #8]
 800bd7c:	4413      	add	r3, r2
 800bd7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bd80:	2208      	movs	r2, #8
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	1a9b      	subs	r3, r3, r2
 800bd86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f023 0307 	bic.w	r3, r3, #7
 800bd8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	4a15      	ldr	r2, [pc, #84]	; (800bde8 <prvHeapInit+0xb4>)
 800bd94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bd96:	4b14      	ldr	r3, [pc, #80]	; (800bde8 <prvHeapInit+0xb4>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bd9e:	4b12      	ldr	r3, [pc, #72]	; (800bde8 <prvHeapInit+0xb4>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	2200      	movs	r2, #0
 800bda4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	68fa      	ldr	r2, [r7, #12]
 800bdae:	1ad2      	subs	r2, r2, r3
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bdb4:	4b0c      	ldr	r3, [pc, #48]	; (800bde8 <prvHeapInit+0xb4>)
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	4a0a      	ldr	r2, [pc, #40]	; (800bdec <prvHeapInit+0xb8>)
 800bdc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	685b      	ldr	r3, [r3, #4]
 800bdc8:	4a09      	ldr	r2, [pc, #36]	; (800bdf0 <prvHeapInit+0xbc>)
 800bdca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bdcc:	4b09      	ldr	r3, [pc, #36]	; (800bdf4 <prvHeapInit+0xc0>)
 800bdce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bdd2:	601a      	str	r2, [r3, #0]
}
 800bdd4:	bf00      	nop
 800bdd6:	3714      	adds	r7, #20
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdde:	4770      	bx	lr
 800bde0:	20001500 	.word	0x20001500
 800bde4:	20005100 	.word	0x20005100
 800bde8:	20005108 	.word	0x20005108
 800bdec:	20005110 	.word	0x20005110
 800bdf0:	2000510c 	.word	0x2000510c
 800bdf4:	2000511c 	.word	0x2000511c

0800bdf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b085      	sub	sp, #20
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800be00:	4b28      	ldr	r3, [pc, #160]	; (800bea4 <prvInsertBlockIntoFreeList+0xac>)
 800be02:	60fb      	str	r3, [r7, #12]
 800be04:	e002      	b.n	800be0c <prvInsertBlockIntoFreeList+0x14>
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	60fb      	str	r3, [r7, #12]
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	687a      	ldr	r2, [r7, #4]
 800be12:	429a      	cmp	r2, r3
 800be14:	d8f7      	bhi.n	800be06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	685b      	ldr	r3, [r3, #4]
 800be1e:	68ba      	ldr	r2, [r7, #8]
 800be20:	4413      	add	r3, r2
 800be22:	687a      	ldr	r2, [r7, #4]
 800be24:	429a      	cmp	r2, r3
 800be26:	d108      	bne.n	800be3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	685a      	ldr	r2, [r3, #4]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	441a      	add	r2, r3
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	685b      	ldr	r3, [r3, #4]
 800be42:	68ba      	ldr	r2, [r7, #8]
 800be44:	441a      	add	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d118      	bne.n	800be80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681a      	ldr	r2, [r3, #0]
 800be52:	4b15      	ldr	r3, [pc, #84]	; (800bea8 <prvInsertBlockIntoFreeList+0xb0>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	429a      	cmp	r2, r3
 800be58:	d00d      	beq.n	800be76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	441a      	add	r2, r3
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	681a      	ldr	r2, [r3, #0]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	601a      	str	r2, [r3, #0]
 800be74:	e008      	b.n	800be88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800be76:	4b0c      	ldr	r3, [pc, #48]	; (800bea8 <prvInsertBlockIntoFreeList+0xb0>)
 800be78:	681a      	ldr	r2, [r3, #0]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	601a      	str	r2, [r3, #0]
 800be7e:	e003      	b.n	800be88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681a      	ldr	r2, [r3, #0]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800be88:	68fa      	ldr	r2, [r7, #12]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d002      	beq.n	800be96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be96:	bf00      	nop
 800be98:	3714      	adds	r7, #20
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr
 800bea2:	bf00      	nop
 800bea4:	20005100 	.word	0x20005100
 800bea8:	20005108 	.word	0x20005108

0800beac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800beb0:	2200      	movs	r2, #0
 800beb2:	4912      	ldr	r1, [pc, #72]	; (800befc <MX_USB_DEVICE_Init+0x50>)
 800beb4:	4812      	ldr	r0, [pc, #72]	; (800bf00 <MX_USB_DEVICE_Init+0x54>)
 800beb6:	f7fb fce5 	bl	8007884 <USBD_Init>
 800beba:	4603      	mov	r3, r0
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d001      	beq.n	800bec4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bec0:	f7f5 f919 	bl	80010f6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bec4:	490f      	ldr	r1, [pc, #60]	; (800bf04 <MX_USB_DEVICE_Init+0x58>)
 800bec6:	480e      	ldr	r0, [pc, #56]	; (800bf00 <MX_USB_DEVICE_Init+0x54>)
 800bec8:	f7fb fd0c 	bl	80078e4 <USBD_RegisterClass>
 800becc:	4603      	mov	r3, r0
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d001      	beq.n	800bed6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bed2:	f7f5 f910 	bl	80010f6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bed6:	490c      	ldr	r1, [pc, #48]	; (800bf08 <MX_USB_DEVICE_Init+0x5c>)
 800bed8:	4809      	ldr	r0, [pc, #36]	; (800bf00 <MX_USB_DEVICE_Init+0x54>)
 800beda:	f7fb fc03 	bl	80076e4 <USBD_CDC_RegisterInterface>
 800bede:	4603      	mov	r3, r0
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d001      	beq.n	800bee8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bee4:	f7f5 f907 	bl	80010f6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bee8:	4805      	ldr	r0, [pc, #20]	; (800bf00 <MX_USB_DEVICE_Init+0x54>)
 800beea:	f7fb fd31 	bl	8007950 <USBD_Start>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d001      	beq.n	800bef8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bef4:	f7f5 f8ff 	bl	80010f6 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bef8:	bf00      	nop
 800befa:	bd80      	pop	{r7, pc}
 800befc:	200000bc 	.word	0x200000bc
 800bf00:	20005120 	.word	0x20005120
 800bf04:	20000024 	.word	0x20000024
 800bf08:	200000a8 	.word	0x200000a8

0800bf0c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bf10:	2200      	movs	r2, #0
 800bf12:	4905      	ldr	r1, [pc, #20]	; (800bf28 <CDC_Init_FS+0x1c>)
 800bf14:	4805      	ldr	r0, [pc, #20]	; (800bf2c <CDC_Init_FS+0x20>)
 800bf16:	f7fb fbff 	bl	8007718 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bf1a:	4905      	ldr	r1, [pc, #20]	; (800bf30 <CDC_Init_FS+0x24>)
 800bf1c:	4803      	ldr	r0, [pc, #12]	; (800bf2c <CDC_Init_FS+0x20>)
 800bf1e:	f7fb fc1d 	bl	800775c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bf22:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	200057fc 	.word	0x200057fc
 800bf2c:	20005120 	.word	0x20005120
 800bf30:	200053fc 	.word	0x200053fc

0800bf34 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bf34:	b480      	push	{r7}
 800bf36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bf38:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr

0800bf44 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bf44:	b480      	push	{r7}
 800bf46:	b083      	sub	sp, #12
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	6039      	str	r1, [r7, #0]
 800bf4e:	71fb      	strb	r3, [r7, #7]
 800bf50:	4613      	mov	r3, r2
 800bf52:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bf54:	79fb      	ldrb	r3, [r7, #7]
 800bf56:	2b23      	cmp	r3, #35	; 0x23
 800bf58:	d84a      	bhi.n	800bff0 <CDC_Control_FS+0xac>
 800bf5a:	a201      	add	r2, pc, #4	; (adr r2, 800bf60 <CDC_Control_FS+0x1c>)
 800bf5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf60:	0800bff1 	.word	0x0800bff1
 800bf64:	0800bff1 	.word	0x0800bff1
 800bf68:	0800bff1 	.word	0x0800bff1
 800bf6c:	0800bff1 	.word	0x0800bff1
 800bf70:	0800bff1 	.word	0x0800bff1
 800bf74:	0800bff1 	.word	0x0800bff1
 800bf78:	0800bff1 	.word	0x0800bff1
 800bf7c:	0800bff1 	.word	0x0800bff1
 800bf80:	0800bff1 	.word	0x0800bff1
 800bf84:	0800bff1 	.word	0x0800bff1
 800bf88:	0800bff1 	.word	0x0800bff1
 800bf8c:	0800bff1 	.word	0x0800bff1
 800bf90:	0800bff1 	.word	0x0800bff1
 800bf94:	0800bff1 	.word	0x0800bff1
 800bf98:	0800bff1 	.word	0x0800bff1
 800bf9c:	0800bff1 	.word	0x0800bff1
 800bfa0:	0800bff1 	.word	0x0800bff1
 800bfa4:	0800bff1 	.word	0x0800bff1
 800bfa8:	0800bff1 	.word	0x0800bff1
 800bfac:	0800bff1 	.word	0x0800bff1
 800bfb0:	0800bff1 	.word	0x0800bff1
 800bfb4:	0800bff1 	.word	0x0800bff1
 800bfb8:	0800bff1 	.word	0x0800bff1
 800bfbc:	0800bff1 	.word	0x0800bff1
 800bfc0:	0800bff1 	.word	0x0800bff1
 800bfc4:	0800bff1 	.word	0x0800bff1
 800bfc8:	0800bff1 	.word	0x0800bff1
 800bfcc:	0800bff1 	.word	0x0800bff1
 800bfd0:	0800bff1 	.word	0x0800bff1
 800bfd4:	0800bff1 	.word	0x0800bff1
 800bfd8:	0800bff1 	.word	0x0800bff1
 800bfdc:	0800bff1 	.word	0x0800bff1
 800bfe0:	0800bff1 	.word	0x0800bff1
 800bfe4:	0800bff1 	.word	0x0800bff1
 800bfe8:	0800bff1 	.word	0x0800bff1
 800bfec:	0800bff1 	.word	0x0800bff1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bff0:	bf00      	nop
  }

  return (USBD_OK);
 800bff2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b082      	sub	sp, #8
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c00a:	6879      	ldr	r1, [r7, #4]
 800c00c:	4805      	ldr	r0, [pc, #20]	; (800c024 <CDC_Receive_FS+0x24>)
 800c00e:	f7fb fba5 	bl	800775c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c012:	4804      	ldr	r0, [pc, #16]	; (800c024 <CDC_Receive_FS+0x24>)
 800c014:	f7fb fc00 	bl	8007818 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c018:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	3708      	adds	r7, #8
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	20005120 	.word	0x20005120

0800c028 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	460b      	mov	r3, r1
 800c032:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c034:	2300      	movs	r3, #0
 800c036:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c038:	4b0d      	ldr	r3, [pc, #52]	; (800c070 <CDC_Transmit_FS+0x48>)
 800c03a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c03e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c046:	2b00      	cmp	r3, #0
 800c048:	d001      	beq.n	800c04e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c04a:	2301      	movs	r3, #1
 800c04c:	e00b      	b.n	800c066 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c04e:	887b      	ldrh	r3, [r7, #2]
 800c050:	461a      	mov	r2, r3
 800c052:	6879      	ldr	r1, [r7, #4]
 800c054:	4806      	ldr	r0, [pc, #24]	; (800c070 <CDC_Transmit_FS+0x48>)
 800c056:	f7fb fb5f 	bl	8007718 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c05a:	4805      	ldr	r0, [pc, #20]	; (800c070 <CDC_Transmit_FS+0x48>)
 800c05c:	f7fb fb9c 	bl	8007798 <USBD_CDC_TransmitPacket>
 800c060:	4603      	mov	r3, r0
 800c062:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c064:	7bfb      	ldrb	r3, [r7, #15]
}
 800c066:	4618      	mov	r0, r3
 800c068:	3710      	adds	r7, #16
 800c06a:	46bd      	mov	sp, r7
 800c06c:	bd80      	pop	{r7, pc}
 800c06e:	bf00      	nop
 800c070:	20005120 	.word	0x20005120

0800c074 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c074:	b480      	push	{r7}
 800c076:	b087      	sub	sp, #28
 800c078:	af00      	add	r7, sp, #0
 800c07a:	60f8      	str	r0, [r7, #12]
 800c07c:	60b9      	str	r1, [r7, #8]
 800c07e:	4613      	mov	r3, r2
 800c080:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c082:	2300      	movs	r3, #0
 800c084:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c086:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c08a:	4618      	mov	r0, r3
 800c08c:	371c      	adds	r7, #28
 800c08e:	46bd      	mov	sp, r7
 800c090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c094:	4770      	bx	lr
	...

0800c098 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c098:	b480      	push	{r7}
 800c09a:	b083      	sub	sp, #12
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	4603      	mov	r3, r0
 800c0a0:	6039      	str	r1, [r7, #0]
 800c0a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	2212      	movs	r2, #18
 800c0a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c0aa:	4b03      	ldr	r3, [pc, #12]	; (800c0b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	370c      	adds	r7, #12
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr
 800c0b8:	200000d8 	.word	0x200000d8

0800c0bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b083      	sub	sp, #12
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	6039      	str	r1, [r7, #0]
 800c0c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	2204      	movs	r2, #4
 800c0cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c0ce:	4b03      	ldr	r3, [pc, #12]	; (800c0dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	370c      	adds	r7, #12
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr
 800c0dc:	200000ec 	.word	0x200000ec

0800c0e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	6039      	str	r1, [r7, #0]
 800c0ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c0ec:	79fb      	ldrb	r3, [r7, #7]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d105      	bne.n	800c0fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c0f2:	683a      	ldr	r2, [r7, #0]
 800c0f4:	4907      	ldr	r1, [pc, #28]	; (800c114 <USBD_FS_ProductStrDescriptor+0x34>)
 800c0f6:	4808      	ldr	r0, [pc, #32]	; (800c118 <USBD_FS_ProductStrDescriptor+0x38>)
 800c0f8:	f7fc fdf2 	bl	8008ce0 <USBD_GetString>
 800c0fc:	e004      	b.n	800c108 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c0fe:	683a      	ldr	r2, [r7, #0]
 800c100:	4904      	ldr	r1, [pc, #16]	; (800c114 <USBD_FS_ProductStrDescriptor+0x34>)
 800c102:	4805      	ldr	r0, [pc, #20]	; (800c118 <USBD_FS_ProductStrDescriptor+0x38>)
 800c104:	f7fc fdec 	bl	8008ce0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c108:	4b02      	ldr	r3, [pc, #8]	; (800c114 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3708      	adds	r7, #8
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}
 800c112:	bf00      	nop
 800c114:	20005bfc 	.word	0x20005bfc
 800c118:	0800d430 	.word	0x0800d430

0800c11c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b082      	sub	sp, #8
 800c120:	af00      	add	r7, sp, #0
 800c122:	4603      	mov	r3, r0
 800c124:	6039      	str	r1, [r7, #0]
 800c126:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c128:	683a      	ldr	r2, [r7, #0]
 800c12a:	4904      	ldr	r1, [pc, #16]	; (800c13c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c12c:	4804      	ldr	r0, [pc, #16]	; (800c140 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c12e:	f7fc fdd7 	bl	8008ce0 <USBD_GetString>
  return USBD_StrDesc;
 800c132:	4b02      	ldr	r3, [pc, #8]	; (800c13c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c134:	4618      	mov	r0, r3
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}
 800c13c:	20005bfc 	.word	0x20005bfc
 800c140:	0800d448 	.word	0x0800d448

0800c144 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b082      	sub	sp, #8
 800c148:	af00      	add	r7, sp, #0
 800c14a:	4603      	mov	r3, r0
 800c14c:	6039      	str	r1, [r7, #0]
 800c14e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	221a      	movs	r2, #26
 800c154:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c156:	f000 f843 	bl	800c1e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c15a:	4b02      	ldr	r3, [pc, #8]	; (800c164 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3708      	adds	r7, #8
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}
 800c164:	200000f0 	.word	0x200000f0

0800c168 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b082      	sub	sp, #8
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	4603      	mov	r3, r0
 800c170:	6039      	str	r1, [r7, #0]
 800c172:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c174:	79fb      	ldrb	r3, [r7, #7]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d105      	bne.n	800c186 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c17a:	683a      	ldr	r2, [r7, #0]
 800c17c:	4907      	ldr	r1, [pc, #28]	; (800c19c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c17e:	4808      	ldr	r0, [pc, #32]	; (800c1a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c180:	f7fc fdae 	bl	8008ce0 <USBD_GetString>
 800c184:	e004      	b.n	800c190 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c186:	683a      	ldr	r2, [r7, #0]
 800c188:	4904      	ldr	r1, [pc, #16]	; (800c19c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c18a:	4805      	ldr	r0, [pc, #20]	; (800c1a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c18c:	f7fc fda8 	bl	8008ce0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c190:	4b02      	ldr	r3, [pc, #8]	; (800c19c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c192:	4618      	mov	r0, r3
 800c194:	3708      	adds	r7, #8
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}
 800c19a:	bf00      	nop
 800c19c:	20005bfc 	.word	0x20005bfc
 800c1a0:	0800d45c 	.word	0x0800d45c

0800c1a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b082      	sub	sp, #8
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	6039      	str	r1, [r7, #0]
 800c1ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c1b0:	79fb      	ldrb	r3, [r7, #7]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d105      	bne.n	800c1c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c1b6:	683a      	ldr	r2, [r7, #0]
 800c1b8:	4907      	ldr	r1, [pc, #28]	; (800c1d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c1ba:	4808      	ldr	r0, [pc, #32]	; (800c1dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c1bc:	f7fc fd90 	bl	8008ce0 <USBD_GetString>
 800c1c0:	e004      	b.n	800c1cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c1c2:	683a      	ldr	r2, [r7, #0]
 800c1c4:	4904      	ldr	r1, [pc, #16]	; (800c1d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c1c6:	4805      	ldr	r0, [pc, #20]	; (800c1dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c1c8:	f7fc fd8a 	bl	8008ce0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c1cc:	4b02      	ldr	r3, [pc, #8]	; (800c1d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	3708      	adds	r7, #8
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	bf00      	nop
 800c1d8:	20005bfc 	.word	0x20005bfc
 800c1dc:	0800d468 	.word	0x0800d468

0800c1e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b084      	sub	sp, #16
 800c1e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c1e6:	4b0f      	ldr	r3, [pc, #60]	; (800c224 <Get_SerialNum+0x44>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c1ec:	4b0e      	ldr	r3, [pc, #56]	; (800c228 <Get_SerialNum+0x48>)
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c1f2:	4b0e      	ldr	r3, [pc, #56]	; (800c22c <Get_SerialNum+0x4c>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	4413      	add	r3, r2
 800c1fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d009      	beq.n	800c21a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c206:	2208      	movs	r2, #8
 800c208:	4909      	ldr	r1, [pc, #36]	; (800c230 <Get_SerialNum+0x50>)
 800c20a:	68f8      	ldr	r0, [r7, #12]
 800c20c:	f000 f814 	bl	800c238 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c210:	2204      	movs	r2, #4
 800c212:	4908      	ldr	r1, [pc, #32]	; (800c234 <Get_SerialNum+0x54>)
 800c214:	68b8      	ldr	r0, [r7, #8]
 800c216:	f000 f80f 	bl	800c238 <IntToUnicode>
  }
}
 800c21a:	bf00      	nop
 800c21c:	3710      	adds	r7, #16
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
 800c222:	bf00      	nop
 800c224:	1fff7a10 	.word	0x1fff7a10
 800c228:	1fff7a14 	.word	0x1fff7a14
 800c22c:	1fff7a18 	.word	0x1fff7a18
 800c230:	200000f2 	.word	0x200000f2
 800c234:	20000102 	.word	0x20000102

0800c238 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c238:	b480      	push	{r7}
 800c23a:	b087      	sub	sp, #28
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	4613      	mov	r3, r2
 800c244:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c246:	2300      	movs	r3, #0
 800c248:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c24a:	2300      	movs	r3, #0
 800c24c:	75fb      	strb	r3, [r7, #23]
 800c24e:	e027      	b.n	800c2a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	0f1b      	lsrs	r3, r3, #28
 800c254:	2b09      	cmp	r3, #9
 800c256:	d80b      	bhi.n	800c270 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	0f1b      	lsrs	r3, r3, #28
 800c25c:	b2da      	uxtb	r2, r3
 800c25e:	7dfb      	ldrb	r3, [r7, #23]
 800c260:	005b      	lsls	r3, r3, #1
 800c262:	4619      	mov	r1, r3
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	440b      	add	r3, r1
 800c268:	3230      	adds	r2, #48	; 0x30
 800c26a:	b2d2      	uxtb	r2, r2
 800c26c:	701a      	strb	r2, [r3, #0]
 800c26e:	e00a      	b.n	800c286 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	0f1b      	lsrs	r3, r3, #28
 800c274:	b2da      	uxtb	r2, r3
 800c276:	7dfb      	ldrb	r3, [r7, #23]
 800c278:	005b      	lsls	r3, r3, #1
 800c27a:	4619      	mov	r1, r3
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	440b      	add	r3, r1
 800c280:	3237      	adds	r2, #55	; 0x37
 800c282:	b2d2      	uxtb	r2, r2
 800c284:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	011b      	lsls	r3, r3, #4
 800c28a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c28c:	7dfb      	ldrb	r3, [r7, #23]
 800c28e:	005b      	lsls	r3, r3, #1
 800c290:	3301      	adds	r3, #1
 800c292:	68ba      	ldr	r2, [r7, #8]
 800c294:	4413      	add	r3, r2
 800c296:	2200      	movs	r2, #0
 800c298:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c29a:	7dfb      	ldrb	r3, [r7, #23]
 800c29c:	3301      	adds	r3, #1
 800c29e:	75fb      	strb	r3, [r7, #23]
 800c2a0:	7dfa      	ldrb	r2, [r7, #23]
 800c2a2:	79fb      	ldrb	r3, [r7, #7]
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d3d3      	bcc.n	800c250 <IntToUnicode+0x18>
  }
}
 800c2a8:	bf00      	nop
 800c2aa:	bf00      	nop
 800c2ac:	371c      	adds	r7, #28
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b4:	4770      	bx	lr
	...

0800c2b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b08a      	sub	sp, #40	; 0x28
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c2c0:	f107 0314 	add.w	r3, r7, #20
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	601a      	str	r2, [r3, #0]
 800c2c8:	605a      	str	r2, [r3, #4]
 800c2ca:	609a      	str	r2, [r3, #8]
 800c2cc:	60da      	str	r2, [r3, #12]
 800c2ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c2d8:	d13a      	bne.n	800c350 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c2da:	2300      	movs	r3, #0
 800c2dc:	613b      	str	r3, [r7, #16]
 800c2de:	4b1e      	ldr	r3, [pc, #120]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c2e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2e2:	4a1d      	ldr	r2, [pc, #116]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c2e4:	f043 0301 	orr.w	r3, r3, #1
 800c2e8:	6313      	str	r3, [r2, #48]	; 0x30
 800c2ea:	4b1b      	ldr	r3, [pc, #108]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c2ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2ee:	f003 0301 	and.w	r3, r3, #1
 800c2f2:	613b      	str	r3, [r7, #16]
 800c2f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c2f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c2fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2fc:	2302      	movs	r3, #2
 800c2fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c300:	2300      	movs	r3, #0
 800c302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c304:	2303      	movs	r3, #3
 800c306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c308:	230a      	movs	r3, #10
 800c30a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c30c:	f107 0314 	add.w	r3, r7, #20
 800c310:	4619      	mov	r1, r3
 800c312:	4812      	ldr	r0, [pc, #72]	; (800c35c <HAL_PCD_MspInit+0xa4>)
 800c314:	f7f5 fc80 	bl	8001c18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c318:	4b0f      	ldr	r3, [pc, #60]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c31a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c31c:	4a0e      	ldr	r2, [pc, #56]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c31e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c322:	6353      	str	r3, [r2, #52]	; 0x34
 800c324:	2300      	movs	r3, #0
 800c326:	60fb      	str	r3, [r7, #12]
 800c328:	4b0b      	ldr	r3, [pc, #44]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c32a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c32c:	4a0a      	ldr	r2, [pc, #40]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c32e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c332:	6453      	str	r3, [r2, #68]	; 0x44
 800c334:	4b08      	ldr	r3, [pc, #32]	; (800c358 <HAL_PCD_MspInit+0xa0>)
 800c336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c338:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c33c:	60fb      	str	r3, [r7, #12]
 800c33e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800c340:	2200      	movs	r2, #0
 800c342:	2105      	movs	r1, #5
 800c344:	2043      	movs	r0, #67	; 0x43
 800c346:	f7f5 fc3d 	bl	8001bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c34a:	2043      	movs	r0, #67	; 0x43
 800c34c:	f7f5 fc56 	bl	8001bfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c350:	bf00      	nop
 800c352:	3728      	adds	r7, #40	; 0x28
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}
 800c358:	40023800 	.word	0x40023800
 800c35c:	40020000 	.word	0x40020000

0800c360 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b082      	sub	sp, #8
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	; 0x4e0
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 800c374:	4619      	mov	r1, r3
 800c376:	4610      	mov	r0, r2
 800c378:	f7fb fb37 	bl	80079ea <USBD_LL_SetupStage>
}
 800c37c:	bf00      	nop
 800c37e:	3708      	adds	r7, #8
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b082      	sub	sp, #8
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	460b      	mov	r3, r1
 800c38e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 800c396:	78fa      	ldrb	r2, [r7, #3]
 800c398:	6879      	ldr	r1, [r7, #4]
 800c39a:	4613      	mov	r3, r2
 800c39c:	00db      	lsls	r3, r3, #3
 800c39e:	4413      	add	r3, r2
 800c3a0:	009b      	lsls	r3, r3, #2
 800c3a2:	440b      	add	r3, r1
 800c3a4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800c3a8:	681a      	ldr	r2, [r3, #0]
 800c3aa:	78fb      	ldrb	r3, [r7, #3]
 800c3ac:	4619      	mov	r1, r3
 800c3ae:	f7fb fb71 	bl	8007a94 <USBD_LL_DataOutStage>
}
 800c3b2:	bf00      	nop
 800c3b4:	3708      	adds	r7, #8
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}

0800c3ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3ba:	b580      	push	{r7, lr}
 800c3bc:	b082      	sub	sp, #8
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	6078      	str	r0, [r7, #4]
 800c3c2:	460b      	mov	r3, r1
 800c3c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 800c3cc:	78fa      	ldrb	r2, [r7, #3]
 800c3ce:	6879      	ldr	r1, [r7, #4]
 800c3d0:	4613      	mov	r3, r2
 800c3d2:	00db      	lsls	r3, r3, #3
 800c3d4:	4413      	add	r3, r2
 800c3d6:	009b      	lsls	r3, r3, #2
 800c3d8:	440b      	add	r3, r1
 800c3da:	3320      	adds	r3, #32
 800c3dc:	681a      	ldr	r2, [r3, #0]
 800c3de:	78fb      	ldrb	r3, [r7, #3]
 800c3e0:	4619      	mov	r1, r3
 800c3e2:	f7fb fc13 	bl	8007c0c <USBD_LL_DataInStage>
}
 800c3e6:	bf00      	nop
 800c3e8:	3708      	adds	r7, #8
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}

0800c3ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3ee:	b580      	push	{r7, lr}
 800c3f0:	b082      	sub	sp, #8
 800c3f2:	af00      	add	r7, sp, #0
 800c3f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7fb fd57 	bl	8007eb0 <USBD_LL_SOF>
}
 800c402:	bf00      	nop
 800c404:	3708      	adds	r7, #8
 800c406:	46bd      	mov	sp, r7
 800c408:	bd80      	pop	{r7, pc}

0800c40a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c40a:	b580      	push	{r7, lr}
 800c40c:	b084      	sub	sp, #16
 800c40e:	af00      	add	r7, sp, #0
 800c410:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c412:	2301      	movs	r3, #1
 800c414:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	79db      	ldrb	r3, [r3, #7]
 800c41a:	2b02      	cmp	r3, #2
 800c41c:	d001      	beq.n	800c422 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c41e:	f7f4 fe6a 	bl	80010f6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c428:	7bfa      	ldrb	r2, [r7, #15]
 800c42a:	4611      	mov	r1, r2
 800c42c:	4618      	mov	r0, r3
 800c42e:	f7fb fcfb 	bl	8007e28 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c438:	4618      	mov	r0, r3
 800c43a:	f7fb fca2 	bl	8007d82 <USBD_LL_Reset>
}
 800c43e:	bf00      	nop
 800c440:	3710      	adds	r7, #16
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}
	...

0800c448 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b082      	sub	sp, #8
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c456:	4618      	mov	r0, r3
 800c458:	f7fb fcf6 	bl	8007e48 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	687a      	ldr	r2, [r7, #4]
 800c468:	6812      	ldr	r2, [r2, #0]
 800c46a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c46e:	f043 0301 	orr.w	r3, r3, #1
 800c472:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	7adb      	ldrb	r3, [r3, #11]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d005      	beq.n	800c488 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c47c:	4b04      	ldr	r3, [pc, #16]	; (800c490 <HAL_PCD_SuspendCallback+0x48>)
 800c47e:	691b      	ldr	r3, [r3, #16]
 800c480:	4a03      	ldr	r2, [pc, #12]	; (800c490 <HAL_PCD_SuspendCallback+0x48>)
 800c482:	f043 0306 	orr.w	r3, r3, #6
 800c486:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c488:	bf00      	nop
 800c48a:	3708      	adds	r7, #8
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}
 800c490:	e000ed00 	.word	0xe000ed00

0800c494 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b082      	sub	sp, #8
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7fb fcec 	bl	8007e80 <USBD_LL_Resume>
}
 800c4a8:	bf00      	nop
 800c4aa:	3708      	adds	r7, #8
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}

0800c4b0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b082      	sub	sp, #8
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	460b      	mov	r3, r1
 800c4ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c4c2:	78fa      	ldrb	r2, [r7, #3]
 800c4c4:	4611      	mov	r1, r2
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f7fb fd44 	bl	8007f54 <USBD_LL_IsoOUTIncomplete>
}
 800c4cc:	bf00      	nop
 800c4ce:	3708      	adds	r7, #8
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}

0800c4d4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b082      	sub	sp, #8
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
 800c4dc:	460b      	mov	r3, r1
 800c4de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c4e6:	78fa      	ldrb	r2, [r7, #3]
 800c4e8:	4611      	mov	r1, r2
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f7fb fd00 	bl	8007ef0 <USBD_LL_IsoINIncomplete>
}
 800c4f0:	bf00      	nop
 800c4f2:	3708      	adds	r7, #8
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}

0800c4f8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c506:	4618      	mov	r0, r3
 800c508:	f7fb fd56 	bl	8007fb8 <USBD_LL_DevConnected>
}
 800c50c:	bf00      	nop
 800c50e:	3708      	adds	r7, #8
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}

0800c514 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b082      	sub	sp, #8
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800c522:	4618      	mov	r0, r3
 800c524:	f7fb fd53 	bl	8007fce <USBD_LL_DevDisconnected>
}
 800c528:	bf00      	nop
 800c52a:	3708      	adds	r7, #8
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b082      	sub	sp, #8
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d13c      	bne.n	800c5ba <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c540:	4a20      	ldr	r2, [pc, #128]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	4a1e      	ldr	r2, [pc, #120]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c54c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c550:	4b1c      	ldr	r3, [pc, #112]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c552:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c556:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c558:	4b1a      	ldr	r3, [pc, #104]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c55a:	2204      	movs	r2, #4
 800c55c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c55e:	4b19      	ldr	r3, [pc, #100]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c560:	2202      	movs	r2, #2
 800c562:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c564:	4b17      	ldr	r3, [pc, #92]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c566:	2200      	movs	r2, #0
 800c568:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c56a:	4b16      	ldr	r3, [pc, #88]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c56c:	2202      	movs	r2, #2
 800c56e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c570:	4b14      	ldr	r3, [pc, #80]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c572:	2200      	movs	r2, #0
 800c574:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c576:	4b13      	ldr	r3, [pc, #76]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c578:	2200      	movs	r2, #0
 800c57a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c57c:	4b11      	ldr	r3, [pc, #68]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c57e:	2200      	movs	r2, #0
 800c580:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c582:	4b10      	ldr	r3, [pc, #64]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c584:	2200      	movs	r2, #0
 800c586:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c588:	4b0e      	ldr	r3, [pc, #56]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c58a:	2200      	movs	r2, #0
 800c58c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c58e:	480d      	ldr	r0, [pc, #52]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c590:	f7f6 fe4e 	bl	8003230 <HAL_PCD_Init>
 800c594:	4603      	mov	r3, r0
 800c596:	2b00      	cmp	r3, #0
 800c598:	d001      	beq.n	800c59e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c59a:	f7f4 fdac 	bl	80010f6 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c59e:	2180      	movs	r1, #128	; 0x80
 800c5a0:	4808      	ldr	r0, [pc, #32]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c5a2:	f7f8 f87a 	bl	800469a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c5a6:	2240      	movs	r2, #64	; 0x40
 800c5a8:	2100      	movs	r1, #0
 800c5aa:	4806      	ldr	r0, [pc, #24]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c5ac:	f7f8 f82e 	bl	800460c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c5b0:	2280      	movs	r2, #128	; 0x80
 800c5b2:	2101      	movs	r1, #1
 800c5b4:	4803      	ldr	r0, [pc, #12]	; (800c5c4 <USBD_LL_Init+0x94>)
 800c5b6:	f7f8 f829 	bl	800460c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c5ba:	2300      	movs	r3, #0
}
 800c5bc:	4618      	mov	r0, r3
 800c5be:	3708      	adds	r7, #8
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd80      	pop	{r7, pc}
 800c5c4:	20005dfc 	.word	0x20005dfc

0800c5c8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f7f6 ff35 	bl	800344e <HAL_PCD_Start>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5e8:	7bfb      	ldrb	r3, [r7, #15]
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f000 f942 	bl	800c874 <USBD_Get_USB_Status>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3710      	adds	r7, #16
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}

0800c5fe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c5fe:	b580      	push	{r7, lr}
 800c600:	b084      	sub	sp, #16
 800c602:	af00      	add	r7, sp, #0
 800c604:	6078      	str	r0, [r7, #4]
 800c606:	4608      	mov	r0, r1
 800c608:	4611      	mov	r1, r2
 800c60a:	461a      	mov	r2, r3
 800c60c:	4603      	mov	r3, r0
 800c60e:	70fb      	strb	r3, [r7, #3]
 800c610:	460b      	mov	r3, r1
 800c612:	70bb      	strb	r3, [r7, #2]
 800c614:	4613      	mov	r3, r2
 800c616:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c618:	2300      	movs	r3, #0
 800c61a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c61c:	2300      	movs	r3, #0
 800c61e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c626:	78bb      	ldrb	r3, [r7, #2]
 800c628:	883a      	ldrh	r2, [r7, #0]
 800c62a:	78f9      	ldrb	r1, [r7, #3]
 800c62c:	f7f7 fc09 	bl	8003e42 <HAL_PCD_EP_Open>
 800c630:	4603      	mov	r3, r0
 800c632:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c634:	7bfb      	ldrb	r3, [r7, #15]
 800c636:	4618      	mov	r0, r3
 800c638:	f000 f91c 	bl	800c874 <USBD_Get_USB_Status>
 800c63c:	4603      	mov	r3, r0
 800c63e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c640:	7bbb      	ldrb	r3, [r7, #14]
}
 800c642:	4618      	mov	r0, r3
 800c644:	3710      	adds	r7, #16
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}

0800c64a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c64a:	b580      	push	{r7, lr}
 800c64c:	b084      	sub	sp, #16
 800c64e:	af00      	add	r7, sp, #0
 800c650:	6078      	str	r0, [r7, #4]
 800c652:	460b      	mov	r3, r1
 800c654:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c656:	2300      	movs	r3, #0
 800c658:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c65a:	2300      	movs	r3, #0
 800c65c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c664:	78fa      	ldrb	r2, [r7, #3]
 800c666:	4611      	mov	r1, r2
 800c668:	4618      	mov	r0, r3
 800c66a:	f7f7 fc54 	bl	8003f16 <HAL_PCD_EP_Close>
 800c66e:	4603      	mov	r3, r0
 800c670:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c672:	7bfb      	ldrb	r3, [r7, #15]
 800c674:	4618      	mov	r0, r3
 800c676:	f000 f8fd 	bl	800c874 <USBD_Get_USB_Status>
 800c67a:	4603      	mov	r3, r0
 800c67c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c67e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c680:	4618      	mov	r0, r3
 800c682:	3710      	adds	r7, #16
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}

0800c688 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b084      	sub	sp, #16
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	460b      	mov	r3, r1
 800c692:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c694:	2300      	movs	r3, #0
 800c696:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c698:	2300      	movs	r3, #0
 800c69a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c6a2:	78fa      	ldrb	r2, [r7, #3]
 800c6a4:	4611      	mov	r1, r2
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f7f7 fd0c 	bl	80040c4 <HAL_PCD_EP_SetStall>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6b0:	7bfb      	ldrb	r3, [r7, #15]
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f000 f8de 	bl	800c874 <USBD_Get_USB_Status>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c6bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6be:	4618      	mov	r0, r3
 800c6c0:	3710      	adds	r7, #16
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	bd80      	pop	{r7, pc}

0800c6c6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c6c6:	b580      	push	{r7, lr}
 800c6c8:	b084      	sub	sp, #16
 800c6ca:	af00      	add	r7, sp, #0
 800c6cc:	6078      	str	r0, [r7, #4]
 800c6ce:	460b      	mov	r3, r1
 800c6d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c6e0:	78fa      	ldrb	r2, [r7, #3]
 800c6e2:	4611      	mov	r1, r2
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7f7 fd50 	bl	800418a <HAL_PCD_EP_ClrStall>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6ee:	7bfb      	ldrb	r3, [r7, #15]
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	f000 f8bf 	bl	800c874 <USBD_Get_USB_Status>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c6fa:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3710      	adds	r7, #16
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}

0800c704 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c704:	b480      	push	{r7}
 800c706:	b085      	sub	sp, #20
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
 800c70c:	460b      	mov	r3, r1
 800c70e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c716:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c718:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	da0b      	bge.n	800c738 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c720:	78fb      	ldrb	r3, [r7, #3]
 800c722:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c726:	68f9      	ldr	r1, [r7, #12]
 800c728:	4613      	mov	r3, r2
 800c72a:	00db      	lsls	r3, r3, #3
 800c72c:	4413      	add	r3, r2
 800c72e:	009b      	lsls	r3, r3, #2
 800c730:	440b      	add	r3, r1
 800c732:	3316      	adds	r3, #22
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	e00b      	b.n	800c750 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c738:	78fb      	ldrb	r3, [r7, #3]
 800c73a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c73e:	68f9      	ldr	r1, [r7, #12]
 800c740:	4613      	mov	r3, r2
 800c742:	00db      	lsls	r3, r3, #3
 800c744:	4413      	add	r3, r2
 800c746:	009b      	lsls	r3, r3, #2
 800c748:	440b      	add	r3, r1
 800c74a:	f203 2356 	addw	r3, r3, #598	; 0x256
 800c74e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c750:	4618      	mov	r0, r3
 800c752:	3714      	adds	r7, #20
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b084      	sub	sp, #16
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	460b      	mov	r3, r1
 800c766:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c768:	2300      	movs	r3, #0
 800c76a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c76c:	2300      	movs	r3, #0
 800c76e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c776:	78fa      	ldrb	r2, [r7, #3]
 800c778:	4611      	mov	r1, r2
 800c77a:	4618      	mov	r0, r3
 800c77c:	f7f7 fb3d 	bl	8003dfa <HAL_PCD_SetAddress>
 800c780:	4603      	mov	r3, r0
 800c782:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c784:	7bfb      	ldrb	r3, [r7, #15]
 800c786:	4618      	mov	r0, r3
 800c788:	f000 f874 	bl	800c874 <USBD_Get_USB_Status>
 800c78c:	4603      	mov	r3, r0
 800c78e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c790:	7bbb      	ldrb	r3, [r7, #14]
}
 800c792:	4618      	mov	r0, r3
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}

0800c79a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c79a:	b580      	push	{r7, lr}
 800c79c:	b086      	sub	sp, #24
 800c79e:	af00      	add	r7, sp, #0
 800c7a0:	60f8      	str	r0, [r7, #12]
 800c7a2:	607a      	str	r2, [r7, #4]
 800c7a4:	603b      	str	r3, [r7, #0]
 800c7a6:	460b      	mov	r3, r1
 800c7a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c7b8:	7af9      	ldrb	r1, [r7, #11]
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	687a      	ldr	r2, [r7, #4]
 800c7be:	f7f7 fc47 	bl	8004050 <HAL_PCD_EP_Transmit>
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7c6:	7dfb      	ldrb	r3, [r7, #23]
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f000 f853 	bl	800c874 <USBD_Get_USB_Status>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c7d2:	7dbb      	ldrb	r3, [r7, #22]
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3718      	adds	r7, #24
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}

0800c7dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b086      	sub	sp, #24
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	607a      	str	r2, [r7, #4]
 800c7e6:	603b      	str	r3, [r7, #0]
 800c7e8:	460b      	mov	r3, r1
 800c7ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c7fa:	7af9      	ldrb	r1, [r7, #11]
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	687a      	ldr	r2, [r7, #4]
 800c800:	f7f7 fbd3 	bl	8003faa <HAL_PCD_EP_Receive>
 800c804:	4603      	mov	r3, r0
 800c806:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c808:	7dfb      	ldrb	r3, [r7, #23]
 800c80a:	4618      	mov	r0, r3
 800c80c:	f000 f832 	bl	800c874 <USBD_Get_USB_Status>
 800c810:	4603      	mov	r3, r0
 800c812:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c814:	7dbb      	ldrb	r3, [r7, #22]
}
 800c816:	4618      	mov	r0, r3
 800c818:	3718      	adds	r7, #24
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}

0800c81e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c81e:	b580      	push	{r7, lr}
 800c820:	b082      	sub	sp, #8
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
 800c826:	460b      	mov	r3, r1
 800c828:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c830:	78fa      	ldrb	r2, [r7, #3]
 800c832:	4611      	mov	r1, r2
 800c834:	4618      	mov	r0, r3
 800c836:	f7f7 fbf3 	bl	8004020 <HAL_PCD_EP_GetRxCount>
 800c83a:	4603      	mov	r3, r0
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3708      	adds	r7, #8
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}

0800c844 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c844:	b480      	push	{r7}
 800c846:	b083      	sub	sp, #12
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c84c:	4b03      	ldr	r3, [pc, #12]	; (800c85c <USBD_static_malloc+0x18>)
}
 800c84e:	4618      	mov	r0, r3
 800c850:	370c      	adds	r7, #12
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr
 800c85a:	bf00      	nop
 800c85c:	200062e0 	.word	0x200062e0

0800c860 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c860:	b480      	push	{r7}
 800c862:	b083      	sub	sp, #12
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]

}
 800c868:	bf00      	nop
 800c86a:	370c      	adds	r7, #12
 800c86c:	46bd      	mov	sp, r7
 800c86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c872:	4770      	bx	lr

0800c874 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c874:	b480      	push	{r7}
 800c876:	b085      	sub	sp, #20
 800c878:	af00      	add	r7, sp, #0
 800c87a:	4603      	mov	r3, r0
 800c87c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c87e:	2300      	movs	r3, #0
 800c880:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c882:	79fb      	ldrb	r3, [r7, #7]
 800c884:	2b03      	cmp	r3, #3
 800c886:	d817      	bhi.n	800c8b8 <USBD_Get_USB_Status+0x44>
 800c888:	a201      	add	r2, pc, #4	; (adr r2, 800c890 <USBD_Get_USB_Status+0x1c>)
 800c88a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c88e:	bf00      	nop
 800c890:	0800c8a1 	.word	0x0800c8a1
 800c894:	0800c8a7 	.word	0x0800c8a7
 800c898:	0800c8ad 	.word	0x0800c8ad
 800c89c:	0800c8b3 	.word	0x0800c8b3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	73fb      	strb	r3, [r7, #15]
    break;
 800c8a4:	e00b      	b.n	800c8be <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c8a6:	2303      	movs	r3, #3
 800c8a8:	73fb      	strb	r3, [r7, #15]
    break;
 800c8aa:	e008      	b.n	800c8be <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	73fb      	strb	r3, [r7, #15]
    break;
 800c8b0:	e005      	b.n	800c8be <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c8b2:	2303      	movs	r3, #3
 800c8b4:	73fb      	strb	r3, [r7, #15]
    break;
 800c8b6:	e002      	b.n	800c8be <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c8b8:	2303      	movs	r3, #3
 800c8ba:	73fb      	strb	r3, [r7, #15]
    break;
 800c8bc:	bf00      	nop
  }
  return usb_status;
 800c8be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3714      	adds	r7, #20
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr

0800c8cc <malloc>:
 800c8cc:	4b02      	ldr	r3, [pc, #8]	; (800c8d8 <malloc+0xc>)
 800c8ce:	4601      	mov	r1, r0
 800c8d0:	6818      	ldr	r0, [r3, #0]
 800c8d2:	f000 b82b 	b.w	800c92c <_malloc_r>
 800c8d6:	bf00      	nop
 800c8d8:	20000158 	.word	0x20000158

0800c8dc <free>:
 800c8dc:	4b02      	ldr	r3, [pc, #8]	; (800c8e8 <free+0xc>)
 800c8de:	4601      	mov	r1, r0
 800c8e0:	6818      	ldr	r0, [r3, #0]
 800c8e2:	f000 b977 	b.w	800cbd4 <_free_r>
 800c8e6:	bf00      	nop
 800c8e8:	20000158 	.word	0x20000158

0800c8ec <sbrk_aligned>:
 800c8ec:	b570      	push	{r4, r5, r6, lr}
 800c8ee:	4e0e      	ldr	r6, [pc, #56]	; (800c928 <sbrk_aligned+0x3c>)
 800c8f0:	460c      	mov	r4, r1
 800c8f2:	6831      	ldr	r1, [r6, #0]
 800c8f4:	4605      	mov	r5, r0
 800c8f6:	b911      	cbnz	r1, 800c8fe <sbrk_aligned+0x12>
 800c8f8:	f000 f922 	bl	800cb40 <_sbrk_r>
 800c8fc:	6030      	str	r0, [r6, #0]
 800c8fe:	4621      	mov	r1, r4
 800c900:	4628      	mov	r0, r5
 800c902:	f000 f91d 	bl	800cb40 <_sbrk_r>
 800c906:	1c43      	adds	r3, r0, #1
 800c908:	d00a      	beq.n	800c920 <sbrk_aligned+0x34>
 800c90a:	1cc4      	adds	r4, r0, #3
 800c90c:	f024 0403 	bic.w	r4, r4, #3
 800c910:	42a0      	cmp	r0, r4
 800c912:	d007      	beq.n	800c924 <sbrk_aligned+0x38>
 800c914:	1a21      	subs	r1, r4, r0
 800c916:	4628      	mov	r0, r5
 800c918:	f000 f912 	bl	800cb40 <_sbrk_r>
 800c91c:	3001      	adds	r0, #1
 800c91e:	d101      	bne.n	800c924 <sbrk_aligned+0x38>
 800c920:	f04f 34ff 	mov.w	r4, #4294967295
 800c924:	4620      	mov	r0, r4
 800c926:	bd70      	pop	{r4, r5, r6, pc}
 800c928:	20006504 	.word	0x20006504

0800c92c <_malloc_r>:
 800c92c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c930:	1ccd      	adds	r5, r1, #3
 800c932:	f025 0503 	bic.w	r5, r5, #3
 800c936:	3508      	adds	r5, #8
 800c938:	2d0c      	cmp	r5, #12
 800c93a:	bf38      	it	cc
 800c93c:	250c      	movcc	r5, #12
 800c93e:	2d00      	cmp	r5, #0
 800c940:	4607      	mov	r7, r0
 800c942:	db01      	blt.n	800c948 <_malloc_r+0x1c>
 800c944:	42a9      	cmp	r1, r5
 800c946:	d905      	bls.n	800c954 <_malloc_r+0x28>
 800c948:	230c      	movs	r3, #12
 800c94a:	603b      	str	r3, [r7, #0]
 800c94c:	2600      	movs	r6, #0
 800c94e:	4630      	mov	r0, r6
 800c950:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c954:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ca28 <_malloc_r+0xfc>
 800c958:	f000 f868 	bl	800ca2c <__malloc_lock>
 800c95c:	f8d8 3000 	ldr.w	r3, [r8]
 800c960:	461c      	mov	r4, r3
 800c962:	bb5c      	cbnz	r4, 800c9bc <_malloc_r+0x90>
 800c964:	4629      	mov	r1, r5
 800c966:	4638      	mov	r0, r7
 800c968:	f7ff ffc0 	bl	800c8ec <sbrk_aligned>
 800c96c:	1c43      	adds	r3, r0, #1
 800c96e:	4604      	mov	r4, r0
 800c970:	d155      	bne.n	800ca1e <_malloc_r+0xf2>
 800c972:	f8d8 4000 	ldr.w	r4, [r8]
 800c976:	4626      	mov	r6, r4
 800c978:	2e00      	cmp	r6, #0
 800c97a:	d145      	bne.n	800ca08 <_malloc_r+0xdc>
 800c97c:	2c00      	cmp	r4, #0
 800c97e:	d048      	beq.n	800ca12 <_malloc_r+0xe6>
 800c980:	6823      	ldr	r3, [r4, #0]
 800c982:	4631      	mov	r1, r6
 800c984:	4638      	mov	r0, r7
 800c986:	eb04 0903 	add.w	r9, r4, r3
 800c98a:	f000 f8d9 	bl	800cb40 <_sbrk_r>
 800c98e:	4581      	cmp	r9, r0
 800c990:	d13f      	bne.n	800ca12 <_malloc_r+0xe6>
 800c992:	6821      	ldr	r1, [r4, #0]
 800c994:	1a6d      	subs	r5, r5, r1
 800c996:	4629      	mov	r1, r5
 800c998:	4638      	mov	r0, r7
 800c99a:	f7ff ffa7 	bl	800c8ec <sbrk_aligned>
 800c99e:	3001      	adds	r0, #1
 800c9a0:	d037      	beq.n	800ca12 <_malloc_r+0xe6>
 800c9a2:	6823      	ldr	r3, [r4, #0]
 800c9a4:	442b      	add	r3, r5
 800c9a6:	6023      	str	r3, [r4, #0]
 800c9a8:	f8d8 3000 	ldr.w	r3, [r8]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d038      	beq.n	800ca22 <_malloc_r+0xf6>
 800c9b0:	685a      	ldr	r2, [r3, #4]
 800c9b2:	42a2      	cmp	r2, r4
 800c9b4:	d12b      	bne.n	800ca0e <_malloc_r+0xe2>
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	605a      	str	r2, [r3, #4]
 800c9ba:	e00f      	b.n	800c9dc <_malloc_r+0xb0>
 800c9bc:	6822      	ldr	r2, [r4, #0]
 800c9be:	1b52      	subs	r2, r2, r5
 800c9c0:	d41f      	bmi.n	800ca02 <_malloc_r+0xd6>
 800c9c2:	2a0b      	cmp	r2, #11
 800c9c4:	d917      	bls.n	800c9f6 <_malloc_r+0xca>
 800c9c6:	1961      	adds	r1, r4, r5
 800c9c8:	42a3      	cmp	r3, r4
 800c9ca:	6025      	str	r5, [r4, #0]
 800c9cc:	bf18      	it	ne
 800c9ce:	6059      	strne	r1, [r3, #4]
 800c9d0:	6863      	ldr	r3, [r4, #4]
 800c9d2:	bf08      	it	eq
 800c9d4:	f8c8 1000 	streq.w	r1, [r8]
 800c9d8:	5162      	str	r2, [r4, r5]
 800c9da:	604b      	str	r3, [r1, #4]
 800c9dc:	4638      	mov	r0, r7
 800c9de:	f104 060b 	add.w	r6, r4, #11
 800c9e2:	f000 f829 	bl	800ca38 <__malloc_unlock>
 800c9e6:	f026 0607 	bic.w	r6, r6, #7
 800c9ea:	1d23      	adds	r3, r4, #4
 800c9ec:	1af2      	subs	r2, r6, r3
 800c9ee:	d0ae      	beq.n	800c94e <_malloc_r+0x22>
 800c9f0:	1b9b      	subs	r3, r3, r6
 800c9f2:	50a3      	str	r3, [r4, r2]
 800c9f4:	e7ab      	b.n	800c94e <_malloc_r+0x22>
 800c9f6:	42a3      	cmp	r3, r4
 800c9f8:	6862      	ldr	r2, [r4, #4]
 800c9fa:	d1dd      	bne.n	800c9b8 <_malloc_r+0x8c>
 800c9fc:	f8c8 2000 	str.w	r2, [r8]
 800ca00:	e7ec      	b.n	800c9dc <_malloc_r+0xb0>
 800ca02:	4623      	mov	r3, r4
 800ca04:	6864      	ldr	r4, [r4, #4]
 800ca06:	e7ac      	b.n	800c962 <_malloc_r+0x36>
 800ca08:	4634      	mov	r4, r6
 800ca0a:	6876      	ldr	r6, [r6, #4]
 800ca0c:	e7b4      	b.n	800c978 <_malloc_r+0x4c>
 800ca0e:	4613      	mov	r3, r2
 800ca10:	e7cc      	b.n	800c9ac <_malloc_r+0x80>
 800ca12:	230c      	movs	r3, #12
 800ca14:	603b      	str	r3, [r7, #0]
 800ca16:	4638      	mov	r0, r7
 800ca18:	f000 f80e 	bl	800ca38 <__malloc_unlock>
 800ca1c:	e797      	b.n	800c94e <_malloc_r+0x22>
 800ca1e:	6025      	str	r5, [r4, #0]
 800ca20:	e7dc      	b.n	800c9dc <_malloc_r+0xb0>
 800ca22:	605b      	str	r3, [r3, #4]
 800ca24:	deff      	udf	#255	; 0xff
 800ca26:	bf00      	nop
 800ca28:	20006500 	.word	0x20006500

0800ca2c <__malloc_lock>:
 800ca2c:	4801      	ldr	r0, [pc, #4]	; (800ca34 <__malloc_lock+0x8>)
 800ca2e:	f000 b8c1 	b.w	800cbb4 <__retarget_lock_acquire_recursive>
 800ca32:	bf00      	nop
 800ca34:	20006644 	.word	0x20006644

0800ca38 <__malloc_unlock>:
 800ca38:	4801      	ldr	r0, [pc, #4]	; (800ca40 <__malloc_unlock+0x8>)
 800ca3a:	f000 b8bc 	b.w	800cbb6 <__retarget_lock_release_recursive>
 800ca3e:	bf00      	nop
 800ca40:	20006644 	.word	0x20006644

0800ca44 <siprintf>:
 800ca44:	b40e      	push	{r1, r2, r3}
 800ca46:	b500      	push	{lr}
 800ca48:	b09c      	sub	sp, #112	; 0x70
 800ca4a:	ab1d      	add	r3, sp, #116	; 0x74
 800ca4c:	9002      	str	r0, [sp, #8]
 800ca4e:	9006      	str	r0, [sp, #24]
 800ca50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ca54:	4809      	ldr	r0, [pc, #36]	; (800ca7c <siprintf+0x38>)
 800ca56:	9107      	str	r1, [sp, #28]
 800ca58:	9104      	str	r1, [sp, #16]
 800ca5a:	4909      	ldr	r1, [pc, #36]	; (800ca80 <siprintf+0x3c>)
 800ca5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca60:	9105      	str	r1, [sp, #20]
 800ca62:	6800      	ldr	r0, [r0, #0]
 800ca64:	9301      	str	r3, [sp, #4]
 800ca66:	a902      	add	r1, sp, #8
 800ca68:	f000 f95a 	bl	800cd20 <_svfiprintf_r>
 800ca6c:	9b02      	ldr	r3, [sp, #8]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	701a      	strb	r2, [r3, #0]
 800ca72:	b01c      	add	sp, #112	; 0x70
 800ca74:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca78:	b003      	add	sp, #12
 800ca7a:	4770      	bx	lr
 800ca7c:	20000158 	.word	0x20000158
 800ca80:	ffff0208 	.word	0xffff0208

0800ca84 <memset>:
 800ca84:	4402      	add	r2, r0
 800ca86:	4603      	mov	r3, r0
 800ca88:	4293      	cmp	r3, r2
 800ca8a:	d100      	bne.n	800ca8e <memset+0xa>
 800ca8c:	4770      	bx	lr
 800ca8e:	f803 1b01 	strb.w	r1, [r3], #1
 800ca92:	e7f9      	b.n	800ca88 <memset+0x4>

0800ca94 <_reclaim_reent>:
 800ca94:	4b29      	ldr	r3, [pc, #164]	; (800cb3c <_reclaim_reent+0xa8>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	4283      	cmp	r3, r0
 800ca9a:	b570      	push	{r4, r5, r6, lr}
 800ca9c:	4604      	mov	r4, r0
 800ca9e:	d04b      	beq.n	800cb38 <_reclaim_reent+0xa4>
 800caa0:	69c3      	ldr	r3, [r0, #28]
 800caa2:	b143      	cbz	r3, 800cab6 <_reclaim_reent+0x22>
 800caa4:	68db      	ldr	r3, [r3, #12]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d144      	bne.n	800cb34 <_reclaim_reent+0xa0>
 800caaa:	69e3      	ldr	r3, [r4, #28]
 800caac:	6819      	ldr	r1, [r3, #0]
 800caae:	b111      	cbz	r1, 800cab6 <_reclaim_reent+0x22>
 800cab0:	4620      	mov	r0, r4
 800cab2:	f000 f88f 	bl	800cbd4 <_free_r>
 800cab6:	6961      	ldr	r1, [r4, #20]
 800cab8:	b111      	cbz	r1, 800cac0 <_reclaim_reent+0x2c>
 800caba:	4620      	mov	r0, r4
 800cabc:	f000 f88a 	bl	800cbd4 <_free_r>
 800cac0:	69e1      	ldr	r1, [r4, #28]
 800cac2:	b111      	cbz	r1, 800caca <_reclaim_reent+0x36>
 800cac4:	4620      	mov	r0, r4
 800cac6:	f000 f885 	bl	800cbd4 <_free_r>
 800caca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cacc:	b111      	cbz	r1, 800cad4 <_reclaim_reent+0x40>
 800cace:	4620      	mov	r0, r4
 800cad0:	f000 f880 	bl	800cbd4 <_free_r>
 800cad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cad6:	b111      	cbz	r1, 800cade <_reclaim_reent+0x4a>
 800cad8:	4620      	mov	r0, r4
 800cada:	f000 f87b 	bl	800cbd4 <_free_r>
 800cade:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800cae0:	b111      	cbz	r1, 800cae8 <_reclaim_reent+0x54>
 800cae2:	4620      	mov	r0, r4
 800cae4:	f000 f876 	bl	800cbd4 <_free_r>
 800cae8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800caea:	b111      	cbz	r1, 800caf2 <_reclaim_reent+0x5e>
 800caec:	4620      	mov	r0, r4
 800caee:	f000 f871 	bl	800cbd4 <_free_r>
 800caf2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800caf4:	b111      	cbz	r1, 800cafc <_reclaim_reent+0x68>
 800caf6:	4620      	mov	r0, r4
 800caf8:	f000 f86c 	bl	800cbd4 <_free_r>
 800cafc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800cafe:	b111      	cbz	r1, 800cb06 <_reclaim_reent+0x72>
 800cb00:	4620      	mov	r0, r4
 800cb02:	f000 f867 	bl	800cbd4 <_free_r>
 800cb06:	6a23      	ldr	r3, [r4, #32]
 800cb08:	b1b3      	cbz	r3, 800cb38 <_reclaim_reent+0xa4>
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cb10:	4718      	bx	r3
 800cb12:	5949      	ldr	r1, [r1, r5]
 800cb14:	b941      	cbnz	r1, 800cb28 <_reclaim_reent+0x94>
 800cb16:	3504      	adds	r5, #4
 800cb18:	69e3      	ldr	r3, [r4, #28]
 800cb1a:	2d80      	cmp	r5, #128	; 0x80
 800cb1c:	68d9      	ldr	r1, [r3, #12]
 800cb1e:	d1f8      	bne.n	800cb12 <_reclaim_reent+0x7e>
 800cb20:	4620      	mov	r0, r4
 800cb22:	f000 f857 	bl	800cbd4 <_free_r>
 800cb26:	e7c0      	b.n	800caaa <_reclaim_reent+0x16>
 800cb28:	680e      	ldr	r6, [r1, #0]
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	f000 f852 	bl	800cbd4 <_free_r>
 800cb30:	4631      	mov	r1, r6
 800cb32:	e7ef      	b.n	800cb14 <_reclaim_reent+0x80>
 800cb34:	2500      	movs	r5, #0
 800cb36:	e7ef      	b.n	800cb18 <_reclaim_reent+0x84>
 800cb38:	bd70      	pop	{r4, r5, r6, pc}
 800cb3a:	bf00      	nop
 800cb3c:	20000158 	.word	0x20000158

0800cb40 <_sbrk_r>:
 800cb40:	b538      	push	{r3, r4, r5, lr}
 800cb42:	4d06      	ldr	r5, [pc, #24]	; (800cb5c <_sbrk_r+0x1c>)
 800cb44:	2300      	movs	r3, #0
 800cb46:	4604      	mov	r4, r0
 800cb48:	4608      	mov	r0, r1
 800cb4a:	602b      	str	r3, [r5, #0]
 800cb4c:	f7f4 feaa 	bl	80018a4 <_sbrk>
 800cb50:	1c43      	adds	r3, r0, #1
 800cb52:	d102      	bne.n	800cb5a <_sbrk_r+0x1a>
 800cb54:	682b      	ldr	r3, [r5, #0]
 800cb56:	b103      	cbz	r3, 800cb5a <_sbrk_r+0x1a>
 800cb58:	6023      	str	r3, [r4, #0]
 800cb5a:	bd38      	pop	{r3, r4, r5, pc}
 800cb5c:	20006640 	.word	0x20006640

0800cb60 <__errno>:
 800cb60:	4b01      	ldr	r3, [pc, #4]	; (800cb68 <__errno+0x8>)
 800cb62:	6818      	ldr	r0, [r3, #0]
 800cb64:	4770      	bx	lr
 800cb66:	bf00      	nop
 800cb68:	20000158 	.word	0x20000158

0800cb6c <__libc_init_array>:
 800cb6c:	b570      	push	{r4, r5, r6, lr}
 800cb6e:	4d0d      	ldr	r5, [pc, #52]	; (800cba4 <__libc_init_array+0x38>)
 800cb70:	4c0d      	ldr	r4, [pc, #52]	; (800cba8 <__libc_init_array+0x3c>)
 800cb72:	1b64      	subs	r4, r4, r5
 800cb74:	10a4      	asrs	r4, r4, #2
 800cb76:	2600      	movs	r6, #0
 800cb78:	42a6      	cmp	r6, r4
 800cb7a:	d109      	bne.n	800cb90 <__libc_init_array+0x24>
 800cb7c:	4d0b      	ldr	r5, [pc, #44]	; (800cbac <__libc_init_array+0x40>)
 800cb7e:	4c0c      	ldr	r4, [pc, #48]	; (800cbb0 <__libc_init_array+0x44>)
 800cb80:	f000 fbae 	bl	800d2e0 <_init>
 800cb84:	1b64      	subs	r4, r4, r5
 800cb86:	10a4      	asrs	r4, r4, #2
 800cb88:	2600      	movs	r6, #0
 800cb8a:	42a6      	cmp	r6, r4
 800cb8c:	d105      	bne.n	800cb9a <__libc_init_array+0x2e>
 800cb8e:	bd70      	pop	{r4, r5, r6, pc}
 800cb90:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb94:	4798      	blx	r3
 800cb96:	3601      	adds	r6, #1
 800cb98:	e7ee      	b.n	800cb78 <__libc_init_array+0xc>
 800cb9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb9e:	4798      	blx	r3
 800cba0:	3601      	adds	r6, #1
 800cba2:	e7f2      	b.n	800cb8a <__libc_init_array+0x1e>
 800cba4:	0800dc04 	.word	0x0800dc04
 800cba8:	0800dc04 	.word	0x0800dc04
 800cbac:	0800dc04 	.word	0x0800dc04
 800cbb0:	0800dc08 	.word	0x0800dc08

0800cbb4 <__retarget_lock_acquire_recursive>:
 800cbb4:	4770      	bx	lr

0800cbb6 <__retarget_lock_release_recursive>:
 800cbb6:	4770      	bx	lr

0800cbb8 <memcpy>:
 800cbb8:	440a      	add	r2, r1
 800cbba:	4291      	cmp	r1, r2
 800cbbc:	f100 33ff 	add.w	r3, r0, #4294967295
 800cbc0:	d100      	bne.n	800cbc4 <memcpy+0xc>
 800cbc2:	4770      	bx	lr
 800cbc4:	b510      	push	{r4, lr}
 800cbc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbce:	4291      	cmp	r1, r2
 800cbd0:	d1f9      	bne.n	800cbc6 <memcpy+0xe>
 800cbd2:	bd10      	pop	{r4, pc}

0800cbd4 <_free_r>:
 800cbd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbd6:	2900      	cmp	r1, #0
 800cbd8:	d044      	beq.n	800cc64 <_free_r+0x90>
 800cbda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbde:	9001      	str	r0, [sp, #4]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	f1a1 0404 	sub.w	r4, r1, #4
 800cbe6:	bfb8      	it	lt
 800cbe8:	18e4      	addlt	r4, r4, r3
 800cbea:	f7ff ff1f 	bl	800ca2c <__malloc_lock>
 800cbee:	4a1e      	ldr	r2, [pc, #120]	; (800cc68 <_free_r+0x94>)
 800cbf0:	9801      	ldr	r0, [sp, #4]
 800cbf2:	6813      	ldr	r3, [r2, #0]
 800cbf4:	b933      	cbnz	r3, 800cc04 <_free_r+0x30>
 800cbf6:	6063      	str	r3, [r4, #4]
 800cbf8:	6014      	str	r4, [r2, #0]
 800cbfa:	b003      	add	sp, #12
 800cbfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc00:	f7ff bf1a 	b.w	800ca38 <__malloc_unlock>
 800cc04:	42a3      	cmp	r3, r4
 800cc06:	d908      	bls.n	800cc1a <_free_r+0x46>
 800cc08:	6825      	ldr	r5, [r4, #0]
 800cc0a:	1961      	adds	r1, r4, r5
 800cc0c:	428b      	cmp	r3, r1
 800cc0e:	bf01      	itttt	eq
 800cc10:	6819      	ldreq	r1, [r3, #0]
 800cc12:	685b      	ldreq	r3, [r3, #4]
 800cc14:	1949      	addeq	r1, r1, r5
 800cc16:	6021      	streq	r1, [r4, #0]
 800cc18:	e7ed      	b.n	800cbf6 <_free_r+0x22>
 800cc1a:	461a      	mov	r2, r3
 800cc1c:	685b      	ldr	r3, [r3, #4]
 800cc1e:	b10b      	cbz	r3, 800cc24 <_free_r+0x50>
 800cc20:	42a3      	cmp	r3, r4
 800cc22:	d9fa      	bls.n	800cc1a <_free_r+0x46>
 800cc24:	6811      	ldr	r1, [r2, #0]
 800cc26:	1855      	adds	r5, r2, r1
 800cc28:	42a5      	cmp	r5, r4
 800cc2a:	d10b      	bne.n	800cc44 <_free_r+0x70>
 800cc2c:	6824      	ldr	r4, [r4, #0]
 800cc2e:	4421      	add	r1, r4
 800cc30:	1854      	adds	r4, r2, r1
 800cc32:	42a3      	cmp	r3, r4
 800cc34:	6011      	str	r1, [r2, #0]
 800cc36:	d1e0      	bne.n	800cbfa <_free_r+0x26>
 800cc38:	681c      	ldr	r4, [r3, #0]
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	6053      	str	r3, [r2, #4]
 800cc3e:	440c      	add	r4, r1
 800cc40:	6014      	str	r4, [r2, #0]
 800cc42:	e7da      	b.n	800cbfa <_free_r+0x26>
 800cc44:	d902      	bls.n	800cc4c <_free_r+0x78>
 800cc46:	230c      	movs	r3, #12
 800cc48:	6003      	str	r3, [r0, #0]
 800cc4a:	e7d6      	b.n	800cbfa <_free_r+0x26>
 800cc4c:	6825      	ldr	r5, [r4, #0]
 800cc4e:	1961      	adds	r1, r4, r5
 800cc50:	428b      	cmp	r3, r1
 800cc52:	bf04      	itt	eq
 800cc54:	6819      	ldreq	r1, [r3, #0]
 800cc56:	685b      	ldreq	r3, [r3, #4]
 800cc58:	6063      	str	r3, [r4, #4]
 800cc5a:	bf04      	itt	eq
 800cc5c:	1949      	addeq	r1, r1, r5
 800cc5e:	6021      	streq	r1, [r4, #0]
 800cc60:	6054      	str	r4, [r2, #4]
 800cc62:	e7ca      	b.n	800cbfa <_free_r+0x26>
 800cc64:	b003      	add	sp, #12
 800cc66:	bd30      	pop	{r4, r5, pc}
 800cc68:	20006500 	.word	0x20006500

0800cc6c <__ssputs_r>:
 800cc6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc70:	688e      	ldr	r6, [r1, #8]
 800cc72:	461f      	mov	r7, r3
 800cc74:	42be      	cmp	r6, r7
 800cc76:	680b      	ldr	r3, [r1, #0]
 800cc78:	4682      	mov	sl, r0
 800cc7a:	460c      	mov	r4, r1
 800cc7c:	4690      	mov	r8, r2
 800cc7e:	d82c      	bhi.n	800ccda <__ssputs_r+0x6e>
 800cc80:	898a      	ldrh	r2, [r1, #12]
 800cc82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cc86:	d026      	beq.n	800ccd6 <__ssputs_r+0x6a>
 800cc88:	6965      	ldr	r5, [r4, #20]
 800cc8a:	6909      	ldr	r1, [r1, #16]
 800cc8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc90:	eba3 0901 	sub.w	r9, r3, r1
 800cc94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc98:	1c7b      	adds	r3, r7, #1
 800cc9a:	444b      	add	r3, r9
 800cc9c:	106d      	asrs	r5, r5, #1
 800cc9e:	429d      	cmp	r5, r3
 800cca0:	bf38      	it	cc
 800cca2:	461d      	movcc	r5, r3
 800cca4:	0553      	lsls	r3, r2, #21
 800cca6:	d527      	bpl.n	800ccf8 <__ssputs_r+0x8c>
 800cca8:	4629      	mov	r1, r5
 800ccaa:	f7ff fe3f 	bl	800c92c <_malloc_r>
 800ccae:	4606      	mov	r6, r0
 800ccb0:	b360      	cbz	r0, 800cd0c <__ssputs_r+0xa0>
 800ccb2:	6921      	ldr	r1, [r4, #16]
 800ccb4:	464a      	mov	r2, r9
 800ccb6:	f7ff ff7f 	bl	800cbb8 <memcpy>
 800ccba:	89a3      	ldrh	r3, [r4, #12]
 800ccbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ccc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccc4:	81a3      	strh	r3, [r4, #12]
 800ccc6:	6126      	str	r6, [r4, #16]
 800ccc8:	6165      	str	r5, [r4, #20]
 800ccca:	444e      	add	r6, r9
 800cccc:	eba5 0509 	sub.w	r5, r5, r9
 800ccd0:	6026      	str	r6, [r4, #0]
 800ccd2:	60a5      	str	r5, [r4, #8]
 800ccd4:	463e      	mov	r6, r7
 800ccd6:	42be      	cmp	r6, r7
 800ccd8:	d900      	bls.n	800ccdc <__ssputs_r+0x70>
 800ccda:	463e      	mov	r6, r7
 800ccdc:	6820      	ldr	r0, [r4, #0]
 800ccde:	4632      	mov	r2, r6
 800cce0:	4641      	mov	r1, r8
 800cce2:	f000 faab 	bl	800d23c <memmove>
 800cce6:	68a3      	ldr	r3, [r4, #8]
 800cce8:	1b9b      	subs	r3, r3, r6
 800ccea:	60a3      	str	r3, [r4, #8]
 800ccec:	6823      	ldr	r3, [r4, #0]
 800ccee:	4433      	add	r3, r6
 800ccf0:	6023      	str	r3, [r4, #0]
 800ccf2:	2000      	movs	r0, #0
 800ccf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccf8:	462a      	mov	r2, r5
 800ccfa:	f000 fab9 	bl	800d270 <_realloc_r>
 800ccfe:	4606      	mov	r6, r0
 800cd00:	2800      	cmp	r0, #0
 800cd02:	d1e0      	bne.n	800ccc6 <__ssputs_r+0x5a>
 800cd04:	6921      	ldr	r1, [r4, #16]
 800cd06:	4650      	mov	r0, sl
 800cd08:	f7ff ff64 	bl	800cbd4 <_free_r>
 800cd0c:	230c      	movs	r3, #12
 800cd0e:	f8ca 3000 	str.w	r3, [sl]
 800cd12:	89a3      	ldrh	r3, [r4, #12]
 800cd14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd18:	81a3      	strh	r3, [r4, #12]
 800cd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800cd1e:	e7e9      	b.n	800ccf4 <__ssputs_r+0x88>

0800cd20 <_svfiprintf_r>:
 800cd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd24:	4698      	mov	r8, r3
 800cd26:	898b      	ldrh	r3, [r1, #12]
 800cd28:	061b      	lsls	r3, r3, #24
 800cd2a:	b09d      	sub	sp, #116	; 0x74
 800cd2c:	4607      	mov	r7, r0
 800cd2e:	460d      	mov	r5, r1
 800cd30:	4614      	mov	r4, r2
 800cd32:	d50e      	bpl.n	800cd52 <_svfiprintf_r+0x32>
 800cd34:	690b      	ldr	r3, [r1, #16]
 800cd36:	b963      	cbnz	r3, 800cd52 <_svfiprintf_r+0x32>
 800cd38:	2140      	movs	r1, #64	; 0x40
 800cd3a:	f7ff fdf7 	bl	800c92c <_malloc_r>
 800cd3e:	6028      	str	r0, [r5, #0]
 800cd40:	6128      	str	r0, [r5, #16]
 800cd42:	b920      	cbnz	r0, 800cd4e <_svfiprintf_r+0x2e>
 800cd44:	230c      	movs	r3, #12
 800cd46:	603b      	str	r3, [r7, #0]
 800cd48:	f04f 30ff 	mov.w	r0, #4294967295
 800cd4c:	e0d0      	b.n	800cef0 <_svfiprintf_r+0x1d0>
 800cd4e:	2340      	movs	r3, #64	; 0x40
 800cd50:	616b      	str	r3, [r5, #20]
 800cd52:	2300      	movs	r3, #0
 800cd54:	9309      	str	r3, [sp, #36]	; 0x24
 800cd56:	2320      	movs	r3, #32
 800cd58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd60:	2330      	movs	r3, #48	; 0x30
 800cd62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cf08 <_svfiprintf_r+0x1e8>
 800cd66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd6a:	f04f 0901 	mov.w	r9, #1
 800cd6e:	4623      	mov	r3, r4
 800cd70:	469a      	mov	sl, r3
 800cd72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd76:	b10a      	cbz	r2, 800cd7c <_svfiprintf_r+0x5c>
 800cd78:	2a25      	cmp	r2, #37	; 0x25
 800cd7a:	d1f9      	bne.n	800cd70 <_svfiprintf_r+0x50>
 800cd7c:	ebba 0b04 	subs.w	fp, sl, r4
 800cd80:	d00b      	beq.n	800cd9a <_svfiprintf_r+0x7a>
 800cd82:	465b      	mov	r3, fp
 800cd84:	4622      	mov	r2, r4
 800cd86:	4629      	mov	r1, r5
 800cd88:	4638      	mov	r0, r7
 800cd8a:	f7ff ff6f 	bl	800cc6c <__ssputs_r>
 800cd8e:	3001      	adds	r0, #1
 800cd90:	f000 80a9 	beq.w	800cee6 <_svfiprintf_r+0x1c6>
 800cd94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd96:	445a      	add	r2, fp
 800cd98:	9209      	str	r2, [sp, #36]	; 0x24
 800cd9a:	f89a 3000 	ldrb.w	r3, [sl]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	f000 80a1 	beq.w	800cee6 <_svfiprintf_r+0x1c6>
 800cda4:	2300      	movs	r3, #0
 800cda6:	f04f 32ff 	mov.w	r2, #4294967295
 800cdaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdae:	f10a 0a01 	add.w	sl, sl, #1
 800cdb2:	9304      	str	r3, [sp, #16]
 800cdb4:	9307      	str	r3, [sp, #28]
 800cdb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cdba:	931a      	str	r3, [sp, #104]	; 0x68
 800cdbc:	4654      	mov	r4, sl
 800cdbe:	2205      	movs	r2, #5
 800cdc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdc4:	4850      	ldr	r0, [pc, #320]	; (800cf08 <_svfiprintf_r+0x1e8>)
 800cdc6:	f7f3 fa13 	bl	80001f0 <memchr>
 800cdca:	9a04      	ldr	r2, [sp, #16]
 800cdcc:	b9d8      	cbnz	r0, 800ce06 <_svfiprintf_r+0xe6>
 800cdce:	06d0      	lsls	r0, r2, #27
 800cdd0:	bf44      	itt	mi
 800cdd2:	2320      	movmi	r3, #32
 800cdd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdd8:	0711      	lsls	r1, r2, #28
 800cdda:	bf44      	itt	mi
 800cddc:	232b      	movmi	r3, #43	; 0x2b
 800cdde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cde2:	f89a 3000 	ldrb.w	r3, [sl]
 800cde6:	2b2a      	cmp	r3, #42	; 0x2a
 800cde8:	d015      	beq.n	800ce16 <_svfiprintf_r+0xf6>
 800cdea:	9a07      	ldr	r2, [sp, #28]
 800cdec:	4654      	mov	r4, sl
 800cdee:	2000      	movs	r0, #0
 800cdf0:	f04f 0c0a 	mov.w	ip, #10
 800cdf4:	4621      	mov	r1, r4
 800cdf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdfa:	3b30      	subs	r3, #48	; 0x30
 800cdfc:	2b09      	cmp	r3, #9
 800cdfe:	d94d      	bls.n	800ce9c <_svfiprintf_r+0x17c>
 800ce00:	b1b0      	cbz	r0, 800ce30 <_svfiprintf_r+0x110>
 800ce02:	9207      	str	r2, [sp, #28]
 800ce04:	e014      	b.n	800ce30 <_svfiprintf_r+0x110>
 800ce06:	eba0 0308 	sub.w	r3, r0, r8
 800ce0a:	fa09 f303 	lsl.w	r3, r9, r3
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	9304      	str	r3, [sp, #16]
 800ce12:	46a2      	mov	sl, r4
 800ce14:	e7d2      	b.n	800cdbc <_svfiprintf_r+0x9c>
 800ce16:	9b03      	ldr	r3, [sp, #12]
 800ce18:	1d19      	adds	r1, r3, #4
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	9103      	str	r1, [sp, #12]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	bfbb      	ittet	lt
 800ce22:	425b      	neglt	r3, r3
 800ce24:	f042 0202 	orrlt.w	r2, r2, #2
 800ce28:	9307      	strge	r3, [sp, #28]
 800ce2a:	9307      	strlt	r3, [sp, #28]
 800ce2c:	bfb8      	it	lt
 800ce2e:	9204      	strlt	r2, [sp, #16]
 800ce30:	7823      	ldrb	r3, [r4, #0]
 800ce32:	2b2e      	cmp	r3, #46	; 0x2e
 800ce34:	d10c      	bne.n	800ce50 <_svfiprintf_r+0x130>
 800ce36:	7863      	ldrb	r3, [r4, #1]
 800ce38:	2b2a      	cmp	r3, #42	; 0x2a
 800ce3a:	d134      	bne.n	800cea6 <_svfiprintf_r+0x186>
 800ce3c:	9b03      	ldr	r3, [sp, #12]
 800ce3e:	1d1a      	adds	r2, r3, #4
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	9203      	str	r2, [sp, #12]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	bfb8      	it	lt
 800ce48:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce4c:	3402      	adds	r4, #2
 800ce4e:	9305      	str	r3, [sp, #20]
 800ce50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cf18 <_svfiprintf_r+0x1f8>
 800ce54:	7821      	ldrb	r1, [r4, #0]
 800ce56:	2203      	movs	r2, #3
 800ce58:	4650      	mov	r0, sl
 800ce5a:	f7f3 f9c9 	bl	80001f0 <memchr>
 800ce5e:	b138      	cbz	r0, 800ce70 <_svfiprintf_r+0x150>
 800ce60:	9b04      	ldr	r3, [sp, #16]
 800ce62:	eba0 000a 	sub.w	r0, r0, sl
 800ce66:	2240      	movs	r2, #64	; 0x40
 800ce68:	4082      	lsls	r2, r0
 800ce6a:	4313      	orrs	r3, r2
 800ce6c:	3401      	adds	r4, #1
 800ce6e:	9304      	str	r3, [sp, #16]
 800ce70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce74:	4825      	ldr	r0, [pc, #148]	; (800cf0c <_svfiprintf_r+0x1ec>)
 800ce76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce7a:	2206      	movs	r2, #6
 800ce7c:	f7f3 f9b8 	bl	80001f0 <memchr>
 800ce80:	2800      	cmp	r0, #0
 800ce82:	d038      	beq.n	800cef6 <_svfiprintf_r+0x1d6>
 800ce84:	4b22      	ldr	r3, [pc, #136]	; (800cf10 <_svfiprintf_r+0x1f0>)
 800ce86:	bb1b      	cbnz	r3, 800ced0 <_svfiprintf_r+0x1b0>
 800ce88:	9b03      	ldr	r3, [sp, #12]
 800ce8a:	3307      	adds	r3, #7
 800ce8c:	f023 0307 	bic.w	r3, r3, #7
 800ce90:	3308      	adds	r3, #8
 800ce92:	9303      	str	r3, [sp, #12]
 800ce94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce96:	4433      	add	r3, r6
 800ce98:	9309      	str	r3, [sp, #36]	; 0x24
 800ce9a:	e768      	b.n	800cd6e <_svfiprintf_r+0x4e>
 800ce9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cea0:	460c      	mov	r4, r1
 800cea2:	2001      	movs	r0, #1
 800cea4:	e7a6      	b.n	800cdf4 <_svfiprintf_r+0xd4>
 800cea6:	2300      	movs	r3, #0
 800cea8:	3401      	adds	r4, #1
 800ceaa:	9305      	str	r3, [sp, #20]
 800ceac:	4619      	mov	r1, r3
 800ceae:	f04f 0c0a 	mov.w	ip, #10
 800ceb2:	4620      	mov	r0, r4
 800ceb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ceb8:	3a30      	subs	r2, #48	; 0x30
 800ceba:	2a09      	cmp	r2, #9
 800cebc:	d903      	bls.n	800cec6 <_svfiprintf_r+0x1a6>
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d0c6      	beq.n	800ce50 <_svfiprintf_r+0x130>
 800cec2:	9105      	str	r1, [sp, #20]
 800cec4:	e7c4      	b.n	800ce50 <_svfiprintf_r+0x130>
 800cec6:	fb0c 2101 	mla	r1, ip, r1, r2
 800ceca:	4604      	mov	r4, r0
 800cecc:	2301      	movs	r3, #1
 800cece:	e7f0      	b.n	800ceb2 <_svfiprintf_r+0x192>
 800ced0:	ab03      	add	r3, sp, #12
 800ced2:	9300      	str	r3, [sp, #0]
 800ced4:	462a      	mov	r2, r5
 800ced6:	4b0f      	ldr	r3, [pc, #60]	; (800cf14 <_svfiprintf_r+0x1f4>)
 800ced8:	a904      	add	r1, sp, #16
 800ceda:	4638      	mov	r0, r7
 800cedc:	f3af 8000 	nop.w
 800cee0:	1c42      	adds	r2, r0, #1
 800cee2:	4606      	mov	r6, r0
 800cee4:	d1d6      	bne.n	800ce94 <_svfiprintf_r+0x174>
 800cee6:	89ab      	ldrh	r3, [r5, #12]
 800cee8:	065b      	lsls	r3, r3, #25
 800ceea:	f53f af2d 	bmi.w	800cd48 <_svfiprintf_r+0x28>
 800ceee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cef0:	b01d      	add	sp, #116	; 0x74
 800cef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cef6:	ab03      	add	r3, sp, #12
 800cef8:	9300      	str	r3, [sp, #0]
 800cefa:	462a      	mov	r2, r5
 800cefc:	4b05      	ldr	r3, [pc, #20]	; (800cf14 <_svfiprintf_r+0x1f4>)
 800cefe:	a904      	add	r1, sp, #16
 800cf00:	4638      	mov	r0, r7
 800cf02:	f000 f879 	bl	800cff8 <_printf_i>
 800cf06:	e7eb      	b.n	800cee0 <_svfiprintf_r+0x1c0>
 800cf08:	0800dbc8 	.word	0x0800dbc8
 800cf0c:	0800dbd2 	.word	0x0800dbd2
 800cf10:	00000000 	.word	0x00000000
 800cf14:	0800cc6d 	.word	0x0800cc6d
 800cf18:	0800dbce 	.word	0x0800dbce

0800cf1c <_printf_common>:
 800cf1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf20:	4616      	mov	r6, r2
 800cf22:	4699      	mov	r9, r3
 800cf24:	688a      	ldr	r2, [r1, #8]
 800cf26:	690b      	ldr	r3, [r1, #16]
 800cf28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	bfb8      	it	lt
 800cf30:	4613      	movlt	r3, r2
 800cf32:	6033      	str	r3, [r6, #0]
 800cf34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cf38:	4607      	mov	r7, r0
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	b10a      	cbz	r2, 800cf42 <_printf_common+0x26>
 800cf3e:	3301      	adds	r3, #1
 800cf40:	6033      	str	r3, [r6, #0]
 800cf42:	6823      	ldr	r3, [r4, #0]
 800cf44:	0699      	lsls	r1, r3, #26
 800cf46:	bf42      	ittt	mi
 800cf48:	6833      	ldrmi	r3, [r6, #0]
 800cf4a:	3302      	addmi	r3, #2
 800cf4c:	6033      	strmi	r3, [r6, #0]
 800cf4e:	6825      	ldr	r5, [r4, #0]
 800cf50:	f015 0506 	ands.w	r5, r5, #6
 800cf54:	d106      	bne.n	800cf64 <_printf_common+0x48>
 800cf56:	f104 0a19 	add.w	sl, r4, #25
 800cf5a:	68e3      	ldr	r3, [r4, #12]
 800cf5c:	6832      	ldr	r2, [r6, #0]
 800cf5e:	1a9b      	subs	r3, r3, r2
 800cf60:	42ab      	cmp	r3, r5
 800cf62:	dc26      	bgt.n	800cfb2 <_printf_common+0x96>
 800cf64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cf68:	1e13      	subs	r3, r2, #0
 800cf6a:	6822      	ldr	r2, [r4, #0]
 800cf6c:	bf18      	it	ne
 800cf6e:	2301      	movne	r3, #1
 800cf70:	0692      	lsls	r2, r2, #26
 800cf72:	d42b      	bmi.n	800cfcc <_printf_common+0xb0>
 800cf74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cf78:	4649      	mov	r1, r9
 800cf7a:	4638      	mov	r0, r7
 800cf7c:	47c0      	blx	r8
 800cf7e:	3001      	adds	r0, #1
 800cf80:	d01e      	beq.n	800cfc0 <_printf_common+0xa4>
 800cf82:	6823      	ldr	r3, [r4, #0]
 800cf84:	6922      	ldr	r2, [r4, #16]
 800cf86:	f003 0306 	and.w	r3, r3, #6
 800cf8a:	2b04      	cmp	r3, #4
 800cf8c:	bf02      	ittt	eq
 800cf8e:	68e5      	ldreq	r5, [r4, #12]
 800cf90:	6833      	ldreq	r3, [r6, #0]
 800cf92:	1aed      	subeq	r5, r5, r3
 800cf94:	68a3      	ldr	r3, [r4, #8]
 800cf96:	bf0c      	ite	eq
 800cf98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf9c:	2500      	movne	r5, #0
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	bfc4      	itt	gt
 800cfa2:	1a9b      	subgt	r3, r3, r2
 800cfa4:	18ed      	addgt	r5, r5, r3
 800cfa6:	2600      	movs	r6, #0
 800cfa8:	341a      	adds	r4, #26
 800cfaa:	42b5      	cmp	r5, r6
 800cfac:	d11a      	bne.n	800cfe4 <_printf_common+0xc8>
 800cfae:	2000      	movs	r0, #0
 800cfb0:	e008      	b.n	800cfc4 <_printf_common+0xa8>
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	4652      	mov	r2, sl
 800cfb6:	4649      	mov	r1, r9
 800cfb8:	4638      	mov	r0, r7
 800cfba:	47c0      	blx	r8
 800cfbc:	3001      	adds	r0, #1
 800cfbe:	d103      	bne.n	800cfc8 <_printf_common+0xac>
 800cfc0:	f04f 30ff 	mov.w	r0, #4294967295
 800cfc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfc8:	3501      	adds	r5, #1
 800cfca:	e7c6      	b.n	800cf5a <_printf_common+0x3e>
 800cfcc:	18e1      	adds	r1, r4, r3
 800cfce:	1c5a      	adds	r2, r3, #1
 800cfd0:	2030      	movs	r0, #48	; 0x30
 800cfd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cfd6:	4422      	add	r2, r4
 800cfd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cfdc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cfe0:	3302      	adds	r3, #2
 800cfe2:	e7c7      	b.n	800cf74 <_printf_common+0x58>
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	4622      	mov	r2, r4
 800cfe8:	4649      	mov	r1, r9
 800cfea:	4638      	mov	r0, r7
 800cfec:	47c0      	blx	r8
 800cfee:	3001      	adds	r0, #1
 800cff0:	d0e6      	beq.n	800cfc0 <_printf_common+0xa4>
 800cff2:	3601      	adds	r6, #1
 800cff4:	e7d9      	b.n	800cfaa <_printf_common+0x8e>
	...

0800cff8 <_printf_i>:
 800cff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cffc:	7e0f      	ldrb	r7, [r1, #24]
 800cffe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d000:	2f78      	cmp	r7, #120	; 0x78
 800d002:	4691      	mov	r9, r2
 800d004:	4680      	mov	r8, r0
 800d006:	460c      	mov	r4, r1
 800d008:	469a      	mov	sl, r3
 800d00a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d00e:	d807      	bhi.n	800d020 <_printf_i+0x28>
 800d010:	2f62      	cmp	r7, #98	; 0x62
 800d012:	d80a      	bhi.n	800d02a <_printf_i+0x32>
 800d014:	2f00      	cmp	r7, #0
 800d016:	f000 80d4 	beq.w	800d1c2 <_printf_i+0x1ca>
 800d01a:	2f58      	cmp	r7, #88	; 0x58
 800d01c:	f000 80c0 	beq.w	800d1a0 <_printf_i+0x1a8>
 800d020:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d024:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d028:	e03a      	b.n	800d0a0 <_printf_i+0xa8>
 800d02a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d02e:	2b15      	cmp	r3, #21
 800d030:	d8f6      	bhi.n	800d020 <_printf_i+0x28>
 800d032:	a101      	add	r1, pc, #4	; (adr r1, 800d038 <_printf_i+0x40>)
 800d034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d038:	0800d091 	.word	0x0800d091
 800d03c:	0800d0a5 	.word	0x0800d0a5
 800d040:	0800d021 	.word	0x0800d021
 800d044:	0800d021 	.word	0x0800d021
 800d048:	0800d021 	.word	0x0800d021
 800d04c:	0800d021 	.word	0x0800d021
 800d050:	0800d0a5 	.word	0x0800d0a5
 800d054:	0800d021 	.word	0x0800d021
 800d058:	0800d021 	.word	0x0800d021
 800d05c:	0800d021 	.word	0x0800d021
 800d060:	0800d021 	.word	0x0800d021
 800d064:	0800d1a9 	.word	0x0800d1a9
 800d068:	0800d0d1 	.word	0x0800d0d1
 800d06c:	0800d163 	.word	0x0800d163
 800d070:	0800d021 	.word	0x0800d021
 800d074:	0800d021 	.word	0x0800d021
 800d078:	0800d1cb 	.word	0x0800d1cb
 800d07c:	0800d021 	.word	0x0800d021
 800d080:	0800d0d1 	.word	0x0800d0d1
 800d084:	0800d021 	.word	0x0800d021
 800d088:	0800d021 	.word	0x0800d021
 800d08c:	0800d16b 	.word	0x0800d16b
 800d090:	682b      	ldr	r3, [r5, #0]
 800d092:	1d1a      	adds	r2, r3, #4
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	602a      	str	r2, [r5, #0]
 800d098:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d09c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d0a0:	2301      	movs	r3, #1
 800d0a2:	e09f      	b.n	800d1e4 <_printf_i+0x1ec>
 800d0a4:	6820      	ldr	r0, [r4, #0]
 800d0a6:	682b      	ldr	r3, [r5, #0]
 800d0a8:	0607      	lsls	r7, r0, #24
 800d0aa:	f103 0104 	add.w	r1, r3, #4
 800d0ae:	6029      	str	r1, [r5, #0]
 800d0b0:	d501      	bpl.n	800d0b6 <_printf_i+0xbe>
 800d0b2:	681e      	ldr	r6, [r3, #0]
 800d0b4:	e003      	b.n	800d0be <_printf_i+0xc6>
 800d0b6:	0646      	lsls	r6, r0, #25
 800d0b8:	d5fb      	bpl.n	800d0b2 <_printf_i+0xba>
 800d0ba:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d0be:	2e00      	cmp	r6, #0
 800d0c0:	da03      	bge.n	800d0ca <_printf_i+0xd2>
 800d0c2:	232d      	movs	r3, #45	; 0x2d
 800d0c4:	4276      	negs	r6, r6
 800d0c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d0ca:	485a      	ldr	r0, [pc, #360]	; (800d234 <_printf_i+0x23c>)
 800d0cc:	230a      	movs	r3, #10
 800d0ce:	e012      	b.n	800d0f6 <_printf_i+0xfe>
 800d0d0:	682b      	ldr	r3, [r5, #0]
 800d0d2:	6820      	ldr	r0, [r4, #0]
 800d0d4:	1d19      	adds	r1, r3, #4
 800d0d6:	6029      	str	r1, [r5, #0]
 800d0d8:	0605      	lsls	r5, r0, #24
 800d0da:	d501      	bpl.n	800d0e0 <_printf_i+0xe8>
 800d0dc:	681e      	ldr	r6, [r3, #0]
 800d0de:	e002      	b.n	800d0e6 <_printf_i+0xee>
 800d0e0:	0641      	lsls	r1, r0, #25
 800d0e2:	d5fb      	bpl.n	800d0dc <_printf_i+0xe4>
 800d0e4:	881e      	ldrh	r6, [r3, #0]
 800d0e6:	4853      	ldr	r0, [pc, #332]	; (800d234 <_printf_i+0x23c>)
 800d0e8:	2f6f      	cmp	r7, #111	; 0x6f
 800d0ea:	bf0c      	ite	eq
 800d0ec:	2308      	moveq	r3, #8
 800d0ee:	230a      	movne	r3, #10
 800d0f0:	2100      	movs	r1, #0
 800d0f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d0f6:	6865      	ldr	r5, [r4, #4]
 800d0f8:	60a5      	str	r5, [r4, #8]
 800d0fa:	2d00      	cmp	r5, #0
 800d0fc:	bfa2      	ittt	ge
 800d0fe:	6821      	ldrge	r1, [r4, #0]
 800d100:	f021 0104 	bicge.w	r1, r1, #4
 800d104:	6021      	strge	r1, [r4, #0]
 800d106:	b90e      	cbnz	r6, 800d10c <_printf_i+0x114>
 800d108:	2d00      	cmp	r5, #0
 800d10a:	d04b      	beq.n	800d1a4 <_printf_i+0x1ac>
 800d10c:	4615      	mov	r5, r2
 800d10e:	fbb6 f1f3 	udiv	r1, r6, r3
 800d112:	fb03 6711 	mls	r7, r3, r1, r6
 800d116:	5dc7      	ldrb	r7, [r0, r7]
 800d118:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d11c:	4637      	mov	r7, r6
 800d11e:	42bb      	cmp	r3, r7
 800d120:	460e      	mov	r6, r1
 800d122:	d9f4      	bls.n	800d10e <_printf_i+0x116>
 800d124:	2b08      	cmp	r3, #8
 800d126:	d10b      	bne.n	800d140 <_printf_i+0x148>
 800d128:	6823      	ldr	r3, [r4, #0]
 800d12a:	07de      	lsls	r6, r3, #31
 800d12c:	d508      	bpl.n	800d140 <_printf_i+0x148>
 800d12e:	6923      	ldr	r3, [r4, #16]
 800d130:	6861      	ldr	r1, [r4, #4]
 800d132:	4299      	cmp	r1, r3
 800d134:	bfde      	ittt	le
 800d136:	2330      	movle	r3, #48	; 0x30
 800d138:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d13c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d140:	1b52      	subs	r2, r2, r5
 800d142:	6122      	str	r2, [r4, #16]
 800d144:	f8cd a000 	str.w	sl, [sp]
 800d148:	464b      	mov	r3, r9
 800d14a:	aa03      	add	r2, sp, #12
 800d14c:	4621      	mov	r1, r4
 800d14e:	4640      	mov	r0, r8
 800d150:	f7ff fee4 	bl	800cf1c <_printf_common>
 800d154:	3001      	adds	r0, #1
 800d156:	d14a      	bne.n	800d1ee <_printf_i+0x1f6>
 800d158:	f04f 30ff 	mov.w	r0, #4294967295
 800d15c:	b004      	add	sp, #16
 800d15e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d162:	6823      	ldr	r3, [r4, #0]
 800d164:	f043 0320 	orr.w	r3, r3, #32
 800d168:	6023      	str	r3, [r4, #0]
 800d16a:	4833      	ldr	r0, [pc, #204]	; (800d238 <_printf_i+0x240>)
 800d16c:	2778      	movs	r7, #120	; 0x78
 800d16e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d172:	6823      	ldr	r3, [r4, #0]
 800d174:	6829      	ldr	r1, [r5, #0]
 800d176:	061f      	lsls	r7, r3, #24
 800d178:	f851 6b04 	ldr.w	r6, [r1], #4
 800d17c:	d402      	bmi.n	800d184 <_printf_i+0x18c>
 800d17e:	065f      	lsls	r7, r3, #25
 800d180:	bf48      	it	mi
 800d182:	b2b6      	uxthmi	r6, r6
 800d184:	07df      	lsls	r7, r3, #31
 800d186:	bf48      	it	mi
 800d188:	f043 0320 	orrmi.w	r3, r3, #32
 800d18c:	6029      	str	r1, [r5, #0]
 800d18e:	bf48      	it	mi
 800d190:	6023      	strmi	r3, [r4, #0]
 800d192:	b91e      	cbnz	r6, 800d19c <_printf_i+0x1a4>
 800d194:	6823      	ldr	r3, [r4, #0]
 800d196:	f023 0320 	bic.w	r3, r3, #32
 800d19a:	6023      	str	r3, [r4, #0]
 800d19c:	2310      	movs	r3, #16
 800d19e:	e7a7      	b.n	800d0f0 <_printf_i+0xf8>
 800d1a0:	4824      	ldr	r0, [pc, #144]	; (800d234 <_printf_i+0x23c>)
 800d1a2:	e7e4      	b.n	800d16e <_printf_i+0x176>
 800d1a4:	4615      	mov	r5, r2
 800d1a6:	e7bd      	b.n	800d124 <_printf_i+0x12c>
 800d1a8:	682b      	ldr	r3, [r5, #0]
 800d1aa:	6826      	ldr	r6, [r4, #0]
 800d1ac:	6961      	ldr	r1, [r4, #20]
 800d1ae:	1d18      	adds	r0, r3, #4
 800d1b0:	6028      	str	r0, [r5, #0]
 800d1b2:	0635      	lsls	r5, r6, #24
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	d501      	bpl.n	800d1bc <_printf_i+0x1c4>
 800d1b8:	6019      	str	r1, [r3, #0]
 800d1ba:	e002      	b.n	800d1c2 <_printf_i+0x1ca>
 800d1bc:	0670      	lsls	r0, r6, #25
 800d1be:	d5fb      	bpl.n	800d1b8 <_printf_i+0x1c0>
 800d1c0:	8019      	strh	r1, [r3, #0]
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	6123      	str	r3, [r4, #16]
 800d1c6:	4615      	mov	r5, r2
 800d1c8:	e7bc      	b.n	800d144 <_printf_i+0x14c>
 800d1ca:	682b      	ldr	r3, [r5, #0]
 800d1cc:	1d1a      	adds	r2, r3, #4
 800d1ce:	602a      	str	r2, [r5, #0]
 800d1d0:	681d      	ldr	r5, [r3, #0]
 800d1d2:	6862      	ldr	r2, [r4, #4]
 800d1d4:	2100      	movs	r1, #0
 800d1d6:	4628      	mov	r0, r5
 800d1d8:	f7f3 f80a 	bl	80001f0 <memchr>
 800d1dc:	b108      	cbz	r0, 800d1e2 <_printf_i+0x1ea>
 800d1de:	1b40      	subs	r0, r0, r5
 800d1e0:	6060      	str	r0, [r4, #4]
 800d1e2:	6863      	ldr	r3, [r4, #4]
 800d1e4:	6123      	str	r3, [r4, #16]
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d1ec:	e7aa      	b.n	800d144 <_printf_i+0x14c>
 800d1ee:	6923      	ldr	r3, [r4, #16]
 800d1f0:	462a      	mov	r2, r5
 800d1f2:	4649      	mov	r1, r9
 800d1f4:	4640      	mov	r0, r8
 800d1f6:	47d0      	blx	sl
 800d1f8:	3001      	adds	r0, #1
 800d1fa:	d0ad      	beq.n	800d158 <_printf_i+0x160>
 800d1fc:	6823      	ldr	r3, [r4, #0]
 800d1fe:	079b      	lsls	r3, r3, #30
 800d200:	d413      	bmi.n	800d22a <_printf_i+0x232>
 800d202:	68e0      	ldr	r0, [r4, #12]
 800d204:	9b03      	ldr	r3, [sp, #12]
 800d206:	4298      	cmp	r0, r3
 800d208:	bfb8      	it	lt
 800d20a:	4618      	movlt	r0, r3
 800d20c:	e7a6      	b.n	800d15c <_printf_i+0x164>
 800d20e:	2301      	movs	r3, #1
 800d210:	4632      	mov	r2, r6
 800d212:	4649      	mov	r1, r9
 800d214:	4640      	mov	r0, r8
 800d216:	47d0      	blx	sl
 800d218:	3001      	adds	r0, #1
 800d21a:	d09d      	beq.n	800d158 <_printf_i+0x160>
 800d21c:	3501      	adds	r5, #1
 800d21e:	68e3      	ldr	r3, [r4, #12]
 800d220:	9903      	ldr	r1, [sp, #12]
 800d222:	1a5b      	subs	r3, r3, r1
 800d224:	42ab      	cmp	r3, r5
 800d226:	dcf2      	bgt.n	800d20e <_printf_i+0x216>
 800d228:	e7eb      	b.n	800d202 <_printf_i+0x20a>
 800d22a:	2500      	movs	r5, #0
 800d22c:	f104 0619 	add.w	r6, r4, #25
 800d230:	e7f5      	b.n	800d21e <_printf_i+0x226>
 800d232:	bf00      	nop
 800d234:	0800dbd9 	.word	0x0800dbd9
 800d238:	0800dbea 	.word	0x0800dbea

0800d23c <memmove>:
 800d23c:	4288      	cmp	r0, r1
 800d23e:	b510      	push	{r4, lr}
 800d240:	eb01 0402 	add.w	r4, r1, r2
 800d244:	d902      	bls.n	800d24c <memmove+0x10>
 800d246:	4284      	cmp	r4, r0
 800d248:	4623      	mov	r3, r4
 800d24a:	d807      	bhi.n	800d25c <memmove+0x20>
 800d24c:	1e43      	subs	r3, r0, #1
 800d24e:	42a1      	cmp	r1, r4
 800d250:	d008      	beq.n	800d264 <memmove+0x28>
 800d252:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d256:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d25a:	e7f8      	b.n	800d24e <memmove+0x12>
 800d25c:	4402      	add	r2, r0
 800d25e:	4601      	mov	r1, r0
 800d260:	428a      	cmp	r2, r1
 800d262:	d100      	bne.n	800d266 <memmove+0x2a>
 800d264:	bd10      	pop	{r4, pc}
 800d266:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d26a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d26e:	e7f7      	b.n	800d260 <memmove+0x24>

0800d270 <_realloc_r>:
 800d270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d274:	4680      	mov	r8, r0
 800d276:	4614      	mov	r4, r2
 800d278:	460e      	mov	r6, r1
 800d27a:	b921      	cbnz	r1, 800d286 <_realloc_r+0x16>
 800d27c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d280:	4611      	mov	r1, r2
 800d282:	f7ff bb53 	b.w	800c92c <_malloc_r>
 800d286:	b92a      	cbnz	r2, 800d294 <_realloc_r+0x24>
 800d288:	f7ff fca4 	bl	800cbd4 <_free_r>
 800d28c:	4625      	mov	r5, r4
 800d28e:	4628      	mov	r0, r5
 800d290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d294:	f000 f81b 	bl	800d2ce <_malloc_usable_size_r>
 800d298:	4284      	cmp	r4, r0
 800d29a:	4607      	mov	r7, r0
 800d29c:	d802      	bhi.n	800d2a4 <_realloc_r+0x34>
 800d29e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d2a2:	d812      	bhi.n	800d2ca <_realloc_r+0x5a>
 800d2a4:	4621      	mov	r1, r4
 800d2a6:	4640      	mov	r0, r8
 800d2a8:	f7ff fb40 	bl	800c92c <_malloc_r>
 800d2ac:	4605      	mov	r5, r0
 800d2ae:	2800      	cmp	r0, #0
 800d2b0:	d0ed      	beq.n	800d28e <_realloc_r+0x1e>
 800d2b2:	42bc      	cmp	r4, r7
 800d2b4:	4622      	mov	r2, r4
 800d2b6:	4631      	mov	r1, r6
 800d2b8:	bf28      	it	cs
 800d2ba:	463a      	movcs	r2, r7
 800d2bc:	f7ff fc7c 	bl	800cbb8 <memcpy>
 800d2c0:	4631      	mov	r1, r6
 800d2c2:	4640      	mov	r0, r8
 800d2c4:	f7ff fc86 	bl	800cbd4 <_free_r>
 800d2c8:	e7e1      	b.n	800d28e <_realloc_r+0x1e>
 800d2ca:	4635      	mov	r5, r6
 800d2cc:	e7df      	b.n	800d28e <_realloc_r+0x1e>

0800d2ce <_malloc_usable_size_r>:
 800d2ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2d2:	1f18      	subs	r0, r3, #4
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	bfbc      	itt	lt
 800d2d8:	580b      	ldrlt	r3, [r1, r0]
 800d2da:	18c0      	addlt	r0, r0, r3
 800d2dc:	4770      	bx	lr
	...

0800d2e0 <_init>:
 800d2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2e2:	bf00      	nop
 800d2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2e6:	bc08      	pop	{r3}
 800d2e8:	469e      	mov	lr, r3
 800d2ea:	4770      	bx	lr

0800d2ec <_fini>:
 800d2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ee:	bf00      	nop
 800d2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2f2:	bc08      	pop	{r3}
 800d2f4:	469e      	mov	lr, r3
 800d2f6:	4770      	bx	lr
