Analysis & Synthesis report for TopDE
Sat Jul  1 09:17:42 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 12. State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1
 20. Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated
 21. Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1
 22. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated
 23. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated
 24. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated
 25. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated
 26. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated
 27. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated
 28. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated
 29. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated
 30. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated
 31. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated
 32. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated
 33. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated
 34. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4
 35. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5
 36. Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
 37. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0
 38. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0
 42. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i
 43. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i
 46. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
 47. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4
 48. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter
 51. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen
 52. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver
 53. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen
 54. Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0
 55. Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 56. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0
 57. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0
 58. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0
 59. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0
 60. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0
 61. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0
 62. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0
 63. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0
 64. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0
 65. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0
 66. altsyncram Parameter Settings by Entity Instance
 67. altshift_taps Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen"
 69. Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver"
 70. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"
 71. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer"
 72. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable"
 73. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController"
 74. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1"
 75. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"
 76. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|PLL_Audio:pll1"
 77. Port Connectivity Checks: "AudioCODEC_Interface:Audio0"
 78. Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"
 79. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1"
 80. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0"
 81. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"
 82. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"
 83. Port Connectivity Checks: "STOPWATCH_Interface:stopwatch0"
 84. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0"
 85. Port Connectivity Checks: "CPU:CPU0"
 86. Port Connectivity Checks: "CLOCK_Interface:CLOCK0"
 87. In-System Memory Content Editor Settings
 88. Post-Synthesis Netlist Statistics for Top Partition
 89. Elapsed Time Per Partition
 90. Analysis & Synthesis Messages
 91. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jul  1 09:17:42 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3586                                        ;
; Total pins                      ; 225                                         ;
; Total virtual pins              ; 370                                         ;
; Total block memory bits         ; 3,086,257                                   ;
; Total DSP Blocks                ; 12                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library        ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; TopDE.v                                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v                                                            ;                ;
; Parametros.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Parametros.v                                                       ;                ;
; CPU/CPU.v                                                          ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v                                                          ;                ;
; CPU/Datapath_UNI.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v                                                 ;                ;
; CPU/Control_UNI.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_UNI.v                                                  ;                ;
; CPU/ALU.v                                                          ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v                                                          ;                ;
; CPU/Registers.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Registers.v                                                    ;                ;
; CPU/CSRegisters.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CSRegisters.v                                                  ;                ;
; CPU/BranchControl.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/BranchControl.v                                                ;                ;
; CPU/ExceptionControl.v                                             ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ExceptionControl.v                                             ;                ;
; CPU/ImmGen.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ImmGen.v                                                       ;                ;
; Tempo/CLOCK_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v                                            ;                ;
; Tempo/Break_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v                                            ;                ;
; Tempo/oneshot.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/oneshot.v                                                    ;                ;
; Tempo/mono.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/mono.v                                                       ;                ;
; Tempo/breaker.v                                                    ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v                                                    ;                ;
; Tempo/reset_delay.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/reset_delay.v                                                ;                ;
; Memoria/CodeMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v                                     ;                ;
; Memoria/DataMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/DataMemory_Interface.v                                     ;                ;
; Memoria/MemStore.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemStore.v                                                 ;                ;
; Memoria/MemLoad.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemLoad.v                                                  ;                ;
; Memoria/UserDataBlock.v                                            ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v                                            ;                ;
; Memoria/UserCodeBlock.v                                            ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v                                            ;                ;
; Memoria/UserDataBlock2.v                                           ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v                                           ;                ;
; de1_text.mif                                                       ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif                                                       ;                ;
; de1_data.mif                                                       ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif                                                       ;                ;
; stopwatch/STOPWATCH_Interface.v                                    ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v                                    ;                ;
; stopwatch/Stopwatch_divider_clk.v                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/Stopwatch_divider_clk.v                                  ;                ;
; Sintetizador/Sintetizador_Interface.v                              ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v                              ;                ;
; Sintetizador/SyscallSynthControl.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SyscallSynthControl.sv                                ;                ;
; Sintetizador/Synthesizer.sv                                        ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv                                        ;                ;
; Sintetizador/Sintetizador.v                                        ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v                                        ;                ;
; Sintetizador/SineTable.v                                           ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v                                           ;                ;
; Sintetizador/SineCalculator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv                                     ;                ;
; Sintetizador/Oscillator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv                                         ;                ;
; Sintetizador/NoteTable.v                                           ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v                                           ;                ;
; Sintetizador/Note.sv                                               ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv                                               ;                ;
; Sintetizador/Filter.sv                                             ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv                                             ;                ;
; Sintetizador/Envelope.sv                                           ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Envelope.sv                                           ;                ;
; Sintetizador/Channel.sv                                            ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv                                            ;                ;
; Sintetizador/sine.mif                                              ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/sine.mif                                              ;                ;
; Sintetizador/notes.mif                                             ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/notes.mif                                             ;                ;
; PS2/TecladoPS2_Interface.v                                         ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v                                         ;                ;
; PS2/scan2ascii.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/scan2ascii.v                                                   ;                ;
; PS2/keyscan.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyscan.v                                                      ;                ;
; PS2/keyboard.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyboard.v                                                     ;                ;
; RS232/RS232_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v                                            ;                ;
; RS232/async.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v                                                      ;                ;
; ADC/ADC_Interface.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v                                                ;                ;
; ADC/ADC_Controller.v                                               ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v                                               ; ADC_Controller ;
; ADC/submodules/altera_up_avalon_adv_adc.v                          ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v                          ; ADC_Controller ;
; ADC/submodules/ADC_Controller_adc_mega_0.v                         ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v                         ; ADC_Controller ;
; lfsr/lfsr_interface.v                                              ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v                                              ;                ;
; lfsr/LFSR_word.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/LFSR_word.v                                                   ;                ;
; Display7/Display7_Interface.v                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v                                      ;                ;
; Display7/decoder7.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/decoder7.v                                                ;                ;
; AudioCODEC/AudioCODEC_Interface.v                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v                                  ;                ;
; AudioCODEC/I2C_Controller.v                                        ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_Controller.v                                        ;                ;
; AudioCODEC/I2C_AV_Config.v                                         ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v                                         ;                ;
; AudioCODEC/audio_converter.v                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_converter.v                                       ;                ;
; AudioCODEC/audio_clock.v                                           ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_clock.v                                           ;                ;
; VGA/VGA_Interface.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v                                                ;                ;
; VGA/VgaAdapter.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v                                                   ;                ;
; VGA/RegDisplay.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v                                                   ;                ;
; VGA/HexFont.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/HexFont.v                                                      ;                ;
; VGA/MemoryVGA.v                                                    ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v                                                    ;                ;
; VGA/MemoryVGA1.v                                                   ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v                                                   ;                ;
; VGA/frame0.mif                                                     ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/frame0.mif                                                     ;                ;
; VGA/frame1.mif                                                     ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/frame1.mif                                                     ;                ;
; VGA/VgaPll.v                                                       ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v                                                       ; VgaPll         ;
; VGA/VgaPll/VgaPll_0002.v                                           ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v                                           ; VgaPll         ;
; CPU/FPULA/comp_s.v                                                 ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v                                                 ;                ;
; CPU/FPULA/cvt_s_w.v                                                ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w.v                                                ; cvt_s_w        ;
; CPU/FPULA/cvt_w_s.v                                                ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s.v                                                ; cvt_w_s        ;
; CPU/FPULA/cvt_s_wu.v                                               ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu.v                                               ; cvt_s_wu       ;
; CPU/FPULA/cvt_wu_s.v                                               ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s.v                                               ; cvt_wu_s       ;
; CPU/FPULA/fmax_s.v                                                 ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s.v                                                 ; fmax_s         ;
; CPU/FPULA/fmin_s.v                                                 ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s.v                                                 ; fmin_s         ;
; Tempo/PLL_Main.v                                                   ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v                                                   ; PLL_Main       ;
; Tempo/PLL_Main/PLL_Main_0002.v                                     ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v                                     ; PLL_Main       ;
; AudioCODEC/PLL_Audio.v                                             ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v                                             ; PLL_Audio      ;
; AudioCODEC/PLL_Audio/PLL_Audio_0002.v                              ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v                              ; PLL_Audio      ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                 ;                ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;                ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;                ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;                ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;                ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                               ;                ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;                ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                   ;                ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                   ;                ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;                ;
; db/altsyncram_cas1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf                                             ;                ;
; db/altsyncram_npj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf                                             ;                ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_8la.tdf                                                  ;                ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_11a.tdf                                                  ;                ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_5hb.tdf                                                     ;                ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                          ;                ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                            ;                ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;                ;
; db/altsyncram_v2o1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v2o1.tdf                                             ;                ;
; db/altsyncram_sft1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf                                             ;                ;
; db/altsyncram_oqj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf                                             ;                ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_5la.tdf                                                  ;                ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_u0a.tdf                                                  ;                ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_2hb.tdf                                                     ;                ;
; db/altsyncram_81p2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf                                             ;                ;
; db/decode_7la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_7la.tdf                                                  ;                ;
; db/decode_01a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_01a.tdf                                                  ;                ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_4hb.tdf                                                     ;                ;
; db/altsyncram_91p2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_91p2.tdf                                             ;                ;
; db/altsyncram_ehf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_ehf1.tdf                                             ;                ;
; db/altsyncram_agf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf                                             ;                ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                  ; altera_sld     ;
; db/ip/sld8245b184/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/alt_sld_fab.v                                    ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;                ;
; db/altsyncram_s761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf                                             ;                ;
; RISC-V.TopDE0.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE0.rtl.mif                                           ;                ;
; db/altsyncram_t761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf                                             ;                ;
; RISC-V.TopDE1.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE1.rtl.mif                                           ;                ;
; db/altsyncram_u761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf                                             ;                ;
; RISC-V.TopDE2.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE2.rtl.mif                                           ;                ;
; db/altsyncram_v761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf                                             ;                ;
; RISC-V.TopDE3.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE3.rtl.mif                                           ;                ;
; db/altsyncram_0861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf                                             ;                ;
; RISC-V.TopDE4.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE4.rtl.mif                                           ;                ;
; db/altsyncram_1861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf                                             ;                ;
; RISC-V.TopDE5.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE5.rtl.mif                                           ;                ;
; db/altsyncram_2861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf                                             ;                ;
; RISC-V.TopDE6.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE6.rtl.mif                                           ;                ;
; db/altsyncram_3861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf                                             ;                ;
; RISC-V.TopDE7.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE7.rtl.mif                                           ;                ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf                                            ;                ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                              ;                ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                              ;                ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                             ;                ;
; db/shift_taps_7vu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_7vu.tdf                                              ;                ;
; db/altsyncram_9s91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_9s91.tdf                                             ;                ;
; db/cntr_uhf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_uhf.tdf                                                    ;                ;
; db/shift_taps_6vu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_6vu.tdf                                              ;                ;
; db/altsyncram_7s91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_7s91.tdf                                             ;                ;
; db/cntr_thf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_thf.tdf                                                    ;                ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_b9c.tdf                                                    ;                ;
; altera_syncram.tdf                                                 ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf                                           ;                ;
; db/altera_syncram_p914.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p914.tdf                                         ;                ;
; db/altsyncram_qmb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_qmb4.tdf                                             ;                ;
; db/altera_syncram_l054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_l054.tdf                                         ;                ;
; db/altsyncram_1vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1vc4.tdf                                             ;                ;
; db/altera_syncram_o054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o054.tdf                                         ;                ;
; db/altsyncram_4vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_4vc4.tdf                                             ;                ;
; db/altera_syncram_k054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k054.tdf                                         ;                ;
; db/altsyncram_0vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0vc4.tdf                                             ;                ;
; db/altera_syncram_j054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_j054.tdf                                         ;                ;
; db/altsyncram_vuc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_vuc4.tdf                                             ;                ;
; db/altera_syncram_1714.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_1714.tdf                                         ;                ;
; db/altsyncram_2kb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2kb4.tdf                                             ;                ;
; db/altera_syncram_v614.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_v614.tdf                                         ;                ;
; db/altsyncram_0kb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0kb4.tdf                                             ;                ;
; db/altera_syncram_o754.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o754.tdf                                         ;                ;
; db/altsyncram_46d4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_46d4.tdf                                             ;                ;
; db/altera_syncram_k754.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k754.tdf                                         ;                ;
; db/altsyncram_06d4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_06d4.tdf                                             ;                ;
; db/altera_syncram_p754.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p754.tdf                                         ;                ;
; db/altsyncram_56d4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_56d4.tdf                                             ;                ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf                                              ;                ;
; comptree.inc                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/comptree.inc                                                 ;                ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                 ;                ;
; db/cmpr_l4j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_l4j.tdf                                                    ;                ;
; db/cmpr_k4j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_k4j.tdf                                                    ;                ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;                ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                              ;                ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;                ;
; db/lpm_divide_rqo.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_rqo.tdf                                              ;                ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/abs_divider_4dg.tdf                                             ;                ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/alt_u_div_o2f.tdf                                               ;                ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_abs_4p9.tdf                                                 ;                ;
; db/lpm_divide_3dm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_3dm.tdf                                              ;                ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/sign_div_unsign_9nh.tdf                                         ;                ;
; db/lpm_divide_uio.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_uio.tdf                                              ;                ;
; db/lpm_divide_65m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_65m.tdf                                              ;                ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5611                         ;
;                                             ;                              ;
; Combinational ALUT usage for logic          ; 7033                         ;
;     -- 7 input functions                    ; 58                           ;
;     -- 6 input functions                    ; 3452                         ;
;     -- 5 input functions                    ; 1120                         ;
;     -- 4 input functions                    ; 456                          ;
;     -- <=3 input functions                  ; 1947                         ;
;                                             ;                              ;
; Dedicated logic registers                   ; 3586                         ;
;                                             ;                              ;
; Virtual pins                                ; 370                          ;
; I/O pins                                    ; 225                          ;
; Total MLAB memory bits                      ; 0                            ;
; Total block memory bits                     ; 3086257                      ;
;                                             ;                              ;
; Total DSP Blocks                            ; 12                           ;
;                                             ;                              ;
; Total PLLs                                  ; 4                            ;
;     -- PLLs                                 ; 4                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; CLOCK_Interface:CLOCK0|Reset ;
; Maximum fan-out                             ; 2042                         ;
; Total fan-out                               ; 62457                        ;
; Average fan-out                             ; 5.16                         ;
+---------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; |TopDE                                                                                                                                  ; 7033 (32)           ; 3586 (0)                  ; 3086257           ; 12         ; 225  ; 370          ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work           ;
;    |ADC_Interface:ADCI0|                                                                                                                ; 206 (90)            ; 262 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0                                                                                                                                                                                                                                                                                                                        ; ADC_Interface                     ; work           ;
;       |ADC_Controller:ADC0|                                                                                                             ; 116 (0)             ; 262 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0                                                                                                                                                                                                                                                                                                    ; ADC_Controller                    ; ADC_Controller ;
;          |ADC_Controller_adc_mega_0:adc_mega_0|                                                                                         ; 116 (2)             ; 262 (97)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                               ; ADC_Controller_adc_mega_0         ; ADC_Controller ;
;             |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                         ; 114 (114)           ; 165 (165)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                             ; altera_up_avalon_adv_adc          ; ADC_Controller ;
;    |AudioCODEC_Interface:Audio0|                                                                                                        ; 355 (162)           ; 252 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                                                                                                                                ; AudioCODEC_Interface              ; work           ;
;       |I2C_AV_Config:u3|                                                                                                                ; 96 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                               ; I2C_AV_Config                     ; work           ;
;          |I2C_Controller:u0|                                                                                                            ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                             ; I2C_Controller                    ; work           ;
;       |PLL_Audio:pll1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1                                                                                                                                                                                                                                                                                                 ; PLL_Audio                         ; PLL_Audio      ;
;          |PLL_Audio_0002:pll_audio_inst|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst                                                                                                                                                                                                                                                                   ; PLL_Audio_0002                    ; PLL_Audio      ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                           ; altera_pll                        ; work           ;
;       |Reset_Delay:r0|                                                                                                                  ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                                                                                                                                 ; Reset_Delay                       ; work           ;
;       |audio_clock:u4|                                                                                                                  ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                                                                                                                                 ; audio_clock                       ; work           ;
;       |audio_converter:u5|                                                                                                              ; 56 (56)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                                                                                                                             ; audio_converter                   ; work           ;
;    |Break_Interface:break0|                                                                                                             ; 75 (18)             ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0                                                                                                                                                                                                                                                                                                                     ; Break_Interface                   ; work           ;
;       |breaker:brk0|                                                                                                                    ; 57 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                                                                                        ; breaker                           ; work           ;
;          |breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|                                                                  ; 57 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component                                                                                                                                                                                                                                            ; breaker_lpm_constant_b9b          ; work           ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 57 (44)             ; 75 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work           ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work           ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 105 (64)            ; 75 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                     ; CLOCK_Interface                   ; work           ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                       ; PLL_Main                          ; PLL_Main       ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                           ; PLL_Main_0002                     ; PLL_Main       ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                   ; altera_pll                        ; work           ;
;       |mono:Timer10|                                                                                                                    ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                        ; mono                              ; work           ;
;    |CPU:CPU0|                                                                                                                           ; 3171 (0)            ; 1616 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work           ;
;       |Control_UNI:CONTROL0|                                                                                                            ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Control_UNI:CONTROL0                                                                                                                                                                                                                                                                                                              ; Control_UNI                       ; work           ;
;       |Datapath_UNI:DATAPATH0|                                                                                                          ; 3116 (362)          ; 1616 (32)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0                                                                                                                                                                                                                                                                                                            ; Datapath_UNI                      ; work           ;
;          |ALU:ALU0|                                                                                                                     ; 493 (493)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0                                                                                                                                                                                                                                                                                                   ; ALU                               ; work           ;
;          |BranchControl:BC0|                                                                                                            ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|BranchControl:BC0                                                                                                                                                                                                                                                                                          ; BranchControl                     ; work           ;
;          |CSRegisters:CSREGISTERS0|                                                                                                     ; 891 (891)           ; 592 (592)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0                                                                                                                                                                                                                                                                                   ; CSRegisters                       ; work           ;
;          |ExceptionControl:EXC0|                                                                                                        ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ExceptionControl:EXC0                                                                                                                                                                                                                                                                                      ; ExceptionControl                  ; work           ;
;          |ImmGen:IMMGEN0|                                                                                                               ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0                                                                                                                                                                                                                                                                                             ; ImmGen                            ; work           ;
;          |MemLoad:MEMLOAD0|                                                                                                             ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0                                                                                                                                                                                                                                                                                           ; MemLoad                           ; work           ;
;          |MemStore:MEMSTORE0|                                                                                                           ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0                                                                                                                                                                                                                                                                                         ; MemStore                          ; work           ;
;          |Registers:REGISTERS0|                                                                                                         ; 1118 (1118)         ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0                                                                                                                                                                                                                                                                                       ; Registers                         ; work           ;
;    |CodeMemory_Interface:MEMCODE|                                                                                                       ; 150 (32)            ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                                                                                                                               ; CodeMemory_Interface              ; work           ;
;       |UserCodeBlock:MB0|                                                                                                               ; 118 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                             ; UserCodeBlock                     ; work           ;
;          |altsyncram:altsyncram_component|                                                                                              ; 118 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work           ;
;             |altsyncram_sft1:auto_generated|                                                                                            ; 118 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated                                                                                                                                                                                                                              ; altsyncram_sft1                   ; work           ;
;                |altsyncram_oqj2:altsyncram1|                                                                                            ; 36 (0)              ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_oqj2                   ; work           ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5                                                                                                                                                                               ; decode_5la                        ; work           ;
;                   |decode_5la:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a                                                                                                                                                                         ; decode_5la                        ; work           ;
;                   |mux_2hb:mux6|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6                                                                                                                                                                                     ; mux_2hb                           ; work           ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 82 (65)             ; 70 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work           ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work           ;
;    |DataMemory_Interface:MEMDATA|                                                                                                       ; 210 (104)           ; 75 (0)                    ; 1310720           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                                                                                                                               ; DataMemory_Interface              ; work           ;
;       |UserDataBlock2:MB1|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock2:MB1                                                                                                                                                                                                                                                                                            ; UserDataBlock2                    ; work           ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work           ;
;             |altsyncram_v2o1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated                                                                                                                                                                                                                             ; altsyncram_v2o1                   ; work           ;
;       |UserDataBlock:MB0|                                                                                                               ; 106 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                                                                                             ; UserDataBlock                     ; work           ;
;          |altsyncram:altsyncram_component|                                                                                              ; 106 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work           ;
;             |altsyncram_cas1:auto_generated|                                                                                            ; 106 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated                                                                                                                                                                                                                              ; altsyncram_cas1                   ; work           ;
;                |altsyncram_npj2:altsyncram1|                                                                                            ; 20 (2)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_npj2                   ; work           ;
;                   |decode_8la:decode4|                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4                                                                                                                                                                               ; decode_8la                        ; work           ;
;                   |decode_8la:decode5|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5                                                                                                                                                                               ; decode_8la                        ; work           ;
;                   |decode_8la:rden_decode_a|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a                                                                                                                                                                         ; decode_8la                        ; work           ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 86 (68)             ; 71 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work           ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work           ;
;    |Display7_Interface:Display70|                                                                                                       ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70                                                                                                                                                                                                                                                                                                               ; Display7_Interface                ; work           ;
;       |Decoder7:Dec0|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec0                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec1|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec1                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec2|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec2                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec3|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec3                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec4|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec4                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec5|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec5                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 24 (23)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                       ; LFSR_interface                    ; work           ;
;       |LFSR_word:lfsr|                                                                                                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                        ; LFSR_word                         ; work           ;
;    |RS232_Interface:Serial0|                                                                                                            ; 123 (19)            ; 114 (17)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0                                                                                                                                                                                                                                                                                                                    ; RS232_Interface                   ; work           ;
;       |rs232rx:rs232receiver|                                                                                                           ; 72 (16)             ; 68 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver                                                                                                                                                                                                                                                                                              ; rs232rx                           ; work           ;
;          |BaudTickGen:tickgen|                                                                                                          ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen                                                                                                                                                                                                                                                                          ; BaudTickGen                       ; work           ;
;          |pulso:px|                                                                                                                     ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px                                                                                                                                                                                                                                                                                     ; pulso                             ; work           ;
;       |rs232tx:rs232transmitter|                                                                                                        ; 32 (15)             ; 29 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter                                                                                                                                                                                                                                                                                           ; rs232tx                           ; work           ;
;          |BaudTickGen:tickgen|                                                                                                          ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen                                                                                                                                                                                                                                                                       ; BaudTickGen                       ; work           ;
;    |STOPWATCH_Interface:stopwatch0|                                                                                                     ; 148 (127)           ; 82 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0                                                                                                                                                                                                                                                                                                             ; STOPWATCH_Interface               ; work           ;
;       |Stopwatch_divider_clk:divider|                                                                                                   ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider                                                                                                                                                                                                                                                                               ; Stopwatch_divider_clk             ; work           ;
;    |Sintetizador_Interface:Sintetizador0|                                                                                               ; 912 (114)           ; 494 (0)                   ; 18353             ; 12         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0                                                                                                                                                                                                                                                                                                       ; Sintetizador_Interface            ; work           ;
;       |Sintetizador:S1|                                                                                                                 ; 383 (0)             ; 127 (16)                  ; 18353             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1                                                                                                                                                                                                                                                                                       ; Sintetizador                      ; work           ;
;          |PolyphonicSynthesizer:synth|                                                                                                  ; 383 (0)             ; 111 (39)                  ; 18353             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                                                                                                                           ; PolyphonicSynthesizer             ; work           ;
;             |ChannelBank:channelBank|                                                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                                                                                                                   ; ChannelBank                       ; work           ;
;             |Mixer:mixer|                                                                                                               ; 17 (17)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                                                                                                                               ; Mixer                             ; work           ;
;             |NoteController:noteController|                                                                                             ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                                                                                                                             ; NoteController                    ; work           ;
;             |NoteInfoDatabase:noteInfoDatabase|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                                                                                                                         ; NoteInfoDatabase                  ; work           ;
;                |NoteTable:noteTable|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                                                                                                                     ; NoteTable                         ; work           ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                                                                                                                     ; altsyncram                        ; work           ;
;                      |altsyncram_ehf1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated                                                                                                                                      ; altsyncram_ehf1                   ; work           ;
;             |SampleSynthesizer:sampleSynthesizer|                                                                                       ; 347 (33)            ; 25 (0)                    ; 16305             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                                                                                                                       ; SampleSynthesizer                 ; work           ;
;                |DigitalFilter:digitalFilter|                                                                                            ; 166 (166)           ; 0 (0)                     ; 0                 ; 7          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                                                                                                                           ; DigitalFilter                     ; work           ;
;                |Envelope:envelope|                                                                                                      ; 74 (66)             ; 18 (12)                   ; 672               ; 3          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                                                                                                                     ; Envelope                          ; work           ;
;                   |altshift_taps:oDATA.instant_rtl_0|                                                                                   ; 8 (0)               ; 6 (0)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0                                                                                                                                                                   ; altshift_taps                     ; work           ;
;                      |shift_taps_7vu:auto_generated|                                                                                    ; 8 (5)               ; 6 (3)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated                                                                                                                                     ; shift_taps_7vu                    ; work           ;
;                         |altsyncram_9s91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4                                                                                                         ; altsyncram_9s91                   ; work           ;
;                         |cntr_uhf:cntr1|                                                                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|cntr_uhf:cntr1                                                                                                                      ; cntr_uhf                          ; work           ;
;                |Oscillator:oscillator|                                                                                                  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                                                                                                                 ; Oscillator                        ; work           ;
;                |SineCalculator:sineCalculator|                                                                                          ; 26 (26)             ; 1 (1)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                                                                                                                         ; SineCalculator                    ; work           ;
;                   |SineTable:sineTable|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                                                                                                                     ; SineTable                         ; work           ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                                                                                                                     ; altsyncram                        ; work           ;
;                         |altsyncram_agf1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated                                                                                                      ; altsyncram_agf1                   ; work           ;
;                |altshift_taps:oDATA.sample_rtl_0|                                                                                       ; 14 (0)              ; 6 (0)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work           ;
;                   |shift_taps_6vu:auto_generated|                                                                                       ; 14 (7)              ; 6 (3)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated                                                                                                                                                        ; shift_taps_6vu                    ; work           ;
;                      |altsyncram_7s91:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5                                                                                                                            ; altsyncram_7s91                   ; work           ;
;                      |cntr_thf:cntr1|                                                                                                   ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|cntr_thf:cntr1                                                                                                                                         ; cntr_thf                          ; work           ;
;       |SyscallSynthControl:SSC1|                                                                                                        ; 415 (415)           ; 367 (367)                 ; 0                 ; 1          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1                                                                                                                                                                                                                                                                              ; SyscallSynthControl               ; work           ;
;    |TecladoPS2_Interface:TecladoPS20|                                                                                                   ; 357 (170)           ; 240 (68)                  ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20                                                                                                                                                                                                                                                                                                           ; TecladoPS2_Interface              ; work           ;
;       |keyboard:kbd|                                                                                                                    ; 13 (13)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd                                                                                                                                                                                                                                                                                              ; keyboard                          ; work           ;
;       |keyscan:keys1|                                                                                                                   ; 167 (167)           ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyscan:keys1                                                                                                                                                                                                                                                                                             ; keyscan                           ; work           ;
;       |oneshot:pulser|                                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|oneshot:pulser                                                                                                                                                                                                                                                                                            ; oneshot                           ; work           ;
;       |scan2ascii:s2a|                                                                                                                  ; 6 (6)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a                                                                                                                                                                                                                                                                                            ; scan2ascii                        ; work           ;
;          |altsyncram:Mux10_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_u761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_u761                   ; work           ;
;          |altsyncram:Mux11_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_v761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_v761                   ; work           ;
;          |altsyncram:Mux12_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_0861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_0861                   ; work           ;
;          |altsyncram:Mux13_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_1861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_1861                   ; work           ;
;          |altsyncram:Mux14_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_2861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_2861                   ; work           ;
;          |altsyncram:Mux15_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_3861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_3861                   ; work           ;
;          |altsyncram:Mux8_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work           ;
;             |altsyncram_s761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_s761                   ; work           ;
;          |altsyncram:Mux9_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work           ;
;             |altsyncram_t761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_t761                   ; work           ;
;    |VGA_Interface:VGA0|                                                                                                                 ; 1003 (188)          ; 66 (32)                   ; 1228800           ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                                                                                                                         ; VGA_Interface                     ; work           ;
;       |VgaAdapter:VGA0|                                                                                                                 ; 815 (114)           ; 34 (26)                   ; 1228800           ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                                                                                                                         ; VgaAdapter                        ; work           ;
;          |MemoryVGA1:memVGA1|                                                                                                           ; 10 (0)              ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1                                                                                                                                                                                                                                                                                      ; MemoryVGA1                        ; work           ;
;             |altsyncram:altsyncram_component|                                                                                           ; 10 (0)              ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work           ;
;                |altsyncram_91p2:auto_generated|                                                                                         ; 10 (0)              ; 8 (8)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated                                                                                                                                                                                                                       ; altsyncram_91p2                   ; work           ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                              ; decode_01a                        ; work           ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                              ; decode_01a                        ; work           ;
;                   |decode_7la:decode3|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_7la:decode3                                                                                                                                                                                                    ; decode_7la                        ; work           ;
;          |MemoryVGA:memVGA0|                                                                                                            ; 7 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                                                                                       ; MemoryVGA                         ; work           ;
;             |altsyncram:altsyncram_component|                                                                                           ; 7 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; altsyncram                        ; work           ;
;                |altsyncram_81p2:auto_generated|                                                                                         ; 7 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated                                                                                                                                                                                                                        ; altsyncram_81p2                   ; work           ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                               ; decode_01a                        ; work           ;
;                   |decode_7la:decode3|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode3                                                                                                                                                                                                     ; decode_7la                        ; work           ;
;          |RegDisplay:RegDisp0|                                                                                                          ; 684 (669)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                                                                                                                                     ; RegDisplay                        ; work           ;
;             |HexFont:HexF0|                                                                                                             ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                                                                                                                                       ; HexFont                           ; work           ;
;          |VgaPll:xx|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                                                                                               ; VgaPll                            ; VgaPll         ;
;             |VgaPll_0002:vgapll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst                                                                                                                                                                                                                                                                       ; VgaPll_0002                       ; VgaPll         ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                               ; altera_pll                        ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 130 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (81)            ; 123 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; de1_text.mif             ;
; DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144  ; None                     ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; de1_data.mif             ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 128          ; 16           ; --           ; --           ; 2048    ; ./Sintetizador/notes.mif ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 8            ; 84           ; 8            ; 84           ; 672     ; None                     ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384   ; ./Sintetizador/sine.mif  ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 7            ; 39           ; 7            ; 39           ; 273     ; None                     ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE2.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE3.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE4.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE5.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE6.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE7.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE0.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE1.rtl.mif    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; True Dual Port   ; 19200        ; 32           ; 19200        ; 32           ; 614400  ; ./VGA/frame1.mif         ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; True Dual Port   ; 19200        ; 32           ; 19200        ; 32           ; 614400  ; ./VGA/frame0.mif         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 6           ;
; Independent 18x18 plus 36       ; 2           ;
; Independent 27x27               ; 2           ;
; Total number of DSP blocks      ; 12          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 1           ;
; Fixed Point Unsigned Multiplier ; 11          ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1                                                                                                                                                                                                                          ; AudioCODEC/PLL_Audio.v   ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                ; Tempo/PLL_Main.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserCodeBlock.v  ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserDataBlock.v  ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock2:MB1                                                                                                                                                                                                                     ; Memoria/UserDataBlock2.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                ; VGA/MemoryVGA.v          ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1                                                                                                                                                                                                               ; VGA/MemoryVGA1.v         ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                        ; VGA/VgaPll.v             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                          ;
; Altera ; LPM_CONSTANT ; 18.1    ; N/A          ; N/A          ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                 ; Tempo/breaker.v          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component                                                                                                                                                                     ;                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                               ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; Name                           ; currState.pauseStateNoAddrIncr ; currState.initCtrlRegState ; currState.pauseState ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; currState.resetState           ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ;
; currState.waitState            ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 1                   ; 1                    ;
; currState.transState           ; 0                              ; 0                          ; 0                    ; 0                   ; 1                    ; 0                   ; 1                    ;
; currState.doneState            ; 0                              ; 0                          ; 0                    ; 1                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseState           ; 0                              ; 0                          ; 1                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.initCtrlRegState     ; 0                              ; 1                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseStateNoAddrIncr ; 1                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST ;
+----------------+----------------+----------------+----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001             ;
+----------------+----------------+----------------+----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                          ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                          ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[16..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_inR[16..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|noise[0..14]   ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[16..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outR[16..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|OUT.state                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_a[1]                      ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_a[1]                    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_a[0]                      ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_a[0]                    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_b[1]                      ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_b[1]                    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_b[0]                      ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_b[0]                    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_a[1]                  ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_a[1]                ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_a[0]                  ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_a[0]                ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_b[1]                  ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_b[1]                ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_b[0]                  ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_b[0]                ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                                                  ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                                    ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                                             ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[18]                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[7]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[7] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[6]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[6] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[5]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[5] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[4]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[4] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[3]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[3] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[2]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[2] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[1]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[1] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[0]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[0] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0..7]                                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][24]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][28]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][16]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][20]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][8]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][12]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][0]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][4]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][25]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][29]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][17]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][21]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][9]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][13]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][1]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][5]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][26]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][30]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][18]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][22]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][10]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][14]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][2]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][6]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][27]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][31]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][19]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][23]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][11]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][15]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][3]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][7]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][8]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][25]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][29]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][17]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][21]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][9]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][13]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][1]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][5]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][26]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][30]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][30]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][18]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][22]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][10]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][14]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][2]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][6]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][27]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][31]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][19]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][23]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][11]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][15]                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][3]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][7]                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][24]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][28]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][16]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][20]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][8]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][12]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][25]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][29]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][17]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][21]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][9]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][13]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][26]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][30]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][18]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][22]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][10]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][14]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][6]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][27]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][31]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][19]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][23]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][11]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][7]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~0                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~28                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~7                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~11                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~15                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~19                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~23                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~27                                                                                                          ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                ; Lost fanout                                                                                                                                                          ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                ; Lost fanout                                                                                                                                                          ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~9                                                                                                  ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~10                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|BCK_DIV[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Total Number of Removed Registers = 840                                                                                                                   ;                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                               ;
+----------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal             ; Registers Removed due to This Register                                      ;
+----------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[23]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][24],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][28],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][8],       ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][12],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][25],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][29],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][9],       ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][13],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][26],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][30],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][10],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][14],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][27],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][31],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][23],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][11],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][15],      ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][7],       ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][28], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][16], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][20], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][12], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][0],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][4],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][25], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][21], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][9],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][13], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][5],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][26], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][18], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][22], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][10], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][14], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][6],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][19], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][23], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][11], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][15], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][3],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][7],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][7]   ;
; AudioCODEC_Interface:Audio0|waudio_inL[16]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][16],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][0],       ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[15][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[16][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[17][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[18][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[19][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[20][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[21][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[22][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[23][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[24][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[25][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[26][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[27][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[28][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[29][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[30][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[31][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][8],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][1],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][2],  ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][31], ;
;                                                                            ;                                ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][31]  ;
; AudioCODEC_Interface:Audio0|waudio_inL[17]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][17],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][1]        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][27] ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][27], ;
;                                                                            ; due to stuck port clock_enable ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][27]  ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][30] ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][30], ;
;                                                                            ; due to stuck port clock_enable ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][30]  ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][17] ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][17], ;
;                                                                            ; due to stuck port clock_enable ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][17]  ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][29] ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][29], ;
;                                                                            ; due to stuck port clock_enable ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][29]  ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[11][24] ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[13][24], ;
;                                                                            ; due to stuck port clock_enable ; CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[14][24]  ;
; AudioCODEC_Interface:Audio0|waudio_inL[22]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][22],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][6]        ;
; AudioCODEC_Interface:Audio0|waudio_inL[21]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][21],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][5]        ;
; AudioCODEC_Interface:Audio0|waudio_inL[20]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][20],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][4]        ;
; AudioCODEC_Interface:Audio0|waudio_inL[19]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][19],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][3]        ;
; AudioCODEC_Interface:Audio0|waudio_inL[18]                                 ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][18],      ;
;                                                                            ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][2]        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[23]                 ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[23]       ;
;                                                                            ; due to stuck port data_in      ;                                                                             ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[19]                 ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[19]       ;
;                                                                            ; due to stuck port data_in      ;                                                                             ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[17]                 ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[17]       ;
;                                                                            ; due to stuck port data_in      ;                                                                             ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16]                 ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16]       ;
;                                                                            ; due to stuck port data_in      ;                                                                             ;
+----------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3586  ;
; Number of registers using Synchronous Clear  ; 515   ;
; Number of registers using Synchronous Load   ; 389   ;
; Number of registers using Asynchronous Clear ; 2105  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2616  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                             ; 2       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                    ; 18      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                    ; 18      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                    ; 25      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                    ; 20      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                    ; 20      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                    ; 24      ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[22]                                                                                                                                                                                                                                                                                          ; 40      ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][11]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][7]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][3]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][14]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][10]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][6]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][2]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][17]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][13]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][9]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][5]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][28]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][16]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][12]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][8]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][4]                                                                                                                                                                                                                                                            ; 4       ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                                                                                                                                       ; 2       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|END                                                                                                                                                                                                                                                              ; 5       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|RxD_bit                                                                                                                                                                                                                                                                           ; 4       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                              ; 2       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|Filter_cnt[1]                                                                                                                                                                                                                                                                     ; 3       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|Filter_cnt[0]                                                                                                                                                                                                                                                                     ; 3       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|RxD_sync[1]                                                                                                                                                                                                                                                                       ; 2       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|RxD_sync[0]                                                                                                                                                                                                                                                                       ; 1       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working                                                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                       ; Megafunction                                                                                                                                               ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~1                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~2                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~5                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~6                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~9                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~10                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~13                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~14                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~17                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~18                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~21                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~22                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~25                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~26                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~29                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~30                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0                                                                                                ; ROM        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[8,9]           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z2[0..31]    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z1[0..31]    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator[0..16] ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.state                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample[0..15]                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[0..7]          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.start[0..7]            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[0..6]                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 96 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|CH5[7]                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[3]                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[1]                                                                                                                                                             ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[8][25]                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[17]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]                                                                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter|TxD_shift[1]                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|ad_or_ltc_error_count[1]                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[9]                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][31]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][15]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][20]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][18]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][27]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][14]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][27]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][13]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][20]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][0]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][31]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][9]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][25]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][15]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][30]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][12]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|contador[5]                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[2]                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10|contador[13]                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[8]                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[7][17]                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ;
; 10:1               ; 29 bits   ; 174 LEs       ; 58 LEs               ; 116 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|PC[17]                                                                                                                                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|registers[9][10]                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mux1                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0|Selector31                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0|Selector10                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[12]                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Control_UNI:CONTROL0|oEbreak                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Mux16                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Mux51                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|ShiftRight0                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|ShiftRight1                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|ShiftRight1                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0|Mux11                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0|Mux9                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0|Mux7                                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |TopDE|DataMemory_Interface:MEMDATA|wReadData[17]                                                                                                                                                                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |TopDE|wOutput[16]                                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[29]                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[8]                                                                                                                                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|Mux8                                                                                                                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|Mux62                                                                                                                                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|Mux89                                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[7]                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[0]                                                                                                                                                                   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0|Selector25                                                                                                                                                  ;
; 12:1               ; 16 bits   ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Mux72                                                                                                                                                                      ;
; 128:1              ; 2 bits    ; 170 LEs       ; 32 LEs               ; 138 LEs                ; No         ; |TopDE|CPU:CPU0|Control_UNI:CONTROL0|Selector1                                                                                                                                                                    ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Mux81                                                                                                                                                                      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|wReadData[26]                                                                                                                                                                           ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |TopDE|TecladoPS2_Interface:TecladoPS20|wReadData[10]                                                                                                                                                             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TopDE|ADC_Interface:ADCI0|wReadData[3]                                                                                                                                                                           ;
; 17:1               ; 7 bits    ; 77 LEs        ; 56 LEs               ; 21 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Mux95                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0|Selector13                                                                                                                                                  ;
; 38:1               ; 32 bits   ; 800 LEs       ; 800 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Selector28                                                                                                                                        ;
; 37:1               ; 5 bits    ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mux27                                                                                                                                                             ;
; 38:1               ; 8 bits    ; 200 LEs       ; 104 LEs              ; 96 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mux11                                                                                                                                                             ;
; 38:1               ; 32 bits   ; 800 LEs       ; 800 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Selector56                                                                                                                                        ;
; 39:1               ; 2 bits    ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mux22                                                                                                                                                             ;
; 37:1               ; 3 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mux18                                                                                                                                                             ;
; 40:1               ; 3 bits    ; 78 LEs        ; 42 LEs               ; 36 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mux30                                                                                                                                                             ;
; 40:1               ; 2 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mux5                                                                                                                                                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 45 LEs               ; 36 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mux2                                                                                                                                                              ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0|Selector27                                                                                                                                                  ;
; 24:1               ; 6 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|Mux1                                                                                                                                                                    ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[14]                                                                                                                                          ;
; 568:1              ; 4 bits    ; 1512 LEs      ; 1512 LEs             ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; true                   ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 200.000000 MHz         ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 17.910447 MHz          ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 27.272727 MHz          ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cas1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_v2o1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_sft1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0 ;
+--------------------+------------+-----------------------------------------------+
; Parameter Name     ; Value      ; Type                                          ;
+--------------------+------------+-----------------------------------------------+
; C_VERT_NUM_PIXELS  ; 0111100000 ; Unsigned Binary                               ;
; C_VERT_SYNC_START  ; 0111101101 ; Unsigned Binary                               ;
; C_VERT_SYNC_END    ; 0111101110 ; Unsigned Binary                               ;
; C_VERT_TOTAL_COUNT ; 1000001101 ; Unsigned Binary                               ;
; C_HORZ_NUM_PIXELS  ; 1010000000 ; Unsigned Binary                               ;
; C_HORZ_SYNC_START  ; 1010010011 ; Unsigned Binary                               ;
; C_HORZ_SYNC_END    ; 1011110010 ; Unsigned Binary                               ;
; C_HORZ_TOTAL_COUNT ; 1100100000 ; Unsigned Binary                               ;
+--------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                      ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                    ;
; pll_type                             ; General                ; String                                                                    ;
; pll_subtype                          ; General                ; String                                                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                            ;
; operation_mode                       ; direct                 ; String                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                            ;
; clock_name_0                         ;                        ; String                                                                    ;
; clock_name_1                         ;                        ; String                                                                    ;
; clock_name_2                         ;                        ; String                                                                    ;
; clock_name_3                         ;                        ; String                                                                    ;
; clock_name_4                         ;                        ; String                                                                    ;
; clock_name_5                         ;                        ; String                                                                    ;
; clock_name_6                         ;                        ; String                                                                    ;
; clock_name_7                         ;                        ; String                                                                    ;
; clock_name_8                         ;                        ; String                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; ./VGA/frame0.mif     ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_81p2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./VGA/frame1.mif     ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_91p2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                          ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                        ;
; fractional_vco_multiplier            ; false                  ; String                                                                        ;
; pll_type                             ; General                ; String                                                                        ;
; pll_subtype                          ; General                ; String                                                                        ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                ;
; operation_mode                       ; direct                 ; String                                                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                ;
; data_rate                            ; 0                      ; Signed Integer                                                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                                        ;
; phase_shift0                         ; 0 ps                   ; String                                                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency1              ; 18.421052 MHz          ; String                                                                        ;
; phase_shift1                         ; 0 ps                   ; String                                                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                        ;
; phase_shift2                         ; 0 ps                   ; String                                                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                        ;
; phase_shift3                         ; 0 ps                   ; String                                                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                        ;
; phase_shift4                         ; 0 ps                   ; String                                                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                        ;
; phase_shift5                         ; 0 ps                   ; String                                                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                        ;
; phase_shift6                         ; 0 ps                   ; String                                                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                        ;
; phase_shift7                         ; 0 ps                   ; String                                                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                        ;
; phase_shift8                         ; 0 ps                   ; String                                                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                        ;
; phase_shift9                         ; 0 ps                   ; String                                                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                        ;
; phase_shift10                        ; 0 ps                   ; String                                                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                        ;
; phase_shift11                        ; 0 ps                   ; String                                                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                        ;
; phase_shift12                        ; 0 ps                   ; String                                                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                        ;
; phase_shift13                        ; 0 ps                   ; String                                                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                        ;
; phase_shift14                        ; 0 ps                   ; String                                                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                        ;
; phase_shift15                        ; 0 ps                   ; String                                                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                        ;
; phase_shift16                        ; 0 ps                   ; String                                                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                        ;
; phase_shift17                        ; 0 ps                   ; String                                                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                ;
; clock_name_0                         ;                        ; String                                                                        ;
; clock_name_1                         ;                        ; String                                                                        ;
; clock_name_2                         ;                        ; String                                                                        ;
; clock_name_3                         ;                        ; String                                                                        ;
; clock_name_4                         ;                        ; String                                                                        ;
; clock_name_5                         ;                        ; String                                                                        ;
; clock_name_6                         ;                        ; String                                                                        ;
; clock_name_7                         ;                        ; String                                                                        ;
; clock_name_8                         ;                        ; String                                                                        ;
; clock_name_global_0                  ; false                  ; String                                                                        ;
; clock_name_global_1                  ; false                  ; String                                                                        ;
; clock_name_global_2                  ; false                  ; String                                                                        ;
; clock_name_global_3                  ; false                  ; String                                                                        ;
; clock_name_global_4                  ; false                  ; String                                                                        ;
; clock_name_global_5                  ; false                  ; String                                                                        ;
; clock_name_global_6                  ; false                  ; String                                                                        ;
; clock_name_global_7                  ; false                  ; String                                                                        ;
; clock_name_global_8                  ; false                  ; String                                                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                ;
; m_cnt_bypass_en                      ; false                  ; String                                                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                ;
; n_cnt_bypass_en                      ; false                  ; String                                                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                ;
; pll_slf_rst                          ; false                  ; String                                                                        ;
; pll_bw_sel                           ; low                    ; String                                                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                ;
; I2C_Freq       ; 20000    ; Signed Integer                                                ;
; LUT_SIZE       ; 51       ; Signed Integer                                                ;
; Dummy_DATA     ; 0        ; Signed Integer                                                ;
; SET_LIN_L      ; 1        ; Signed Integer                                                ;
; SET_LIN_R      ; 2        ; Signed Integer                                                ;
; SET_HEAD_L     ; 3        ; Signed Integer                                                ;
; SET_HEAD_R     ; 4        ; Signed Integer                                                ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                                ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                                ;
; POWER_ON       ; 7        ; Signed Integer                                                ;
; SET_FORMAT     ; 8        ; Signed Integer                                                ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                                ;
; SET_ACTIVE     ; 10       ; Signed Integer                                                ;
; SET_VIDEO      ; 11       ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                              ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                              ;
; DATA_WIDTH     ; 16       ; Signed Integer                                              ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 7                        ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 128                      ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; ./Sintetizador/notes.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ehf1          ; Untyped                                                                                                                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                                                                                                 ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; ./Sintetizador/sine.mif ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_agf1         ; Untyped                                                                                                                                                                              ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter ;
+----------------+----------+-------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                              ;
+----------------+----------+-------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                    ;
; Baud           ; 115200   ; Signed Integer                                                    ;
+----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen ;
+----------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                  ;
+----------------+----------+---------------------------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                                        ;
; Baud           ; 115200   ; Signed Integer                                                                        ;
; Oversampling   ; 1        ; Signed Integer                                                                        ;
+----------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                 ;
; Baud           ; 115200   ; Signed Integer                                                 ;
; Oversampling   ; 8        ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen ;
+----------------+----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                                     ;
; Baud           ; 115200   ; Signed Integer                                                                     ;
; Oversampling   ; 8        ; Signed Integer                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0 ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; tsclk          ; 4          ; Signed Integer                                                                              ;
; numch          ; 7          ; Signed Integer                                                                              ;
; board          ; DE1-SoC    ; String                                                                                      ;
; board_rev      ; Autodetect ; String                                                                                      ;
; max10pllmultby ; 1          ; Signed Integer                                                                              ;
; max10plldivby  ; 1          ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                   ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; T_SCLK                ; 4          ; Signed Integer                                                                                                         ;
; NUM_CH                ; 7          ; Signed Integer                                                                                                         ;
; BOARD                 ; DE1-SoC    ; String                                                                                                                 ;
; BOARD_REV             ; Autodetect ; String                                                                                                                 ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                                                                                         ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                                                         ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE0.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE1.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_t761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE2.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE3.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_v761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE4.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE5.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE6.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE7.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                    ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                 ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                                                 ;
; WIDTH          ; 84             ; Untyped                                                                                                                                                                                 ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_7vu ; Untyped                                                                                                                                                                                 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                              ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                                              ;
; WIDTH          ; 39             ; Untyped                                                                                                                                                              ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_6vu ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                                                                                                                     ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component                                                                                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                        ;
; Entity Instance            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                        ;
;     -- WIDTH               ; 84                                                                                                                                                                       ;
; Entity Instance            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                        ;
;     -- WIDTH               ; 39                                                                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver"                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; RxD_data_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RxD_idle        ; Output ; Info     ; Explicitly unconnected                                                              ;
; RxD_endofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oSynthVolume ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oSynthInst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; EN   ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" ;
+----------------------+-------+----------+----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                ;
+----------------------+-------+----------+----------------------------------------+
; WAVE[1]              ; Input ; Info     ; Stuck at VCC                           ;
; WAVE[0]              ; Input ; Info     ; Stuck at GND                           ;
; NOISE_EN             ; Input ; Info     ; Stuck at GND                           ;
; FILTER_EN            ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[7..5] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[1..0] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[4..2] ; Input ; Info     ; Stuck at GND                           ;
; ATTACK_DURATION      ; Input ; Info     ; Stuck at GND                           ;
; DECAY_DURATION       ; Input ; Info     ; Stuck at GND                           ;
; SUSTAIN_AMPLITUDE    ; Input ; Info     ; Stuck at VCC                           ;
; RELEASE_DURATION     ; Input ; Info     ; Stuck at GND                           ;
+----------------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|PLL_Audio:pll1" ;
+----------+--------+----------+-----------------------------------------+
; Port     ; Type   ; Severity ; Details                                 ;
+----------+--------+----------+-----------------------------------------+
; outclk_1 ; Output ; Info     ; Explicitly unconnected                  ;
; locked   ; Output ; Info     ; Explicitly unconnected                  ;
+----------+--------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0"                                                                                                   ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                  ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; audio_clock_flip_flop      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; audio_proc_clock_flip_flop ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ps2_scan_ready_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; keyboard_interrupt   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                          ;
; wren_a ; Input ; Info     ; Stuck at GND                                          ;
+--------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                         ;
; wren_a ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" ;
+----------+--------+----------+-------------------------------------------+
; Port     ; Type   ; Severity ; Details                                   ;
+----------+--------+----------+-------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                              ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected                    ;
; locked   ; Output ; Info     ; Explicitly unconnected                    ;
+----------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; resetn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "STOPWATCH_Interface:stopwatch0" ;
+------------+--------+----------+---------------------------+
; Port       ; Type   ; Severity ; Details                   ;
+------------+--------+----------+---------------------------+
; intertimer ; Output ; Info     ; Explicitly unconnected    ;
+------------+--------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0"                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; oReadDataUSTATUS[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                 ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; iInitialPC[31..23] ; Input ; Info     ; Stuck at GND ;
; iInitialPC[21..0]  ; Input ; Info     ; Stuck at GND ;
; iInitialPC[22]     ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLOCK0"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oCLK_100   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_150   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_200   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_25    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_27    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fdiv[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; DATA        ; 32    ; 32768 ; Read/Write ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated ;
; 1              ; TEXT        ; 32    ; 16384 ; Read/Write ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated ;
; 2              ; BRK0        ; 32    ; 1     ; Read/Write ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component               ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3456                        ;
;     CLR               ; 458                         ;
;     CLR SCLR          ; 32                          ;
;     CLR SLD           ; 31                          ;
;     ENA               ; 544                         ;
;     ENA CLR           ; 1387                        ;
;     ENA CLR SCLR      ; 60                          ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 29                          ;
;     ENA SCLR          ; 230                         ;
;     ENA SLD           ; 232                         ;
;     SCLR              ; 154                         ;
;     SLD               ; 17                          ;
;     plain             ; 250                         ;
; arriav_io_obuf        ; 109                         ;
; arriav_lcell_comb     ; 6919                        ;
;     arith             ; 1163                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 833                         ;
;         2 data inputs ; 266                         ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 15                          ;
;     extend            ; 57                          ;
;         7 data inputs ; 57                          ;
;     normal            ; 5688                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 85                          ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 515                         ;
;         4 data inputs ; 399                         ;
;         5 data inputs ; 1071                        ;
;         6 data inputs ; 3425                        ;
;     shared            ; 11                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 12                          ;
; boundary_port         ; 676                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 586                         ;
;                       ;                             ;
; Max LUT depth         ; 25.50                       ;
; Average LUT depth     ; 10.64                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Jul  1 09:15:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file TopDE.v
    Info (12023): Found entity 1: TopDE File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file Parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file CPU/CPU.v
    Info (12023): Found entity 1: CPU File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Datapath_UNI.v
    Info (12023): Found entity 1: Datapath_UNI File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Datapath_MULTI.v
    Info (12023): Found entity 1: Datapath_MULTI File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Datapath_PIPEM.v
    Info (12023): Found entity 1: Datapath_PIPEM File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_PIPEM.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Control_UNI.v
    Info (12023): Found entity 1: Control_UNI File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Control_MULTI.v
    Info (12023): Found entity 1: Control_MULTI File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_MULTI.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Control_PIPEM.v
    Info (12023): Found entity 1: Control_PIPEM File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_PIPEM.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/ALU.v
    Info (12023): Found entity 1: ALU File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/FPALU.v
    Info (12023): Found entity 1: FPALU File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Registers.v
    Info (12023): Found entity 1: Registers File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FRegisters.v
    Info (12023): Found entity 1: FRegisters File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FRegisters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file CPU/CSRegisters.v
    Info (12023): Found entity 1: CSRegisters File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CSRegisters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file CPU/BranchControl.v
    Info (12023): Found entity 1: BranchControl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/BranchControl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file CPU/ExceptionControl.v
    Info (12023): Found entity 1: ExceptionControl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ExceptionControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU/ImmGen.v
    Info (12023): Found entity 1: ImmGen File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ImmGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FwdHazardUnitM.v
    Info (12023): Found entity 1: FwdHazardUnitM File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FwdHazardUnitM.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/CLOCK_Interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/Break_Interface.v
    Info (12023): Found entity 1: Break_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/mono.v
    Info (12023): Found entity 1: mono File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file Tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_b9b File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/CodeMemory_Interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/DataMemory_Interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/Memory_Interface.v
    Info (12023): Found entity 1: Memory_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/MemStore.v
    Info (12023): Found entity 1: MemStore File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/MemLoad.v
    Info (12023): Found entity 1: MemLoad File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/UserDataBlock.v
    Info (12023): Found entity 1: UserDataBlock File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/UserCodeBlock.v
    Info (12023): Found entity 1: UserCodeBlock File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/UserDataBlock2.v
    Info (12023): Found entity 1: UserDataBlock2 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/STOPWATCH_Interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/Stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/Sintetizador_Interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SyscallSynthControl.sv
    Info (12023): Found entity 1: SyscallSynthControl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file Sintetizador/Synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SynthControl.v
    Info (12023): Found entity 1: SynthControl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/Sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SineTable.v
    Info (12023): Found entity 1: SineTable File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SineCalculator.sv
    Info (12023): Found entity 1: SineCalculator File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file Sintetizador/Oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/NoteTable.v
    Info (12023): Found entity 1: NoteTable File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file Sintetizador/Note.sv
    Info (12023): Found entity 1: NoteController File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file Sintetizador/Filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/Envelope.sv
    Info (12023): Found entity 1: Envelope File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file Sintetizador/Channel.sv
    Info (12023): Found entity 1: ChannelBank File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file PS2/TecladoPS2_Interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/MousePS2_Interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/tecladoPS2.v
    Info (12023): Found entity 1: tecladoPS2 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/PS2_Controller.v
    Info (12023): Found entity 1: PS2_Controller File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file PS2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/keyscan.v
    Info (12023): Found entity 1: keyscan File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/keyboard.v
    Info (12023): Found entity 1: keyboard File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/Altera_UP_PS2_Data_In.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file PS2/Altera_UP_PS2_Command_Out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file RS232/RS232_Interface.v
    Info (12023): Found entity 1: RS232_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file RS232/async.v
    Info (12023): Found entity 1: rs232tx File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 11
    Info (12023): Found entity 2: rs232rx File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 69
    Info (12023): Found entity 3: ASSERTION_ERROR File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 188
    Info (12023): Found entity 4: BaudTickGen File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 194
    Info (12023): Found entity 5: pulso File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 230
Info (12021): Found 1 design units, including 1 entities, in source file ADC/ADC_Interface.v
    Info (12023): Found entity 1: ADC_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ADC/ADC_Controller.v
    Info (12023): Found entity 1: ADC_Controller File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ADC/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ADC/submodules/ADC_Controller_adc_mega_0.v
    Info (12023): Found entity 1: ADC_Controller_adc_mega_0 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/LFSR_word.v
    Info (12023): Found entity 1: LFSR_word File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_Interface.v
    Info (12023): Found entity 1: IrDA_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file IrDA/IrDA_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_clk.v
    Info (12023): Found entity 1: IrDA_clk File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Display7/Display7_Interface.v
    Info (12023): Found entity 1: Display7_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/AudioCODEC_Interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/I2C_AV_Config.v
    Info (12023): Found entity 1: I2C_AV_Config File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/AudioVideo_PLL.v
    Info (12023): Found entity 1: AudioVideo_PLL File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VGA_Interface.v
    Info (12023): Found entity 1: VGA_Interface File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VgaAdapter.v
    Info (12023): Found entity 1: VgaAdapter File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VGA_Audio_PLL.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file VGA/RegDisplay.v
    Info (12023): Found entity 1: RegDisplay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/HexFont.v
    Info (12023): Found entity 1: HexFont File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/MemoryVGA.v
    Info (12023): Found entity 1: MemoryVGA File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file VGA/MemoryVGA1.v
    Info (12023): Found entity 1: MemoryVGA1 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VgaPll.v
    Info (12023): Found entity 1: VgaPll File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VgaPll/VgaPll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/add_sub.v
    Info (12023): Found entity 1: add_sub File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/add_sub/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (add_sub) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/add_sub/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/add_sub/add_sub_0002.vhd
    Info (12022): Found design unit 1: add_sub_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 47
    Info (12023): Found entity 1: add_sub_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/mul_s.v
    Info (12023): Found entity 1: mul_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/mul_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mul_s) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/mul_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/mul_s/mul_s_0002.vhd
    Info (12022): Found design unit 1: mul_s_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 46
    Info (12023): Found entity 1: mul_s_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/div_s.v
    Info (12023): Found entity 1: div_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/div_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div_s) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/div_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/div_s/div_s_0002.vhd
    Info (12022): Found design unit 1: div_s_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 46
    Info (12023): Found entity 1: div_s_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/sqrt_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (sqrt_s) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/sqrt_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/sqrt_s/sqrt_s_0002.vhd
    Info (12022): Found design unit 1: sqrt_s_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 45
    Info (12023): Found entity 1: sqrt_s_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file CPU/FPULA/comp_s.v
    Info (12023): Found entity 1: comp_s_altfp_compare_q6c File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 46
    Info (12023): Found entity 2: comp_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_s_w/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_w) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_s_w/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd
    Info (12022): Found design unit 1: cvt_s_w_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_w_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_w_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_w_s) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_w_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd
    Info (12022): Found design unit 1: cvt_w_s_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_w_s_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_s_wu.v
    Info (12023): Found entity 1: cvt_s_wu File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_s_wu/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_wu) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_s_wu/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd
    Info (12022): Found design unit 1: cvt_s_wu_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_wu_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_wu_s.v
    Info (12023): Found entity 1: cvt_wu_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_wu_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_wu_s) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_wu_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd
    Info (12022): Found design unit 1: cvt_wu_s_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_wu_s_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/fmax_s.v
    Info (12023): Found entity 1: fmax_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/fmax_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmax_s) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/fmax_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/fmax_s/fmax_s_0002.vhd
    Info (12022): Found design unit 1: fmax_s_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmax_s_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/fmin_s.v
    Info (12023): Found entity 1: fmin_s File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/fmin_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmin_s) File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/fmin_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/fmin_s/fmin_s_0002.vhd
    Info (12022): Found design unit 1: fmin_s_0002-normal File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmin_s_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/PLL_Main.v
    Info (12023): Found entity 1: PLL_Main File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/PLL_Main/PLL_Main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/PLL_Audio.v
    Info (12023): Found entity 1: PLL_Audio File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/PLL_Audio/PLL_Audio_0002.v
    Info (12023): Found entity 1: PLL_Audio_0002 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Testes/TopDE_tb.v
    Info (12023): Found entity 1: TopDE_tb File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/TopDE_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Testes/FPALU_tb.v
    Info (12023): Found entity 1: FPALU_tb File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/FPALU_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FwdHazardUnitM2.v
    Info (12023): Found entity 1: FwdHazardUnitM2 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FwdHazardUnitM2.v Line: 9
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 449
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 59
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "17.910447 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 77
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 525
Info (12128): Elaborating entity "Control_UNI" for hierarchy "CPU:CPU0|Control_UNI:CONTROL0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v Line: 133
Info (12128): Elaborating entity "Datapath_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v Line: 209
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 169
Info (12128): Elaborating entity "CSRegisters" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 238
Info (12128): Elaborating entity "ExceptionControl" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|ExceptionControl:EXC0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 266
Info (12128): Elaborating entity "ImmGen" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 275
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 287
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 318
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 339
Info (12128): Elaborating entity "BranchControl" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|BranchControl:BC0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 351
Info (12128): Elaborating entity "DataMemory_Interface" for hierarchy "DataMemory_Interface:MEMDATA" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 557
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cas1.tdf
    Info (12023): Found entity 1: altsyncram_cas1 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cas1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_npj2.tdf
    Info (12023): Found entity 1: altsyncram_npj2 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_npj2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 39
Warning (113028): 31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 32767 are not initialized File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 40
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "UserDataBlock2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock2:MB1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 91
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 91
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2o1.tdf
    Info (12023): Found entity 1: altsyncram_v2o1 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v2o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v2o1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock2:MB1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CodeMemory_Interface" for hierarchy "CodeMemory_Interface:MEMCODE" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 569
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sft1.tdf
    Info (12023): Found entity 1: altsyncram_sft1 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sft1" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oqj2.tdf
    Info (12023): Found entity 1: altsyncram_oqj2 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_oqj2" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 39
Warning (113028): 14612 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 1772 to 16383 are not initialized File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode4" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_u0a:rden_decode_b" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 40
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "Display7_Interface" for hierarchy "Display7_Interface:Display70" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 600
Info (12128): Elaborating entity "Decoder7" for hierarchy "Display7_Interface:Display70|Decoder7:Dec0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v Line: 10
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 629
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v Line: 32
Info (12128): Elaborating entity "LFSR_interface" for hierarchy "LFSR_interface:lfsr0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 644
Info (12128): Elaborating entity "LFSR_word" for hierarchy "LFSR_interface:lfsr0|LFSR_word:lfsr" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v Line: 21
Info (12128): Elaborating entity "Break_Interface" for hierarchy "Break_Interface:break0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 665
Info (12128): Elaborating entity "breaker" for hierarchy "Break_Interface:break0|breaker:brk0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v Line: 23
Info (12128): Elaborating entity "breaker_lpm_constant_b9b" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 83
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 55
Info (12130): Elaborated megafunction instantiation "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 55
Info (12133): Instantiated megafunction "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 55
    Info (12134): Parameter "cvalue" = "11110000110010101111000011111010"
    Info (12134): Parameter "is_data_in_ram" = "0"
    Info (12134): Parameter "is_readable" = "0"
    Info (12134): Parameter "node_name" = "1112689456"
    Info (12134): Parameter "numwords" = "1"
    Info (12134): Parameter "shift_count_bits" = "6"
    Info (12134): Parameter "width_word" = "32"
    Info (12134): Parameter "widthad" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 701
Info (12128): Elaborating entity "VgaAdapter" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v Line: 54
Info (12128): Elaborating entity "VgaPll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 77
Info (12128): Elaborating entity "VgaPll_0002" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MemoryVGA" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 142
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/frame0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81p2.tdf
    Info (12023): Found entity 1: altsyncram_81p2 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_81p2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode2" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_01a:rden_decode_a" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_4hb.tdf Line: 23
Info (12128): Elaborating entity "mux_4hb" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|mux_4hb:mux4" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 57
Info (12128): Elaborating entity "MemoryVGA1" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/frame1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91p2.tdf
    Info (12023): Found entity 1: altsyncram_91p2 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_91p2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_91p2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RegDisplay" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 185
Info (12128): Elaborating entity "HexFont" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v Line: 65
Info (12128): Elaborating entity "TecladoPS2_Interface" for hierarchy "TecladoPS2_Interface:TecladoPS20" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 724
Info (12128): Elaborating entity "oneshot" for hierarchy "TecladoPS2_Interface:TecladoPS20|oneshot:pulser" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 28
Info (12128): Elaborating entity "keyboard" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyboard:kbd" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 38
Info (12128): Elaborating entity "scan2ascii" for hierarchy "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 124
Info (12128): Elaborating entity "keyscan" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyscan:keys1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 134
Info (12128): Elaborating entity "AudioCODEC_Interface" for hierarchy "AudioCODEC_Interface:Audio0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 759
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "AudioCODEC_Interface:Audio0|Reset_Delay:r0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 32
Info (12128): Elaborating entity "PLL_Audio" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 61
Info (12128): Elaborating entity "PLL_Audio_0002" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
Info (12133): Instantiated megafunction "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "18.421052 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 73
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 71
Info (12128): Elaborating entity "audio_clock" for hierarchy "AudioCODEC_Interface:Audio0|audio_clock:u4" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 85
Info (12128): Elaborating entity "audio_converter" for hierarchy "AudioCODEC_Interface:Audio0|audio_converter:u5" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 103
Info (12128): Elaborating entity "Sintetizador_Interface" for hierarchy "Sintetizador_Interface:Sintetizador0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 784
Info (12128): Elaborating entity "Sintetizador" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 43
Info (12128): Elaborating entity "PolyphonicSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v Line: 76
Info (12128): Elaborating entity "ChannelBank" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 88
Info (12128): Elaborating entity "NoteController" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 101
Info (12128): Elaborating entity "NoteInfoDatabase" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 111
Info (12128): Elaborating entity "NoteTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/notes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf
    Info (12023): Found entity 1: altsyncram_ehf1 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_ehf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ehf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SampleSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 121
Info (12128): Elaborating entity "Oscillator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 22
Info (12128): Elaborating entity "DigitalFilter" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 36
Info (12128): Elaborating entity "Envelope" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 49
Info (12128): Elaborating entity "SineCalculator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 68
Info (12128): Elaborating entity "SineTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf
    Info (12023): Found entity 1: altsyncram_agf1 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_agf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Mixer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 130
Info (12128): Elaborating entity "SyscallSynthControl" for hierarchy "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 124
Info (12128): Elaborating entity "RS232_Interface" for hierarchy "RS232_Interface:Serial0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 803
Info (12128): Elaborating entity "rs232tx" for hierarchy "RS232_Interface:Serial0|rs232tx:rs232transmitter" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v Line: 38
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 30
Info (12128): Elaborating entity "rs232rx" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v Line: 48
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 99
Info (12128): Elaborating entity "pulso" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 168
Info (12128): Elaborating entity "ADC_Interface" for hierarchy "ADC_Interface:ADCI0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 824
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Interface:ADCI0|ADC_Controller:ADC0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v Line: 33
Info (12128): Elaborating entity "ADC_Controller_adc_mega_0" for hierarchy "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v Line: 45
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v Line: 58
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.07.01.09:16:04 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|q_a[0]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf Line: 35
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|oCLK_50 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 3
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK~0 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 4
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|Ram0" is uninferred due to inappropriate RAM size File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 117
Info (19000): Inferred 10 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE6.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE7.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 84
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 39
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s761.tdf
    Info (12023): Found entity 1: altsyncram_s761 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t761.tdf
    Info (12023): Found entity 1: altsyncram_t761 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf
    Info (12023): Found entity 1: altsyncram_u761 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v761.tdf
    Info (12023): Found entity 1: altsyncram_v761 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0861.tdf
    Info (12023): Found entity 1: altsyncram_0861 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1861.tdf
    Info (12023): Found entity 1: altsyncram_1861 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2861.tdf
    Info (12023): Found entity 1: altsyncram_2861 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE7.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3861.tdf
    Info (12023): Found entity 1: altsyncram_3861 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "84"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7vu.tdf
    Info (12023): Found entity 1: shift_taps_7vu File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_7vu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9s91.tdf
    Info (12023): Found entity 1: altsyncram_9s91 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_9s91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_uhf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "39"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6vu.tdf
    Info (12023): Found entity 1: shift_taps_6vu File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_6vu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7s91.tdf
    Info (12023): Found entity 1: altsyncram_7s91 File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_7s91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf
    Info (12023): Found entity 1: cntr_thf File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_thf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_b9c.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ADC_CS_N" and its non-tri-state driver. File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 11
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 18
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 21
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver. File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 129
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 131
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 130
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 132
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[0]" to the node "CPU:CPU0|Control_UNI:CONTROL0|oMem2Reg[0]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[1]" to the node "CPU:CPU0|Control_UNI:CONTROL0|oMem2Reg[0]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[2]" to the node "CPU:CPU0|Control_UNI:CONTROL0|oMem2Reg[0]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[3]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0|Selector31" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[4]" to the node "CPU:CPU0|Control_UNI:CONTROL0|oMem2Reg[0]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[5]" to the node "CPU:CPU0|Control_UNI:CONTROL0|oMem2Reg[0]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[6]" to the node "CPU:CPU0|Control_UNI:CONTROL0|oMem2Reg[0]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[7]" to the node "wOutput[7]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[8]" to the node "wOutput[8]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[9]" to the node "wOutput[9]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[10]" to the node "wOutput[10]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[11]" to the node "wOutput[11]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[12]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|Mux81" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[13]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0|Decoder0" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[14]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0|Decoder0" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[15]" to the node "wOutput[15]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[16]" to the node "wOutput[16]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[17]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|Mux8" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[18]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|Mux8" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[19]" to the node "wOutput[19]" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[20]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[21]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[22]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[23]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[24]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[25]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[26]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[27]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[28]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[29]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[30]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[31]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|CSRegisters:CSREGISTERS0|Equal1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[0]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector15" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[16]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector15" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[8]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector7" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[24]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector7" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[1]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector14" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[17]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector14" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[9]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector6" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[25]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector6" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[2]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector13" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[18]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector13" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[10]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector5" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[26]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector5" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[3]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector12" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[19]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector12" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[11]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector4" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[27]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector4" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[4]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector11" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[20]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector11" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[12]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector3" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[28]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector3" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[5]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector10" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[21]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector10" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[13]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector2" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[29]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector2" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[6]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector9" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[22]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector9" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[14]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[30]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector1" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[7]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Mux32" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[23]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Mux32" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[15]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector0" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[31]" to the node "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0|Selector0" into an OR gate File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_BCLK" is moved to its source File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 19
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 21
Info (13000): Registers with preset signals will power-up high File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 473
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk" is converted into an equivalent circuit using register "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~_emulated" and latch "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~1" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v Line: 28
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ADC_CS_N~synth" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 11
    Warning (13010): Node "AUD_ADCLRCK~synth" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 18
    Warning (13010): Node "AUD_BCLK~synth" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 19
    Warning (13010): Node "AUD_DACLRCK~synth" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 21
    Warning (13010): Node "GPIO_0[26]~synth" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 141
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 151
    Warning (13410): Pin "FRegDisp[0]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[1]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[2]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[3]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[4]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[5]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[6]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[7]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[8]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[9]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[10]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[11]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[12]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[13]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[14]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[15]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[16]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[17]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[18]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[19]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[20]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[21]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[22]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[23]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[24]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[25]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[26]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[27]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[28]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[29]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[30]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "FRegDisp[31]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Warning (13410): Pin "Estado[0]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Warning (13410): Pin "Estado[1]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Warning (13410): Pin "Estado[2]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Warning (13410): Pin "Estado[3]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Warning (13410): Pin "Estado[4]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Warning (13410): Pin "Estado[5]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Warning (13410): Pin "Debug[0]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[1]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[2]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[3]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[4]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[5]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[6]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[7]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[8]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[9]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[10]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[11]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[12]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[13]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[14]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[15]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[16]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[17]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[18]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[19]" is stuck at VCC File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[20]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[21]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[22]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[23]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[24]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[25]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[26]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[27]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[28]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[29]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[30]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[31]" is stuck at GND File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf Line: 56
Warning (20013): Ignored 16 assignments for entity "add_sub" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored
Warning (20013): Ignored 65 assignments for entity "add_sub_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "cvt_s_w" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored
Warning (20013): Ignored 65 assignments for entity "cvt_s_w_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "cvt_s_wu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored
Warning (20013): Ignored 65 assignments for entity "cvt_s_wu_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "cvt_w_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored
Warning (20013): Ignored 65 assignments for entity "cvt_w_s_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "cvt_wu_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored
Warning (20013): Ignored 65 assignments for entity "cvt_wu_s_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "div_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored
Warning (20013): Ignored 65 assignments for entity "div_s_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fmax_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored
Warning (20013): Ignored 65 assignments for entity "fmax_s_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fmin_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored
Warning (20013): Ignored 65 assignments for entity "fmin_s_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "mul_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored
Warning (20013): Ignored 65 assignments for entity "mul_s_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "sqrt_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored
Warning (20013): Ignored 65 assignments for entity "sqrt_s_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (15717): Design contains 370 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "PC[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "BR_Leitura1[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura2[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Escrita[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "Saida_ULA[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "RegDisp[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "FRegDisp[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "CSRegDisp[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "MemD_Endereco[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_DadoEscrita[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_ByteEnable[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "MemD_ByteEnable[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "MemD_ByteEnable[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "MemD_ByteEnable[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "Estado[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Debug[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[3]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[4]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[5]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[6]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[7]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[8]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[9]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[10]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[11]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[12]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[13]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[14]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[15]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[16]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[17]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[18]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[19]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[20]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[21]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[22]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[23]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[24]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[25]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[26]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[27]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[28]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[29]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[30]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[31]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Uniao[0]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 259
    Info (15719): Pin "Uniao[1]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 259
    Info (15719): Pin "Uniao[2]" is virtual output pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 259
    Info (15718): Pin "RegDispSelect[4]" is virtual input pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[3]" is virtual input pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[2]" is virtual input pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[1]" is virtual input pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[0]" is virtual input pin File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
Warning (15752): Ignored 995 Virtual Pin logic option assignments
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[31]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[31]"
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_CSR".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[13]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEXForwardA".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[10]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_CSR".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CSR".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[7]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[13]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[16]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_COrigAULA".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[19]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[26]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[28]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[29]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_ByteEnable".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[16]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "oiIF_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_COrigBULA".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[11]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[13]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[16]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[17]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[2]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[11]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[9]".
    Warning (15751): Ignored Virtual Pin assignment to "oiIF_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[28]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[16]".
    Warning (15751): Ignored Virtual Pin assignment to "oiIF_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[15]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegDisp".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[11]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[29]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[18]".
    Warning (15751): Ignored Virtual Pin assignment to "PC".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[13]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[0]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "oWB_RegWrite".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[10]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[23]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[22]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[22]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "oRegMEMWB".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA".
    Warning (15751): Ignored Virtual Pin assignment to "Escreve_FReg".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3[0]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[18]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[5]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[21]".
    Warning (15751): Ignored Virtual Pin assignment to "oRegIFID".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[31]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_CSRead".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[13]".
    Warning (15751): Ignored Virtual Pin assignment to "CSRegDisp".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[11]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[9]".
    Warning (15751): Ignored Virtual Pin assignment to "oRegIDEX".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[19]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[17]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[25]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[11]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[14]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[25]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[15]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[2]".
    Warning (15751): Ignored Virtual Pin assignment to "oRegEXMEM".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[19]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEXForwardB".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[16]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA[9]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_CSRead".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CSRead".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[6]".
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 138
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 140
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 142
Info (21057): Implemented 10380 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 152 output pins
    Info (21060): Implemented 45 bidirectional pins
    Info (21061): Implemented 9548 logic cells
    Info (21064): Implemented 586 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1279 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Sat Jul  1 09:17:42 2023
    Info: Elapsed time: 00:02:04
    Info: Total CPU time (on all processors): 00:02:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.map.smsg.


