{"sha": "6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6", "node_id": "C_kwDOANBUbNoAKDZkYWYzZTlmOWU0ZThhN2Q5NTZiZjFmOGJmNTk2MWFjNTljOGQ3YzY", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-04-12T00:16:46Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-04-12T00:16:46Z"}, "message": "Daily bump.", "tree": {"sha": "0063ab4f1dc2dc04ff4233e019ab17a8ca540609", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0063ab4f1dc2dc04ff4233e019ab17a8ca540609"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6/comments", "author": null, "committer": null, "parents": [{"sha": "0c5e64c4249322a178e1a0e843874e4d6b43b992", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c5e64c4249322a178e1a0e843874e4d6b43b992", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0c5e64c4249322a178e1a0e843874e4d6b43b992"}], "stats": {"total": 107, "additions": 106, "deletions": 1}, "files": [{"sha": "fb0226bcf57b5eac22ba377eff546048a997bf47", "filename": "gcc/ChangeLog", "status": "modified", "additions": 67, "deletions": 0, "changes": 67, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6", "patch": "@@ -1,3 +1,70 @@\n+2023-04-11  Lin Sinan  <mynameisxiaou@gmail.com>\n+\n+\t* config/riscv/predicates.md (uimm_extra_bit_or_twobits): Adjust\n+\tpredicate to avoid splitting arith constants.\n+\n+2023-04-11  Yanzhang Wang  <yanzhang.wang@intel.com>\n+\t    Pan Li  <pan2.li@intel.com>\n+\t    Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\t    Kito Cheng  <kito.cheng@sifive.com>\n+\n+\tPR target/109104\n+\t* config/riscv/riscv-protos.h (emit_hard_vlmax_vsetvl): New.\n+\t* config/riscv/riscv-v.cc (emit_hard_vlmax_vsetvl): New.\n+\t(emit_vlmax_vsetvl): Use emit_hard_vlmax_vsetvl.\n+\t* config/riscv/riscv.cc (vector_zero_call_used_regs): New.\n+\t(riscv_zero_call_used_regs): New.\n+\t(TARGET_ZERO_CALL_USED_REGS): New.\n+\n+2023-04-11  Martin Liska  <mliska@suse.cz>\n+\n+\tPR driver/108241\n+\t* opts.cc (finish_options): Drop also\n+\tx_flag_var_tracking_assignments.\n+\n+2023-04-11  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\tPR tree-optimization/108888\n+\t* tree-if-conv.cc (predicate_statements): Fix gimple call check.\n+\n+2023-04-11  Haochen Gui  <guihaoc@gcc.gnu.org>\n+\n+\tPR target/108812\n+\t* config/rs6000/vsx.md (vsx_sign_extend_qi_<mode>): Rename to...\n+\t(vsx_sign_extend_v16qi_<mode>): ... this.\n+\t(vsx_sign_extend_hi_<mode>): Rename to...\n+\t(vsx_sign_extend_v8hi_<mode>): ... this.\n+\t(vsx_sign_extend_si_v2di): Rename to...\n+\t(vsx_sign_extend_v4si_v2di): ... this.\n+\t(vsignextend_qi_<mode>): Remove.\n+\t(vsignextend_hi_<mode>): Remove.\n+\t(vsignextend_si_v2di): Remove.\n+\t(vsignextend_v2di_v1ti): Remove.\n+\t(*xxspltib_<mode>_split): Replace gen_vsx_sign_extend_qi_v2di with\n+\tgen_vsx_sign_extend_v16qi_v2di and gen_vsx_sign_extend_qi_v4si\n+\twith gen_vsx_sign_extend_v16qi_v4si.\n+\t* config/rs6000/rs6000.md (split for DI constant generation):\n+\tReplace gen_vsx_sign_extend_qi_si with gen_vsx_sign_extend_v16qi_si.\n+\t(split for HSDI constant generation): Replace gen_vsx_sign_extend_qi_di\n+\twith gen_vsx_sign_extend_v16qi_di and gen_vsx_sign_extend_qi_si\n+\twith gen_vsx_sign_extend_v16qi_si.\n+\t* config/rs6000/rs6000-builtins.def (__builtin_altivec_vsignextsb2d):\n+\tSet bif-pattern to vsx_sign_extend_v16qi_v2di.\n+\t(__builtin_altivec_vsignextsb2w): Set bif-pattern to\n+\tvsx_sign_extend_v16qi_v4si.\n+\t(__builtin_altivec_visgnextsh2d): Set bif-pattern to\n+\tvsx_sign_extend_v8hi_v2di.\n+\t(__builtin_altivec_vsignextsh2w): Set bif-pattern to\n+\tvsx_sign_extend_v8hi_v4si.\n+\t(__builtin_altivec_vsignextsw2d): Set bif-pattern to\n+\tvsx_sign_extend_si_v2di.\n+\t(__builtin_altivec_vsignext): Set bif-pattern to\n+\tvsx_sign_extend_v2di_v1ti.\n+\t* config/rs6000/rs6000-builtin.cc (lxvrse_expand_builtin): Replace\n+\tgen_vsx_sign_extend_qi_v2di with gen_vsx_sign_extend_v16qi_v2di,\n+\tgen_vsx_sign_extend_hi_v2di with gen_vsx_sign_extend_v8hi_v2di and\n+\tgen_vsx_sign_extend_si_v2di with gen_vsx_sign_extend_v4si_v2di.\n+\n 2023-04-10   Michael Meissner  <meissner@linux.ibm.com>\n \n \tPR target/70243"}, {"sha": "77737c0af7707bb7f39d70ec06df23bcf0ad8935", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6", "patch": "@@ -1 +1 @@\n-20230411\n+20230412"}, {"sha": "a12513a811e10c0895c0e0ab1734e300c958b906", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 38, "deletions": 0, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=6daf3e9f9e4e8a7d956bf1f8bf5961ac59c8d7c6", "patch": "@@ -1,3 +1,41 @@\n+2023-04-11  Lin Sinan  <mynameisxiaou@gmail.com>\n+\n+\t* gcc.target/riscv/zbs-extra-bit-or-twobits.c: New test.\n+\n+2023-04-11  Yanzhang Wang  <yanzhang.wang@intel.com>\n+\t    Pan Li  <pan2.li@intel.com>\n+\t    Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\t    Kito Cheng  <kito.cheng@sifive.com>\n+\n+\tPR target/109104\n+\t* gcc.target/riscv/zero-scratch-regs-1.c: New test.\n+\t* gcc.target/riscv/zero-scratch-regs-2.c: New test.\n+\t* gcc.target/riscv/zero-scratch-regs-3.c: New test.\n+\n+2023-04-11  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\t* gfortran.dg/gomp/affinity-clause-1.f90: Update scan-tree pattern\n+\tfor -m32.\n+\n+2023-04-11  Martin Liska  <mliska@suse.cz>\n+\n+\tPR driver/108241\n+\t* gcc.dg/pr108241.c: New test.\n+\t* gcc.dg/pr79570.c: Add also -g option.\n+\n+2023-04-11  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\t* gcc.dg/vect/vect-simd-clone-16.c: Make simd clone inbranch only.\n+\t* gcc.dg/vect/vect-simd-clone-17.c: Likewise.\n+\t* gcc.dg/vect/vect-simd-clone-18.c: Likewise.\n+\n+2023-04-11  Haochen Gui  <guihaoc@gcc.gnu.org>\n+\n+\tPR target/108812\n+\t* gcc.target/powerpc/p9-sign_extend-runnable.c: Set corresponding\n+\texpected vectors for Big Endian.\n+\t* gcc.target/powerpc/int_128bit-runnable.c: Likewise.\n+\n 2023-04-10   Michael Meissner  <meissner@linux.ibm.com>\n \n \tPR target/70243"}]}