[
    {
        "name":"lui        r[11:7],h[31:12]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "XXX", "XXXXX", "01101", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"]],
        "alu_ctrl":[["op", "sign_lui"], ["imm", "s"]]
    },
    {
        "name":"auipc      r[11:7],h[31:12]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "XXX", "XXXXX", "00101", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"]],
        "alu_ctrl":[["op", "sign_auipc"], ["imm", "i"]]
    },
    {
        "name":"add        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sign_add"] ]
    },
    {
        "name":"sub        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["01000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sign_sub"] ]
    },
    {
        "name":"addw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sign_add_32"] ]
    },
    {
        "name":"subw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["01000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sign_sub_32"] ]
    },
    {
        "name":"addi       r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sign_add"], ["imm", "i"]]
    },
    {
        "name":"addiw      r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "00110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sign_add_32"], ["imm", "i"]]
    },
    {
        "comment": "Load DoubleWord instruction",
        "name":"ld         r[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "00000", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "dw"], ["sign", "s"], ["op", "load"]]
    },
    {
        "comment": "Load Word instruction",
        "name":"lw         r[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "00000", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "w"], ["sign", "s"], ["op", "load"]]
    },
    {
        "comment": "Load HalfWord instruction",
        "name":"lh         r[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "00000", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "h"], ["sign", "s"], ["op", "load"]]
    },
    {
        "comment": "Load Byte instruction",
        "name":"lb         r[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "00000", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "b"], ["sign", "s"], ["op", "load"]]
    },
    {
        "comment": "Load Unsigned Word instruction",
        "name":"lwu        r[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "00000", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "w"], ["sign", "u"], ["op", "load"]]
    },
    {
        "comment": "Load Unsigned HalfWord instruction",
        "name":"lhu        r[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "101", "XXXXX", "00000", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "h"], ["sign", "u"], ["op", "load"]]
    },
    {
        "comment": "Load Unsigned Byte instruction",
        "name":"lbu        r[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "100", "XXXXX", "00000", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "b"], ["sign", "u"], ["op", "load"]]
    },
    {
        "comment": "Store DoubleWord instruction",
        "name":"sd         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01000", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "_"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_ctrl":[["size", "dw"], ["op", "store"]]
    },
    {
        "comment": "Store Word instruction",
        "name":"sw         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01000", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "_"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_ctrl":[["size", "w"], ["op", "store"]]
    },
    {
        "comment": "Store HalfWord instruction",
        "name":"sh         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "01000", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "_"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_ctrl":[["size", "h"], ["op", "store"]]
    },
    {
        "comment": "Store Byte instruction",
        "name":"sb         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "01000", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["rd", "_"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_ctrl":[["size", "b"], ["op", "store"]]
    },
    {
        "name":"beq        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "11000", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg":[["r1", "r1"], ["r2", "r2"]],
        "bru_ctrl":[["is_cond", "1"], ["op", "eq"] , ["imm", "sb"]]
    },
    {
        "name":"bne        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "11000", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg":[["r1", "r1"], ["r2", "r2"]],
        "bru_ctrl":[["is_cond", "1"], ["op", "ne"], ["imm", "sb"]]
    },
    {
        "name":"blt        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "100", "XXXXX", "11000", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg":[["r1", "r1"], ["r2", "r2"]],
        "bru_ctrl":[["is_cond", "1"], ["op", "lt"], ["imm", "sb"]]
    },
    {
        "name":"bge        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "101", "XXXXX", "11000", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg":[["r1", "r1"], ["r2", "r2"]],
        "bru_ctrl":[["is_cond", "1"], ["op", "ge"], ["imm", "sb"]]
    },
    {
        "name":"bltu       r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1"           ,
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "11000", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg":[["r1", "r1"], ["r2", "r2"]],
        "bru_ctrl":[["is_cond", "1"], ["op", "ltu"], ["imm", "sb"]]
    },
    {
        "name":"bgeu       r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1"           ,
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "111", "XXXXX", "11000", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg":[["r1", "r1"], ["r2", "r2"]],
        "bru_ctrl":[["is_cond", "1"], ["op", "geu"], ["imm", "sb"]]
    },
    {
        "name":"jal        r[11:7],uj[31:12]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "XXX", "XXXXX", "11011", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg" : [["rd", "r3"]],
        "bru_ctrl" : [["wr_rd", "1"], ["imm", "uj"]]
    },
    {
        "name":"jalr       r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "11001", "11"],
        "inst_cat": [["inst_cat", "br"]], "isa_ext": "i",
        "reg" : [["rd", "r3"], ["r1", "r1"]],
        "bru_ctrl" : [["wr_rd", "1"], ["imm", "i"]]
    },
    {
        "name":"xor        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "100", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "xor"]]
    },

    {
        "name":"or         r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "110", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "or"]]
    },
    {
        "name":"and        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "111", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "and"]]
    },
    {
        "name":"xori       r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "100", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "xor"], ["imm", "i"]]
    },
    {
        "name":"ori        r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "or"], ["imm", "i"]]
    },
    {
        "name":"andi       r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "111", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "and"], ["imm", "i"]]
    },
    {
        "name":"slli       r[11:7],r[19:15],h[25:20]",
        "length":"32", "xlen":["32"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "001", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sll"], ["imm", "sh"]]
    },
    {
        "name":"srli       r[11:7],r[19:15],h[24:20]",
        "length":"32", "xlen":["32"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "srl"], ["imm", "sh"]]
    },
    {
        "name":"srai       r[11:7],r[19:15],h[24:20]",
        "length":"32", "xlen":["32"],
        "field": ["01000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sra"], ["imm", "sh"]]
    },
    {
        "name":"slli       r[11:7],r[19:15],h[25:20]",
        "length":"32", "xlen":["64"],
        "field": ["00000", "0X", "XXXXX", "XXXXX", "001", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sll"], ["imm", "sh"]]
    },
    {
        "name":"srli       r[11:7],r[19:15],h[24:20]",
        "length":"32", "xlen":["64"],
        "field": ["00000", "0X", "XXXXX", "XXXXX", "101", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "srl"], ["imm", "sh"]]
    },
    {
        "name":"srai       r[11:7],r[19:15],h[24:20]",
        "length":"32", "xlen":["64"],
        "field": ["01000", "0X", "XXXXX", "XXXXX", "101", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sra"], ["imm", "sh"]]
    },
    {
        "name":"srl        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "srl"]]
    },
    {
        "name":"sll        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "001", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sll"]]
    },
    {
        "name":"sra        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["01000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sra"]]
    },
    {
        "name":"slliw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "00", "XXXXX", "XXXXX", "001", "XXXXX", "00110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sll_32"], ["imm", "sh"]]
    },
    {
        "name":"srliw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "00110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "srl_32"], ["imm", "sh"]]
    },
    {
        "name":"sraiw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["01000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "00110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sra_32"], ["imm", "sh"]]
    },
    {
        "name":"sllw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "00", "XXXXX", "XXXXX", "001", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sll_32"]]
    },
    {
        "name":"srlw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "srl_32"]]
    },
    {
        "name":"sraw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["01000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sra_32"]]
    },
    {
        "name":"slti       r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "sign_slt"], ["imm", "i"]]
    },
    {
        "name":"sltiu      r[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "00100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "alu_ctrl":[["op", "unsign_slt"], ["imm", "i"]]
    },
    {
        "name":"slt        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "010", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "sign_slt"]]
    },
    {
        "name":"sltu       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "XXXXX", "XXXXX", "011", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "arith"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl":[["op", "unsign_slt"]]
    },
    {
        "name":"csrrw      r[11:7],h[31:20],r[19:15]",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["csr_update", "1"], ["op", "rw"]]
    },
    {
        "name":"csrrs      r[11:7],h[31:20],r[19:15]",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["csr_update", "1"], ["op", "rs"]]
    },
    {
        "name":"csrrc      r[11:7],h[31:20],r[19:15]",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[["rd", "r3"], ["r1", "r1"]],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["csr_update", "1"], ["op", "rc"]]
    },
    {
        "name":"csrrwi     r[11:7],h[31:20],h[19:15]",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "101", "XXXXX", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]],
        "reg":[["rd", "r3"]],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["csr_update", "1"], ["op", "rw"]]
    },
    {
        "name":"csrrsi     r[11:7],h[31:20],h[19:15]",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[["rd", "r3"]],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["csr_update", "1"], ["op", "rs"]]
    },
    {
        "name":"csrrci     r[11:7],h[31:20],h[19:15]",
        "length":"32", "xlen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "111", "XXXXX", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[["rd", "r3"]],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["csr_update", "1"], ["op", "rc"]]
    },
    {
        "name":"uret",
        "length":"32", "xlen":["32", "64"],
        "field":["00000", "00", "00010", "00000", "000", "00000", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["is_uret", "1"]]
    },
    {
        "name":"sret",
        "length":"32", "xlen":["32", "64"],
        "field":["00010", "00", "00010", "00000", "000", "00000", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["is_sret", "1"]]
    },
    {
        "name":"mret",
        "length":"32", "xlen":["32", "64"],
        "field":["00110", "00", "00010", "00000", "000", "00000", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["is_mret", "1"]]
    },
    {
        "name":"ecall",
        "length":"32", "xlen":["32", "64"],
        "field":["00000", "00", "00000", "00000", "000", "00000", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["is_ecall", "1"]]
    },
    {
        "name":"ebreak",
        "length":"32", "xlen":["32", "64"],
        "field":["00000", "00", "00001", "00000", "000", "00000", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg":[],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["is_ebreak", "1"]]
    },
    {
        "name":"fence",
        "length":"32", "xlen":["32", "64"],
        "field": ["0000X", "XX", "XXXXX", "00000", "000", "XXXXX", "00011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg":[],
        "lsu_sched": [["oldest", "1"]], "lsu_ctrl":[["op", "fence"]]
    },
    {
        "name":"fence.i",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "00", "00000", "00000", "001", "XXXXX", "00011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg":[],
        "lsu_sched": [["oldest", "1"]], "lsu_ctrl":[["op", "fence_i"]]
    },
    {
        "name":"sfence.vma r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field":["00010", "01", "XXXXX", "XXXXX", "000", "00000", "11100", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "int"]], "isa_ext": "i",
        "reg": [["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]], "lsu_ctrl":[["op", "sfence_vma"]]
    },
    {
        "name":"wfi",
        "length":"32", "xlen":["32", "64"],
        "field":["00010", "00", "00101", "00000", "000", "00000", "11100", "11"],
        "inst_cat": [["inst_cat", "csu"]], "isa_ext": "i",
        "reg": [],
        "csu_sched": [["oldest", "1"]], "csu_ctrl":[["is_wfi", "1"]]
    },
    {
        "name":"mul        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "000", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl" :[["op", "smul"]]
    },
    {
        "name":"mulh       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "001", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "mulh"]]
    },
    {
        "name":"mulhsu     r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "010", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "mulhsu"]]
    },
    {
        "name":"mulhu      r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "011", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "mulhu"]]
    },
    {
        "name":"div        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "100", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "sdiv"]]
    },
    {
        "name":"divu       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "101", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "udiv"]]
    },
    {
        "name":"rem        r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "110", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "srem"]]
    },
    {
        "name":"remu       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["32", "64"],
        "field": ["00000", "01", "XXXXX", "XXXXX", "111", "XXXXX", "01100", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "urem"]]
    },
    {
        "name":"mulw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "01", "XXXXX", "XXXXX", "000", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "mulw"]]
    },
    {
        "name":"divw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "01", "XXXXX", "XXXXX", "100", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "divw"]]
    },
    {
        "name":"divuw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "01", "XXXXX", "XXXXX", "101", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "divuw"]]
    },
    {
        "name":"remw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "01", "XXXXX", "XXXXX", "110", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "remw"]]
    },
    {
        "name":"remuw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00000", "01", "XXXXX", "XXXXX", "111", "XXXXX", "01110", "11"],
        "inst_cat": [["inst_cat", "muldiv"]], "isa_ext": "m",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "alu_ctrl": [["op", "remuw"]]
    },
    {
        "name":"lr.w       r[11:7],r[19:15]",
        "length":"32", "xlen":["64", "32"],
        "field":["00010", "XX", "00000", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["rmwop", "lr"]]
    },
    {
        "name":"sc.w       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64", "32"],
        "field":["00011", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["op", "rmw"], ["rmwop", "sc"]]
    },
    {
        "name":"amoswap.w  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["00001", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "swap"]]
    },
    {
        "name":"amoadd.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["00000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "add"]]
    },
    {
        "name":"amoxor.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["00100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "xor"]]
    },
    {
        "name":"amoand.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["01100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "and"]]
    },
    {
        "name":"amoor.w    r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["01000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "or"]]
    },
    {
        "name":"amomin.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["10000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "min"]]
    },
    {
        "name":"amomax.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["10100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "max"]]
    },
    {
        "name":"amominu.w  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["11000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "minu"]]
    },
    {
        "name":"amomaxu.w  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64", "32"],
        "field":["11100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "w"], ["sign", "s"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "maxu"]]
    },
    {
        "name":"lr.d       r[11:7],r[19:15]",
        "length":"32", "xlen":["64"],
        "field":["00010", "XX", "00000", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg": [["rd", "r3"], ["r1", "r1"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["rmwop", "lr"]]
    },
    {
        "name":"sc.d       r[11:7],r[19:15],r[24:20]",
        "length":"32", "xlen":["64"],
        "field":["00011", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg": [["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["rmwop", "sc"]]
    },
    {
        "name":"amoswap.d  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["00001", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "swap"]]
    },
    {
        "name":"amoadd.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["00000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "add"]]
    },
    {
        "name":"amoxor.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["00100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "xor"]]
    },
    {
        "name":"amoand.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["01100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "and"]]
    },
    {
        "name":"amoor.d    r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["01000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "or"]]
    },
    {
        "name":"amomin.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["10000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "min"]]
    },
    {
        "name":"amomax.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["10100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "max"]]
    },
    {
        "name":"amominu.d  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["11000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "minu"]]
    },
    {
        "name":"amomaxu.d  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "xlen":["64"],
        "field":["11100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "rmw"]], "isa_ext": "a",
        "reg":[["rd", "r3"], ["r1", "r1"], ["r2", "r2"]],
        "lsu_sched": [["oldest", "1"]],
        "lsu_ctrl": [["size", "dw"], ["op", "rmw"], ["is_amo", "1"], ["rmwop", "maxu"]]
    },
    {
        "comment": "Floating Point Load Word",
        "name":"flw        f[11:7],h[31:20](r[19:15])",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "00001", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "w"], ["sign", "s"], ["op", "load"]]
    },
    {
        "name":"fsw        f[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01001", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "_"], ["r1", "r1"], ["r2", "f2"]],
        "lsu_ctrl":[["size", "w"], ["op", "store"]]
    },
    {
        "name":"fmadd.s    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10000", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fmadd_s"], ["use_frm", "1"]]
    },
    {
        "name":"fmsub.s    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10001", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fmsub_s"], ["use_frm", "1"]]
    },
    {
        "name":"fnmsub.s   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10010", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fnmsub_s"], ["use_frm", "1"]]
    },
    {
        "name":"fnmadd.s   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10011", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fnmadd_s"], ["use_frm", "1"]]
    },
    {
        "name":"fadd.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00000", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fadd_s"], ["use_frm", "1"]]
    },
    {
        "name":"fsub.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00001", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fsub_s"], ["use_frm", "1"]]
    },
    {
        "name":"fmul.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00010", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fmul_s"], ["use_frm", "1"]]
    },
    {
        "name":"fdiv.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00011", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fdiv_s"], ["use_frm", "1"]]
    },
    {
        "name":"fsqrt.s    f[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["01011", "00", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fsqrt_s"], ["use_frm", "1"]]
    },
    {
        "name":"fsgnj.s    f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00100", "00", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "w"], ["op", "fsgnj_s"]]
    },
    {
        "name":"fsgnjn.s   f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00100", "00", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "w"], ["op", "fsgnjn_s"]]
    },
    {
        "name":"fsgnjx.s   f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00100", "00", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "w"], ["op", "fsgnjx_s"]]
    },
    {
        "name":"fmin.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00101", "00", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fmin_s"]]
    },
    {
        "name":"fmax.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["00101", "00", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fmax_s"]]
    },
    {
        "name":"fcvt.w.s   r[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11000", "00", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_w_s"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.wu.s  r[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11000", "00", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_wu_s"], ["use_frm", "1"]]
    },
    {
        "name":"fmv.x.w    r[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11100", "00", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "w"], ["op", "fmv_x_w"]]
    },
    {
        "name":"feq.s      r[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["10100", "00", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "feq_s"]]
    },
    {
        "name":"flt.s      r[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["10100", "00", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "flt_s"]]
    },
    {
        "name":"fle.s      r[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["10100", "00", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fle_s"]]
    },
    {
        "name":"fclass.s   f[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11100", "00", "00000", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fclass_s"]]
    },
    {
        "name":"fcvt.s.w   f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11010", "00", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_s_w"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.s.wu  f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11010", "00", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_s_wu"], ["use_frm", "1"]]
    },
    {
        "name":"fmv.w.x    f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11110", "00", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "w"], ["op", "fmv_w_x"]]
    },
    {
        "name":"fcvt.l.s   r[11:7],f[19:15]",
        "length":"32", "xlen":["64"], "flen":["32", "64"],
        "field":["11000", "00", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_l_s"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.lu.s  r[11:7],f[19:15]",
        "length":"32", "xlen":["64"], "flen":["32", "64"],
        "field":["11000", "00", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_lu_s"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.s.l   f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11010", "00", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_s_l"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.s.lu  f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["32", "64"],
        "field":["11010", "00", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "f",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_s_lu"], ["use_frm", "1"]]
    },
    {
        "name":"fld        f[11:7],r[19:15],h[31:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "00001", "11"],
        "inst_cat": [["inst_cat", "ld"], ["inst_subcat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "lsu_ctrl":[["size", "dw"], ["sign", "s"], ["op", "load"]]
    },
    {
        "name":"fsd        f[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01001", "11"],
        "inst_cat": [["inst_cat", "st"], ["inst_subcat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "_"], ["r1", "r1"], ["r2", "f2"]],
        "lsu_ctrl":[["size", "dw"], ["op", "store"]]
    },
    {
        "name":"fmadd.d    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10000", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fmadd_d"], ["use_frm", "1"]]
    },
    {
        "name":"fmsub.d    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10001", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fmsub_d"], ["use_frm", "1"]]
    },
    {
        "name":"fnmsub.d   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10010", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fnmsub_d"], ["use_frm", "1"]]
    },
    {
        "name":"fnmadd.d   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10011", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"], ["r3", "f3"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fnmadd_d"], ["use_frm", "1"]]
    },
    {
        "name":"fadd.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00000", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fadd_d"], ["use_frm", "1"]]
    },
    {
        "name":"fsub.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00001", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fsub_d"], ["use_frm", "1"]]
    },
    {
        "name":"fmul.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00010", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fmul_d"], ["use_frm", "1"]]
    },
    {
        "name":"fdiv.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00011", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fdiv_d"], ["use_frm", "1"]]
    },
    {
        "name":"fsqrt.d    f[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["01011", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fsqrt_d"], ["use_frm", "1"]]
    },
    {
        "name":"fsgnj.d    f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00100", "01", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "dw"], ["op", "fsgnj_d"]]
    },
    {
        "name":"fsgnjn.d   f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00100", "01", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "dw"], ["op", "fsgnjn_d"]]
    },
    {
        "name":"fsgnjx.d   f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00100", "01", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "dw"], ["op", "fsgnjx_d"]]
    },
    {
        "name":"fmin.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00101", "01", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fmin_d"]]
    },
    {
        "name":"fmax.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["00101", "01", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fmax_d"]]
    },
    {
        "name":"fcvt.s.d   f[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["01000", "00", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_s_d"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.d.s   f[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["01000", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_d_s"], ["use_frm", "1"]]
    },
    {
        "name":"feq.d      r[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["10100", "01", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "feq_d"]]
    },
    {
        "name":"flt.d      r[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["10100", "01", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "flt_d"]]
    },
    {
        "name":"fle.d      r[11:7],f[19:15],f[24:20]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["10100", "01", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"], ["r2", "f2"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fle_d"]]
    },
    {
        "name":"fclass.d   r[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["11100", "01", "00000", "XXXXX", "001", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fclass_d"]]
    },
    {
        "name":"fcvt.w.d   r[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["11000", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_w_d"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.wu.d  r[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["11000", "01", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_wu_d"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.d.w   f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["11010", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_d_w"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.d.wu  f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["11010", "01", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "dw"], ["op", "fcvt_d_wu"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.l.d   r[11:7],f[19:15]",
        "length":"32", "xlen":["64"], "flen":["64"],
        "field":["11000", "01", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_l_d"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.lu.d  r[11:7],f[19:15]",
        "length":"32", "xlen":["64"], "flen":["64"],
        "field":["11000", "01", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_lu_d"], ["use_frm", "1"]]
    },
    {
        "name":"fmv.x.d    r[11:7],f[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["11100", "01", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "r3"], ["r1", "f1"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "w"], ["op", "fmv_x_d"]]
    },

    {
        "name":"fcvt.d.l   f[11:7],r[19:15]",
        "length":"32", "xlen":["64"], "flen":["64"],
        "field":["11010", "01", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_d_l"], ["use_frm", "1"]]
    },
    {
        "name":"fcvt.d.lu  f[11:7],r[19:15]",
        "length":"32", "xlen":["64"], "flen":["64"],
        "field":["11010", "01", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fpnew"], ["size", "w"], ["op", "fcvt_d_lu"], ["use_frm", "1"]]
    },
    {
        "name":"fmv.d.x    f[11:7],r[19:15]",
        "length":"32", "xlen":["32", "64"], "flen":["64"],
        "field":["11110", "01", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "inst_cat": [["inst_cat", "fpu"]], "isa_ext": "d",
        "reg": [["rd", "fd"], ["r1", "r1"]],
        "fpu_ctrl":[["pipe", "fast"], ["size", "w"], ["op", "fmv_d_x"], ["use_frm", "1"]]
    }
]
