### This responsibility is about surveying logic gates.

##### Below, I will present the survey objectives for the NOT gate; other gates follow a similar approach:

* Schematic
* Symbol
* Delay (transition time)
* Average power
* Connecting with CL, RL
* Connecting three NOT gates in series
