
dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008310  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  080084a0  080084a0  000094a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008898  08008898  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008898  08008898  00009898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088a0  080088a0  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088a0  080088a0  000098a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088a4  080088a4  000098a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080088a8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001d4  08008a7c  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  08008a7c  0000a524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000143f4  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bd6  00000000  00000000  0001e5f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  000211d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ebe  00000000  00000000  000224b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c9e  00000000  00000000  00023376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018429  00000000  00000000  0004c014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f74b1  00000000  00000000  0006443d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b8ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000605c  00000000  00000000  0015b934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  00161990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008488 	.word	0x08008488

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008488 	.word	0x08008488

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
 8000eaa:	60da      	str	r2, [r3, #12]
 8000eac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eae:	4b2b      	ldr	r3, [pc, #172]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eba:	4b28      	ldr	r3, [pc, #160]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec6:	4b25      	ldr	r3, [pc, #148]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	4a24      	ldr	r2, [pc, #144]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ed0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed2:	4b22      	ldr	r3, [pc, #136]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	4b1f      	ldr	r3, [pc, #124]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eea:	4b1c      	ldr	r3, [pc, #112]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efa:	4a18      	ldr	r2, [pc, #96]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f02:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <MX_GPIO_Init+0xc4>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2121      	movs	r1, #33	@ 0x21
 8000f12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f16:	f001 faeb 	bl	80024f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f20:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	480b      	ldr	r0, [pc, #44]	@ (8000f60 <MX_GPIO_Init+0xc8>)
 8000f32:	f001 f91b 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8000f36:	2321      	movs	r3, #33	@ 0x21
 8000f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f50:	f001 f90c 	bl	800216c <HAL_GPIO_Init>

}
 8000f54:	bf00      	nop
 8000f56:	3728      	adds	r7, #40	@ 0x28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	48000800 	.word	0x48000800

08000f64 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f68:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fdc <MX_I2C1_Init+0x78>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f70:	4a1b      	ldr	r2, [pc, #108]	@ (8000fe0 <MX_I2C1_Init+0x7c>)
 8000f72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f74:	4b18      	ldr	r3, [pc, #96]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f7a:	4b17      	ldr	r3, [pc, #92]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f80:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f86:	4b14      	ldr	r3, [pc, #80]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f8c:	4b12      	ldr	r3, [pc, #72]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f92:	4b11      	ldr	r3, [pc, #68]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f98:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f9e:	480e      	ldr	r0, [pc, #56]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000fa0:	f001 fabe 	bl	8002520 <HAL_I2C_Init>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000faa:	f000 fc96 	bl	80018da <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4809      	ldr	r0, [pc, #36]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000fb2:	f001 ff6f 	bl	8002e94 <HAL_I2CEx_ConfigAnalogFilter>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fbc:	f000 fc8d 	bl	80018da <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4805      	ldr	r0, [pc, #20]	@ (8000fd8 <MX_I2C1_Init+0x74>)
 8000fc4:	f001 ffb1 	bl	8002f2a <HAL_I2CEx_ConfigDigitalFilter>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fce:	f000 fc84 	bl	80018da <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200001f0 	.word	0x200001f0
 8000fdc:	40005400 	.word	0x40005400
 8000fe0:	10d19ce4 	.word	0x10d19ce4

08000fe4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <MX_I2C2_Init+0x74>)
 8000fea:	4a1c      	ldr	r2, [pc, #112]	@ (800105c <MX_I2C2_Init+0x78>)
 8000fec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <MX_I2C2_Init+0x74>)
 8000ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <MX_I2C2_Init+0x7c>)
 8000ff2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <MX_I2C2_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ffa:	4b17      	ldr	r3, [pc, #92]	@ (8001058 <MX_I2C2_Init+0x74>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <MX_I2C2_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001006:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <MX_I2C2_Init+0x74>)
 8001008:	2200      	movs	r2, #0
 800100a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <MX_I2C2_Init+0x74>)
 800100e:	2200      	movs	r2, #0
 8001010:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001012:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <MX_I2C2_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <MX_I2C2_Init+0x74>)
 800101a:	2200      	movs	r2, #0
 800101c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800101e:	480e      	ldr	r0, [pc, #56]	@ (8001058 <MX_I2C2_Init+0x74>)
 8001020:	f001 fa7e 	bl	8002520 <HAL_I2C_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800102a:	f000 fc56 	bl	80018da <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800102e:	2100      	movs	r1, #0
 8001030:	4809      	ldr	r0, [pc, #36]	@ (8001058 <MX_I2C2_Init+0x74>)
 8001032:	f001 ff2f 	bl	8002e94 <HAL_I2CEx_ConfigAnalogFilter>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800103c:	f000 fc4d 	bl	80018da <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001040:	2100      	movs	r1, #0
 8001042:	4805      	ldr	r0, [pc, #20]	@ (8001058 <MX_I2C2_Init+0x74>)
 8001044:	f001 ff71 	bl	8002f2a <HAL_I2CEx_ConfigDigitalFilter>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800104e:	f000 fc44 	bl	80018da <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000244 	.word	0x20000244
 800105c:	40005800 	.word	0x40005800
 8001060:	10d19ce4 	.word	0x10d19ce4

08001064 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b0ae      	sub	sp, #184	@ 0xb8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800107c:	f107 031c 	add.w	r3, r7, #28
 8001080:	2288      	movs	r2, #136	@ 0x88
 8001082:	2100      	movs	r1, #0
 8001084:	4618      	mov	r0, r3
 8001086:	f005 f936 	bl	80062f6 <memset>
  if(i2cHandle->Instance==I2C1)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a42      	ldr	r2, [pc, #264]	@ (8001198 <HAL_I2C_MspInit+0x134>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d13c      	bne.n	800110e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001094:	2340      	movs	r3, #64	@ 0x40
 8001096:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001098:	2300      	movs	r3, #0
 800109a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800109c:	f107 031c 	add.w	r3, r7, #28
 80010a0:	4618      	mov	r0, r3
 80010a2:	f002 fdf3 	bl	8003c8c <HAL_RCCEx_PeriphCLKConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010ac:	f000 fc15 	bl	80018da <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b0:	4b3a      	ldr	r3, [pc, #232]	@ (800119c <HAL_I2C_MspInit+0x138>)
 80010b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b4:	4a39      	ldr	r2, [pc, #228]	@ (800119c <HAL_I2C_MspInit+0x138>)
 80010b6:	f043 0302 	orr.w	r3, r3, #2
 80010ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010bc:	4b37      	ldr	r3, [pc, #220]	@ (800119c <HAL_I2C_MspInit+0x138>)
 80010be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c0:	f003 0302 	and.w	r3, r3, #2
 80010c4:	61bb      	str	r3, [r7, #24]
 80010c6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d0:	2312      	movs	r3, #18
 80010d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010e2:	2304      	movs	r3, #4
 80010e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010ec:	4619      	mov	r1, r3
 80010ee:	482c      	ldr	r0, [pc, #176]	@ (80011a0 <HAL_I2C_MspInit+0x13c>)
 80010f0:	f001 f83c 	bl	800216c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <HAL_I2C_MspInit+0x138>)
 80010f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010f8:	4a28      	ldr	r2, [pc, #160]	@ (800119c <HAL_I2C_MspInit+0x138>)
 80010fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8001100:	4b26      	ldr	r3, [pc, #152]	@ (800119c <HAL_I2C_MspInit+0x138>)
 8001102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800110c:	e040      	b.n	8001190 <HAL_I2C_MspInit+0x12c>
  else if(i2cHandle->Instance==I2C2)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a24      	ldr	r2, [pc, #144]	@ (80011a4 <HAL_I2C_MspInit+0x140>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d13b      	bne.n	8001190 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001118:	2380      	movs	r3, #128	@ 0x80
 800111a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800111c:	2300      	movs	r3, #0
 800111e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001120:	f107 031c 	add.w	r3, r7, #28
 8001124:	4618      	mov	r0, r3
 8001126:	f002 fdb1 	bl	8003c8c <HAL_RCCEx_PeriphCLKConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001130:	f000 fbd3 	bl	80018da <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <HAL_I2C_MspInit+0x138>)
 8001136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001138:	4a18      	ldr	r2, [pc, #96]	@ (800119c <HAL_I2C_MspInit+0x138>)
 800113a:	f043 0302 	orr.w	r3, r3, #2
 800113e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001140:	4b16      	ldr	r3, [pc, #88]	@ (800119c <HAL_I2C_MspInit+0x138>)
 8001142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800114c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001150:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001154:	2312      	movs	r3, #18
 8001156:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001160:	2303      	movs	r3, #3
 8001162:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001166:	2304      	movs	r3, #4
 8001168:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800116c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001170:	4619      	mov	r1, r3
 8001172:	480b      	ldr	r0, [pc, #44]	@ (80011a0 <HAL_I2C_MspInit+0x13c>)
 8001174:	f000 fffa 	bl	800216c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001178:	4b08      	ldr	r3, [pc, #32]	@ (800119c <HAL_I2C_MspInit+0x138>)
 800117a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800117c:	4a07      	ldr	r2, [pc, #28]	@ (800119c <HAL_I2C_MspInit+0x138>)
 800117e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001182:	6593      	str	r3, [r2, #88]	@ 0x58
 8001184:	4b05      	ldr	r3, [pc, #20]	@ (800119c <HAL_I2C_MspInit+0x138>)
 8001186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001188:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
}
 8001190:	bf00      	nop
 8001192:	37b8      	adds	r7, #184	@ 0xb8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40005400 	.word	0x40005400
 800119c:	40021000 	.word	0x40021000
 80011a0:	48000400 	.word	0x48000400
 80011a4:	40005800 	.word	0x40005800

080011a8 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	@ 0x28
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	f043 030c 	orr.w	r3, r3, #12
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 80011c4:	2380      	movs	r3, #128	@ 0x80
 80011c6:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	f043 0320 	orr.w	r3, r3, #32
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
 80011d4:	f107 0118 	add.w	r1, r7, #24
 80011d8:	230a      	movs	r3, #10
 80011da:	2202      	movs	r2, #2
 80011dc:	486c      	ldr	r0, [pc, #432]	@ (8001390 <lcd_init+0x1e8>)
 80011de:	f003 fdb1 	bl	8004d44 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80011e2:	f640 230d 	movw	r3, #2573	@ 0xa0d
 80011e6:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);
 80011e8:	f107 0114 	add.w	r1, r7, #20
 80011ec:	230a      	movs	r3, #10
 80011ee:	2202      	movs	r2, #2
 80011f0:	4867      	ldr	r0, [pc, #412]	@ (8001390 <lcd_init+0x1e8>)
 80011f2:	f003 fda7 	bl	8004d44 <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 80011f6:	2364      	movs	r3, #100	@ 0x64
 80011f8:	2205      	movs	r2, #5
 80011fa:	217c      	movs	r1, #124	@ 0x7c
 80011fc:	69f8      	ldr	r0, [r7, #28]
 80011fe:	f001 fb43 	bl	8002888 <HAL_I2C_IsDeviceReady>
 8001202:	4603      	mov	r3, r0
 8001204:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart2,&status,1,10);
 8001206:	f107 0113 	add.w	r1, r7, #19
 800120a:	230a      	movs	r3, #10
 800120c:	2201      	movs	r2, #1
 800120e:	4860      	ldr	r0, [pc, #384]	@ (8001390 <lcd_init+0x1e8>)
 8001210:	f003 fd98 	bl	8004d44 <HAL_UART_Transmit>
	HAL_Delay(50);
 8001214:	2032      	movs	r0, #50	@ 0x32
 8001216:	f000 fe9f 	bl	8001f58 <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 800121a:	f107 0218 	add.w	r2, r7, #24
 800121e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	2302      	movs	r3, #2
 8001226:	217c      	movs	r1, #124	@ 0x7c
 8001228:	69f8      	ldr	r0, [r7, #28]
 800122a:	f001 fa15 	bl	8002658 <HAL_I2C_Master_Transmit>
 800122e:	4603      	mov	r3, r0
 8001230:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart2,&status2,1,10);
 8001232:	f107 0112 	add.w	r1, r7, #18
 8001236:	230a      	movs	r3, #10
 8001238:	2201      	movs	r2, #1
 800123a:	4855      	ldr	r0, [pc, #340]	@ (8001390 <lcd_init+0x1e8>)
 800123c:	f003 fd82 	bl	8004d44 <HAL_UART_Transmit>
	HAL_Delay(50);
 8001240:	2032      	movs	r0, #50	@ 0x32
 8001242:	f000 fe89 	bl	8001f58 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001246:	f107 0218 	add.w	r2, r7, #24
 800124a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	2302      	movs	r3, #2
 8001252:	217c      	movs	r1, #124	@ 0x7c
 8001254:	69f8      	ldr	r0, [r7, #28]
 8001256:	f001 f9ff 	bl	8002658 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800125a:	2005      	movs	r0, #5
 800125c:	f000 fe7c 	bl	8001f58 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001260:	f107 0218 	add.w	r2, r7, #24
 8001264:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2302      	movs	r3, #2
 800126c:	217c      	movs	r1, #124	@ 0x7c
 800126e:	69f8      	ldr	r0, [r7, #28]
 8001270:	f001 f9f2 	bl	8002658 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	2204      	movs	r2, #4
 8001278:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	785b      	ldrb	r3, [r3, #1]
 800127e:	f043 0308 	orr.w	r3, r3, #8
 8001282:	b2db      	uxtb	r3, r3
 8001284:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 8001286:	f107 0218 	add.w	r2, r7, #24
 800128a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	2302      	movs	r3, #2
 8001292:	217c      	movs	r1, #124	@ 0x7c
 8001294:	69f8      	ldr	r0, [r7, #28]
 8001296:	f001 f9df 	bl	8002658 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 800129a:	2301      	movs	r3, #1
 800129c:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 800129e:	f107 0218 	add.w	r2, r7, #24
 80012a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	2302      	movs	r3, #2
 80012aa:	217c      	movs	r1, #124	@ 0x7c
 80012ac:	69f8      	ldr	r0, [r7, #28]
 80012ae:	f001 f9d3 	bl	8002658 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80012b2:	2002      	movs	r0, #2
 80012b4:	f000 fe50 	bl	8001f58 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2202      	movs	r2, #2
 80012bc:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	789b      	ldrb	r3, [r3, #2]
 80012c2:	f043 0304 	orr.w	r3, r3, #4
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80012ca:	f107 0218 	add.w	r2, r7, #24
 80012ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2302      	movs	r3, #2
 80012d6:	217c      	movs	r1, #124	@ 0x7c
 80012d8:	69f8      	ldr	r0, [r7, #28]
 80012da:	f001 f9bd 	bl	8002658 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 80012de:	2300      	movs	r3, #0
 80012e0:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80012e6:	f107 0210 	add.w	r2, r7, #16
 80012ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2302      	movs	r3, #2
 80012f2:	2160      	movs	r1, #96	@ 0x60
 80012f4:	69f8      	ldr	r0, [r7, #28]
 80012f6:	f001 f9af 	bl	8002658 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 80012fa:	2308      	movs	r3, #8
 80012fc:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 80012fe:	23ff      	movs	r3, #255	@ 0xff
 8001300:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001302:	f107 0210 	add.w	r2, r7, #16
 8001306:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	2302      	movs	r3, #2
 800130e:	2160      	movs	r1, #96	@ 0x60
 8001310:	69f8      	ldr	r0, [r7, #28]
 8001312:	f001 f9a1 	bl	8002658 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 8001316:	2301      	movs	r3, #1
 8001318:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 800131a:	2320      	movs	r3, #32
 800131c:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 800131e:	f107 0210 	add.w	r2, r7, #16
 8001322:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2302      	movs	r3, #2
 800132a:	2160      	movs	r1, #96	@ 0x60
 800132c:	69f8      	ldr	r0, [r7, #28]
 800132e:	f001 f993 	bl	8002658 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 8001332:	2304      	movs	r3, #4
 8001334:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001336:	23ff      	movs	r3, #255	@ 0xff
 8001338:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800133a:	f107 020c 	add.w	r2, r7, #12
 800133e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	2302      	movs	r3, #2
 8001346:	2160      	movs	r1, #96	@ 0x60
 8001348:	69f8      	ldr	r0, [r7, #28]
 800134a:	f001 f985 	bl	8002658 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 800134e:	2303      	movs	r3, #3
 8001350:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001352:	23ff      	movs	r3, #255	@ 0xff
 8001354:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8001356:	f107 020c 	add.w	r2, r7, #12
 800135a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	2302      	movs	r3, #2
 8001362:	2160      	movs	r1, #96	@ 0x60
 8001364:	69f8      	ldr	r0, [r7, #28]
 8001366:	f001 f977 	bl	8002658 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 800136a:	2302      	movs	r3, #2
 800136c:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 800136e:	23ff      	movs	r3, #255	@ 0xff
 8001370:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8001372:	f107 020c 	add.w	r2, r7, #12
 8001376:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	2302      	movs	r3, #2
 800137e:	2160      	movs	r1, #96	@ 0x60
 8001380:	69f8      	ldr	r0, [r7, #28]
 8001382:	f001 f969 	bl	8002658 <HAL_I2C_Master_Transmit>


}
 8001386:	bf00      	nop
 8001388:	3720      	adds	r7, #32
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	2000034c 	.word	0x2000034c

08001394 <clearlcd>:



void clearlcd(void) // permet d'effacer tout ce qui s'affiche sur le lcd
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	lcd_position(&hi2c1,0,0);
 8001398:	2200      	movs	r2, #0
 800139a:	2100      	movs	r1, #0
 800139c:	4808      	ldr	r0, [pc, #32]	@ (80013c0 <clearlcd+0x2c>)
 800139e:	f000 f83c 	bl	800141a <lcd_position>
	lcd_print(&hi2c1,"                ");
 80013a2:	4908      	ldr	r1, [pc, #32]	@ (80013c4 <clearlcd+0x30>)
 80013a4:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <clearlcd+0x2c>)
 80013a6:	f000 f80f 	bl	80013c8 <lcd_print>
	lcd_position(&hi2c1,0,1);
 80013aa:	2201      	movs	r2, #1
 80013ac:	2100      	movs	r1, #0
 80013ae:	4804      	ldr	r0, [pc, #16]	@ (80013c0 <clearlcd+0x2c>)
 80013b0:	f000 f833 	bl	800141a <lcd_position>
	lcd_print(&hi2c1,"                ");
 80013b4:	4903      	ldr	r1, [pc, #12]	@ (80013c4 <clearlcd+0x30>)
 80013b6:	4802      	ldr	r0, [pc, #8]	@ (80013c0 <clearlcd+0x2c>)
 80013b8:	f000 f806 	bl	80013c8 <lcd_print>
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	200001f0 	.word	0x200001f0
 80013c4:	080084a0 	.word	0x080084a0

080013c8 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b088      	sub	sp, #32
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 80013d6:	2340      	movs	r3, #64	@ 0x40
 80013d8:	733b      	strb	r3, [r7, #12]
    int i=0;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80013de:	e011      	b.n	8001404 <lcd_print+0x3c>
    {
            data[1] = str[i];
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	683a      	ldr	r2, [r7, #0]
 80013e4:	4413      	add	r3, r2
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80013ea:	f107 020c 	add.w	r2, r7, #12
 80013ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2302      	movs	r3, #2
 80013f6:	217c      	movs	r1, #124	@ 0x7c
 80013f8:	6938      	ldr	r0, [r7, #16]
 80013fa:	f001 f92d 	bl	8002658 <HAL_I2C_Master_Transmit>
            i++;
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	3301      	adds	r3, #1
 8001402:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	4413      	add	r3, r2
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1e7      	bne.n	80013e0 <lcd_print+0x18>
   }
}
 8001410:	bf00      	nop
 8001412:	bf00      	nop
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af02      	add	r7, sp, #8
 8001420:	6078      	str	r0, [r7, #4]
 8001422:	460b      	mov	r3, r1
 8001424:	70fb      	strb	r3, [r7, #3]
 8001426:	4613      	mov	r3, r2
 8001428:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 800142e:	78bb      	ldrb	r3, [r7, #2]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d104      	bne.n	800143e <lcd_position+0x24>
    {
        col = col | 0x80;
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800143a:	70fb      	strb	r3, [r7, #3]
 800143c:	e003      	b.n	8001446 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 800143e:	78fb      	ldrb	r3, [r7, #3]
 8001440:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001444:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 8001446:	2380      	movs	r3, #128	@ 0x80
 8001448:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 800144a:	78fb      	ldrb	r3, [r7, #3]
 800144c:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800144e:	f107 0208 	add.w	r2, r7, #8
 8001452:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2302      	movs	r3, #2
 800145a:	217c      	movs	r1, #124	@ 0x7c
 800145c:	68f8      	ldr	r0, [r7, #12]
 800145e:	f001 f8fb 	bl	8002658 <HAL_I2C_Master_Transmit>
}
 8001462:	bf00      	nop
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <delay>:
/* USER CODE BEGIN 0 */
#define DHT11_PORT GPIOA
#define DHT11_PIN GPIO_PIN_0

void delay (uint16_t time)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <delay+0x30>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2200      	movs	r2, #0
 800147c:	625a      	str	r2, [r3, #36]	@ 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1))<time);
 800147e:	bf00      	nop
 8001480:	4b06      	ldr	r3, [pc, #24]	@ (800149c <delay+0x30>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	429a      	cmp	r2, r3
 800148a:	d3f9      	bcc.n	8001480 <delay+0x14>
}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	200002b4 	.word	0x200002b4

080014a0 <Display_Temp>:

void Display_Temp (float Temp)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = {0};
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	f107 0310 	add.w	r3, r7, #16
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
	lcd_position(&hi2c1, 0, 0); // Positionner le curseur du LCD  la ligne 0, colonne 0
 80014bc:	2200      	movs	r2, #0
 80014be:	2100      	movs	r1, #0
 80014c0:	480b      	ldr	r0, [pc, #44]	@ (80014f0 <Display_Temp+0x50>)
 80014c2:	f7ff ffaa 	bl	800141a <lcd_position>

	sprintf (str, "TEMP:- %.2f ", Temp);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff f83e 	bl	8000548 <__aeabi_f2d>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	f107 000c 	add.w	r0, r7, #12
 80014d4:	4907      	ldr	r1, [pc, #28]	@ (80014f4 <Display_Temp+0x54>)
 80014d6:	f004 feab 	bl	8006230 <siprintf>
	lcd_print(&hi2c1, str); // Afficher la temprature sur l'cran LCD
 80014da:	f107 030c 	add.w	r3, r7, #12
 80014de:	4619      	mov	r1, r3
 80014e0:	4803      	ldr	r0, [pc, #12]	@ (80014f0 <Display_Temp+0x50>)
 80014e2:	f7ff ff71 	bl	80013c8 <lcd_print>
}
 80014e6:	bf00      	nop
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200001f0 	.word	0x200001f0
 80014f4:	080084b4 	.word	0x080084b4

080014f8 <Display_Rh>:

void Display_Rh (float Rh)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = {0};
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	f107 0310 	add.w	r3, r7, #16
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
	lcd_position(&hi2c1, 0, 1); // Positionner le curseur du LCD  la ligne 1, colonne 0
 8001514:	2201      	movs	r2, #1
 8001516:	2100      	movs	r1, #0
 8001518:	480b      	ldr	r0, [pc, #44]	@ (8001548 <Display_Rh+0x50>)
 800151a:	f7ff ff7e 	bl	800141a <lcd_position>

	sprintf (str, "RH:- %.2f ", Rh);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff f812 	bl	8000548 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	f107 000c 	add.w	r0, r7, #12
 800152c:	4907      	ldr	r1, [pc, #28]	@ (800154c <Display_Rh+0x54>)
 800152e:	f004 fe7f 	bl	8006230 <siprintf>
	lcd_print(&hi2c1, str); // Afficher l'humidit sur l'cran LCD
 8001532:	f107 030c 	add.w	r3, r7, #12
 8001536:	4619      	mov	r1, r3
 8001538:	4803      	ldr	r0, [pc, #12]	@ (8001548 <Display_Rh+0x50>)
 800153a:	f7ff ff45 	bl	80013c8 <lcd_print>
}
 800153e:	bf00      	nop
 8001540:	3720      	adds	r7, #32
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200001f0 	.word	0x200001f0
 800154c:	080084c4 	.word	0x080084c4

08001550 <Set_Pin_Output>:
float Temperature = 0;
float Humidity = 0;
uint8_t Presence = 0;

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	460b      	mov	r3, r1
 800155a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	f107 030c 	add.w	r3, r7, #12
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800156c:	887b      	ldrh	r3, [r7, #2]
 800156e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001570:	2301      	movs	r3, #1
 8001572:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001574:	2300      	movs	r3, #0
 8001576:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001578:	f107 030c 	add.w	r3, r7, #12
 800157c:	4619      	mov	r1, r3
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f000 fdf4 	bl	800216c <HAL_GPIO_Init>
}
 8001584:	bf00      	nop
 8001586:	3720      	adds	r7, #32
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80015a8:	887b      	ldrh	r3, [r7, #2]
 80015aa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ac:	2300      	movs	r3, #0
 80015ae:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b0:	2301      	movs	r3, #1
 80015b2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	4619      	mov	r1, r3
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f000 fdd6 	bl	800216c <HAL_GPIO_Init>
}
 80015c0:	bf00      	nop
 80015c2:	3720      	adds	r7, #32
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <DHT11_Start>:


void DHT11_Start (void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 80015cc:	2101      	movs	r1, #1
 80015ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d2:	f7ff ffbd 	bl	8001550 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 80015d6:	2200      	movs	r2, #0
 80015d8:	2101      	movs	r1, #1
 80015da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015de:	f000 ff87 	bl	80024f0 <HAL_GPIO_WritePin>
	delay (18000);   // wait for 18ms
 80015e2:	f244 6050 	movw	r0, #18000	@ 0x4650
 80015e6:	f7ff ff41 	bl	800146c <delay>
    HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80015ea:	2201      	movs	r2, #1
 80015ec:	2101      	movs	r1, #1
 80015ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015f2:	f000 ff7d 	bl	80024f0 <HAL_GPIO_WritePin>
	delay (20);   // wait for 20us
 80015f6:	2014      	movs	r0, #20
 80015f8:	f7ff ff38 	bl	800146c <delay>
	Set_Pin_Input(DHT11_PORT, DHT11_PIN);    // set as input
 80015fc:	2101      	movs	r1, #1
 80015fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001602:	f7ff ffc3 	bl	800158c <Set_Pin_Input>
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}

0800160a <DHT11_Check_Response>:

uint8_t DHT11_Check_Response(void)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
    uint8_t Response = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	71fb      	strb	r3, [r7, #7]
    delay(40); // Attendre 40s
 8001614:	2028      	movs	r0, #40	@ 0x28
 8001616:	f7ff ff29 	bl	800146c <delay>

    if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) // Vrifier si la ligne est LOW
 800161a:	2101      	movs	r1, #1
 800161c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001620:	f000 ff4e 	bl	80024c0 <HAL_GPIO_ReadPin>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d10f      	bne.n	800164a <DHT11_Check_Response+0x40>
    {
        delay(80); // Attendre encore 80s
 800162a:	2050      	movs	r0, #80	@ 0x50
 800162c:	f7ff ff1e 	bl	800146c <delay>
        if ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) // Vrifier si la ligne est HIGH
 8001630:	2101      	movs	r1, #1
 8001632:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001636:	f000 ff43 	bl	80024c0 <HAL_GPIO_ReadPin>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d002      	beq.n	8001646 <DHT11_Check_Response+0x3c>
            Response = 1; // Rponse correcte du DHT22
 8001640:	2301      	movs	r3, #1
 8001642:	71fb      	strb	r3, [r7, #7]
 8001644:	e001      	b.n	800164a <DHT11_Check_Response+0x40>
        else
            Response = 0; // Pas de rponse
 8001646:	2300      	movs	r3, #0
 8001648:	71fb      	strb	r3, [r7, #7]
    }

    while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))); // Attendre que la ligne repasse  LOW
 800164a:	bf00      	nop
 800164c:	2101      	movs	r1, #1
 800164e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001652:	f000 ff35 	bl	80024c0 <HAL_GPIO_ReadPin>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1f7      	bne.n	800164c <DHT11_Check_Response+0x42>
    return Response; // Retourner l'tat de la rponse
 800165c:	79fb      	ldrb	r3, [r7, #7]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 800166c:	2300      	movs	r3, #0
 800166e:	71bb      	strb	r3, [r7, #6]
 8001670:	e03a      	b.n	80016e8 <DHT11_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go high
 8001672:	bf00      	nop
 8001674:	2101      	movs	r1, #1
 8001676:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800167a:	f000 ff21 	bl	80024c0 <HAL_GPIO_ReadPin>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d0f7      	beq.n	8001674 <DHT11_Read+0xe>
		delay (40);   // wait for 40 us
 8001684:	2028      	movs	r0, #40	@ 0x28
 8001686:	f7ff fef1 	bl	800146c <delay>
		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 800168a:	2101      	movs	r1, #1
 800168c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001690:	f000 ff16 	bl	80024c0 <HAL_GPIO_ReadPin>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d10e      	bne.n	80016b8 <DHT11_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 800169a:	79bb      	ldrb	r3, [r7, #6]
 800169c:	f1c3 0307 	rsb	r3, r3, #7
 80016a0:	2201      	movs	r2, #1
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	b25b      	sxtb	r3, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	b25a      	sxtb	r2, r3
 80016ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b0:	4013      	ands	r3, r2
 80016b2:	b25b      	sxtb	r3, r3
 80016b4:	71fb      	strb	r3, [r7, #7]
 80016b6:	e00b      	b.n	80016d0 <DHT11_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80016b8:	79bb      	ldrb	r3, [r7, #6]
 80016ba:	f1c3 0307 	rsb	r3, r3, #7
 80016be:	2201      	movs	r2, #1
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	b25a      	sxtb	r2, r3
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));  // wait for the pin to go low
 80016d0:	bf00      	nop
 80016d2:	2101      	movs	r1, #1
 80016d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016d8:	f000 fef2 	bl	80024c0 <HAL_GPIO_ReadPin>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f7      	bne.n	80016d2 <DHT11_Read+0x6c>
	for (j=0;j<8;j++)
 80016e2:	79bb      	ldrb	r3, [r7, #6]
 80016e4:	3301      	adds	r3, #1
 80016e6:	71bb      	strb	r3, [r7, #6]
 80016e8:	79bb      	ldrb	r3, [r7, #6]
 80016ea:	2b07      	cmp	r3, #7
 80016ec:	d9c1      	bls.n	8001672 <DHT11_Read+0xc>
	}
	return i;
 80016ee:	79fb      	ldrb	r3, [r7, #7]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016fe:	f000 fbaf 	bl	8001e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001702:	f000 f899 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001706:	f7ff fbc7 	bl	8000e98 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800170a:	f000 faf3 	bl	8001cf4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800170e:	f000 fa17 	bl	8001b40 <MX_TIM1_Init>
  MX_TIM15_Init();
 8001712:	f000 fa69 	bl	8001be8 <MX_TIM15_Init>
  MX_I2C2_Init();
 8001716:	f7ff fc65 	bl	8000fe4 <MX_I2C2_Init>
  MX_I2C1_Init();
 800171a:	f7ff fc23 	bl	8000f64 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800171e:	4839      	ldr	r0, [pc, #228]	@ (8001804 <main+0x10c>)
 8001720:	f002 ffc8 	bl	80046b4 <HAL_TIM_Base_Start>

  rgb_lcd lcd_data;
    lcd_init(&hi2c1, &lcd_data); // Initialisation du LCD
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	4619      	mov	r1, r3
 8001728:	4837      	ldr	r0, [pc, #220]	@ (8001808 <main+0x110>)
 800172a:	f7ff fd3d 	bl	80011a8 <lcd_init>
    clearlcd();
 800172e:	f7ff fe31 	bl	8001394 <clearlcd>
    lcd_position(&hi2c1, 0, 0);
 8001732:	2200      	movs	r2, #0
 8001734:	2100      	movs	r1, #0
 8001736:	4834      	ldr	r0, [pc, #208]	@ (8001808 <main+0x110>)
 8001738:	f7ff fe6f 	bl	800141a <lcd_position>
    lcd_print(&hi2c1, "chargement...");
 800173c:	4933      	ldr	r1, [pc, #204]	@ (800180c <main+0x114>)
 800173e:	4832      	ldr	r0, [pc, #200]	@ (8001808 <main+0x110>)
 8001740:	f7ff fe42 	bl	80013c8 <lcd_print>
    HAL_Delay(2000);
 8001744:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001748:	f000 fc06 	bl	8001f58 <HAL_Delay>
    clearlcd();
 800174c:	f7ff fe22 	bl	8001394 <clearlcd>
	  DHT11_Start();
 8001750:	f7ff ff3a 	bl	80015c8 <DHT11_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	  Display_Temp(Temperature);
 8001754:	4b2e      	ldr	r3, [pc, #184]	@ (8001810 <main+0x118>)
 8001756:	edd3 7a00 	vldr	s15, [r3]
 800175a:	eeb0 0a67 	vmov.f32	s0, s15
 800175e:	f7ff fe9f 	bl	80014a0 <Display_Temp>
	  	  Display_Rh(Humidity);
 8001762:	4b2c      	ldr	r3, [pc, #176]	@ (8001814 <main+0x11c>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	eeb0 0a67 	vmov.f32	s0, s15
 800176c:	f7ff fec4 	bl	80014f8 <Display_Rh>

	  	DHT11_Start();
 8001770:	f7ff ff2a 	bl	80015c8 <DHT11_Start>
	  	  Presence = DHT11_Check_Response();
 8001774:	f7ff ff49 	bl	800160a <DHT11_Check_Response>
 8001778:	4603      	mov	r3, r0
 800177a:	461a      	mov	r2, r3
 800177c:	4b26      	ldr	r3, [pc, #152]	@ (8001818 <main+0x120>)
 800177e:	701a      	strb	r2, [r3, #0]
	  	  Rh_byte1 = DHT11_Read ();
 8001780:	f7ff ff71 	bl	8001666 <DHT11_Read>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	4b24      	ldr	r3, [pc, #144]	@ (800181c <main+0x124>)
 800178a:	701a      	strb	r2, [r3, #0]
	  	  Rh_byte2 = DHT11_Read ();
 800178c:	f7ff ff6b 	bl	8001666 <DHT11_Read>
 8001790:	4603      	mov	r3, r0
 8001792:	461a      	mov	r2, r3
 8001794:	4b22      	ldr	r3, [pc, #136]	@ (8001820 <main+0x128>)
 8001796:	701a      	strb	r2, [r3, #0]
	  	  Temp_byte1 = DHT11_Read ();
 8001798:	f7ff ff65 	bl	8001666 <DHT11_Read>
 800179c:	4603      	mov	r3, r0
 800179e:	461a      	mov	r2, r3
 80017a0:	4b20      	ldr	r3, [pc, #128]	@ (8001824 <main+0x12c>)
 80017a2:	701a      	strb	r2, [r3, #0]
	  	  Temp_byte2 = DHT11_Read ();
 80017a4:	f7ff ff5f 	bl	8001666 <DHT11_Read>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001828 <main+0x130>)
 80017ae:	701a      	strb	r2, [r3, #0]
	  	  SUM = DHT11_Read();
 80017b0:	f7ff ff59 	bl	8001666 <DHT11_Read>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461a      	mov	r2, r3
 80017b8:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <main+0x134>)
 80017ba:	801a      	strh	r2, [r3, #0]

	  	  TEMP = Temp_byte1;
 80017bc:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <main+0x12c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001830 <main+0x138>)
 80017c4:	801a      	strh	r2, [r3, #0]
	  	  RH = Rh_byte1;
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <main+0x124>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <main+0x13c>)
 80017ce:	801a      	strh	r2, [r3, #0]
	  	  Temperature = (float) TEMP;
 80017d0:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <main+0x138>)
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	ee07 3a90 	vmov	s15, r3
 80017d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <main+0x118>)
 80017de:	edc3 7a00 	vstr	s15, [r3]
	  	  Humidity = (float) RH;
 80017e2:	4b14      	ldr	r3, [pc, #80]	@ (8001834 <main+0x13c>)
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017ee:	4b09      	ldr	r3, [pc, #36]	@ (8001814 <main+0x11c>)
 80017f0:	edc3 7a00 	vstr	s15, [r3]
		  lcd_print(&hi2c1, str); // Afficher la temprature sur l'cran LCD

		  sprintf(str, "Hum. : %.2f %%", Humidity); // Formater l'humidit avec une seule dcimale et l'ajouter dans la chane 'str'
		  lcd_position(&hi2c1, 0, 1); // Positionner le curseur du LCD  la ligne 1, colonne 0
		  lcd_print(&hi2c1, str); // Afficher l'humidit sur l'cran LCD*/
	  	  HAL_Delay(2000);
 80017f4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017f8:	f000 fbae 	bl	8001f58 <HAL_Delay>
	  	DHT11_Start();
 80017fc:	f7ff fee4 	bl	80015c8 <DHT11_Start>
	  	  Display_Temp(Temperature);
 8001800:	bf00      	nop
 8001802:	e7a7      	b.n	8001754 <main+0x5c>
 8001804:	200002b4 	.word	0x200002b4
 8001808:	200001f0 	.word	0x200001f0
 800180c:	080084d0 	.word	0x080084d0
 8001810:	200002a4 	.word	0x200002a4
 8001814:	200002a8 	.word	0x200002a8
 8001818:	200002ac 	.word	0x200002ac
 800181c:	20000298 	.word	0x20000298
 8001820:	20000299 	.word	0x20000299
 8001824:	2000029a 	.word	0x2000029a
 8001828:	2000029b 	.word	0x2000029b
 800182c:	2000029c 	.word	0x2000029c
 8001830:	200002a0 	.word	0x200002a0
 8001834:	2000029e 	.word	0x2000029e

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b096      	sub	sp, #88	@ 0x58
 800183c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	2244      	movs	r2, #68	@ 0x44
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f004 fd55 	bl	80062f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800184c:	463b      	mov	r3, r7
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
 8001858:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800185a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800185e:	f001 fbbf 	bl	8002fe0 <HAL_PWREx_ControlVoltageScaling>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001868:	f000 f837 	bl	80018da <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800186c:	2302      	movs	r3, #2
 800186e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001870:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001874:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001876:	2310      	movs	r3, #16
 8001878:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800187a:	2302      	movs	r3, #2
 800187c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800187e:	2302      	movs	r3, #2
 8001880:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001882:	2301      	movs	r3, #1
 8001884:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001886:	230a      	movs	r3, #10
 8001888:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800188a:	2307      	movs	r3, #7
 800188c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800188e:	2302      	movs	r3, #2
 8001890:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001892:	2302      	movs	r3, #2
 8001894:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	4618      	mov	r0, r3
 800189c:	f001 fbf6 	bl	800308c <HAL_RCC_OscConfig>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80018a6:	f000 f818 	bl	80018da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018aa:	230f      	movs	r3, #15
 80018ac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ae:	2303      	movs	r3, #3
 80018b0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ba:	2300      	movs	r3, #0
 80018bc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018be:	463b      	mov	r3, r7
 80018c0:	2104      	movs	r1, #4
 80018c2:	4618      	mov	r0, r3
 80018c4:	f001 ffbe 	bl	8003844 <HAL_RCC_ClockConfig>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80018ce:	f000 f804 	bl	80018da <Error_Handler>
  }
}
 80018d2:	bf00      	nop
 80018d4:	3758      	adds	r7, #88	@ 0x58
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018de:	b672      	cpsid	i
}
 80018e0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018e2:	bf00      	nop
 80018e4:	e7fd      	b.n	80018e2 <Error_Handler+0x8>
	...

080018e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ee:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <HAL_MspInit+0x44>)
 80018f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f2:	4a0e      	ldr	r2, [pc, #56]	@ (800192c <HAL_MspInit+0x44>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80018fa:	4b0c      	ldr	r3, [pc, #48]	@ (800192c <HAL_MspInit+0x44>)
 80018fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001906:	4b09      	ldr	r3, [pc, #36]	@ (800192c <HAL_MspInit+0x44>)
 8001908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190a:	4a08      	ldr	r2, [pc, #32]	@ (800192c <HAL_MspInit+0x44>)
 800190c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001910:	6593      	str	r3, [r2, #88]	@ 0x58
 8001912:	4b06      	ldr	r3, [pc, #24]	@ (800192c <HAL_MspInit+0x44>)
 8001914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800191e:	bf00      	nop
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40021000 	.word	0x40021000

08001930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <NMI_Handler+0x4>

08001938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <HardFault_Handler+0x4>

08001940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <MemManage_Handler+0x4>

08001948 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <BusFault_Handler+0x4>

08001950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <UsageFault_Handler+0x4>

08001958 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001986:	f000 fac7 	bl	8001f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}

0800198e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0
  return 1;
 8001992:	2301      	movs	r3, #1
}
 8001994:	4618      	mov	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <_kill>:

int _kill(int pid, int sig)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b082      	sub	sp, #8
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
 80019a6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019a8:	f004 fcf8 	bl	800639c <__errno>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2216      	movs	r2, #22
 80019b0:	601a      	str	r2, [r3, #0]
  return -1;
 80019b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <_exit>:

void _exit (int status)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019c6:	f04f 31ff 	mov.w	r1, #4294967295
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff ffe7 	bl	800199e <_kill>
  while (1) {}    /* Make sure we hang here */
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <_exit+0x12>

080019d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	e00a      	b.n	80019fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019e6:	f3af 8000 	nop.w
 80019ea:	4601      	mov	r1, r0
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	1c5a      	adds	r2, r3, #1
 80019f0:	60ba      	str	r2, [r7, #8]
 80019f2:	b2ca      	uxtb	r2, r1
 80019f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	3301      	adds	r3, #1
 80019fa:	617b      	str	r3, [r7, #20]
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	dbf0      	blt.n	80019e6 <_read+0x12>
  }

  return len;
 8001a04:	687b      	ldr	r3, [r7, #4]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3718      	adds	r7, #24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b086      	sub	sp, #24
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	60f8      	str	r0, [r7, #12]
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	e009      	b.n	8001a34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	1c5a      	adds	r2, r3, #1
 8001a24:	60ba      	str	r2, [r7, #8]
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	3301      	adds	r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	dbf1      	blt.n	8001a20 <_write+0x12>
  }
  return len;
 8001a3c:	687b      	ldr	r3, [r7, #4]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <_close>:

int _close(int file)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b083      	sub	sp, #12
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
 8001a66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <_isatty>:

int _isatty(int file)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a86:	2301      	movs	r3, #1
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
	...

08001ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ab8:	4a14      	ldr	r2, [pc, #80]	@ (8001b0c <_sbrk+0x5c>)
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <_sbrk+0x60>)
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ac4:	4b13      	ldr	r3, [pc, #76]	@ (8001b14 <_sbrk+0x64>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d102      	bne.n	8001ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001acc:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <_sbrk+0x64>)
 8001ace:	4a12      	ldr	r2, [pc, #72]	@ (8001b18 <_sbrk+0x68>)
 8001ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ad2:	4b10      	ldr	r3, [pc, #64]	@ (8001b14 <_sbrk+0x64>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4413      	add	r3, r2
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d207      	bcs.n	8001af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae0:	f004 fc5c 	bl	800639c <__errno>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aea:	f04f 33ff 	mov.w	r3, #4294967295
 8001aee:	e009      	b.n	8001b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af0:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <_sbrk+0x64>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001af6:	4b07      	ldr	r3, [pc, #28]	@ (8001b14 <_sbrk+0x64>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4413      	add	r3, r2
 8001afe:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <_sbrk+0x64>)
 8001b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b02:	68fb      	ldr	r3, [r7, #12]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3718      	adds	r7, #24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20018000 	.word	0x20018000
 8001b10:	00000400 	.word	0x00000400
 8001b14:	200002b0 	.word	0x200002b0
 8001b18:	20000528 	.word	0x20000528

08001b1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <SystemInit+0x20>)
 8001b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b26:	4a05      	ldr	r2, [pc, #20]	@ (8001b3c <SystemInit+0x20>)
 8001b28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b46:	f107 0310 	add.w	r3, r7, #16
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b5e:	4b20      	ldr	r3, [pc, #128]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b60:	4a20      	ldr	r2, [pc, #128]	@ (8001be4 <MX_TIM1_Init+0xa4>)
 8001b62:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001b64:	4b1e      	ldr	r3, [pc, #120]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b66:	224f      	movs	r2, #79	@ 0x4f
 8001b68:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001b70:	4b1b      	ldr	r3, [pc, #108]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b72:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b76:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b78:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b7e:	4b18      	ldr	r3, [pc, #96]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b84:	4b16      	ldr	r3, [pc, #88]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b8a:	4815      	ldr	r0, [pc, #84]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001b8c:	f002 fd3a 	bl	8004604 <HAL_TIM_Base_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001b96:	f7ff fea0 	bl	80018da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ba0:	f107 0310 	add.w	r3, r7, #16
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	480e      	ldr	r0, [pc, #56]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001ba8:	f002 fdec 	bl	8004784 <HAL_TIM_ConfigClockSource>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001bb2:	f7ff fe92 	bl	80018da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4806      	ldr	r0, [pc, #24]	@ (8001be0 <MX_TIM1_Init+0xa0>)
 8001bc8:	f002 ffe6 	bl	8004b98 <HAL_TIMEx_MasterConfigSynchronization>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001bd2:	f7ff fe82 	bl	80018da <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200002b4 	.word	0x200002b4
 8001be4:	40012c00 	.word	0x40012c00

08001be8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bee:	f107 0310 	add.w	r3, r7, #16
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001c06:	4b1f      	ldr	r3, [pc, #124]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c08:	4a1f      	ldr	r2, [pc, #124]	@ (8001c88 <MX_TIM15_Init+0xa0>)
 8001c0a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c12:	4b1c      	ldr	r3, [pc, #112]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001c18:	4b1a      	ldr	r3, [pc, #104]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c1e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c20:	4b18      	ldr	r3, [pc, #96]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001c26:	4b17      	ldr	r3, [pc, #92]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2c:	4b15      	ldr	r3, [pc, #84]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001c32:	4814      	ldr	r0, [pc, #80]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c34:	f002 fce6 	bl	8004604 <HAL_TIM_Base_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8001c3e:	f7ff fe4c 	bl	80018da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001c48:	f107 0310 	add.w	r3, r7, #16
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	480d      	ldr	r0, [pc, #52]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c50:	f002 fd98 	bl	8004784 <HAL_TIM_ConfigClockSource>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8001c5a:	f7ff fe3e 	bl	80018da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4806      	ldr	r0, [pc, #24]	@ (8001c84 <MX_TIM15_Init+0x9c>)
 8001c6c:	f002 ff94 	bl	8004b98 <HAL_TIMEx_MasterConfigSynchronization>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8001c76:	f7ff fe30 	bl	80018da <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001c7a:	bf00      	nop
 8001c7c:	3720      	adds	r7, #32
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000300 	.word	0x20000300
 8001c88:	40014000 	.word	0x40014000

08001c8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a13      	ldr	r2, [pc, #76]	@ (8001ce8 <HAL_TIM_Base_MspInit+0x5c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d10c      	bne.n	8001cb8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c9e:	4b13      	ldr	r3, [pc, #76]	@ (8001cec <HAL_TIM_Base_MspInit+0x60>)
 8001ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca2:	4a12      	ldr	r2, [pc, #72]	@ (8001cec <HAL_TIM_Base_MspInit+0x60>)
 8001ca4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ca8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001caa:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <HAL_TIM_Base_MspInit+0x60>)
 8001cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8001cb6:	e010      	b.n	8001cda <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM15)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8001cf0 <HAL_TIM_Base_MspInit+0x64>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d10b      	bne.n	8001cda <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <HAL_TIM_Base_MspInit+0x60>)
 8001cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc6:	4a09      	ldr	r2, [pc, #36]	@ (8001cec <HAL_TIM_Base_MspInit+0x60>)
 8001cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ccc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cce:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <HAL_TIM_Base_MspInit+0x60>)
 8001cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
}
 8001cda:	bf00      	nop
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40012c00 	.word	0x40012c00
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40014000 	.word	0x40014000

08001cf4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cf8:	4b14      	ldr	r3, [pc, #80]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001cfa:	4a15      	ldr	r2, [pc, #84]	@ (8001d50 <MX_USART2_UART_Init+0x5c>)
 8001cfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cfe:	4b13      	ldr	r3, [pc, #76]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d18:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d1a:	220c      	movs	r2, #12
 8001d1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d24:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d2a:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d30:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d36:	4805      	ldr	r0, [pc, #20]	@ (8001d4c <MX_USART2_UART_Init+0x58>)
 8001d38:	f002 ffb6 	bl	8004ca8 <HAL_UART_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d42:	f7ff fdca 	bl	80018da <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	2000034c 	.word	0x2000034c
 8001d50:	40004400 	.word	0x40004400

08001d54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b0ac      	sub	sp, #176	@ 0xb0
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2288      	movs	r2, #136	@ 0x88
 8001d72:	2100      	movs	r1, #0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f004 fabe 	bl	80062f6 <memset>
  if(uartHandle->Instance==USART2)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a21      	ldr	r2, [pc, #132]	@ (8001e04 <HAL_UART_MspInit+0xb0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d13b      	bne.n	8001dfc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d84:	2302      	movs	r3, #2
 8001d86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	4618      	mov	r0, r3
 8001d92:	f001 ff7b 	bl	8003c8c <HAL_RCCEx_PeriphCLKConfig>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d9c:	f7ff fd9d 	bl	80018da <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <HAL_UART_MspInit+0xb4>)
 8001da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da4:	4a18      	ldr	r2, [pc, #96]	@ (8001e08 <HAL_UART_MspInit+0xb4>)
 8001da6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001daa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dac:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <HAL_UART_MspInit+0xb4>)
 8001dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db8:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <HAL_UART_MspInit+0xb4>)
 8001dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dbc:	4a12      	ldr	r2, [pc, #72]	@ (8001e08 <HAL_UART_MspInit+0xb4>)
 8001dbe:	f043 0301 	orr.w	r3, r3, #1
 8001dc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dc4:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <HAL_UART_MspInit+0xb4>)
 8001dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dd0:	230c      	movs	r3, #12
 8001dd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de2:	2303      	movs	r3, #3
 8001de4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001de8:	2307      	movs	r3, #7
 8001dea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001df2:	4619      	mov	r1, r3
 8001df4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001df8:	f000 f9b8 	bl	800216c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001dfc:	bf00      	nop
 8001dfe:	37b0      	adds	r7, #176	@ 0xb0
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40004400 	.word	0x40004400
 8001e08:	40021000 	.word	0x40021000

08001e0c <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 8001e0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e44 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e10:	f7ff fe84 	bl	8001b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e14:	480c      	ldr	r0, [pc, #48]	@ (8001e48 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e16:	490d      	ldr	r1, [pc, #52]	@ (8001e4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e18:	4a0d      	ldr	r2, [pc, #52]	@ (8001e50 <LoopForever+0xe>)
  movs r3, #0
 8001e1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e1c:	e002      	b.n	8001e24 <LoopCopyDataInit>

08001e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e22:	3304      	adds	r3, #4

08001e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e28:	d3f9      	bcc.n	8001e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e2c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e58 <LoopForever+0x16>)
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e30:	e001      	b.n	8001e36 <LoopFillZerobss>

08001e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e34:	3204      	adds	r2, #4

08001e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e38:	d3fb      	bcc.n	8001e32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e3a:	f004 fab5 	bl	80063a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e3e:	f7ff fc5b 	bl	80016f8 <main>

08001e42 <LoopForever>:

LoopForever:
    b LoopForever
 8001e42:	e7fe      	b.n	8001e42 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e44:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e4c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e50:	080088a8 	.word	0x080088a8
  ldr r2, =_sbss
 8001e54:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001e58:	20000524 	.word	0x20000524

08001e5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e5c:	e7fe      	b.n	8001e5c <ADC1_2_IRQHandler>
	...

08001e60 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e66:	2300      	movs	r3, #0
 8001e68:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <HAL_Init+0x3c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e9c <HAL_Init+0x3c>)
 8001e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e74:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e76:	2003      	movs	r0, #3
 8001e78:	f000 f944 	bl	8002104 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f000 f80f 	bl	8001ea0 <HAL_InitTick>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d002      	beq.n	8001e8e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	71fb      	strb	r3, [r7, #7]
 8001e8c:	e001      	b.n	8001e92 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e8e:	f7ff fd2b 	bl	80018e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e92:	79fb      	ldrb	r3, [r7, #7]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40022000 	.word	0x40022000

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001eac:	4b17      	ldr	r3, [pc, #92]	@ (8001f0c <HAL_InitTick+0x6c>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d023      	beq.n	8001efc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001eb4:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_InitTick+0x70>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <HAL_InitTick+0x6c>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ec2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 f941 	bl	8002152 <HAL_SYSTICK_Config>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d10f      	bne.n	8001ef6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2b0f      	cmp	r3, #15
 8001eda:	d809      	bhi.n	8001ef0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001edc:	2200      	movs	r2, #0
 8001ede:	6879      	ldr	r1, [r7, #4]
 8001ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee4:	f000 f919 	bl	800211a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee8:	4a0a      	ldr	r2, [pc, #40]	@ (8001f14 <HAL_InitTick+0x74>)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	e007      	b.n	8001f00 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
 8001ef4:	e004      	b.n	8001f00 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	73fb      	strb	r3, [r7, #15]
 8001efa:	e001      	b.n	8001f00 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000008 	.word	0x20000008
 8001f10:	20000000 	.word	0x20000000
 8001f14:	20000004 	.word	0x20000004

08001f18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f1c:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <HAL_IncTick+0x20>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <HAL_IncTick+0x24>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4413      	add	r3, r2
 8001f28:	4a04      	ldr	r2, [pc, #16]	@ (8001f3c <HAL_IncTick+0x24>)
 8001f2a:	6013      	str	r3, [r2, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20000008 	.word	0x20000008
 8001f3c:	200003d4 	.word	0x200003d4

08001f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return uwTick;
 8001f44:	4b03      	ldr	r3, [pc, #12]	@ (8001f54 <HAL_GetTick+0x14>)
 8001f46:	681b      	ldr	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	200003d4 	.word	0x200003d4

08001f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f60:	f7ff ffee 	bl	8001f40 <HAL_GetTick>
 8001f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f70:	d005      	beq.n	8001f7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f72:	4b0a      	ldr	r3, [pc, #40]	@ (8001f9c <HAL_Delay+0x44>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f7e:	bf00      	nop
 8001f80:	f7ff ffde 	bl	8001f40 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d8f7      	bhi.n	8001f80 <HAL_Delay+0x28>
  {
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000008 	.word	0x20000008

08001fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fd2:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	60d3      	str	r3, [r2, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fec:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <__NVIC_GetPriorityGrouping+0x18>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	0a1b      	lsrs	r3, r3, #8
 8001ff2:	f003 0307 	and.w	r3, r3, #7
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	6039      	str	r1, [r7, #0]
 800200e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002014:	2b00      	cmp	r3, #0
 8002016:	db0a      	blt.n	800202e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	b2da      	uxtb	r2, r3
 800201c:	490c      	ldr	r1, [pc, #48]	@ (8002050 <__NVIC_SetPriority+0x4c>)
 800201e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002022:	0112      	lsls	r2, r2, #4
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	440b      	add	r3, r1
 8002028:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800202c:	e00a      	b.n	8002044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	b2da      	uxtb	r2, r3
 8002032:	4908      	ldr	r1, [pc, #32]	@ (8002054 <__NVIC_SetPriority+0x50>)
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	3b04      	subs	r3, #4
 800203c:	0112      	lsls	r2, r2, #4
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	440b      	add	r3, r1
 8002042:	761a      	strb	r2, [r3, #24]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000e100 	.word	0xe000e100
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002058:	b480      	push	{r7}
 800205a:	b089      	sub	sp, #36	@ 0x24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f1c3 0307 	rsb	r3, r3, #7
 8002072:	2b04      	cmp	r3, #4
 8002074:	bf28      	it	cs
 8002076:	2304      	movcs	r3, #4
 8002078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3304      	adds	r3, #4
 800207e:	2b06      	cmp	r3, #6
 8002080:	d902      	bls.n	8002088 <NVIC_EncodePriority+0x30>
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3b03      	subs	r3, #3
 8002086:	e000      	b.n	800208a <NVIC_EncodePriority+0x32>
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800208c:	f04f 32ff 	mov.w	r2, #4294967295
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43da      	mvns	r2, r3
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	401a      	ands	r2, r3
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a0:	f04f 31ff 	mov.w	r1, #4294967295
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	fa01 f303 	lsl.w	r3, r1, r3
 80020aa:	43d9      	mvns	r1, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	4313      	orrs	r3, r2
         );
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3724      	adds	r7, #36	@ 0x24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020d0:	d301      	bcc.n	80020d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020d2:	2301      	movs	r3, #1
 80020d4:	e00f      	b.n	80020f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002100 <SysTick_Config+0x40>)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3b01      	subs	r3, #1
 80020dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020de:	210f      	movs	r1, #15
 80020e0:	f04f 30ff 	mov.w	r0, #4294967295
 80020e4:	f7ff ff8e 	bl	8002004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e8:	4b05      	ldr	r3, [pc, #20]	@ (8002100 <SysTick_Config+0x40>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ee:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <SysTick_Config+0x40>)
 80020f0:	2207      	movs	r2, #7
 80020f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	e000e010 	.word	0xe000e010

08002104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7ff ff47 	bl	8001fa0 <__NVIC_SetPriorityGrouping>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b086      	sub	sp, #24
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
 8002126:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800212c:	f7ff ff5c 	bl	8001fe8 <__NVIC_GetPriorityGrouping>
 8002130:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	68b9      	ldr	r1, [r7, #8]
 8002136:	6978      	ldr	r0, [r7, #20]
 8002138:	f7ff ff8e 	bl	8002058 <NVIC_EncodePriority>
 800213c:	4602      	mov	r2, r0
 800213e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002142:	4611      	mov	r1, r2
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff ff5d 	bl	8002004 <__NVIC_SetPriority>
}
 800214a:	bf00      	nop
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff ffb0 	bl	80020c0 <SysTick_Config>
 8002160:	4603      	mov	r3, r0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
	...

0800216c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217a:	e17f      	b.n	800247c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	2101      	movs	r1, #1
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	fa01 f303 	lsl.w	r3, r1, r3
 8002188:	4013      	ands	r3, r2
 800218a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	f000 8171 	beq.w	8002476 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0303 	and.w	r3, r3, #3
 800219c:	2b01      	cmp	r3, #1
 800219e:	d005      	beq.n	80021ac <HAL_GPIO_Init+0x40>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d130      	bne.n	800220e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2203      	movs	r2, #3
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021e2:	2201      	movs	r2, #1
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43db      	mvns	r3, r3
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	4013      	ands	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	f003 0201 	and.w	r2, r3, #1
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4313      	orrs	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b03      	cmp	r3, #3
 8002218:	d118      	bne.n	800224c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002220:	2201      	movs	r2, #1
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	43db      	mvns	r3, r3
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	08db      	lsrs	r3, r3, #3
 8002236:	f003 0201 	and.w	r2, r3, #1
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	4313      	orrs	r3, r2
 8002244:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0303 	and.w	r3, r3, #3
 8002254:	2b03      	cmp	r3, #3
 8002256:	d017      	beq.n	8002288 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	2203      	movs	r2, #3
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	43db      	mvns	r3, r3
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4013      	ands	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d123      	bne.n	80022dc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	08da      	lsrs	r2, r3, #3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3208      	adds	r2, #8
 800229c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	220f      	movs	r2, #15
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	4013      	ands	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	691a      	ldr	r2, [r3, #16]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	08da      	lsrs	r2, r3, #3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3208      	adds	r2, #8
 80022d6:	6939      	ldr	r1, [r7, #16]
 80022d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	2203      	movs	r2, #3
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 0203 	and.w	r2, r3, #3
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 80ac 	beq.w	8002476 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231e:	4b5f      	ldr	r3, [pc, #380]	@ (800249c <HAL_GPIO_Init+0x330>)
 8002320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002322:	4a5e      	ldr	r2, [pc, #376]	@ (800249c <HAL_GPIO_Init+0x330>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6613      	str	r3, [r2, #96]	@ 0x60
 800232a:	4b5c      	ldr	r3, [pc, #368]	@ (800249c <HAL_GPIO_Init+0x330>)
 800232c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002336:	4a5a      	ldr	r2, [pc, #360]	@ (80024a0 <HAL_GPIO_Init+0x334>)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	089b      	lsrs	r3, r3, #2
 800233c:	3302      	adds	r3, #2
 800233e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002342:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	220f      	movs	r2, #15
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43db      	mvns	r3, r3
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4013      	ands	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002360:	d025      	beq.n	80023ae <HAL_GPIO_Init+0x242>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a4f      	ldr	r2, [pc, #316]	@ (80024a4 <HAL_GPIO_Init+0x338>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01f      	beq.n	80023aa <HAL_GPIO_Init+0x23e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a4e      	ldr	r2, [pc, #312]	@ (80024a8 <HAL_GPIO_Init+0x33c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d019      	beq.n	80023a6 <HAL_GPIO_Init+0x23a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4d      	ldr	r2, [pc, #308]	@ (80024ac <HAL_GPIO_Init+0x340>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_GPIO_Init+0x236>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4c      	ldr	r2, [pc, #304]	@ (80024b0 <HAL_GPIO_Init+0x344>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d00d      	beq.n	800239e <HAL_GPIO_Init+0x232>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4b      	ldr	r2, [pc, #300]	@ (80024b4 <HAL_GPIO_Init+0x348>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d007      	beq.n	800239a <HAL_GPIO_Init+0x22e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4a      	ldr	r2, [pc, #296]	@ (80024b8 <HAL_GPIO_Init+0x34c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d101      	bne.n	8002396 <HAL_GPIO_Init+0x22a>
 8002392:	2306      	movs	r3, #6
 8002394:	e00c      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 8002396:	2307      	movs	r3, #7
 8002398:	e00a      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 800239a:	2305      	movs	r3, #5
 800239c:	e008      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 800239e:	2304      	movs	r3, #4
 80023a0:	e006      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023a2:	2303      	movs	r3, #3
 80023a4:	e004      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e002      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023ae:	2300      	movs	r3, #0
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	f002 0203 	and.w	r2, r2, #3
 80023b6:	0092      	lsls	r2, r2, #2
 80023b8:	4093      	lsls	r3, r2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023c0:	4937      	ldr	r1, [pc, #220]	@ (80024a0 <HAL_GPIO_Init+0x334>)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023ce:	4b3b      	ldr	r3, [pc, #236]	@ (80024bc <HAL_GPIO_Init+0x350>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	43db      	mvns	r3, r3
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	4013      	ands	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023f2:	4a32      	ldr	r2, [pc, #200]	@ (80024bc <HAL_GPIO_Init+0x350>)
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023f8:	4b30      	ldr	r3, [pc, #192]	@ (80024bc <HAL_GPIO_Init+0x350>)
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	43db      	mvns	r3, r3
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4013      	ands	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800241c:	4a27      	ldr	r2, [pc, #156]	@ (80024bc <HAL_GPIO_Init+0x350>)
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002422:	4b26      	ldr	r3, [pc, #152]	@ (80024bc <HAL_GPIO_Init+0x350>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	43db      	mvns	r3, r3
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	4013      	ands	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4313      	orrs	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002446:	4a1d      	ldr	r2, [pc, #116]	@ (80024bc <HAL_GPIO_Init+0x350>)
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800244c:	4b1b      	ldr	r3, [pc, #108]	@ (80024bc <HAL_GPIO_Init+0x350>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	43db      	mvns	r3, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4313      	orrs	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002470:	4a12      	ldr	r2, [pc, #72]	@ (80024bc <HAL_GPIO_Init+0x350>)
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	3301      	adds	r3, #1
 800247a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	fa22 f303 	lsr.w	r3, r2, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	f47f ae78 	bne.w	800217c <HAL_GPIO_Init+0x10>
  }
}
 800248c:	bf00      	nop
 800248e:	bf00      	nop
 8002490:	371c      	adds	r7, #28
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000
 80024a0:	40010000 	.word	0x40010000
 80024a4:	48000400 	.word	0x48000400
 80024a8:	48000800 	.word	0x48000800
 80024ac:	48000c00 	.word	0x48000c00
 80024b0:	48001000 	.word	0x48001000
 80024b4:	48001400 	.word	0x48001400
 80024b8:	48001800 	.word	0x48001800
 80024bc:	40010400 	.word	0x40010400

080024c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	460b      	mov	r3, r1
 80024ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691a      	ldr	r2, [r3, #16]
 80024d0:	887b      	ldrh	r3, [r7, #2]
 80024d2:	4013      	ands	r3, r2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d002      	beq.n	80024de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024d8:	2301      	movs	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	e001      	b.n	80024e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024de:	2300      	movs	r3, #0
 80024e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	460b      	mov	r3, r1
 80024fa:	807b      	strh	r3, [r7, #2]
 80024fc:	4613      	mov	r3, r2
 80024fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002500:	787b      	ldrb	r3, [r7, #1]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002506:	887a      	ldrh	r2, [r7, #2]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800250c:	e002      	b.n	8002514 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800250e:	887a      	ldrh	r2, [r7, #2]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e08d      	b.n	800264e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d106      	bne.n	800254c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7fe fd8c 	bl	8001064 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2224      	movs	r2, #36	@ 0x24
 8002550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0201 	bic.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002570:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002580:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d107      	bne.n	800259a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002596:	609a      	str	r2, [r3, #8]
 8002598:	e006      	b.n	80025a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80025a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d108      	bne.n	80025c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	685a      	ldr	r2, [r3, #4]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	e007      	b.n	80025d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6812      	ldr	r2, [r2, #0]
 80025dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68da      	ldr	r2, [r3, #12]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	691a      	ldr	r2, [r3, #16]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69d9      	ldr	r1, [r3, #28]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a1a      	ldr	r2, [r3, #32]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2220      	movs	r2, #32
 800263a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b088      	sub	sp, #32
 800265c:	af02      	add	r7, sp, #8
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	607a      	str	r2, [r7, #4]
 8002662:	461a      	mov	r2, r3
 8002664:	460b      	mov	r3, r1
 8002666:	817b      	strh	r3, [r7, #10]
 8002668:	4613      	mov	r3, r2
 800266a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b20      	cmp	r3, #32
 8002676:	f040 80fd 	bne.w	8002874 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002680:	2b01      	cmp	r3, #1
 8002682:	d101      	bne.n	8002688 <HAL_I2C_Master_Transmit+0x30>
 8002684:	2302      	movs	r3, #2
 8002686:	e0f6      	b.n	8002876 <HAL_I2C_Master_Transmit+0x21e>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002690:	f7ff fc56 	bl	8001f40 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	2319      	movs	r3, #25
 800269c:	2201      	movs	r2, #1
 800269e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 fa00 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e0e1      	b.n	8002876 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2221      	movs	r2, #33	@ 0x21
 80026b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2210      	movs	r2, #16
 80026be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	893a      	ldrh	r2, [r7, #8]
 80026d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026de:	b29b      	uxth	r3, r3
 80026e0:	2bff      	cmp	r3, #255	@ 0xff
 80026e2:	d906      	bls.n	80026f2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	22ff      	movs	r2, #255	@ 0xff
 80026e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80026ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	e007      	b.n	8002702 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80026fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002700:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002706:	2b00      	cmp	r3, #0
 8002708:	d024      	beq.n	8002754 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	781a      	ldrb	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271a:	1c5a      	adds	r2, r3, #1
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002724:	b29b      	uxth	r3, r3
 8002726:	3b01      	subs	r3, #1
 8002728:	b29a      	uxth	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002732:	3b01      	subs	r3, #1
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273e:	b2db      	uxtb	r3, r3
 8002740:	3301      	adds	r3, #1
 8002742:	b2da      	uxtb	r2, r3
 8002744:	8979      	ldrh	r1, [r7, #10]
 8002746:	4b4e      	ldr	r3, [pc, #312]	@ (8002880 <HAL_I2C_Master_Transmit+0x228>)
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 fb6f 	bl	8002e30 <I2C_TransferConfig>
 8002752:	e066      	b.n	8002822 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002758:	b2da      	uxtb	r2, r3
 800275a:	8979      	ldrh	r1, [r7, #10]
 800275c:	4b48      	ldr	r3, [pc, #288]	@ (8002880 <HAL_I2C_Master_Transmit+0x228>)
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 fb64 	bl	8002e30 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002768:	e05b      	b.n	8002822 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	6a39      	ldr	r1, [r7, #32]
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 f9f3 	bl	8002b5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e07b      	b.n	8002876 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	781a      	ldrb	r2, [r3, #0]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278e:	1c5a      	adds	r2, r3, #1
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002798:	b29b      	uxth	r3, r3
 800279a:	3b01      	subs	r3, #1
 800279c:	b29a      	uxth	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a6:	3b01      	subs	r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d034      	beq.n	8002822 <HAL_I2C_Master_Transmit+0x1ca>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d130      	bne.n	8002822 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	2200      	movs	r2, #0
 80027c8:	2180      	movs	r1, #128	@ 0x80
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 f96c 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e04d      	b.n	8002876 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2bff      	cmp	r3, #255	@ 0xff
 80027e2:	d90e      	bls.n	8002802 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	22ff      	movs	r2, #255	@ 0xff
 80027e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ee:	b2da      	uxtb	r2, r3
 80027f0:	8979      	ldrh	r1, [r7, #10]
 80027f2:	2300      	movs	r3, #0
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fb18 	bl	8002e30 <I2C_TransferConfig>
 8002800:	e00f      	b.n	8002822 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002806:	b29a      	uxth	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002810:	b2da      	uxtb	r2, r3
 8002812:	8979      	ldrh	r1, [r7, #10]
 8002814:	2300      	movs	r3, #0
 8002816:	9300      	str	r3, [sp, #0]
 8002818:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 fb07 	bl	8002e30 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d19e      	bne.n	800276a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	6a39      	ldr	r1, [r7, #32]
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f000 f9d9 	bl	8002be8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e01a      	b.n	8002876 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2220      	movs	r2, #32
 8002846:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6859      	ldr	r1, [r3, #4]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <HAL_I2C_Master_Transmit+0x22c>)
 8002854:	400b      	ands	r3, r1
 8002856:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2220      	movs	r2, #32
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	e000      	b.n	8002876 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002874:	2302      	movs	r3, #2
  }
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	80002000 	.word	0x80002000
 8002884:	fe00e800 	.word	0xfe00e800

08002888 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	@ 0x28
 800288c:	af02      	add	r7, sp, #8
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	460b      	mov	r3, r1
 8002896:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b20      	cmp	r3, #32
 80028a6:	f040 80d6 	bne.w	8002a56 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028b8:	d101      	bne.n	80028be <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80028ba:	2302      	movs	r3, #2
 80028bc:	e0cc      	b.n	8002a58 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d101      	bne.n	80028cc <HAL_I2C_IsDeviceReady+0x44>
 80028c8:	2302      	movs	r3, #2
 80028ca:	e0c5      	b.n	8002a58 <HAL_I2C_IsDeviceReady+0x1d0>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2224      	movs	r2, #36	@ 0x24
 80028d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d107      	bne.n	80028fa <HAL_I2C_IsDeviceReady+0x72>
 80028ea:	897b      	ldrh	r3, [r7, #10]
 80028ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80028f8:	e006      	b.n	8002908 <HAL_I2C_IsDeviceReady+0x80>
 80028fa:	897b      	ldrh	r3, [r7, #10]
 80028fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002900:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002904:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800290e:	f7ff fb17 	bl	8001f40 <HAL_GetTick>
 8002912:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f003 0320 	and.w	r3, r3, #32
 800291e:	2b20      	cmp	r3, #32
 8002920:	bf0c      	ite	eq
 8002922:	2301      	moveq	r3, #1
 8002924:	2300      	movne	r3, #0
 8002926:	b2db      	uxtb	r3, r3
 8002928:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	f003 0310 	and.w	r3, r3, #16
 8002934:	2b10      	cmp	r3, #16
 8002936:	bf0c      	ite	eq
 8002938:	2301      	moveq	r3, #1
 800293a:	2300      	movne	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002940:	e034      	b.n	80029ac <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002948:	d01a      	beq.n	8002980 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800294a:	f7ff faf9 	bl	8001f40 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	429a      	cmp	r2, r3
 8002958:	d302      	bcc.n	8002960 <HAL_I2C_IsDeviceReady+0xd8>
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10f      	bne.n	8002980 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2220      	movs	r2, #32
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296c:	f043 0220 	orr.w	r2, r3, #32
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e06b      	b.n	8002a58 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	f003 0320 	and.w	r3, r3, #32
 800298a:	2b20      	cmp	r3, #32
 800298c:	bf0c      	ite	eq
 800298e:	2301      	moveq	r3, #1
 8002990:	2300      	movne	r3, #0
 8002992:	b2db      	uxtb	r3, r3
 8002994:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	f003 0310 	and.w	r3, r3, #16
 80029a0:	2b10      	cmp	r3, #16
 80029a2:	bf0c      	ite	eq
 80029a4:	2301      	moveq	r3, #1
 80029a6:	2300      	movne	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80029ac:	7ffb      	ldrb	r3, [r7, #31]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d102      	bne.n	80029b8 <HAL_I2C_IsDeviceReady+0x130>
 80029b2:	7fbb      	ldrb	r3, [r7, #30]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0c4      	beq.n	8002942 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b10      	cmp	r3, #16
 80029c4:	d01a      	beq.n	80029fc <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	2200      	movs	r2, #0
 80029ce:	2120      	movs	r1, #32
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f869 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e03b      	b.n	8002a58 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2220      	movs	r2, #32
 80029e6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2220      	movs	r2, #32
 80029ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	e02d      	b.n	8002a58 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	9300      	str	r3, [sp, #0]
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	2200      	movs	r2, #0
 8002a04:	2120      	movs	r1, #32
 8002a06:	68f8      	ldr	r0, [r7, #12]
 8002a08:	f000 f84e 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e020      	b.n	8002a58 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2210      	movs	r2, #16
 8002a1c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2220      	movs	r2, #32
 8002a24:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	f63f af56 	bhi.w	80028e2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	f043 0220 	orr.w	r2, r3, #32
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002a56:	2302      	movs	r3, #2
  }
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3720      	adds	r7, #32
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d103      	bne.n	8002a7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d007      	beq.n	8002a9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	699a      	ldr	r2, [r3, #24]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	619a      	str	r2, [r3, #24]
  }
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	603b      	str	r3, [r7, #0]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ab8:	e03b      	b.n	8002b32 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	6839      	ldr	r1, [r7, #0]
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f8d6 	bl	8002c70 <I2C_IsErrorOccurred>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e041      	b.n	8002b52 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d02d      	beq.n	8002b32 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad6:	f7ff fa33 	bl	8001f40 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d302      	bcc.n	8002aec <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d122      	bne.n	8002b32 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	699a      	ldr	r2, [r3, #24]
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	4013      	ands	r3, r2
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	461a      	mov	r2, r3
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d113      	bne.n	8002b32 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0e:	f043 0220 	orr.w	r2, r3, #32
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2220      	movs	r2, #32
 8002b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e00f      	b.n	8002b52 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	699a      	ldr	r2, [r3, #24]
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	bf0c      	ite	eq
 8002b42:	2301      	moveq	r3, #1
 8002b44:	2300      	movne	r3, #0
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	461a      	mov	r2, r3
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d0b4      	beq.n	8002aba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b084      	sub	sp, #16
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	60f8      	str	r0, [r7, #12]
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b66:	e033      	b.n	8002bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	68b9      	ldr	r1, [r7, #8]
 8002b6c:	68f8      	ldr	r0, [r7, #12]
 8002b6e:	f000 f87f 	bl	8002c70 <I2C_IsErrorOccurred>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e031      	b.n	8002be0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b82:	d025      	beq.n	8002bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b84:	f7ff f9dc 	bl	8001f40 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d302      	bcc.n	8002b9a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d11a      	bne.n	8002bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d013      	beq.n	8002bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bac:	f043 0220 	orr.w	r2, r3, #32
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e007      	b.n	8002be0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d1c4      	bne.n	8002b68 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bf4:	e02f      	b.n	8002c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	68b9      	ldr	r1, [r7, #8]
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f000 f838 	bl	8002c70 <I2C_IsErrorOccurred>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e02d      	b.n	8002c66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c0a:	f7ff f999 	bl	8001f40 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	68ba      	ldr	r2, [r7, #8]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d302      	bcc.n	8002c20 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d11a      	bne.n	8002c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	f003 0320 	and.w	r3, r3, #32
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	d013      	beq.n	8002c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c32:	f043 0220 	orr.w	r2, r3, #32
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e007      	b.n	8002c66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	f003 0320 	and.w	r3, r3, #32
 8002c60:	2b20      	cmp	r3, #32
 8002c62:	d1c8      	bne.n	8002bf6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	@ 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	f003 0310 	and.w	r3, r3, #16
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d068      	beq.n	8002d6e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2210      	movs	r2, #16
 8002ca2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ca4:	e049      	b.n	8002d3a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cac:	d045      	beq.n	8002d3a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cae:	f7ff f947 	bl	8001f40 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	68ba      	ldr	r2, [r7, #8]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d302      	bcc.n	8002cc4 <I2C_IsErrorOccurred+0x54>
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d13a      	bne.n	8002d3a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cce:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cd6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ce2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ce6:	d121      	bne.n	8002d2c <I2C_IsErrorOccurred+0xbc>
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cee:	d01d      	beq.n	8002d2c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002cf0:	7cfb      	ldrb	r3, [r7, #19]
 8002cf2:	2b20      	cmp	r3, #32
 8002cf4:	d01a      	beq.n	8002d2c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d04:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d06:	f7ff f91b 	bl	8001f40 <HAL_GetTick>
 8002d0a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d0c:	e00e      	b.n	8002d2c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d0e:	f7ff f917 	bl	8001f40 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b19      	cmp	r3, #25
 8002d1a:	d907      	bls.n	8002d2c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	f043 0320 	orr.w	r3, r3, #32
 8002d22:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d2a:	e006      	b.n	8002d3a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	f003 0320 	and.w	r3, r3, #32
 8002d36:	2b20      	cmp	r3, #32
 8002d38:	d1e9      	bne.n	8002d0e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	f003 0320 	and.w	r3, r3, #32
 8002d44:	2b20      	cmp	r3, #32
 8002d46:	d003      	beq.n	8002d50 <I2C_IsErrorOccurred+0xe0>
 8002d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0aa      	beq.n	8002ca6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d103      	bne.n	8002d60 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2220      	movs	r2, #32
 8002d5e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d60:	6a3b      	ldr	r3, [r7, #32]
 8002d62:	f043 0304 	orr.w	r3, r3, #4
 8002d66:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00b      	beq.n	8002d98 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d80:	6a3b      	ldr	r3, [r7, #32]
 8002d82:	f043 0301 	orr.w	r3, r3, #1
 8002d86:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00b      	beq.n	8002dba <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	f043 0308 	orr.w	r3, r3, #8
 8002da8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002db2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00b      	beq.n	8002ddc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	f043 0302 	orr.w	r3, r3, #2
 8002dca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d01c      	beq.n	8002e1e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f7ff fe3b 	bl	8002a60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	6859      	ldr	r1, [r3, #4]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <I2C_IsErrorOccurred+0x1bc>)
 8002df6:	400b      	ands	r3, r1
 8002df8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	431a      	orrs	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2220      	movs	r2, #32
 8002e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3728      	adds	r7, #40	@ 0x28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	fe00e800 	.word	0xfe00e800

08002e30 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b087      	sub	sp, #28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	607b      	str	r3, [r7, #4]
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	817b      	strh	r3, [r7, #10]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e42:	897b      	ldrh	r3, [r7, #10]
 8002e44:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e48:	7a7b      	ldrb	r3, [r7, #9]
 8002e4a:	041b      	lsls	r3, r3, #16
 8002e4c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e50:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e5e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	0d5b      	lsrs	r3, r3, #21
 8002e6a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e6e:	4b08      	ldr	r3, [pc, #32]	@ (8002e90 <I2C_TransferConfig+0x60>)
 8002e70:	430b      	orrs	r3, r1
 8002e72:	43db      	mvns	r3, r3
 8002e74:	ea02 0103 	and.w	r1, r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e82:	bf00      	nop
 8002e84:	371c      	adds	r7, #28
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	03ff63ff 	.word	0x03ff63ff

08002e94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b20      	cmp	r3, #32
 8002ea8:	d138      	bne.n	8002f1c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e032      	b.n	8002f1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2224      	movs	r2, #36	@ 0x24
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0201 	bic.w	r2, r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002ee6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6819      	ldr	r1, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0201 	orr.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	e000      	b.n	8002f1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f1c:	2302      	movs	r3, #2
  }
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b085      	sub	sp, #20
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
 8002f32:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	2b20      	cmp	r3, #32
 8002f3e:	d139      	bne.n	8002fb4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d101      	bne.n	8002f4e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	e033      	b.n	8002fb6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2224      	movs	r2, #36	@ 0x24
 8002f5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0201 	bic.w	r2, r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f7c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	021b      	lsls	r3, r3, #8
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 0201 	orr.w	r2, r2, #1
 8002f9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e000      	b.n	8002fb6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002fb4:	2302      	movs	r3, #2
  }
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
	...

08002fc4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002fc8:	4b04      	ldr	r3, [pc, #16]	@ (8002fdc <HAL_PWREx_GetVoltageRange+0x18>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	40007000 	.word	0x40007000

08002fe0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fee:	d130      	bne.n	8003052 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ff0:	4b23      	ldr	r3, [pc, #140]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ffc:	d038      	beq.n	8003070 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ffe:	4b20      	ldr	r3, [pc, #128]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003006:	4a1e      	ldr	r2, [pc, #120]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003008:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800300c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800300e:	4b1d      	ldr	r3, [pc, #116]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2232      	movs	r2, #50	@ 0x32
 8003014:	fb02 f303 	mul.w	r3, r2, r3
 8003018:	4a1b      	ldr	r2, [pc, #108]	@ (8003088 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800301a:	fba2 2303 	umull	r2, r3, r2, r3
 800301e:	0c9b      	lsrs	r3, r3, #18
 8003020:	3301      	adds	r3, #1
 8003022:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003024:	e002      	b.n	800302c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	3b01      	subs	r3, #1
 800302a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800302c:	4b14      	ldr	r3, [pc, #80]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003034:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003038:	d102      	bne.n	8003040 <HAL_PWREx_ControlVoltageScaling+0x60>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1f2      	bne.n	8003026 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003040:	4b0f      	ldr	r3, [pc, #60]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003048:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800304c:	d110      	bne.n	8003070 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e00f      	b.n	8003072 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003052:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800305a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800305e:	d007      	beq.n	8003070 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003060:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003068:	4a05      	ldr	r2, [pc, #20]	@ (8003080 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800306a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800306e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3714      	adds	r7, #20
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	40007000 	.word	0x40007000
 8003084:	20000000 	.word	0x20000000
 8003088:	431bde83 	.word	0x431bde83

0800308c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e3ca      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800309e:	4b97      	ldr	r3, [pc, #604]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030a8:	4b94      	ldr	r3, [pc, #592]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0310 	and.w	r3, r3, #16
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 80e4 	beq.w	8003288 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d007      	beq.n	80030d6 <HAL_RCC_OscConfig+0x4a>
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	2b0c      	cmp	r3, #12
 80030ca:	f040 808b 	bne.w	80031e4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	f040 8087 	bne.w	80031e4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030d6:	4b89      	ldr	r3, [pc, #548]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d005      	beq.n	80030ee <HAL_RCC_OscConfig+0x62>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e3a2      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a1a      	ldr	r2, [r3, #32]
 80030f2:	4b82      	ldr	r3, [pc, #520]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d004      	beq.n	8003108 <HAL_RCC_OscConfig+0x7c>
 80030fe:	4b7f      	ldr	r3, [pc, #508]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003106:	e005      	b.n	8003114 <HAL_RCC_OscConfig+0x88>
 8003108:	4b7c      	ldr	r3, [pc, #496]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800310a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800310e:	091b      	lsrs	r3, r3, #4
 8003110:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003114:	4293      	cmp	r3, r2
 8003116:	d223      	bcs.n	8003160 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	4618      	mov	r0, r3
 800311e:	f000 fd55 	bl	8003bcc <RCC_SetFlashLatencyFromMSIRange>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d001      	beq.n	800312c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e383      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800312c:	4b73      	ldr	r3, [pc, #460]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a72      	ldr	r2, [pc, #456]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003132:	f043 0308 	orr.w	r3, r3, #8
 8003136:	6013      	str	r3, [r2, #0]
 8003138:	4b70      	ldr	r3, [pc, #448]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	496d      	ldr	r1, [pc, #436]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003146:	4313      	orrs	r3, r2
 8003148:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800314a:	4b6c      	ldr	r3, [pc, #432]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	021b      	lsls	r3, r3, #8
 8003158:	4968      	ldr	r1, [pc, #416]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800315a:	4313      	orrs	r3, r2
 800315c:	604b      	str	r3, [r1, #4]
 800315e:	e025      	b.n	80031ac <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003160:	4b66      	ldr	r3, [pc, #408]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a65      	ldr	r2, [pc, #404]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003166:	f043 0308 	orr.w	r3, r3, #8
 800316a:	6013      	str	r3, [r2, #0]
 800316c:	4b63      	ldr	r3, [pc, #396]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	4960      	ldr	r1, [pc, #384]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800317a:	4313      	orrs	r3, r2
 800317c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800317e:	4b5f      	ldr	r3, [pc, #380]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	021b      	lsls	r3, r3, #8
 800318c:	495b      	ldr	r1, [pc, #364]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d109      	bne.n	80031ac <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	4618      	mov	r0, r3
 800319e:	f000 fd15 	bl	8003bcc <RCC_SetFlashLatencyFromMSIRange>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e343      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031ac:	f000 fc4a 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 80031b0:	4602      	mov	r2, r0
 80031b2:	4b52      	ldr	r3, [pc, #328]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	f003 030f 	and.w	r3, r3, #15
 80031bc:	4950      	ldr	r1, [pc, #320]	@ (8003300 <HAL_RCC_OscConfig+0x274>)
 80031be:	5ccb      	ldrb	r3, [r1, r3]
 80031c0:	f003 031f 	and.w	r3, r3, #31
 80031c4:	fa22 f303 	lsr.w	r3, r2, r3
 80031c8:	4a4e      	ldr	r2, [pc, #312]	@ (8003304 <HAL_RCC_OscConfig+0x278>)
 80031ca:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031cc:	4b4e      	ldr	r3, [pc, #312]	@ (8003308 <HAL_RCC_OscConfig+0x27c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fe fe65 	bl	8001ea0 <HAL_InitTick>
 80031d6:	4603      	mov	r3, r0
 80031d8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80031da:	7bfb      	ldrb	r3, [r7, #15]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d052      	beq.n	8003286 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	e327      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d032      	beq.n	8003252 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031ec:	4b43      	ldr	r3, [pc, #268]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a42      	ldr	r2, [pc, #264]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031f8:	f7fe fea2 	bl	8001f40 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031fe:	e008      	b.n	8003212 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003200:	f7fe fe9e 	bl	8001f40 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e310      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003212:	4b3a      	ldr	r3, [pc, #232]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d0f0      	beq.n	8003200 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800321e:	4b37      	ldr	r3, [pc, #220]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a36      	ldr	r2, [pc, #216]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003224:	f043 0308 	orr.w	r3, r3, #8
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	4b34      	ldr	r3, [pc, #208]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	4931      	ldr	r1, [pc, #196]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003238:	4313      	orrs	r3, r2
 800323a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800323c:	4b2f      	ldr	r3, [pc, #188]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	021b      	lsls	r3, r3, #8
 800324a:	492c      	ldr	r1, [pc, #176]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800324c:	4313      	orrs	r3, r2
 800324e:	604b      	str	r3, [r1, #4]
 8003250:	e01a      	b.n	8003288 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003252:	4b2a      	ldr	r3, [pc, #168]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a29      	ldr	r2, [pc, #164]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003258:	f023 0301 	bic.w	r3, r3, #1
 800325c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800325e:	f7fe fe6f 	bl	8001f40 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003264:	e008      	b.n	8003278 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003266:	f7fe fe6b 	bl	8001f40 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e2dd      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003278:	4b20      	ldr	r3, [pc, #128]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1f0      	bne.n	8003266 <HAL_RCC_OscConfig+0x1da>
 8003284:	e000      	b.n	8003288 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003286:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d074      	beq.n	800337e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	2b08      	cmp	r3, #8
 8003298:	d005      	beq.n	80032a6 <HAL_RCC_OscConfig+0x21a>
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	2b0c      	cmp	r3, #12
 800329e:	d10e      	bne.n	80032be <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d10b      	bne.n	80032be <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a6:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d064      	beq.n	800337c <HAL_RCC_OscConfig+0x2f0>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d160      	bne.n	800337c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e2ba      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032c6:	d106      	bne.n	80032d6 <HAL_RCC_OscConfig+0x24a>
 80032c8:	4b0c      	ldr	r3, [pc, #48]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a0b      	ldr	r2, [pc, #44]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80032ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d2:	6013      	str	r3, [r2, #0]
 80032d4:	e026      	b.n	8003324 <HAL_RCC_OscConfig+0x298>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032de:	d115      	bne.n	800330c <HAL_RCC_OscConfig+0x280>
 80032e0:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a05      	ldr	r2, [pc, #20]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80032e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032ea:	6013      	str	r3, [r2, #0]
 80032ec:	4b03      	ldr	r3, [pc, #12]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a02      	ldr	r2, [pc, #8]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 80032f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	e014      	b.n	8003324 <HAL_RCC_OscConfig+0x298>
 80032fa:	bf00      	nop
 80032fc:	40021000 	.word	0x40021000
 8003300:	080084e0 	.word	0x080084e0
 8003304:	20000000 	.word	0x20000000
 8003308:	20000004 	.word	0x20000004
 800330c:	4ba0      	ldr	r3, [pc, #640]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a9f      	ldr	r2, [pc, #636]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003312:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003316:	6013      	str	r3, [r2, #0]
 8003318:	4b9d      	ldr	r3, [pc, #628]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a9c      	ldr	r2, [pc, #624]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800331e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d013      	beq.n	8003354 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332c:	f7fe fe08 	bl	8001f40 <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003334:	f7fe fe04 	bl	8001f40 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b64      	cmp	r3, #100	@ 0x64
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e276      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003346:	4b92      	ldr	r3, [pc, #584]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0f0      	beq.n	8003334 <HAL_RCC_OscConfig+0x2a8>
 8003352:	e014      	b.n	800337e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003354:	f7fe fdf4 	bl	8001f40 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800335c:	f7fe fdf0 	bl	8001f40 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b64      	cmp	r3, #100	@ 0x64
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e262      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800336e:	4b88      	ldr	r3, [pc, #544]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f0      	bne.n	800335c <HAL_RCC_OscConfig+0x2d0>
 800337a:	e000      	b.n	800337e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800337c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d060      	beq.n	800344c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	2b04      	cmp	r3, #4
 800338e:	d005      	beq.n	800339c <HAL_RCC_OscConfig+0x310>
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2b0c      	cmp	r3, #12
 8003394:	d119      	bne.n	80033ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	2b02      	cmp	r3, #2
 800339a:	d116      	bne.n	80033ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800339c:	4b7c      	ldr	r3, [pc, #496]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d005      	beq.n	80033b4 <HAL_RCC_OscConfig+0x328>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e23f      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b4:	4b76      	ldr	r3, [pc, #472]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	691b      	ldr	r3, [r3, #16]
 80033c0:	061b      	lsls	r3, r3, #24
 80033c2:	4973      	ldr	r1, [pc, #460]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033c8:	e040      	b.n	800344c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d023      	beq.n	800341a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a6e      	ldr	r2, [pc, #440]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80033d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033de:	f7fe fdaf 	bl	8001f40 <HAL_GetTick>
 80033e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033e4:	e008      	b.n	80033f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033e6:	f7fe fdab 	bl	8001f40 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e21d      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033f8:	4b65      	ldr	r3, [pc, #404]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0f0      	beq.n	80033e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003404:	4b62      	ldr	r3, [pc, #392]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	061b      	lsls	r3, r3, #24
 8003412:	495f      	ldr	r1, [pc, #380]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003414:	4313      	orrs	r3, r2
 8003416:	604b      	str	r3, [r1, #4]
 8003418:	e018      	b.n	800344c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800341a:	4b5d      	ldr	r3, [pc, #372]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a5c      	ldr	r2, [pc, #368]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003420:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003424:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003426:	f7fe fd8b 	bl	8001f40 <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800342c:	e008      	b.n	8003440 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800342e:	f7fe fd87 	bl	8001f40 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b02      	cmp	r3, #2
 800343a:	d901      	bls.n	8003440 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e1f9      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003440:	4b53      	ldr	r3, [pc, #332]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1f0      	bne.n	800342e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d03c      	beq.n	80034d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d01c      	beq.n	800349a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003460:	4b4b      	ldr	r3, [pc, #300]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003462:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003466:	4a4a      	ldr	r2, [pc, #296]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003470:	f7fe fd66 	bl	8001f40 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003476:	e008      	b.n	800348a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003478:	f7fe fd62 	bl	8001f40 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e1d4      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800348a:	4b41      	ldr	r3, [pc, #260]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800348c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0ef      	beq.n	8003478 <HAL_RCC_OscConfig+0x3ec>
 8003498:	e01b      	b.n	80034d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800349a:	4b3d      	ldr	r3, [pc, #244]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800349c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034a0:	4a3b      	ldr	r2, [pc, #236]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80034a2:	f023 0301 	bic.w	r3, r3, #1
 80034a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034aa:	f7fe fd49 	bl	8001f40 <HAL_GetTick>
 80034ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034b0:	e008      	b.n	80034c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034b2:	f7fe fd45 	bl	8001f40 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d901      	bls.n	80034c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e1b7      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034c4:	4b32      	ldr	r3, [pc, #200]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80034c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1ef      	bne.n	80034b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0304 	and.w	r3, r3, #4
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 80a6 	beq.w	800362c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034e0:	2300      	movs	r3, #0
 80034e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80034e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10d      	bne.n	800350c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034f0:	4b27      	ldr	r3, [pc, #156]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80034f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f4:	4a26      	ldr	r2, [pc, #152]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80034f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80034fc:	4b24      	ldr	r3, [pc, #144]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 80034fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003504:	60bb      	str	r3, [r7, #8]
 8003506:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003508:	2301      	movs	r3, #1
 800350a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800350c:	4b21      	ldr	r3, [pc, #132]	@ (8003594 <HAL_RCC_OscConfig+0x508>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003514:	2b00      	cmp	r3, #0
 8003516:	d118      	bne.n	800354a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003518:	4b1e      	ldr	r3, [pc, #120]	@ (8003594 <HAL_RCC_OscConfig+0x508>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a1d      	ldr	r2, [pc, #116]	@ (8003594 <HAL_RCC_OscConfig+0x508>)
 800351e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003522:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003524:	f7fe fd0c 	bl	8001f40 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800352c:	f7fe fd08 	bl	8001f40 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e17a      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800353e:	4b15      	ldr	r3, [pc, #84]	@ (8003594 <HAL_RCC_OscConfig+0x508>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003546:	2b00      	cmp	r3, #0
 8003548:	d0f0      	beq.n	800352c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d108      	bne.n	8003564 <HAL_RCC_OscConfig+0x4d8>
 8003552:	4b0f      	ldr	r3, [pc, #60]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003558:	4a0d      	ldr	r2, [pc, #52]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800355a:	f043 0301 	orr.w	r3, r3, #1
 800355e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003562:	e029      	b.n	80035b8 <HAL_RCC_OscConfig+0x52c>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	2b05      	cmp	r3, #5
 800356a:	d115      	bne.n	8003598 <HAL_RCC_OscConfig+0x50c>
 800356c:	4b08      	ldr	r3, [pc, #32]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800356e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003572:	4a07      	ldr	r2, [pc, #28]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003574:	f043 0304 	orr.w	r3, r3, #4
 8003578:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800357c:	4b04      	ldr	r3, [pc, #16]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 800357e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003582:	4a03      	ldr	r2, [pc, #12]	@ (8003590 <HAL_RCC_OscConfig+0x504>)
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800358c:	e014      	b.n	80035b8 <HAL_RCC_OscConfig+0x52c>
 800358e:	bf00      	nop
 8003590:	40021000 	.word	0x40021000
 8003594:	40007000 	.word	0x40007000
 8003598:	4b9c      	ldr	r3, [pc, #624]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 800359a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359e:	4a9b      	ldr	r2, [pc, #620]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80035a0:	f023 0301 	bic.w	r3, r3, #1
 80035a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035a8:	4b98      	ldr	r3, [pc, #608]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80035aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ae:	4a97      	ldr	r2, [pc, #604]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80035b0:	f023 0304 	bic.w	r3, r3, #4
 80035b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d016      	beq.n	80035ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c0:	f7fe fcbe 	bl	8001f40 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035c6:	e00a      	b.n	80035de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c8:	f7fe fcba 	bl	8001f40 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e12a      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035de:	4b8b      	ldr	r3, [pc, #556]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80035e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0ed      	beq.n	80035c8 <HAL_RCC_OscConfig+0x53c>
 80035ec:	e015      	b.n	800361a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ee:	f7fe fca7 	bl	8001f40 <HAL_GetTick>
 80035f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035f4:	e00a      	b.n	800360c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035f6:	f7fe fca3 	bl	8001f40 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003604:	4293      	cmp	r3, r2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e113      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800360c:	4b7f      	ldr	r3, [pc, #508]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 800360e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1ed      	bne.n	80035f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800361a:	7ffb      	ldrb	r3, [r7, #31]
 800361c:	2b01      	cmp	r3, #1
 800361e:	d105      	bne.n	800362c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003620:	4b7a      	ldr	r3, [pc, #488]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003624:	4a79      	ldr	r2, [pc, #484]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003626:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800362a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80fe 	beq.w	8003832 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363a:	2b02      	cmp	r3, #2
 800363c:	f040 80d0 	bne.w	80037e0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003640:	4b72      	ldr	r3, [pc, #456]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f003 0203 	and.w	r2, r3, #3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003650:	429a      	cmp	r2, r3
 8003652:	d130      	bne.n	80036b6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	3b01      	subs	r3, #1
 8003660:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003662:	429a      	cmp	r2, r3
 8003664:	d127      	bne.n	80036b6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003670:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003672:	429a      	cmp	r2, r3
 8003674:	d11f      	bne.n	80036b6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003680:	2a07      	cmp	r2, #7
 8003682:	bf14      	ite	ne
 8003684:	2201      	movne	r2, #1
 8003686:	2200      	moveq	r2, #0
 8003688:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800368a:	4293      	cmp	r3, r2
 800368c:	d113      	bne.n	80036b6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003698:	085b      	lsrs	r3, r3, #1
 800369a:	3b01      	subs	r3, #1
 800369c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800369e:	429a      	cmp	r2, r3
 80036a0:	d109      	bne.n	80036b6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ac:	085b      	lsrs	r3, r3, #1
 80036ae:	3b01      	subs	r3, #1
 80036b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d06e      	beq.n	8003794 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	2b0c      	cmp	r3, #12
 80036ba:	d069      	beq.n	8003790 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80036bc:	4b53      	ldr	r3, [pc, #332]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d105      	bne.n	80036d4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80036c8:	4b50      	ldr	r3, [pc, #320]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e0ad      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80036d8:	4b4c      	ldr	r3, [pc, #304]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a4b      	ldr	r2, [pc, #300]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80036de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036e2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036e4:	f7fe fc2c 	bl	8001f40 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ec:	f7fe fc28 	bl	8001f40 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e09a      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036fe:	4b43      	ldr	r3, [pc, #268]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f0      	bne.n	80036ec <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800370a:	4b40      	ldr	r3, [pc, #256]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 800370c:	68da      	ldr	r2, [r3, #12]
 800370e:	4b40      	ldr	r3, [pc, #256]	@ (8003810 <HAL_RCC_OscConfig+0x784>)
 8003710:	4013      	ands	r3, r2
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800371a:	3a01      	subs	r2, #1
 800371c:	0112      	lsls	r2, r2, #4
 800371e:	4311      	orrs	r1, r2
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003724:	0212      	lsls	r2, r2, #8
 8003726:	4311      	orrs	r1, r2
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800372c:	0852      	lsrs	r2, r2, #1
 800372e:	3a01      	subs	r2, #1
 8003730:	0552      	lsls	r2, r2, #21
 8003732:	4311      	orrs	r1, r2
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003738:	0852      	lsrs	r2, r2, #1
 800373a:	3a01      	subs	r2, #1
 800373c:	0652      	lsls	r2, r2, #25
 800373e:	4311      	orrs	r1, r2
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003744:	0912      	lsrs	r2, r2, #4
 8003746:	0452      	lsls	r2, r2, #17
 8003748:	430a      	orrs	r2, r1
 800374a:	4930      	ldr	r1, [pc, #192]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 800374c:	4313      	orrs	r3, r2
 800374e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003750:	4b2e      	ldr	r3, [pc, #184]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a2d      	ldr	r2, [pc, #180]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003756:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800375a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800375c:	4b2b      	ldr	r3, [pc, #172]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	4a2a      	ldr	r2, [pc, #168]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003762:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003766:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003768:	f7fe fbea 	bl	8001f40 <HAL_GetTick>
 800376c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800376e:	e008      	b.n	8003782 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003770:	f7fe fbe6 	bl	8001f40 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e058      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003782:	4b22      	ldr	r3, [pc, #136]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d0f0      	beq.n	8003770 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800378e:	e050      	b.n	8003832 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e04f      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003794:	4b1d      	ldr	r3, [pc, #116]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d148      	bne.n	8003832 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037a0:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a19      	ldr	r2, [pc, #100]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80037a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037ac:	4b17      	ldr	r3, [pc, #92]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4a16      	ldr	r2, [pc, #88]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80037b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80037b8:	f7fe fbc2 	bl	8001f40 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c0:	f7fe fbbe 	bl	8001f40 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e030      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d2:	4b0e      	ldr	r3, [pc, #56]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f0      	beq.n	80037c0 <HAL_RCC_OscConfig+0x734>
 80037de:	e028      	b.n	8003832 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	2b0c      	cmp	r3, #12
 80037e4:	d023      	beq.n	800382e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e6:	4b09      	ldr	r3, [pc, #36]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a08      	ldr	r2, [pc, #32]	@ (800380c <HAL_RCC_OscConfig+0x780>)
 80037ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f2:	f7fe fba5 	bl	8001f40 <HAL_GetTick>
 80037f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037f8:	e00c      	b.n	8003814 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037fa:	f7fe fba1 	bl	8001f40 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d905      	bls.n	8003814 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e013      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
 800380c:	40021000 	.word	0x40021000
 8003810:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003814:	4b09      	ldr	r3, [pc, #36]	@ (800383c <HAL_RCC_OscConfig+0x7b0>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1ec      	bne.n	80037fa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003820:	4b06      	ldr	r3, [pc, #24]	@ (800383c <HAL_RCC_OscConfig+0x7b0>)
 8003822:	68da      	ldr	r2, [r3, #12]
 8003824:	4905      	ldr	r1, [pc, #20]	@ (800383c <HAL_RCC_OscConfig+0x7b0>)
 8003826:	4b06      	ldr	r3, [pc, #24]	@ (8003840 <HAL_RCC_OscConfig+0x7b4>)
 8003828:	4013      	ands	r3, r2
 800382a:	60cb      	str	r3, [r1, #12]
 800382c:	e001      	b.n	8003832 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e000      	b.n	8003834 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3720      	adds	r7, #32
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40021000 	.word	0x40021000
 8003840:	feeefffc 	.word	0xfeeefffc

08003844 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e0e7      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003858:	4b75      	ldr	r3, [pc, #468]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	429a      	cmp	r2, r3
 8003864:	d910      	bls.n	8003888 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003866:	4b72      	ldr	r3, [pc, #456]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 0207 	bic.w	r2, r3, #7
 800386e:	4970      	ldr	r1, [pc, #448]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	4313      	orrs	r3, r2
 8003874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003876:	4b6e      	ldr	r3, [pc, #440]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	429a      	cmp	r2, r3
 8003882:	d001      	beq.n	8003888 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e0cf      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d010      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	4b66      	ldr	r3, [pc, #408]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d908      	bls.n	80038b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038a4:	4b63      	ldr	r3, [pc, #396]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	4960      	ldr	r1, [pc, #384]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d04c      	beq.n	800395c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	2b03      	cmp	r3, #3
 80038c8:	d107      	bne.n	80038da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ca:	4b5a      	ldr	r3, [pc, #360]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d121      	bne.n	800391a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e0a6      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d107      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038e2:	4b54      	ldr	r3, [pc, #336]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d115      	bne.n	800391a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e09a      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d107      	bne.n	800390a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038fa:	4b4e      	ldr	r3, [pc, #312]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d109      	bne.n	800391a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e08e      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800390a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e086      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800391a:	4b46      	ldr	r3, [pc, #280]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f023 0203 	bic.w	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	4943      	ldr	r1, [pc, #268]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 8003928:	4313      	orrs	r3, r2
 800392a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800392c:	f7fe fb08 	bl	8001f40 <HAL_GetTick>
 8003930:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003932:	e00a      	b.n	800394a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003934:	f7fe fb04 	bl	8001f40 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003942:	4293      	cmp	r3, r2
 8003944:	d901      	bls.n	800394a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e06e      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800394a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 020c 	and.w	r2, r3, #12
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	429a      	cmp	r2, r3
 800395a:	d1eb      	bne.n	8003934 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d010      	beq.n	800398a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	4b31      	ldr	r3, [pc, #196]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003974:	429a      	cmp	r2, r3
 8003976:	d208      	bcs.n	800398a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003978:	4b2e      	ldr	r3, [pc, #184]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	492b      	ldr	r1, [pc, #172]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 8003986:	4313      	orrs	r3, r2
 8003988:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800398a:	4b29      	ldr	r3, [pc, #164]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0307 	and.w	r3, r3, #7
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	429a      	cmp	r2, r3
 8003996:	d210      	bcs.n	80039ba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003998:	4b25      	ldr	r3, [pc, #148]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f023 0207 	bic.w	r2, r3, #7
 80039a0:	4923      	ldr	r1, [pc, #140]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039a8:	4b21      	ldr	r3, [pc, #132]	@ (8003a30 <HAL_RCC_ClockConfig+0x1ec>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0307 	and.w	r3, r3, #7
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d001      	beq.n	80039ba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e036      	b.n	8003a28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d008      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	4918      	ldr	r1, [pc, #96]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d009      	beq.n	80039f8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039e4:	4b13      	ldr	r3, [pc, #76]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	4910      	ldr	r1, [pc, #64]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039f8:	f000 f824 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 80039fc:	4602      	mov	r2, r0
 80039fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003a34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	091b      	lsrs	r3, r3, #4
 8003a04:	f003 030f 	and.w	r3, r3, #15
 8003a08:	490b      	ldr	r1, [pc, #44]	@ (8003a38 <HAL_RCC_ClockConfig+0x1f4>)
 8003a0a:	5ccb      	ldrb	r3, [r1, r3]
 8003a0c:	f003 031f 	and.w	r3, r3, #31
 8003a10:	fa22 f303 	lsr.w	r3, r2, r3
 8003a14:	4a09      	ldr	r2, [pc, #36]	@ (8003a3c <HAL_RCC_ClockConfig+0x1f8>)
 8003a16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a18:	4b09      	ldr	r3, [pc, #36]	@ (8003a40 <HAL_RCC_ClockConfig+0x1fc>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fe fa3f 	bl	8001ea0 <HAL_InitTick>
 8003a22:	4603      	mov	r3, r0
 8003a24:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a26:	7afb      	ldrb	r3, [r7, #11]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40022000 	.word	0x40022000
 8003a34:	40021000 	.word	0x40021000
 8003a38:	080084e0 	.word	0x080084e0
 8003a3c:	20000000 	.word	0x20000000
 8003a40:	20000004 	.word	0x20000004

08003a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b089      	sub	sp, #36	@ 0x24
 8003a48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61fb      	str	r3, [r7, #28]
 8003a4e:	2300      	movs	r3, #0
 8003a50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a52:	4b3e      	ldr	r3, [pc, #248]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a5c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d005      	beq.n	8003a78 <HAL_RCC_GetSysClockFreq+0x34>
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	2b0c      	cmp	r3, #12
 8003a70:	d121      	bne.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d11e      	bne.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a78:	4b34      	ldr	r3, [pc, #208]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0308 	and.w	r3, r3, #8
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d107      	bne.n	8003a94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a84:	4b31      	ldr	r3, [pc, #196]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a8a:	0a1b      	lsrs	r3, r3, #8
 8003a8c:	f003 030f 	and.w	r3, r3, #15
 8003a90:	61fb      	str	r3, [r7, #28]
 8003a92:	e005      	b.n	8003aa0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a94:	4b2d      	ldr	r3, [pc, #180]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	091b      	lsrs	r3, r3, #4
 8003a9a:	f003 030f 	and.w	r3, r3, #15
 8003a9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003aa0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10d      	bne.n	8003acc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ab4:	e00a      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d102      	bne.n	8003ac2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003abc:	4b25      	ldr	r3, [pc, #148]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x110>)
 8003abe:	61bb      	str	r3, [r7, #24]
 8003ac0:	e004      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	2b08      	cmp	r3, #8
 8003ac6:	d101      	bne.n	8003acc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ac8:	4b23      	ldr	r3, [pc, #140]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x114>)
 8003aca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	2b0c      	cmp	r3, #12
 8003ad0:	d134      	bne.n	8003b3c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d003      	beq.n	8003aea <HAL_RCC_GetSysClockFreq+0xa6>
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d003      	beq.n	8003af0 <HAL_RCC_GetSysClockFreq+0xac>
 8003ae8:	e005      	b.n	8003af6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003aea:	4b1a      	ldr	r3, [pc, #104]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x110>)
 8003aec:	617b      	str	r3, [r7, #20]
      break;
 8003aee:	e005      	b.n	8003afc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003af0:	4b19      	ldr	r3, [pc, #100]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x114>)
 8003af2:	617b      	str	r3, [r7, #20]
      break;
 8003af4:	e002      	b.n	8003afc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	617b      	str	r3, [r7, #20]
      break;
 8003afa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003afc:	4b13      	ldr	r3, [pc, #76]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	091b      	lsrs	r3, r3, #4
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	3301      	adds	r3, #1
 8003b08:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b0a:	4b10      	ldr	r3, [pc, #64]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	0a1b      	lsrs	r3, r3, #8
 8003b10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	fb03 f202 	mul.w	r2, r3, r2
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b20:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b22:	4b0a      	ldr	r3, [pc, #40]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	0e5b      	lsrs	r3, r3, #25
 8003b28:	f003 0303 	and.w	r3, r3, #3
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b3c:	69bb      	ldr	r3, [r7, #24]
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3724      	adds	r7, #36	@ 0x24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	080084f8 	.word	0x080084f8
 8003b54:	00f42400 	.word	0x00f42400
 8003b58:	007a1200 	.word	0x007a1200

08003b5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b60:	4b03      	ldr	r3, [pc, #12]	@ (8003b70 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b62:	681b      	ldr	r3, [r3, #0]
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	20000000 	.word	0x20000000

08003b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b78:	f7ff fff0 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4b06      	ldr	r3, [pc, #24]	@ (8003b98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	4904      	ldr	r1, [pc, #16]	@ (8003b9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b8a:	5ccb      	ldrb	r3, [r1, r3]
 8003b8c:	f003 031f 	and.w	r3, r3, #31
 8003b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	080084f0 	.word	0x080084f0

08003ba0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ba4:	f7ff ffda 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	0adb      	lsrs	r3, r3, #11
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	4904      	ldr	r1, [pc, #16]	@ (8003bc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bb6:	5ccb      	ldrb	r3, [r1, r3]
 8003bb8:	f003 031f 	and.w	r3, r3, #31
 8003bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	080084f0 	.word	0x080084f0

08003bcc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003bd8:	4b2a      	ldr	r3, [pc, #168]	@ (8003c84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d003      	beq.n	8003bec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003be4:	f7ff f9ee 	bl	8002fc4 <HAL_PWREx_GetVoltageRange>
 8003be8:	6178      	str	r0, [r7, #20]
 8003bea:	e014      	b.n	8003c16 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bec:	4b25      	ldr	r3, [pc, #148]	@ (8003c84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf0:	4a24      	ldr	r2, [pc, #144]	@ (8003c84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bf8:	4b22      	ldr	r3, [pc, #136]	@ (8003c84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c00:	60fb      	str	r3, [r7, #12]
 8003c02:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c04:	f7ff f9de 	bl	8002fc4 <HAL_PWREx_GetVoltageRange>
 8003c08:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003c84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003c84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c14:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c1c:	d10b      	bne.n	8003c36 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b80      	cmp	r3, #128	@ 0x80
 8003c22:	d919      	bls.n	8003c58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c28:	d902      	bls.n	8003c30 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c2a:	2302      	movs	r3, #2
 8003c2c:	613b      	str	r3, [r7, #16]
 8003c2e:	e013      	b.n	8003c58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c30:	2301      	movs	r3, #1
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	e010      	b.n	8003c58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b80      	cmp	r3, #128	@ 0x80
 8003c3a:	d902      	bls.n	8003c42 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	613b      	str	r3, [r7, #16]
 8003c40:	e00a      	b.n	8003c58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b80      	cmp	r3, #128	@ 0x80
 8003c46:	d102      	bne.n	8003c4e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c48:	2302      	movs	r3, #2
 8003c4a:	613b      	str	r3, [r7, #16]
 8003c4c:	e004      	b.n	8003c58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b70      	cmp	r3, #112	@ 0x70
 8003c52:	d101      	bne.n	8003c58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c54:	2301      	movs	r3, #1
 8003c56:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c58:	4b0b      	ldr	r3, [pc, #44]	@ (8003c88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f023 0207 	bic.w	r2, r3, #7
 8003c60:	4909      	ldr	r1, [pc, #36]	@ (8003c88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c68:	4b07      	ldr	r3, [pc, #28]	@ (8003c88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d001      	beq.n	8003c7a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e000      	b.n	8003c7c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3718      	adds	r7, #24
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	40021000 	.word	0x40021000
 8003c88:	40022000 	.word	0x40022000

08003c8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c94:	2300      	movs	r3, #0
 8003c96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c98:	2300      	movs	r3, #0
 8003c9a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d041      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cac:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003cb0:	d02a      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003cb2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003cb6:	d824      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003cb8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003cbc:	d008      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003cbe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003cc2:	d81e      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00a      	beq.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003cc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ccc:	d010      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003cce:	e018      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003cd0:	4b86      	ldr	r3, [pc, #536]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4a85      	ldr	r2, [pc, #532]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cda:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003cdc:	e015      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f000 fabb 	bl	8004260 <RCCEx_PLLSAI1_Config>
 8003cea:	4603      	mov	r3, r0
 8003cec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003cee:	e00c      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3320      	adds	r3, #32
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 fba6 	bl	8004448 <RCCEx_PLLSAI2_Config>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d00:	e003      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	74fb      	strb	r3, [r7, #19]
      break;
 8003d06:	e000      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d0a:	7cfb      	ldrb	r3, [r7, #19]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10b      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d10:	4b76      	ldr	r3, [pc, #472]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d16:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d1e:	4973      	ldr	r1, [pc, #460]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d26:	e001      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d041      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d40:	d02a      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003d42:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d46:	d824      	bhi.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d4c:	d008      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d52:	d81e      	bhi.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00a      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003d58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d5c:	d010      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d5e:	e018      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d60:	4b62      	ldr	r3, [pc, #392]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4a61      	ldr	r2, [pc, #388]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d6c:	e015      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3304      	adds	r3, #4
 8003d72:	2100      	movs	r1, #0
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fa73 	bl	8004260 <RCCEx_PLLSAI1_Config>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d7e:	e00c      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3320      	adds	r3, #32
 8003d84:	2100      	movs	r1, #0
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 fb5e 	bl	8004448 <RCCEx_PLLSAI2_Config>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d90:	e003      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	74fb      	strb	r3, [r7, #19]
      break;
 8003d96:	e000      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d9a:	7cfb      	ldrb	r3, [r7, #19]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d10b      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003da0:	4b52      	ldr	r3, [pc, #328]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dae:	494f      	ldr	r1, [pc, #316]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003db6:	e001      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	7cfb      	ldrb	r3, [r7, #19]
 8003dba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 80a0 	beq.w	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003dce:	4b47      	ldr	r3, [pc, #284]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e000      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003dde:	2300      	movs	r3, #0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00d      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de4:	4b41      	ldr	r3, [pc, #260]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de8:	4a40      	ldr	r2, [pc, #256]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8003df0:	4b3e      	ldr	r3, [pc, #248]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df8:	60bb      	str	r3, [r7, #8]
 8003dfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e00:	4b3b      	ldr	r3, [pc, #236]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a3a      	ldr	r2, [pc, #232]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e0a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e0c:	f7fe f898 	bl	8001f40 <HAL_GetTick>
 8003e10:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e12:	e009      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e14:	f7fe f894 	bl	8001f40 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d902      	bls.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	74fb      	strb	r3, [r7, #19]
        break;
 8003e26:	e005      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e28:	4b31      	ldr	r3, [pc, #196]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0ef      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003e34:	7cfb      	ldrb	r3, [r7, #19]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d15c      	bne.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e44:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01f      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d019      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e58:	4b24      	ldr	r3, [pc, #144]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e62:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e64:	4b21      	ldr	r3, [pc, #132]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e6a:	4a20      	ldr	r2, [pc, #128]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e74:	4b1d      	ldr	r3, [pc, #116]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7a:	4a1c      	ldr	r2, [pc, #112]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e84:	4a19      	ldr	r2, [pc, #100]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d016      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e96:	f7fe f853 	bl	8001f40 <HAL_GetTick>
 8003e9a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e9c:	e00b      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9e:	f7fe f84f 	bl	8001f40 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d902      	bls.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	74fb      	strb	r3, [r7, #19]
            break;
 8003eb4:	e006      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0ec      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003ec4:	7cfb      	ldrb	r3, [r7, #19]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10c      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003eca:	4b08      	ldr	r3, [pc, #32]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eda:	4904      	ldr	r1, [pc, #16]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ee2:	e009      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ee4:	7cfb      	ldrb	r3, [r7, #19]
 8003ee6:	74bb      	strb	r3, [r7, #18]
 8003ee8:	e006      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003eea:	bf00      	nop
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef4:	7cfb      	ldrb	r3, [r7, #19]
 8003ef6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ef8:	7c7b      	ldrb	r3, [r7, #17]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d105      	bne.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003efe:	4b9e      	ldr	r3, [pc, #632]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f02:	4a9d      	ldr	r2, [pc, #628]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f08:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00a      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f16:	4b98      	ldr	r3, [pc, #608]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1c:	f023 0203 	bic.w	r2, r3, #3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f24:	4994      	ldr	r1, [pc, #592]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00a      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f38:	4b8f      	ldr	r3, [pc, #572]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3e:	f023 020c 	bic.w	r2, r3, #12
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f46:	498c      	ldr	r1, [pc, #560]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00a      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f5a:	4b87      	ldr	r3, [pc, #540]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f60:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f68:	4983      	ldr	r1, [pc, #524]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0308 	and.w	r3, r3, #8
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f7c:	4b7e      	ldr	r3, [pc, #504]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8a:	497b      	ldr	r1, [pc, #492]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0310 	and.w	r3, r3, #16
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f9e:	4b76      	ldr	r3, [pc, #472]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fac:	4972      	ldr	r1, [pc, #456]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fc0:	4b6d      	ldr	r3, [pc, #436]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fce:	496a      	ldr	r1, [pc, #424]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fe2:	4b65      	ldr	r3, [pc, #404]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff0:	4961      	ldr	r1, [pc, #388]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004004:	4b5c      	ldr	r3, [pc, #368]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004012:	4959      	ldr	r1, [pc, #356]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004026:	4b54      	ldr	r3, [pc, #336]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004034:	4950      	ldr	r1, [pc, #320]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004048:	4b4b      	ldr	r3, [pc, #300]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004056:	4948      	ldr	r1, [pc, #288]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800406a:	4b43      	ldr	r3, [pc, #268]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004070:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004078:	493f      	ldr	r1, [pc, #252]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d028      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800408c:	4b3a      	ldr	r3, [pc, #232]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004092:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800409a:	4937      	ldr	r1, [pc, #220]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040aa:	d106      	bne.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ac:	4b32      	ldr	r3, [pc, #200]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4a31      	ldr	r2, [pc, #196]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040b6:	60d3      	str	r3, [r2, #12]
 80040b8:	e011      	b.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040c2:	d10c      	bne.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	3304      	adds	r3, #4
 80040c8:	2101      	movs	r1, #1
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 f8c8 	bl	8004260 <RCCEx_PLLSAI1_Config>
 80040d0:	4603      	mov	r3, r0
 80040d2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80040d4:	7cfb      	ldrb	r3, [r7, #19]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80040da:	7cfb      	ldrb	r3, [r7, #19]
 80040dc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d028      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040ea:	4b23      	ldr	r3, [pc, #140]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040f8:	491f      	ldr	r1, [pc, #124]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004104:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004108:	d106      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800410a:	4b1b      	ldr	r3, [pc, #108]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	4a1a      	ldr	r2, [pc, #104]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004110:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004114:	60d3      	str	r3, [r2, #12]
 8004116:	e011      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800411c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004120:	d10c      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	3304      	adds	r3, #4
 8004126:	2101      	movs	r1, #1
 8004128:	4618      	mov	r0, r3
 800412a:	f000 f899 	bl	8004260 <RCCEx_PLLSAI1_Config>
 800412e:	4603      	mov	r3, r0
 8004130:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004132:	7cfb      	ldrb	r3, [r7, #19]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004138:	7cfb      	ldrb	r3, [r7, #19]
 800413a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d02b      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004148:	4b0b      	ldr	r3, [pc, #44]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800414e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004156:	4908      	ldr	r1, [pc, #32]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004158:	4313      	orrs	r3, r2
 800415a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004162:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004166:	d109      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004168:	4b03      	ldr	r3, [pc, #12]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	4a02      	ldr	r2, [pc, #8]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004172:	60d3      	str	r3, [r2, #12]
 8004174:	e014      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004176:	bf00      	nop
 8004178:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004180:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004184:	d10c      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	3304      	adds	r3, #4
 800418a:	2101      	movs	r1, #1
 800418c:	4618      	mov	r0, r3
 800418e:	f000 f867 	bl	8004260 <RCCEx_PLLSAI1_Config>
 8004192:	4603      	mov	r3, r0
 8004194:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004196:	7cfb      	ldrb	r3, [r7, #19]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800419c:	7cfb      	ldrb	r3, [r7, #19]
 800419e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d02f      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041ac:	4b2b      	ldr	r3, [pc, #172]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041ba:	4928      	ldr	r1, [pc, #160]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041ca:	d10d      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	3304      	adds	r3, #4
 80041d0:	2102      	movs	r1, #2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 f844 	bl	8004260 <RCCEx_PLLSAI1_Config>
 80041d8:	4603      	mov	r3, r0
 80041da:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041dc:	7cfb      	ldrb	r3, [r7, #19]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d014      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80041e2:	7cfb      	ldrb	r3, [r7, #19]
 80041e4:	74bb      	strb	r3, [r7, #18]
 80041e6:	e011      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041f0:	d10c      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3320      	adds	r3, #32
 80041f6:	2102      	movs	r1, #2
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 f925 	bl	8004448 <RCCEx_PLLSAI2_Config>
 80041fe:	4603      	mov	r3, r0
 8004200:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004202:	7cfb      	ldrb	r3, [r7, #19]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004208:	7cfb      	ldrb	r3, [r7, #19]
 800420a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00a      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004218:	4b10      	ldr	r3, [pc, #64]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800421a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800421e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004226:	490d      	ldr	r1, [pc, #52]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004228:	4313      	orrs	r3, r2
 800422a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00b      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800423a:	4b08      	ldr	r3, [pc, #32]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800423c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004240:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800424a:	4904      	ldr	r1, [pc, #16]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800424c:	4313      	orrs	r3, r2
 800424e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004252:	7cbb      	ldrb	r3, [r7, #18]
}
 8004254:	4618      	mov	r0, r3
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40021000 	.word	0x40021000

08004260 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800426e:	4b75      	ldr	r3, [pc, #468]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f003 0303 	and.w	r3, r3, #3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d018      	beq.n	80042ac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800427a:	4b72      	ldr	r3, [pc, #456]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f003 0203 	and.w	r2, r3, #3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d10d      	bne.n	80042a6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
       ||
 800428e:	2b00      	cmp	r3, #0
 8004290:	d009      	beq.n	80042a6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004292:	4b6c      	ldr	r3, [pc, #432]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	091b      	lsrs	r3, r3, #4
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	1c5a      	adds	r2, r3, #1
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
       ||
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d047      	beq.n	8004336 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	73fb      	strb	r3, [r7, #15]
 80042aa:	e044      	b.n	8004336 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b03      	cmp	r3, #3
 80042b2:	d018      	beq.n	80042e6 <RCCEx_PLLSAI1_Config+0x86>
 80042b4:	2b03      	cmp	r3, #3
 80042b6:	d825      	bhi.n	8004304 <RCCEx_PLLSAI1_Config+0xa4>
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d002      	beq.n	80042c2 <RCCEx_PLLSAI1_Config+0x62>
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d009      	beq.n	80042d4 <RCCEx_PLLSAI1_Config+0x74>
 80042c0:	e020      	b.n	8004304 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80042c2:	4b60      	ldr	r3, [pc, #384]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d11d      	bne.n	800430a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042d2:	e01a      	b.n	800430a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80042d4:	4b5b      	ldr	r3, [pc, #364]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d116      	bne.n	800430e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042e4:	e013      	b.n	800430e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80042e6:	4b57      	ldr	r3, [pc, #348]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10f      	bne.n	8004312 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042f2:	4b54      	ldr	r3, [pc, #336]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d109      	bne.n	8004312 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004302:	e006      	b.n	8004312 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	73fb      	strb	r3, [r7, #15]
      break;
 8004308:	e004      	b.n	8004314 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800430a:	bf00      	nop
 800430c:	e002      	b.n	8004314 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800430e:	bf00      	nop
 8004310:	e000      	b.n	8004314 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004312:	bf00      	nop
    }

    if(status == HAL_OK)
 8004314:	7bfb      	ldrb	r3, [r7, #15]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10d      	bne.n	8004336 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800431a:	4b4a      	ldr	r3, [pc, #296]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6819      	ldr	r1, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	3b01      	subs	r3, #1
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	430b      	orrs	r3, r1
 8004330:	4944      	ldr	r1, [pc, #272]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004332:	4313      	orrs	r3, r2
 8004334:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004336:	7bfb      	ldrb	r3, [r7, #15]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d17d      	bne.n	8004438 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800433c:	4b41      	ldr	r3, [pc, #260]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a40      	ldr	r2, [pc, #256]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004342:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004346:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004348:	f7fd fdfa 	bl	8001f40 <HAL_GetTick>
 800434c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800434e:	e009      	b.n	8004364 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004350:	f7fd fdf6 	bl	8001f40 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d902      	bls.n	8004364 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	73fb      	strb	r3, [r7, #15]
        break;
 8004362:	e005      	b.n	8004370 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004364:	4b37      	ldr	r3, [pc, #220]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1ef      	bne.n	8004350 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004370:	7bfb      	ldrb	r3, [r7, #15]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d160      	bne.n	8004438 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d111      	bne.n	80043a0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800437c:	4b31      	ldr	r3, [pc, #196]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6892      	ldr	r2, [r2, #8]
 800438c:	0211      	lsls	r1, r2, #8
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	68d2      	ldr	r2, [r2, #12]
 8004392:	0912      	lsrs	r2, r2, #4
 8004394:	0452      	lsls	r2, r2, #17
 8004396:	430a      	orrs	r2, r1
 8004398:	492a      	ldr	r1, [pc, #168]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 800439a:	4313      	orrs	r3, r2
 800439c:	610b      	str	r3, [r1, #16]
 800439e:	e027      	b.n	80043f0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d112      	bne.n	80043cc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043a6:	4b27      	ldr	r3, [pc, #156]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80043ae:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6892      	ldr	r2, [r2, #8]
 80043b6:	0211      	lsls	r1, r2, #8
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6912      	ldr	r2, [r2, #16]
 80043bc:	0852      	lsrs	r2, r2, #1
 80043be:	3a01      	subs	r2, #1
 80043c0:	0552      	lsls	r2, r2, #21
 80043c2:	430a      	orrs	r2, r1
 80043c4:	491f      	ldr	r1, [pc, #124]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	610b      	str	r3, [r1, #16]
 80043ca:	e011      	b.n	80043f0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80043d4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	6892      	ldr	r2, [r2, #8]
 80043dc:	0211      	lsls	r1, r2, #8
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6952      	ldr	r2, [r2, #20]
 80043e2:	0852      	lsrs	r2, r2, #1
 80043e4:	3a01      	subs	r2, #1
 80043e6:	0652      	lsls	r2, r2, #25
 80043e8:	430a      	orrs	r2, r1
 80043ea:	4916      	ldr	r1, [pc, #88]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80043f0:	4b14      	ldr	r3, [pc, #80]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a13      	ldr	r2, [pc, #76]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fc:	f7fd fda0 	bl	8001f40 <HAL_GetTick>
 8004400:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004402:	e009      	b.n	8004418 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004404:	f7fd fd9c 	bl	8001f40 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	2b02      	cmp	r3, #2
 8004410:	d902      	bls.n	8004418 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	73fb      	strb	r3, [r7, #15]
          break;
 8004416:	e005      	b.n	8004424 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004418:	4b0a      	ldr	r3, [pc, #40]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d0ef      	beq.n	8004404 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d106      	bne.n	8004438 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800442a:	4b06      	ldr	r3, [pc, #24]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 800442c:	691a      	ldr	r2, [r3, #16]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	4904      	ldr	r1, [pc, #16]	@ (8004444 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004434:	4313      	orrs	r3, r2
 8004436:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004438:	7bfb      	ldrb	r3, [r7, #15]
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40021000 	.word	0x40021000

08004448 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004456:	4b6a      	ldr	r3, [pc, #424]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d018      	beq.n	8004494 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004462:	4b67      	ldr	r3, [pc, #412]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	f003 0203 	and.w	r2, r3, #3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	429a      	cmp	r2, r3
 8004470:	d10d      	bne.n	800448e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
       ||
 8004476:	2b00      	cmp	r3, #0
 8004478:	d009      	beq.n	800448e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800447a:	4b61      	ldr	r3, [pc, #388]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	091b      	lsrs	r3, r3, #4
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
       ||
 800448a:	429a      	cmp	r2, r3
 800448c:	d047      	beq.n	800451e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	73fb      	strb	r3, [r7, #15]
 8004492:	e044      	b.n	800451e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2b03      	cmp	r3, #3
 800449a:	d018      	beq.n	80044ce <RCCEx_PLLSAI2_Config+0x86>
 800449c:	2b03      	cmp	r3, #3
 800449e:	d825      	bhi.n	80044ec <RCCEx_PLLSAI2_Config+0xa4>
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d002      	beq.n	80044aa <RCCEx_PLLSAI2_Config+0x62>
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d009      	beq.n	80044bc <RCCEx_PLLSAI2_Config+0x74>
 80044a8:	e020      	b.n	80044ec <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044aa:	4b55      	ldr	r3, [pc, #340]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d11d      	bne.n	80044f2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044ba:	e01a      	b.n	80044f2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044bc:	4b50      	ldr	r3, [pc, #320]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d116      	bne.n	80044f6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044cc:	e013      	b.n	80044f6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80044ce:	4b4c      	ldr	r3, [pc, #304]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10f      	bne.n	80044fa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044da:	4b49      	ldr	r3, [pc, #292]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d109      	bne.n	80044fa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044ea:	e006      	b.n	80044fa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	73fb      	strb	r3, [r7, #15]
      break;
 80044f0:	e004      	b.n	80044fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044f2:	bf00      	nop
 80044f4:	e002      	b.n	80044fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044f6:	bf00      	nop
 80044f8:	e000      	b.n	80044fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10d      	bne.n	800451e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004502:	4b3f      	ldr	r3, [pc, #252]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6819      	ldr	r1, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	3b01      	subs	r3, #1
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	430b      	orrs	r3, r1
 8004518:	4939      	ldr	r1, [pc, #228]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 800451a:	4313      	orrs	r3, r2
 800451c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800451e:	7bfb      	ldrb	r3, [r7, #15]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d167      	bne.n	80045f4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004524:	4b36      	ldr	r3, [pc, #216]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a35      	ldr	r2, [pc, #212]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 800452a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800452e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004530:	f7fd fd06 	bl	8001f40 <HAL_GetTick>
 8004534:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004536:	e009      	b.n	800454c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004538:	f7fd fd02 	bl	8001f40 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d902      	bls.n	800454c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	73fb      	strb	r3, [r7, #15]
        break;
 800454a:	e005      	b.n	8004558 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800454c:	4b2c      	ldr	r3, [pc, #176]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1ef      	bne.n	8004538 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004558:	7bfb      	ldrb	r3, [r7, #15]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d14a      	bne.n	80045f4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d111      	bne.n	8004588 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004564:	4b26      	ldr	r3, [pc, #152]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004566:	695b      	ldr	r3, [r3, #20]
 8004568:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800456c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6892      	ldr	r2, [r2, #8]
 8004574:	0211      	lsls	r1, r2, #8
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	68d2      	ldr	r2, [r2, #12]
 800457a:	0912      	lsrs	r2, r2, #4
 800457c:	0452      	lsls	r2, r2, #17
 800457e:	430a      	orrs	r2, r1
 8004580:	491f      	ldr	r1, [pc, #124]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004582:	4313      	orrs	r3, r2
 8004584:	614b      	str	r3, [r1, #20]
 8004586:	e011      	b.n	80045ac <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004588:	4b1d      	ldr	r3, [pc, #116]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004590:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	6892      	ldr	r2, [r2, #8]
 8004598:	0211      	lsls	r1, r2, #8
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	6912      	ldr	r2, [r2, #16]
 800459e:	0852      	lsrs	r2, r2, #1
 80045a0:	3a01      	subs	r2, #1
 80045a2:	0652      	lsls	r2, r2, #25
 80045a4:	430a      	orrs	r2, r1
 80045a6:	4916      	ldr	r1, [pc, #88]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80045ac:	4b14      	ldr	r3, [pc, #80]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a13      	ldr	r2, [pc, #76]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045b8:	f7fd fcc2 	bl	8001f40 <HAL_GetTick>
 80045bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80045be:	e009      	b.n	80045d4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045c0:	f7fd fcbe 	bl	8001f40 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d902      	bls.n	80045d4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	73fb      	strb	r3, [r7, #15]
          break;
 80045d2:	e005      	b.n	80045e0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80045d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0ef      	beq.n	80045c0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d106      	bne.n	80045f4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80045e6:	4b06      	ldr	r3, [pc, #24]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e8:	695a      	ldr	r2, [r3, #20]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	4904      	ldr	r1, [pc, #16]	@ (8004600 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3710      	adds	r7, #16
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40021000 	.word	0x40021000

08004604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e049      	b.n	80046aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d106      	bne.n	8004630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7fd fb2e 	bl	8001c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3304      	adds	r3, #4
 8004640:	4619      	mov	r1, r3
 8004642:	4610      	mov	r0, r2
 8004644:	f000 f968 	bl	8004918 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
	...

080046b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d001      	beq.n	80046cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e047      	b.n	800475c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a23      	ldr	r2, [pc, #140]	@ (8004768 <HAL_TIM_Base_Start+0xb4>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d01d      	beq.n	800471a <HAL_TIM_Base_Start+0x66>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e6:	d018      	beq.n	800471a <HAL_TIM_Base_Start+0x66>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a1f      	ldr	r2, [pc, #124]	@ (800476c <HAL_TIM_Base_Start+0xb8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d013      	beq.n	800471a <HAL_TIM_Base_Start+0x66>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004770 <HAL_TIM_Base_Start+0xbc>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00e      	beq.n	800471a <HAL_TIM_Base_Start+0x66>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a1c      	ldr	r2, [pc, #112]	@ (8004774 <HAL_TIM_Base_Start+0xc0>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d009      	beq.n	800471a <HAL_TIM_Base_Start+0x66>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a1b      	ldr	r2, [pc, #108]	@ (8004778 <HAL_TIM_Base_Start+0xc4>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d004      	beq.n	800471a <HAL_TIM_Base_Start+0x66>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a19      	ldr	r2, [pc, #100]	@ (800477c <HAL_TIM_Base_Start+0xc8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d115      	bne.n	8004746 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	4b17      	ldr	r3, [pc, #92]	@ (8004780 <HAL_TIM_Base_Start+0xcc>)
 8004722:	4013      	ands	r3, r2
 8004724:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b06      	cmp	r3, #6
 800472a:	d015      	beq.n	8004758 <HAL_TIM_Base_Start+0xa4>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004732:	d011      	beq.n	8004758 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004744:	e008      	b.n	8004758 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 0201 	orr.w	r2, r2, #1
 8004754:	601a      	str	r2, [r3, #0]
 8004756:	e000      	b.n	800475a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004758:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	40012c00 	.word	0x40012c00
 800476c:	40000400 	.word	0x40000400
 8004770:	40000800 	.word	0x40000800
 8004774:	40000c00 	.word	0x40000c00
 8004778:	40013400 	.word	0x40013400
 800477c:	40014000 	.word	0x40014000
 8004780:	00010007 	.word	0x00010007

08004784 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004798:	2b01      	cmp	r3, #1
 800479a:	d101      	bne.n	80047a0 <HAL_TIM_ConfigClockSource+0x1c>
 800479c:	2302      	movs	r3, #2
 800479e:	e0b6      	b.n	800490e <HAL_TIM_ConfigClockSource+0x18a>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2202      	movs	r2, #2
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047dc:	d03e      	beq.n	800485c <HAL_TIM_ConfigClockSource+0xd8>
 80047de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e2:	f200 8087 	bhi.w	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 80047e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ea:	f000 8086 	beq.w	80048fa <HAL_TIM_ConfigClockSource+0x176>
 80047ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f2:	d87f      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 80047f4:	2b70      	cmp	r3, #112	@ 0x70
 80047f6:	d01a      	beq.n	800482e <HAL_TIM_ConfigClockSource+0xaa>
 80047f8:	2b70      	cmp	r3, #112	@ 0x70
 80047fa:	d87b      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 80047fc:	2b60      	cmp	r3, #96	@ 0x60
 80047fe:	d050      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x11e>
 8004800:	2b60      	cmp	r3, #96	@ 0x60
 8004802:	d877      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 8004804:	2b50      	cmp	r3, #80	@ 0x50
 8004806:	d03c      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0xfe>
 8004808:	2b50      	cmp	r3, #80	@ 0x50
 800480a:	d873      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 800480c:	2b40      	cmp	r3, #64	@ 0x40
 800480e:	d058      	beq.n	80048c2 <HAL_TIM_ConfigClockSource+0x13e>
 8004810:	2b40      	cmp	r3, #64	@ 0x40
 8004812:	d86f      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 8004814:	2b30      	cmp	r3, #48	@ 0x30
 8004816:	d064      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15e>
 8004818:	2b30      	cmp	r3, #48	@ 0x30
 800481a:	d86b      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 800481c:	2b20      	cmp	r3, #32
 800481e:	d060      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15e>
 8004820:	2b20      	cmp	r3, #32
 8004822:	d867      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
 8004824:	2b00      	cmp	r3, #0
 8004826:	d05c      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15e>
 8004828:	2b10      	cmp	r3, #16
 800482a:	d05a      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15e>
 800482c:	e062      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800483e:	f000 f98b 	bl	8004b58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004850:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	609a      	str	r2, [r3, #8]
      break;
 800485a:	e04f      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800486c:	f000 f974 	bl	8004b58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689a      	ldr	r2, [r3, #8]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800487e:	609a      	str	r2, [r3, #8]
      break;
 8004880:	e03c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800488e:	461a      	mov	r2, r3
 8004890:	f000 f8e8 	bl	8004a64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2150      	movs	r1, #80	@ 0x50
 800489a:	4618      	mov	r0, r3
 800489c:	f000 f941 	bl	8004b22 <TIM_ITRx_SetConfig>
      break;
 80048a0:	e02c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ae:	461a      	mov	r2, r3
 80048b0:	f000 f907 	bl	8004ac2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2160      	movs	r1, #96	@ 0x60
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 f931 	bl	8004b22 <TIM_ITRx_SetConfig>
      break;
 80048c0:	e01c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ce:	461a      	mov	r2, r3
 80048d0:	f000 f8c8 	bl	8004a64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2140      	movs	r1, #64	@ 0x40
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 f921 	bl	8004b22 <TIM_ITRx_SetConfig>
      break;
 80048e0:	e00c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4619      	mov	r1, r3
 80048ec:	4610      	mov	r0, r2
 80048ee:	f000 f918 	bl	8004b22 <TIM_ITRx_SetConfig>
      break;
 80048f2:	e003      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	73fb      	strb	r3, [r7, #15]
      break;
 80048f8:	e000      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80048fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800490c:	7bfb      	ldrb	r3, [r7, #15]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
	...

08004918 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a46      	ldr	r2, [pc, #280]	@ (8004a44 <TIM_Base_SetConfig+0x12c>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d013      	beq.n	8004958 <TIM_Base_SetConfig+0x40>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004936:	d00f      	beq.n	8004958 <TIM_Base_SetConfig+0x40>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a43      	ldr	r2, [pc, #268]	@ (8004a48 <TIM_Base_SetConfig+0x130>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d00b      	beq.n	8004958 <TIM_Base_SetConfig+0x40>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a42      	ldr	r2, [pc, #264]	@ (8004a4c <TIM_Base_SetConfig+0x134>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d007      	beq.n	8004958 <TIM_Base_SetConfig+0x40>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a41      	ldr	r2, [pc, #260]	@ (8004a50 <TIM_Base_SetConfig+0x138>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d003      	beq.n	8004958 <TIM_Base_SetConfig+0x40>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a40      	ldr	r2, [pc, #256]	@ (8004a54 <TIM_Base_SetConfig+0x13c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d108      	bne.n	800496a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800495e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	4313      	orrs	r3, r2
 8004968:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a35      	ldr	r2, [pc, #212]	@ (8004a44 <TIM_Base_SetConfig+0x12c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d01f      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004978:	d01b      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a32      	ldr	r2, [pc, #200]	@ (8004a48 <TIM_Base_SetConfig+0x130>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d017      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a31      	ldr	r2, [pc, #196]	@ (8004a4c <TIM_Base_SetConfig+0x134>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d013      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a30      	ldr	r2, [pc, #192]	@ (8004a50 <TIM_Base_SetConfig+0x138>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d00f      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a2f      	ldr	r2, [pc, #188]	@ (8004a54 <TIM_Base_SetConfig+0x13c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d00b      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a2e      	ldr	r2, [pc, #184]	@ (8004a58 <TIM_Base_SetConfig+0x140>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d007      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a2d      	ldr	r2, [pc, #180]	@ (8004a5c <TIM_Base_SetConfig+0x144>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d003      	beq.n	80049b2 <TIM_Base_SetConfig+0x9a>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a2c      	ldr	r2, [pc, #176]	@ (8004a60 <TIM_Base_SetConfig+0x148>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d108      	bne.n	80049c4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a16      	ldr	r2, [pc, #88]	@ (8004a44 <TIM_Base_SetConfig+0x12c>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d00f      	beq.n	8004a10 <TIM_Base_SetConfig+0xf8>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a18      	ldr	r2, [pc, #96]	@ (8004a54 <TIM_Base_SetConfig+0x13c>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d00b      	beq.n	8004a10 <TIM_Base_SetConfig+0xf8>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a17      	ldr	r2, [pc, #92]	@ (8004a58 <TIM_Base_SetConfig+0x140>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d007      	beq.n	8004a10 <TIM_Base_SetConfig+0xf8>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a16      	ldr	r2, [pc, #88]	@ (8004a5c <TIM_Base_SetConfig+0x144>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d003      	beq.n	8004a10 <TIM_Base_SetConfig+0xf8>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a15      	ldr	r2, [pc, #84]	@ (8004a60 <TIM_Base_SetConfig+0x148>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d103      	bne.n	8004a18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	691a      	ldr	r2, [r3, #16]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d105      	bne.n	8004a36 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	f023 0201 	bic.w	r2, r3, #1
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	611a      	str	r2, [r3, #16]
  }
}
 8004a36:	bf00      	nop
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	40012c00 	.word	0x40012c00
 8004a48:	40000400 	.word	0x40000400
 8004a4c:	40000800 	.word	0x40000800
 8004a50:	40000c00 	.word	0x40000c00
 8004a54:	40013400 	.word	0x40013400
 8004a58:	40014000 	.word	0x40014000
 8004a5c:	40014400 	.word	0x40014400
 8004a60:	40014800 	.word	0x40014800

08004a64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	f023 0201 	bic.w	r2, r3, #1
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f023 030a 	bic.w	r3, r3, #10
 8004aa0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	697a      	ldr	r2, [r7, #20]
 8004ab4:	621a      	str	r2, [r3, #32]
}
 8004ab6:	bf00      	nop
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr

08004ac2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b087      	sub	sp, #28
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	60f8      	str	r0, [r7, #12]
 8004aca:	60b9      	str	r1, [r7, #8]
 8004acc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	f023 0210 	bic.w	r2, r3, #16
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004aec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	031b      	lsls	r3, r3, #12
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004afe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	011b      	lsls	r3, r3, #4
 8004b04:	697a      	ldr	r2, [r7, #20]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	621a      	str	r2, [r3, #32]
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b22:	b480      	push	{r7}
 8004b24:	b085      	sub	sp, #20
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
 8004b2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	f043 0307 	orr.w	r3, r3, #7
 8004b44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	609a      	str	r2, [r3, #8]
}
 8004b4c:	bf00      	nop
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	021a      	lsls	r2, r3, #8
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	609a      	str	r2, [r3, #8]
}
 8004b8c:	bf00      	nop
 8004b8e:	371c      	adds	r7, #28
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e068      	b.n	8004c82 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a2e      	ldr	r2, [pc, #184]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a2d      	ldr	r2, [pc, #180]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d108      	bne.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004bea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bfc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a1e      	ldr	r2, [pc, #120]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d01d      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c22:	d018      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a1b      	ldr	r2, [pc, #108]	@ (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d013      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a1a      	ldr	r2, [pc, #104]	@ (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00e      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a18      	ldr	r2, [pc, #96]	@ (8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d009      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a13      	ldr	r2, [pc, #76]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d004      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a14      	ldr	r2, [pc, #80]	@ (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d10c      	bne.n	8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40012c00 	.word	0x40012c00
 8004c94:	40013400 	.word	0x40013400
 8004c98:	40000400 	.word	0x40000400
 8004c9c:	40000800 	.word	0x40000800
 8004ca0:	40000c00 	.word	0x40000c00
 8004ca4:	40014000 	.word	0x40014000

08004ca8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e040      	b.n	8004d3c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d106      	bne.n	8004cd0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7fd f842 	bl	8001d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2224      	movs	r2, #36	@ 0x24
 8004cd4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 0201 	bic.w	r2, r2, #1
 8004ce4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d002      	beq.n	8004cf4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 fb6a 	bl	80053c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f8af 	bl	8004e58 <UART_SetConfig>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d101      	bne.n	8004d04 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e01b      	b.n	8004d3c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	689a      	ldr	r2, [r3, #8]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f042 0201 	orr.w	r2, r2, #1
 8004d32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fbe9 	bl	800550c <UART_CheckIdleState>
 8004d3a:	4603      	mov	r3, r0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3708      	adds	r7, #8
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b08a      	sub	sp, #40	@ 0x28
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	603b      	str	r3, [r7, #0]
 8004d50:	4613      	mov	r3, r2
 8004d52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d58:	2b20      	cmp	r3, #32
 8004d5a:	d177      	bne.n	8004e4c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <HAL_UART_Transmit+0x24>
 8004d62:	88fb      	ldrh	r3, [r7, #6]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e070      	b.n	8004e4e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2221      	movs	r2, #33	@ 0x21
 8004d78:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d7a:	f7fd f8e1 	bl	8001f40 <HAL_GetTick>
 8004d7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	88fa      	ldrh	r2, [r7, #6]
 8004d84:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	88fa      	ldrh	r2, [r7, #6]
 8004d8c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d98:	d108      	bne.n	8004dac <HAL_UART_Transmit+0x68>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d104      	bne.n	8004dac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004da2:	2300      	movs	r3, #0
 8004da4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	61bb      	str	r3, [r7, #24]
 8004daa:	e003      	b.n	8004db4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004db0:	2300      	movs	r3, #0
 8004db2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004db4:	e02f      	b.n	8004e16 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	9300      	str	r3, [sp, #0]
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	2180      	movs	r1, #128	@ 0x80
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f000 fc4b 	bl	800565c <UART_WaitOnFlagUntilTimeout>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d004      	beq.n	8004dd6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e03b      	b.n	8004e4e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10b      	bne.n	8004df4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	881a      	ldrh	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004de8:	b292      	uxth	r2, r2
 8004dea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	3302      	adds	r3, #2
 8004df0:	61bb      	str	r3, [r7, #24]
 8004df2:	e007      	b.n	8004e04 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	781a      	ldrb	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	3301      	adds	r3, #1
 8004e02:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1c9      	bne.n	8004db6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2140      	movs	r1, #64	@ 0x40
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 fc15 	bl	800565c <UART_WaitOnFlagUntilTimeout>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d004      	beq.n	8004e42 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e005      	b.n	8004e4e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2220      	movs	r2, #32
 8004e46:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	e000      	b.n	8004e4e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004e4c:	2302      	movs	r3, #2
  }
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3720      	adds	r7, #32
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e5c:	b08a      	sub	sp, #40	@ 0x28
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e62:	2300      	movs	r3, #0
 8004e64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	689a      	ldr	r2, [r3, #8]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	431a      	orrs	r2, r3
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	431a      	orrs	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	69db      	ldr	r3, [r3, #28]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	4ba4      	ldr	r3, [pc, #656]	@ (8005118 <UART_SetConfig+0x2c0>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	6812      	ldr	r2, [r2, #0]
 8004e8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e90:	430b      	orrs	r3, r1
 8004e92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a99      	ldr	r2, [pc, #612]	@ (800511c <UART_SetConfig+0x2c4>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d004      	beq.n	8004ec4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
 8004ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a90      	ldr	r2, [pc, #576]	@ (8005120 <UART_SetConfig+0x2c8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d126      	bne.n	8004f30 <UART_SetConfig+0xd8>
 8004ee2:	4b90      	ldr	r3, [pc, #576]	@ (8005124 <UART_SetConfig+0x2cc>)
 8004ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee8:	f003 0303 	and.w	r3, r3, #3
 8004eec:	2b03      	cmp	r3, #3
 8004eee:	d81b      	bhi.n	8004f28 <UART_SetConfig+0xd0>
 8004ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef8 <UART_SetConfig+0xa0>)
 8004ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef6:	bf00      	nop
 8004ef8:	08004f09 	.word	0x08004f09
 8004efc:	08004f19 	.word	0x08004f19
 8004f00:	08004f11 	.word	0x08004f11
 8004f04:	08004f21 	.word	0x08004f21
 8004f08:	2301      	movs	r3, #1
 8004f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f0e:	e116      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f10:	2302      	movs	r3, #2
 8004f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f16:	e112      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f18:	2304      	movs	r3, #4
 8004f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f1e:	e10e      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f20:	2308      	movs	r3, #8
 8004f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f26:	e10a      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f28:	2310      	movs	r3, #16
 8004f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f2e:	e106      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a7c      	ldr	r2, [pc, #496]	@ (8005128 <UART_SetConfig+0x2d0>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d138      	bne.n	8004fac <UART_SetConfig+0x154>
 8004f3a:	4b7a      	ldr	r3, [pc, #488]	@ (8005124 <UART_SetConfig+0x2cc>)
 8004f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f40:	f003 030c 	and.w	r3, r3, #12
 8004f44:	2b0c      	cmp	r3, #12
 8004f46:	d82d      	bhi.n	8004fa4 <UART_SetConfig+0x14c>
 8004f48:	a201      	add	r2, pc, #4	@ (adr r2, 8004f50 <UART_SetConfig+0xf8>)
 8004f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4e:	bf00      	nop
 8004f50:	08004f85 	.word	0x08004f85
 8004f54:	08004fa5 	.word	0x08004fa5
 8004f58:	08004fa5 	.word	0x08004fa5
 8004f5c:	08004fa5 	.word	0x08004fa5
 8004f60:	08004f95 	.word	0x08004f95
 8004f64:	08004fa5 	.word	0x08004fa5
 8004f68:	08004fa5 	.word	0x08004fa5
 8004f6c:	08004fa5 	.word	0x08004fa5
 8004f70:	08004f8d 	.word	0x08004f8d
 8004f74:	08004fa5 	.word	0x08004fa5
 8004f78:	08004fa5 	.word	0x08004fa5
 8004f7c:	08004fa5 	.word	0x08004fa5
 8004f80:	08004f9d 	.word	0x08004f9d
 8004f84:	2300      	movs	r3, #0
 8004f86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f8a:	e0d8      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f92:	e0d4      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f94:	2304      	movs	r3, #4
 8004f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f9a:	e0d0      	b.n	800513e <UART_SetConfig+0x2e6>
 8004f9c:	2308      	movs	r3, #8
 8004f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa2:	e0cc      	b.n	800513e <UART_SetConfig+0x2e6>
 8004fa4:	2310      	movs	r3, #16
 8004fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004faa:	e0c8      	b.n	800513e <UART_SetConfig+0x2e6>
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a5e      	ldr	r2, [pc, #376]	@ (800512c <UART_SetConfig+0x2d4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d125      	bne.n	8005002 <UART_SetConfig+0x1aa>
 8004fb6:	4b5b      	ldr	r3, [pc, #364]	@ (8005124 <UART_SetConfig+0x2cc>)
 8004fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fbc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fc0:	2b30      	cmp	r3, #48	@ 0x30
 8004fc2:	d016      	beq.n	8004ff2 <UART_SetConfig+0x19a>
 8004fc4:	2b30      	cmp	r3, #48	@ 0x30
 8004fc6:	d818      	bhi.n	8004ffa <UART_SetConfig+0x1a2>
 8004fc8:	2b20      	cmp	r3, #32
 8004fca:	d00a      	beq.n	8004fe2 <UART_SetConfig+0x18a>
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d814      	bhi.n	8004ffa <UART_SetConfig+0x1a2>
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <UART_SetConfig+0x182>
 8004fd4:	2b10      	cmp	r3, #16
 8004fd6:	d008      	beq.n	8004fea <UART_SetConfig+0x192>
 8004fd8:	e00f      	b.n	8004ffa <UART_SetConfig+0x1a2>
 8004fda:	2300      	movs	r3, #0
 8004fdc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe0:	e0ad      	b.n	800513e <UART_SetConfig+0x2e6>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe8:	e0a9      	b.n	800513e <UART_SetConfig+0x2e6>
 8004fea:	2304      	movs	r3, #4
 8004fec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff0:	e0a5      	b.n	800513e <UART_SetConfig+0x2e6>
 8004ff2:	2308      	movs	r3, #8
 8004ff4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff8:	e0a1      	b.n	800513e <UART_SetConfig+0x2e6>
 8004ffa:	2310      	movs	r3, #16
 8004ffc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005000:	e09d      	b.n	800513e <UART_SetConfig+0x2e6>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a4a      	ldr	r2, [pc, #296]	@ (8005130 <UART_SetConfig+0x2d8>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d125      	bne.n	8005058 <UART_SetConfig+0x200>
 800500c:	4b45      	ldr	r3, [pc, #276]	@ (8005124 <UART_SetConfig+0x2cc>)
 800500e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005012:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005016:	2bc0      	cmp	r3, #192	@ 0xc0
 8005018:	d016      	beq.n	8005048 <UART_SetConfig+0x1f0>
 800501a:	2bc0      	cmp	r3, #192	@ 0xc0
 800501c:	d818      	bhi.n	8005050 <UART_SetConfig+0x1f8>
 800501e:	2b80      	cmp	r3, #128	@ 0x80
 8005020:	d00a      	beq.n	8005038 <UART_SetConfig+0x1e0>
 8005022:	2b80      	cmp	r3, #128	@ 0x80
 8005024:	d814      	bhi.n	8005050 <UART_SetConfig+0x1f8>
 8005026:	2b00      	cmp	r3, #0
 8005028:	d002      	beq.n	8005030 <UART_SetConfig+0x1d8>
 800502a:	2b40      	cmp	r3, #64	@ 0x40
 800502c:	d008      	beq.n	8005040 <UART_SetConfig+0x1e8>
 800502e:	e00f      	b.n	8005050 <UART_SetConfig+0x1f8>
 8005030:	2300      	movs	r3, #0
 8005032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005036:	e082      	b.n	800513e <UART_SetConfig+0x2e6>
 8005038:	2302      	movs	r3, #2
 800503a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800503e:	e07e      	b.n	800513e <UART_SetConfig+0x2e6>
 8005040:	2304      	movs	r3, #4
 8005042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005046:	e07a      	b.n	800513e <UART_SetConfig+0x2e6>
 8005048:	2308      	movs	r3, #8
 800504a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800504e:	e076      	b.n	800513e <UART_SetConfig+0x2e6>
 8005050:	2310      	movs	r3, #16
 8005052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005056:	e072      	b.n	800513e <UART_SetConfig+0x2e6>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a35      	ldr	r2, [pc, #212]	@ (8005134 <UART_SetConfig+0x2dc>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d12a      	bne.n	80050b8 <UART_SetConfig+0x260>
 8005062:	4b30      	ldr	r3, [pc, #192]	@ (8005124 <UART_SetConfig+0x2cc>)
 8005064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005068:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800506c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005070:	d01a      	beq.n	80050a8 <UART_SetConfig+0x250>
 8005072:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005076:	d81b      	bhi.n	80050b0 <UART_SetConfig+0x258>
 8005078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800507c:	d00c      	beq.n	8005098 <UART_SetConfig+0x240>
 800507e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005082:	d815      	bhi.n	80050b0 <UART_SetConfig+0x258>
 8005084:	2b00      	cmp	r3, #0
 8005086:	d003      	beq.n	8005090 <UART_SetConfig+0x238>
 8005088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800508c:	d008      	beq.n	80050a0 <UART_SetConfig+0x248>
 800508e:	e00f      	b.n	80050b0 <UART_SetConfig+0x258>
 8005090:	2300      	movs	r3, #0
 8005092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005096:	e052      	b.n	800513e <UART_SetConfig+0x2e6>
 8005098:	2302      	movs	r3, #2
 800509a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800509e:	e04e      	b.n	800513e <UART_SetConfig+0x2e6>
 80050a0:	2304      	movs	r3, #4
 80050a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050a6:	e04a      	b.n	800513e <UART_SetConfig+0x2e6>
 80050a8:	2308      	movs	r3, #8
 80050aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ae:	e046      	b.n	800513e <UART_SetConfig+0x2e6>
 80050b0:	2310      	movs	r3, #16
 80050b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b6:	e042      	b.n	800513e <UART_SetConfig+0x2e6>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a17      	ldr	r2, [pc, #92]	@ (800511c <UART_SetConfig+0x2c4>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d13a      	bne.n	8005138 <UART_SetConfig+0x2e0>
 80050c2:	4b18      	ldr	r3, [pc, #96]	@ (8005124 <UART_SetConfig+0x2cc>)
 80050c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050d0:	d01a      	beq.n	8005108 <UART_SetConfig+0x2b0>
 80050d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050d6:	d81b      	bhi.n	8005110 <UART_SetConfig+0x2b8>
 80050d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050dc:	d00c      	beq.n	80050f8 <UART_SetConfig+0x2a0>
 80050de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050e2:	d815      	bhi.n	8005110 <UART_SetConfig+0x2b8>
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d003      	beq.n	80050f0 <UART_SetConfig+0x298>
 80050e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ec:	d008      	beq.n	8005100 <UART_SetConfig+0x2a8>
 80050ee:	e00f      	b.n	8005110 <UART_SetConfig+0x2b8>
 80050f0:	2300      	movs	r3, #0
 80050f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050f6:	e022      	b.n	800513e <UART_SetConfig+0x2e6>
 80050f8:	2302      	movs	r3, #2
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050fe:	e01e      	b.n	800513e <UART_SetConfig+0x2e6>
 8005100:	2304      	movs	r3, #4
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005106:	e01a      	b.n	800513e <UART_SetConfig+0x2e6>
 8005108:	2308      	movs	r3, #8
 800510a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800510e:	e016      	b.n	800513e <UART_SetConfig+0x2e6>
 8005110:	2310      	movs	r3, #16
 8005112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005116:	e012      	b.n	800513e <UART_SetConfig+0x2e6>
 8005118:	efff69f3 	.word	0xefff69f3
 800511c:	40008000 	.word	0x40008000
 8005120:	40013800 	.word	0x40013800
 8005124:	40021000 	.word	0x40021000
 8005128:	40004400 	.word	0x40004400
 800512c:	40004800 	.word	0x40004800
 8005130:	40004c00 	.word	0x40004c00
 8005134:	40005000 	.word	0x40005000
 8005138:	2310      	movs	r3, #16
 800513a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a9f      	ldr	r2, [pc, #636]	@ (80053c0 <UART_SetConfig+0x568>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d17a      	bne.n	800523e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005148:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800514c:	2b08      	cmp	r3, #8
 800514e:	d824      	bhi.n	800519a <UART_SetConfig+0x342>
 8005150:	a201      	add	r2, pc, #4	@ (adr r2, 8005158 <UART_SetConfig+0x300>)
 8005152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005156:	bf00      	nop
 8005158:	0800517d 	.word	0x0800517d
 800515c:	0800519b 	.word	0x0800519b
 8005160:	08005185 	.word	0x08005185
 8005164:	0800519b 	.word	0x0800519b
 8005168:	0800518b 	.word	0x0800518b
 800516c:	0800519b 	.word	0x0800519b
 8005170:	0800519b 	.word	0x0800519b
 8005174:	0800519b 	.word	0x0800519b
 8005178:	08005193 	.word	0x08005193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800517c:	f7fe fcfa 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 8005180:	61f8      	str	r0, [r7, #28]
        break;
 8005182:	e010      	b.n	80051a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005184:	4b8f      	ldr	r3, [pc, #572]	@ (80053c4 <UART_SetConfig+0x56c>)
 8005186:	61fb      	str	r3, [r7, #28]
        break;
 8005188:	e00d      	b.n	80051a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800518a:	f7fe fc5b 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 800518e:	61f8      	str	r0, [r7, #28]
        break;
 8005190:	e009      	b.n	80051a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005196:	61fb      	str	r3, [r7, #28]
        break;
 8005198:	e005      	b.n	80051a6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 80fb 	beq.w	80053a4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	4613      	mov	r3, r2
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	4413      	add	r3, r2
 80051b8:	69fa      	ldr	r2, [r7, #28]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d305      	bcc.n	80051ca <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051c4:	69fa      	ldr	r2, [r7, #28]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d903      	bls.n	80051d2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051d0:	e0e8      	b.n	80053a4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	2200      	movs	r2, #0
 80051d6:	461c      	mov	r4, r3
 80051d8:	4615      	mov	r5, r2
 80051da:	f04f 0200 	mov.w	r2, #0
 80051de:	f04f 0300 	mov.w	r3, #0
 80051e2:	022b      	lsls	r3, r5, #8
 80051e4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80051e8:	0222      	lsls	r2, r4, #8
 80051ea:	68f9      	ldr	r1, [r7, #12]
 80051ec:	6849      	ldr	r1, [r1, #4]
 80051ee:	0849      	lsrs	r1, r1, #1
 80051f0:	2000      	movs	r0, #0
 80051f2:	4688      	mov	r8, r1
 80051f4:	4681      	mov	r9, r0
 80051f6:	eb12 0a08 	adds.w	sl, r2, r8
 80051fa:	eb43 0b09 	adc.w	fp, r3, r9
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	603b      	str	r3, [r7, #0]
 8005206:	607a      	str	r2, [r7, #4]
 8005208:	e9d7 2300 	ldrd	r2, r3, [r7]
 800520c:	4650      	mov	r0, sl
 800520e:	4659      	mov	r1, fp
 8005210:	f7fb fcca 	bl	8000ba8 <__aeabi_uldivmod>
 8005214:	4602      	mov	r2, r0
 8005216:	460b      	mov	r3, r1
 8005218:	4613      	mov	r3, r2
 800521a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005222:	d308      	bcc.n	8005236 <UART_SetConfig+0x3de>
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800522a:	d204      	bcs.n	8005236 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	60da      	str	r2, [r3, #12]
 8005234:	e0b6      	b.n	80053a4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800523c:	e0b2      	b.n	80053a4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	69db      	ldr	r3, [r3, #28]
 8005242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005246:	d15e      	bne.n	8005306 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005248:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800524c:	2b08      	cmp	r3, #8
 800524e:	d828      	bhi.n	80052a2 <UART_SetConfig+0x44a>
 8005250:	a201      	add	r2, pc, #4	@ (adr r2, 8005258 <UART_SetConfig+0x400>)
 8005252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005256:	bf00      	nop
 8005258:	0800527d 	.word	0x0800527d
 800525c:	08005285 	.word	0x08005285
 8005260:	0800528d 	.word	0x0800528d
 8005264:	080052a3 	.word	0x080052a3
 8005268:	08005293 	.word	0x08005293
 800526c:	080052a3 	.word	0x080052a3
 8005270:	080052a3 	.word	0x080052a3
 8005274:	080052a3 	.word	0x080052a3
 8005278:	0800529b 	.word	0x0800529b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800527c:	f7fe fc7a 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 8005280:	61f8      	str	r0, [r7, #28]
        break;
 8005282:	e014      	b.n	80052ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005284:	f7fe fc8c 	bl	8003ba0 <HAL_RCC_GetPCLK2Freq>
 8005288:	61f8      	str	r0, [r7, #28]
        break;
 800528a:	e010      	b.n	80052ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800528c:	4b4d      	ldr	r3, [pc, #308]	@ (80053c4 <UART_SetConfig+0x56c>)
 800528e:	61fb      	str	r3, [r7, #28]
        break;
 8005290:	e00d      	b.n	80052ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005292:	f7fe fbd7 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 8005296:	61f8      	str	r0, [r7, #28]
        break;
 8005298:	e009      	b.n	80052ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800529a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800529e:	61fb      	str	r3, [r7, #28]
        break;
 80052a0:	e005      	b.n	80052ae <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052a2:	2300      	movs	r3, #0
 80052a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d077      	beq.n	80053a4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	005a      	lsls	r2, r3, #1
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	085b      	lsrs	r3, r3, #1
 80052be:	441a      	add	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	2b0f      	cmp	r3, #15
 80052ce:	d916      	bls.n	80052fe <UART_SetConfig+0x4a6>
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052d6:	d212      	bcs.n	80052fe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	b29b      	uxth	r3, r3
 80052dc:	f023 030f 	bic.w	r3, r3, #15
 80052e0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	085b      	lsrs	r3, r3, #1
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	8afb      	ldrh	r3, [r7, #22]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	8afa      	ldrh	r2, [r7, #22]
 80052fa:	60da      	str	r2, [r3, #12]
 80052fc:	e052      	b.n	80053a4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005304:	e04e      	b.n	80053a4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005306:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800530a:	2b08      	cmp	r3, #8
 800530c:	d827      	bhi.n	800535e <UART_SetConfig+0x506>
 800530e:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <UART_SetConfig+0x4bc>)
 8005310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005314:	08005339 	.word	0x08005339
 8005318:	08005341 	.word	0x08005341
 800531c:	08005349 	.word	0x08005349
 8005320:	0800535f 	.word	0x0800535f
 8005324:	0800534f 	.word	0x0800534f
 8005328:	0800535f 	.word	0x0800535f
 800532c:	0800535f 	.word	0x0800535f
 8005330:	0800535f 	.word	0x0800535f
 8005334:	08005357 	.word	0x08005357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005338:	f7fe fc1c 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 800533c:	61f8      	str	r0, [r7, #28]
        break;
 800533e:	e014      	b.n	800536a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005340:	f7fe fc2e 	bl	8003ba0 <HAL_RCC_GetPCLK2Freq>
 8005344:	61f8      	str	r0, [r7, #28]
        break;
 8005346:	e010      	b.n	800536a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005348:	4b1e      	ldr	r3, [pc, #120]	@ (80053c4 <UART_SetConfig+0x56c>)
 800534a:	61fb      	str	r3, [r7, #28]
        break;
 800534c:	e00d      	b.n	800536a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800534e:	f7fe fb79 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 8005352:	61f8      	str	r0, [r7, #28]
        break;
 8005354:	e009      	b.n	800536a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005356:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800535a:	61fb      	str	r3, [r7, #28]
        break;
 800535c:	e005      	b.n	800536a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800535e:	2300      	movs	r3, #0
 8005360:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005368:	bf00      	nop
    }

    if (pclk != 0U)
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d019      	beq.n	80053a4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	085a      	lsrs	r2, r3, #1
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	441a      	add	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005382:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	2b0f      	cmp	r3, #15
 8005388:	d909      	bls.n	800539e <UART_SetConfig+0x546>
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005390:	d205      	bcs.n	800539e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	60da      	str	r2, [r3, #12]
 800539c:	e002      	b.n	80053a4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80053b0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3728      	adds	r7, #40	@ 0x28
 80053b8:	46bd      	mov	sp, r7
 80053ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053be:	bf00      	nop
 80053c0:	40008000 	.word	0x40008000
 80053c4:	00f42400 	.word	0x00f42400

080053c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d4:	f003 0308 	and.w	r3, r3, #8
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00a      	beq.n	80053f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00a      	beq.n	8005414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d00a      	beq.n	8005436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	f003 0304 	and.w	r3, r3, #4
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00a      	beq.n	8005458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545c:	f003 0310 	and.w	r3, r3, #16
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00a      	beq.n	800547a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547e:	f003 0320 	and.w	r3, r3, #32
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00a      	beq.n	800549c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	430a      	orrs	r2, r1
 800549a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01a      	beq.n	80054de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	430a      	orrs	r2, r1
 80054bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054c6:	d10a      	bne.n	80054de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00a      	beq.n	8005500 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	605a      	str	r2, [r3, #4]
  }
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b098      	sub	sp, #96	@ 0x60
 8005510:	af02      	add	r7, sp, #8
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800551c:	f7fc fd10 	bl	8001f40 <HAL_GetTick>
 8005520:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b08      	cmp	r3, #8
 800552e:	d12e      	bne.n	800558e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005530:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005538:	2200      	movs	r2, #0
 800553a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f88c 	bl	800565c <UART_WaitOnFlagUntilTimeout>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d021      	beq.n	800558e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005552:	e853 3f00 	ldrex	r3, [r3]
 8005556:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800555a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800555e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005568:	647b      	str	r3, [r7, #68]	@ 0x44
 800556a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800556e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005570:	e841 2300 	strex	r3, r2, [r1]
 8005574:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1e6      	bne.n	800554a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2220      	movs	r2, #32
 8005580:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e062      	b.n	8005654 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b04      	cmp	r3, #4
 800559a:	d149      	bne.n	8005630 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800559c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055a0:	9300      	str	r3, [sp, #0]
 80055a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055a4:	2200      	movs	r2, #0
 80055a6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f856 	bl	800565c <UART_WaitOnFlagUntilTimeout>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d03c      	beq.n	8005630 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055be:	e853 3f00 	ldrex	r3, [r3]
 80055c2:	623b      	str	r3, [r7, #32]
   return(result);
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	461a      	mov	r2, r3
 80055d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80055d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055dc:	e841 2300 	strex	r3, r2, [r1]
 80055e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1e6      	bne.n	80055b6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3308      	adds	r3, #8
 80055ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f023 0301 	bic.w	r3, r3, #1
 80055fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	3308      	adds	r3, #8
 8005606:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005608:	61fa      	str	r2, [r7, #28]
 800560a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560c:	69b9      	ldr	r1, [r7, #24]
 800560e:	69fa      	ldr	r2, [r7, #28]
 8005610:	e841 2300 	strex	r3, r2, [r1]
 8005614:	617b      	str	r3, [r7, #20]
   return(result);
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1e5      	bne.n	80055e8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2220      	movs	r2, #32
 8005620:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e011      	b.n	8005654 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2220      	movs	r2, #32
 800563a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3758      	adds	r7, #88	@ 0x58
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	603b      	str	r3, [r7, #0]
 8005668:	4613      	mov	r3, r2
 800566a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800566c:	e04f      	b.n	800570e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005674:	d04b      	beq.n	800570e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005676:	f7fc fc63 	bl	8001f40 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	429a      	cmp	r2, r3
 8005684:	d302      	bcc.n	800568c <UART_WaitOnFlagUntilTimeout+0x30>
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d101      	bne.n	8005690 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e04e      	b.n	800572e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0304 	and.w	r3, r3, #4
 800569a:	2b00      	cmp	r3, #0
 800569c:	d037      	beq.n	800570e <UART_WaitOnFlagUntilTimeout+0xb2>
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	2b80      	cmp	r3, #128	@ 0x80
 80056a2:	d034      	beq.n	800570e <UART_WaitOnFlagUntilTimeout+0xb2>
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	2b40      	cmp	r3, #64	@ 0x40
 80056a8:	d031      	beq.n	800570e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	f003 0308 	and.w	r3, r3, #8
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d110      	bne.n	80056da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2208      	movs	r2, #8
 80056be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f000 f838 	bl	8005736 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2208      	movs	r2, #8
 80056ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e029      	b.n	800572e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056e8:	d111      	bne.n	800570e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 f81e 	bl	8005736 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2220      	movs	r2, #32
 80056fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e00f      	b.n	800572e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	69da      	ldr	r2, [r3, #28]
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	4013      	ands	r3, r2
 8005718:	68ba      	ldr	r2, [r7, #8]
 800571a:	429a      	cmp	r2, r3
 800571c:	bf0c      	ite	eq
 800571e:	2301      	moveq	r3, #1
 8005720:	2300      	movne	r3, #0
 8005722:	b2db      	uxtb	r3, r3
 8005724:	461a      	mov	r2, r3
 8005726:	79fb      	ldrb	r3, [r7, #7]
 8005728:	429a      	cmp	r2, r3
 800572a:	d0a0      	beq.n	800566e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005736:	b480      	push	{r7}
 8005738:	b095      	sub	sp, #84	@ 0x54
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005746:	e853 3f00 	ldrex	r3, [r3]
 800574a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800574c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005752:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	461a      	mov	r2, r3
 800575a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800575c:	643b      	str	r3, [r7, #64]	@ 0x40
 800575e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005760:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005762:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005764:	e841 2300 	strex	r3, r2, [r1]
 8005768:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800576a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1e6      	bne.n	800573e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3308      	adds	r3, #8
 8005776:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	e853 3f00 	ldrex	r3, [r3]
 800577e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	f023 0301 	bic.w	r3, r3, #1
 8005786:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	3308      	adds	r3, #8
 800578e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005790:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005792:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005794:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005798:	e841 2300 	strex	r3, r2, [r1]
 800579c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800579e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e5      	bne.n	8005770 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d118      	bne.n	80057de <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	e853 3f00 	ldrex	r3, [r3]
 80057b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f023 0310 	bic.w	r3, r3, #16
 80057c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	461a      	mov	r2, r3
 80057c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ce:	6979      	ldr	r1, [r7, #20]
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	e841 2300 	strex	r3, r2, [r1]
 80057d6:	613b      	str	r3, [r7, #16]
   return(result);
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1e6      	bne.n	80057ac <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2220      	movs	r2, #32
 80057e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80057f2:	bf00      	nop
 80057f4:	3754      	adds	r7, #84	@ 0x54
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <__cvt>:
 80057fe:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005802:	ec57 6b10 	vmov	r6, r7, d0
 8005806:	2f00      	cmp	r7, #0
 8005808:	460c      	mov	r4, r1
 800580a:	4619      	mov	r1, r3
 800580c:	463b      	mov	r3, r7
 800580e:	bfbb      	ittet	lt
 8005810:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005814:	461f      	movlt	r7, r3
 8005816:	2300      	movge	r3, #0
 8005818:	232d      	movlt	r3, #45	@ 0x2d
 800581a:	700b      	strb	r3, [r1, #0]
 800581c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800581e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005822:	4691      	mov	r9, r2
 8005824:	f023 0820 	bic.w	r8, r3, #32
 8005828:	bfbc      	itt	lt
 800582a:	4632      	movlt	r2, r6
 800582c:	4616      	movlt	r6, r2
 800582e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005832:	d005      	beq.n	8005840 <__cvt+0x42>
 8005834:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005838:	d100      	bne.n	800583c <__cvt+0x3e>
 800583a:	3401      	adds	r4, #1
 800583c:	2102      	movs	r1, #2
 800583e:	e000      	b.n	8005842 <__cvt+0x44>
 8005840:	2103      	movs	r1, #3
 8005842:	ab03      	add	r3, sp, #12
 8005844:	9301      	str	r3, [sp, #4]
 8005846:	ab02      	add	r3, sp, #8
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	ec47 6b10 	vmov	d0, r6, r7
 800584e:	4653      	mov	r3, sl
 8005850:	4622      	mov	r2, r4
 8005852:	f000 fe59 	bl	8006508 <_dtoa_r>
 8005856:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800585a:	4605      	mov	r5, r0
 800585c:	d119      	bne.n	8005892 <__cvt+0x94>
 800585e:	f019 0f01 	tst.w	r9, #1
 8005862:	d00e      	beq.n	8005882 <__cvt+0x84>
 8005864:	eb00 0904 	add.w	r9, r0, r4
 8005868:	2200      	movs	r2, #0
 800586a:	2300      	movs	r3, #0
 800586c:	4630      	mov	r0, r6
 800586e:	4639      	mov	r1, r7
 8005870:	f7fb f92a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005874:	b108      	cbz	r0, 800587a <__cvt+0x7c>
 8005876:	f8cd 900c 	str.w	r9, [sp, #12]
 800587a:	2230      	movs	r2, #48	@ 0x30
 800587c:	9b03      	ldr	r3, [sp, #12]
 800587e:	454b      	cmp	r3, r9
 8005880:	d31e      	bcc.n	80058c0 <__cvt+0xc2>
 8005882:	9b03      	ldr	r3, [sp, #12]
 8005884:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005886:	1b5b      	subs	r3, r3, r5
 8005888:	4628      	mov	r0, r5
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	b004      	add	sp, #16
 800588e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005892:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005896:	eb00 0904 	add.w	r9, r0, r4
 800589a:	d1e5      	bne.n	8005868 <__cvt+0x6a>
 800589c:	7803      	ldrb	r3, [r0, #0]
 800589e:	2b30      	cmp	r3, #48	@ 0x30
 80058a0:	d10a      	bne.n	80058b8 <__cvt+0xba>
 80058a2:	2200      	movs	r2, #0
 80058a4:	2300      	movs	r3, #0
 80058a6:	4630      	mov	r0, r6
 80058a8:	4639      	mov	r1, r7
 80058aa:	f7fb f90d 	bl	8000ac8 <__aeabi_dcmpeq>
 80058ae:	b918      	cbnz	r0, 80058b8 <__cvt+0xba>
 80058b0:	f1c4 0401 	rsb	r4, r4, #1
 80058b4:	f8ca 4000 	str.w	r4, [sl]
 80058b8:	f8da 3000 	ldr.w	r3, [sl]
 80058bc:	4499      	add	r9, r3
 80058be:	e7d3      	b.n	8005868 <__cvt+0x6a>
 80058c0:	1c59      	adds	r1, r3, #1
 80058c2:	9103      	str	r1, [sp, #12]
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	e7d9      	b.n	800587c <__cvt+0x7e>

080058c8 <__exponent>:
 80058c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058ca:	2900      	cmp	r1, #0
 80058cc:	bfba      	itte	lt
 80058ce:	4249      	neglt	r1, r1
 80058d0:	232d      	movlt	r3, #45	@ 0x2d
 80058d2:	232b      	movge	r3, #43	@ 0x2b
 80058d4:	2909      	cmp	r1, #9
 80058d6:	7002      	strb	r2, [r0, #0]
 80058d8:	7043      	strb	r3, [r0, #1]
 80058da:	dd29      	ble.n	8005930 <__exponent+0x68>
 80058dc:	f10d 0307 	add.w	r3, sp, #7
 80058e0:	461d      	mov	r5, r3
 80058e2:	270a      	movs	r7, #10
 80058e4:	461a      	mov	r2, r3
 80058e6:	fbb1 f6f7 	udiv	r6, r1, r7
 80058ea:	fb07 1416 	mls	r4, r7, r6, r1
 80058ee:	3430      	adds	r4, #48	@ 0x30
 80058f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80058f4:	460c      	mov	r4, r1
 80058f6:	2c63      	cmp	r4, #99	@ 0x63
 80058f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80058fc:	4631      	mov	r1, r6
 80058fe:	dcf1      	bgt.n	80058e4 <__exponent+0x1c>
 8005900:	3130      	adds	r1, #48	@ 0x30
 8005902:	1e94      	subs	r4, r2, #2
 8005904:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005908:	1c41      	adds	r1, r0, #1
 800590a:	4623      	mov	r3, r4
 800590c:	42ab      	cmp	r3, r5
 800590e:	d30a      	bcc.n	8005926 <__exponent+0x5e>
 8005910:	f10d 0309 	add.w	r3, sp, #9
 8005914:	1a9b      	subs	r3, r3, r2
 8005916:	42ac      	cmp	r4, r5
 8005918:	bf88      	it	hi
 800591a:	2300      	movhi	r3, #0
 800591c:	3302      	adds	r3, #2
 800591e:	4403      	add	r3, r0
 8005920:	1a18      	subs	r0, r3, r0
 8005922:	b003      	add	sp, #12
 8005924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005926:	f813 6b01 	ldrb.w	r6, [r3], #1
 800592a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800592e:	e7ed      	b.n	800590c <__exponent+0x44>
 8005930:	2330      	movs	r3, #48	@ 0x30
 8005932:	3130      	adds	r1, #48	@ 0x30
 8005934:	7083      	strb	r3, [r0, #2]
 8005936:	70c1      	strb	r1, [r0, #3]
 8005938:	1d03      	adds	r3, r0, #4
 800593a:	e7f1      	b.n	8005920 <__exponent+0x58>

0800593c <_printf_float>:
 800593c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005940:	b08d      	sub	sp, #52	@ 0x34
 8005942:	460c      	mov	r4, r1
 8005944:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005948:	4616      	mov	r6, r2
 800594a:	461f      	mov	r7, r3
 800594c:	4605      	mov	r5, r0
 800594e:	f000 fcdb 	bl	8006308 <_localeconv_r>
 8005952:	6803      	ldr	r3, [r0, #0]
 8005954:	9304      	str	r3, [sp, #16]
 8005956:	4618      	mov	r0, r3
 8005958:	f7fa fc8a 	bl	8000270 <strlen>
 800595c:	2300      	movs	r3, #0
 800595e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005960:	f8d8 3000 	ldr.w	r3, [r8]
 8005964:	9005      	str	r0, [sp, #20]
 8005966:	3307      	adds	r3, #7
 8005968:	f023 0307 	bic.w	r3, r3, #7
 800596c:	f103 0208 	add.w	r2, r3, #8
 8005970:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005974:	f8d4 b000 	ldr.w	fp, [r4]
 8005978:	f8c8 2000 	str.w	r2, [r8]
 800597c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005980:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005984:	9307      	str	r3, [sp, #28]
 8005986:	f8cd 8018 	str.w	r8, [sp, #24]
 800598a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800598e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005992:	4b9c      	ldr	r3, [pc, #624]	@ (8005c04 <_printf_float+0x2c8>)
 8005994:	f04f 32ff 	mov.w	r2, #4294967295
 8005998:	f7fb f8c8 	bl	8000b2c <__aeabi_dcmpun>
 800599c:	bb70      	cbnz	r0, 80059fc <_printf_float+0xc0>
 800599e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059a2:	4b98      	ldr	r3, [pc, #608]	@ (8005c04 <_printf_float+0x2c8>)
 80059a4:	f04f 32ff 	mov.w	r2, #4294967295
 80059a8:	f7fb f8a2 	bl	8000af0 <__aeabi_dcmple>
 80059ac:	bb30      	cbnz	r0, 80059fc <_printf_float+0xc0>
 80059ae:	2200      	movs	r2, #0
 80059b0:	2300      	movs	r3, #0
 80059b2:	4640      	mov	r0, r8
 80059b4:	4649      	mov	r1, r9
 80059b6:	f7fb f891 	bl	8000adc <__aeabi_dcmplt>
 80059ba:	b110      	cbz	r0, 80059c2 <_printf_float+0x86>
 80059bc:	232d      	movs	r3, #45	@ 0x2d
 80059be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059c2:	4a91      	ldr	r2, [pc, #580]	@ (8005c08 <_printf_float+0x2cc>)
 80059c4:	4b91      	ldr	r3, [pc, #580]	@ (8005c0c <_printf_float+0x2d0>)
 80059c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80059ca:	bf94      	ite	ls
 80059cc:	4690      	movls	r8, r2
 80059ce:	4698      	movhi	r8, r3
 80059d0:	2303      	movs	r3, #3
 80059d2:	6123      	str	r3, [r4, #16]
 80059d4:	f02b 0304 	bic.w	r3, fp, #4
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	f04f 0900 	mov.w	r9, #0
 80059de:	9700      	str	r7, [sp, #0]
 80059e0:	4633      	mov	r3, r6
 80059e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80059e4:	4621      	mov	r1, r4
 80059e6:	4628      	mov	r0, r5
 80059e8:	f000 f9d2 	bl	8005d90 <_printf_common>
 80059ec:	3001      	adds	r0, #1
 80059ee:	f040 808d 	bne.w	8005b0c <_printf_float+0x1d0>
 80059f2:	f04f 30ff 	mov.w	r0, #4294967295
 80059f6:	b00d      	add	sp, #52	@ 0x34
 80059f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059fc:	4642      	mov	r2, r8
 80059fe:	464b      	mov	r3, r9
 8005a00:	4640      	mov	r0, r8
 8005a02:	4649      	mov	r1, r9
 8005a04:	f7fb f892 	bl	8000b2c <__aeabi_dcmpun>
 8005a08:	b140      	cbz	r0, 8005a1c <_printf_float+0xe0>
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	bfbc      	itt	lt
 8005a10:	232d      	movlt	r3, #45	@ 0x2d
 8005a12:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005a16:	4a7e      	ldr	r2, [pc, #504]	@ (8005c10 <_printf_float+0x2d4>)
 8005a18:	4b7e      	ldr	r3, [pc, #504]	@ (8005c14 <_printf_float+0x2d8>)
 8005a1a:	e7d4      	b.n	80059c6 <_printf_float+0x8a>
 8005a1c:	6863      	ldr	r3, [r4, #4]
 8005a1e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005a22:	9206      	str	r2, [sp, #24]
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	d13b      	bne.n	8005aa0 <_printf_float+0x164>
 8005a28:	2306      	movs	r3, #6
 8005a2a:	6063      	str	r3, [r4, #4]
 8005a2c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005a30:	2300      	movs	r3, #0
 8005a32:	6022      	str	r2, [r4, #0]
 8005a34:	9303      	str	r3, [sp, #12]
 8005a36:	ab0a      	add	r3, sp, #40	@ 0x28
 8005a38:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005a3c:	ab09      	add	r3, sp, #36	@ 0x24
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	6861      	ldr	r1, [r4, #4]
 8005a42:	ec49 8b10 	vmov	d0, r8, r9
 8005a46:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	f7ff fed7 	bl	80057fe <__cvt>
 8005a50:	9b06      	ldr	r3, [sp, #24]
 8005a52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005a54:	2b47      	cmp	r3, #71	@ 0x47
 8005a56:	4680      	mov	r8, r0
 8005a58:	d129      	bne.n	8005aae <_printf_float+0x172>
 8005a5a:	1cc8      	adds	r0, r1, #3
 8005a5c:	db02      	blt.n	8005a64 <_printf_float+0x128>
 8005a5e:	6863      	ldr	r3, [r4, #4]
 8005a60:	4299      	cmp	r1, r3
 8005a62:	dd41      	ble.n	8005ae8 <_printf_float+0x1ac>
 8005a64:	f1aa 0a02 	sub.w	sl, sl, #2
 8005a68:	fa5f fa8a 	uxtb.w	sl, sl
 8005a6c:	3901      	subs	r1, #1
 8005a6e:	4652      	mov	r2, sl
 8005a70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005a74:	9109      	str	r1, [sp, #36]	@ 0x24
 8005a76:	f7ff ff27 	bl	80058c8 <__exponent>
 8005a7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a7c:	1813      	adds	r3, r2, r0
 8005a7e:	2a01      	cmp	r2, #1
 8005a80:	4681      	mov	r9, r0
 8005a82:	6123      	str	r3, [r4, #16]
 8005a84:	dc02      	bgt.n	8005a8c <_printf_float+0x150>
 8005a86:	6822      	ldr	r2, [r4, #0]
 8005a88:	07d2      	lsls	r2, r2, #31
 8005a8a:	d501      	bpl.n	8005a90 <_printf_float+0x154>
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	6123      	str	r3, [r4, #16]
 8005a90:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d0a2      	beq.n	80059de <_printf_float+0xa2>
 8005a98:	232d      	movs	r3, #45	@ 0x2d
 8005a9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a9e:	e79e      	b.n	80059de <_printf_float+0xa2>
 8005aa0:	9a06      	ldr	r2, [sp, #24]
 8005aa2:	2a47      	cmp	r2, #71	@ 0x47
 8005aa4:	d1c2      	bne.n	8005a2c <_printf_float+0xf0>
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1c0      	bne.n	8005a2c <_printf_float+0xf0>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e7bd      	b.n	8005a2a <_printf_float+0xee>
 8005aae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ab2:	d9db      	bls.n	8005a6c <_printf_float+0x130>
 8005ab4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005ab8:	d118      	bne.n	8005aec <_printf_float+0x1b0>
 8005aba:	2900      	cmp	r1, #0
 8005abc:	6863      	ldr	r3, [r4, #4]
 8005abe:	dd0b      	ble.n	8005ad8 <_printf_float+0x19c>
 8005ac0:	6121      	str	r1, [r4, #16]
 8005ac2:	b913      	cbnz	r3, 8005aca <_printf_float+0x18e>
 8005ac4:	6822      	ldr	r2, [r4, #0]
 8005ac6:	07d0      	lsls	r0, r2, #31
 8005ac8:	d502      	bpl.n	8005ad0 <_printf_float+0x194>
 8005aca:	3301      	adds	r3, #1
 8005acc:	440b      	add	r3, r1
 8005ace:	6123      	str	r3, [r4, #16]
 8005ad0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ad2:	f04f 0900 	mov.w	r9, #0
 8005ad6:	e7db      	b.n	8005a90 <_printf_float+0x154>
 8005ad8:	b913      	cbnz	r3, 8005ae0 <_printf_float+0x1a4>
 8005ada:	6822      	ldr	r2, [r4, #0]
 8005adc:	07d2      	lsls	r2, r2, #31
 8005ade:	d501      	bpl.n	8005ae4 <_printf_float+0x1a8>
 8005ae0:	3302      	adds	r3, #2
 8005ae2:	e7f4      	b.n	8005ace <_printf_float+0x192>
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e7f2      	b.n	8005ace <_printf_float+0x192>
 8005ae8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005aec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005aee:	4299      	cmp	r1, r3
 8005af0:	db05      	blt.n	8005afe <_printf_float+0x1c2>
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	6121      	str	r1, [r4, #16]
 8005af6:	07d8      	lsls	r0, r3, #31
 8005af8:	d5ea      	bpl.n	8005ad0 <_printf_float+0x194>
 8005afa:	1c4b      	adds	r3, r1, #1
 8005afc:	e7e7      	b.n	8005ace <_printf_float+0x192>
 8005afe:	2900      	cmp	r1, #0
 8005b00:	bfd4      	ite	le
 8005b02:	f1c1 0202 	rsble	r2, r1, #2
 8005b06:	2201      	movgt	r2, #1
 8005b08:	4413      	add	r3, r2
 8005b0a:	e7e0      	b.n	8005ace <_printf_float+0x192>
 8005b0c:	6823      	ldr	r3, [r4, #0]
 8005b0e:	055a      	lsls	r2, r3, #21
 8005b10:	d407      	bmi.n	8005b22 <_printf_float+0x1e6>
 8005b12:	6923      	ldr	r3, [r4, #16]
 8005b14:	4642      	mov	r2, r8
 8005b16:	4631      	mov	r1, r6
 8005b18:	4628      	mov	r0, r5
 8005b1a:	47b8      	blx	r7
 8005b1c:	3001      	adds	r0, #1
 8005b1e:	d12b      	bne.n	8005b78 <_printf_float+0x23c>
 8005b20:	e767      	b.n	80059f2 <_printf_float+0xb6>
 8005b22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b26:	f240 80dd 	bls.w	8005ce4 <_printf_float+0x3a8>
 8005b2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b2e:	2200      	movs	r2, #0
 8005b30:	2300      	movs	r3, #0
 8005b32:	f7fa ffc9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b36:	2800      	cmp	r0, #0
 8005b38:	d033      	beq.n	8005ba2 <_printf_float+0x266>
 8005b3a:	4a37      	ldr	r2, [pc, #220]	@ (8005c18 <_printf_float+0x2dc>)
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	4631      	mov	r1, r6
 8005b40:	4628      	mov	r0, r5
 8005b42:	47b8      	blx	r7
 8005b44:	3001      	adds	r0, #1
 8005b46:	f43f af54 	beq.w	80059f2 <_printf_float+0xb6>
 8005b4a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005b4e:	4543      	cmp	r3, r8
 8005b50:	db02      	blt.n	8005b58 <_printf_float+0x21c>
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	07d8      	lsls	r0, r3, #31
 8005b56:	d50f      	bpl.n	8005b78 <_printf_float+0x23c>
 8005b58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b5c:	4631      	mov	r1, r6
 8005b5e:	4628      	mov	r0, r5
 8005b60:	47b8      	blx	r7
 8005b62:	3001      	adds	r0, #1
 8005b64:	f43f af45 	beq.w	80059f2 <_printf_float+0xb6>
 8005b68:	f04f 0900 	mov.w	r9, #0
 8005b6c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005b70:	f104 0a1a 	add.w	sl, r4, #26
 8005b74:	45c8      	cmp	r8, r9
 8005b76:	dc09      	bgt.n	8005b8c <_printf_float+0x250>
 8005b78:	6823      	ldr	r3, [r4, #0]
 8005b7a:	079b      	lsls	r3, r3, #30
 8005b7c:	f100 8103 	bmi.w	8005d86 <_printf_float+0x44a>
 8005b80:	68e0      	ldr	r0, [r4, #12]
 8005b82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b84:	4298      	cmp	r0, r3
 8005b86:	bfb8      	it	lt
 8005b88:	4618      	movlt	r0, r3
 8005b8a:	e734      	b.n	80059f6 <_printf_float+0xba>
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	4652      	mov	r2, sl
 8005b90:	4631      	mov	r1, r6
 8005b92:	4628      	mov	r0, r5
 8005b94:	47b8      	blx	r7
 8005b96:	3001      	adds	r0, #1
 8005b98:	f43f af2b 	beq.w	80059f2 <_printf_float+0xb6>
 8005b9c:	f109 0901 	add.w	r9, r9, #1
 8005ba0:	e7e8      	b.n	8005b74 <_printf_float+0x238>
 8005ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	dc39      	bgt.n	8005c1c <_printf_float+0x2e0>
 8005ba8:	4a1b      	ldr	r2, [pc, #108]	@ (8005c18 <_printf_float+0x2dc>)
 8005baa:	2301      	movs	r3, #1
 8005bac:	4631      	mov	r1, r6
 8005bae:	4628      	mov	r0, r5
 8005bb0:	47b8      	blx	r7
 8005bb2:	3001      	adds	r0, #1
 8005bb4:	f43f af1d 	beq.w	80059f2 <_printf_float+0xb6>
 8005bb8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005bbc:	ea59 0303 	orrs.w	r3, r9, r3
 8005bc0:	d102      	bne.n	8005bc8 <_printf_float+0x28c>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	07d9      	lsls	r1, r3, #31
 8005bc6:	d5d7      	bpl.n	8005b78 <_printf_float+0x23c>
 8005bc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bcc:	4631      	mov	r1, r6
 8005bce:	4628      	mov	r0, r5
 8005bd0:	47b8      	blx	r7
 8005bd2:	3001      	adds	r0, #1
 8005bd4:	f43f af0d 	beq.w	80059f2 <_printf_float+0xb6>
 8005bd8:	f04f 0a00 	mov.w	sl, #0
 8005bdc:	f104 0b1a 	add.w	fp, r4, #26
 8005be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005be2:	425b      	negs	r3, r3
 8005be4:	4553      	cmp	r3, sl
 8005be6:	dc01      	bgt.n	8005bec <_printf_float+0x2b0>
 8005be8:	464b      	mov	r3, r9
 8005bea:	e793      	b.n	8005b14 <_printf_float+0x1d8>
 8005bec:	2301      	movs	r3, #1
 8005bee:	465a      	mov	r2, fp
 8005bf0:	4631      	mov	r1, r6
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	47b8      	blx	r7
 8005bf6:	3001      	adds	r0, #1
 8005bf8:	f43f aefb 	beq.w	80059f2 <_printf_float+0xb6>
 8005bfc:	f10a 0a01 	add.w	sl, sl, #1
 8005c00:	e7ee      	b.n	8005be0 <_printf_float+0x2a4>
 8005c02:	bf00      	nop
 8005c04:	7fefffff 	.word	0x7fefffff
 8005c08:	08008528 	.word	0x08008528
 8005c0c:	0800852c 	.word	0x0800852c
 8005c10:	08008530 	.word	0x08008530
 8005c14:	08008534 	.word	0x08008534
 8005c18:	08008538 	.word	0x08008538
 8005c1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005c22:	4553      	cmp	r3, sl
 8005c24:	bfa8      	it	ge
 8005c26:	4653      	movge	r3, sl
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	4699      	mov	r9, r3
 8005c2c:	dc36      	bgt.n	8005c9c <_printf_float+0x360>
 8005c2e:	f04f 0b00 	mov.w	fp, #0
 8005c32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c36:	f104 021a 	add.w	r2, r4, #26
 8005c3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c3c:	9306      	str	r3, [sp, #24]
 8005c3e:	eba3 0309 	sub.w	r3, r3, r9
 8005c42:	455b      	cmp	r3, fp
 8005c44:	dc31      	bgt.n	8005caa <_printf_float+0x36e>
 8005c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c48:	459a      	cmp	sl, r3
 8005c4a:	dc3a      	bgt.n	8005cc2 <_printf_float+0x386>
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	07da      	lsls	r2, r3, #31
 8005c50:	d437      	bmi.n	8005cc2 <_printf_float+0x386>
 8005c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c54:	ebaa 0903 	sub.w	r9, sl, r3
 8005c58:	9b06      	ldr	r3, [sp, #24]
 8005c5a:	ebaa 0303 	sub.w	r3, sl, r3
 8005c5e:	4599      	cmp	r9, r3
 8005c60:	bfa8      	it	ge
 8005c62:	4699      	movge	r9, r3
 8005c64:	f1b9 0f00 	cmp.w	r9, #0
 8005c68:	dc33      	bgt.n	8005cd2 <_printf_float+0x396>
 8005c6a:	f04f 0800 	mov.w	r8, #0
 8005c6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c72:	f104 0b1a 	add.w	fp, r4, #26
 8005c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c78:	ebaa 0303 	sub.w	r3, sl, r3
 8005c7c:	eba3 0309 	sub.w	r3, r3, r9
 8005c80:	4543      	cmp	r3, r8
 8005c82:	f77f af79 	ble.w	8005b78 <_printf_float+0x23c>
 8005c86:	2301      	movs	r3, #1
 8005c88:	465a      	mov	r2, fp
 8005c8a:	4631      	mov	r1, r6
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	47b8      	blx	r7
 8005c90:	3001      	adds	r0, #1
 8005c92:	f43f aeae 	beq.w	80059f2 <_printf_float+0xb6>
 8005c96:	f108 0801 	add.w	r8, r8, #1
 8005c9a:	e7ec      	b.n	8005c76 <_printf_float+0x33a>
 8005c9c:	4642      	mov	r2, r8
 8005c9e:	4631      	mov	r1, r6
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	47b8      	blx	r7
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	d1c2      	bne.n	8005c2e <_printf_float+0x2f2>
 8005ca8:	e6a3      	b.n	80059f2 <_printf_float+0xb6>
 8005caa:	2301      	movs	r3, #1
 8005cac:	4631      	mov	r1, r6
 8005cae:	4628      	mov	r0, r5
 8005cb0:	9206      	str	r2, [sp, #24]
 8005cb2:	47b8      	blx	r7
 8005cb4:	3001      	adds	r0, #1
 8005cb6:	f43f ae9c 	beq.w	80059f2 <_printf_float+0xb6>
 8005cba:	9a06      	ldr	r2, [sp, #24]
 8005cbc:	f10b 0b01 	add.w	fp, fp, #1
 8005cc0:	e7bb      	b.n	8005c3a <_printf_float+0x2fe>
 8005cc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cc6:	4631      	mov	r1, r6
 8005cc8:	4628      	mov	r0, r5
 8005cca:	47b8      	blx	r7
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d1c0      	bne.n	8005c52 <_printf_float+0x316>
 8005cd0:	e68f      	b.n	80059f2 <_printf_float+0xb6>
 8005cd2:	9a06      	ldr	r2, [sp, #24]
 8005cd4:	464b      	mov	r3, r9
 8005cd6:	4442      	add	r2, r8
 8005cd8:	4631      	mov	r1, r6
 8005cda:	4628      	mov	r0, r5
 8005cdc:	47b8      	blx	r7
 8005cde:	3001      	adds	r0, #1
 8005ce0:	d1c3      	bne.n	8005c6a <_printf_float+0x32e>
 8005ce2:	e686      	b.n	80059f2 <_printf_float+0xb6>
 8005ce4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ce8:	f1ba 0f01 	cmp.w	sl, #1
 8005cec:	dc01      	bgt.n	8005cf2 <_printf_float+0x3b6>
 8005cee:	07db      	lsls	r3, r3, #31
 8005cf0:	d536      	bpl.n	8005d60 <_printf_float+0x424>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	4642      	mov	r2, r8
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	47b8      	blx	r7
 8005cfc:	3001      	adds	r0, #1
 8005cfe:	f43f ae78 	beq.w	80059f2 <_printf_float+0xb6>
 8005d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d06:	4631      	mov	r1, r6
 8005d08:	4628      	mov	r0, r5
 8005d0a:	47b8      	blx	r7
 8005d0c:	3001      	adds	r0, #1
 8005d0e:	f43f ae70 	beq.w	80059f2 <_printf_float+0xb6>
 8005d12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d16:	2200      	movs	r2, #0
 8005d18:	2300      	movs	r3, #0
 8005d1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d1e:	f7fa fed3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d22:	b9c0      	cbnz	r0, 8005d56 <_printf_float+0x41a>
 8005d24:	4653      	mov	r3, sl
 8005d26:	f108 0201 	add.w	r2, r8, #1
 8005d2a:	4631      	mov	r1, r6
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	47b8      	blx	r7
 8005d30:	3001      	adds	r0, #1
 8005d32:	d10c      	bne.n	8005d4e <_printf_float+0x412>
 8005d34:	e65d      	b.n	80059f2 <_printf_float+0xb6>
 8005d36:	2301      	movs	r3, #1
 8005d38:	465a      	mov	r2, fp
 8005d3a:	4631      	mov	r1, r6
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	47b8      	blx	r7
 8005d40:	3001      	adds	r0, #1
 8005d42:	f43f ae56 	beq.w	80059f2 <_printf_float+0xb6>
 8005d46:	f108 0801 	add.w	r8, r8, #1
 8005d4a:	45d0      	cmp	r8, sl
 8005d4c:	dbf3      	blt.n	8005d36 <_printf_float+0x3fa>
 8005d4e:	464b      	mov	r3, r9
 8005d50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005d54:	e6df      	b.n	8005b16 <_printf_float+0x1da>
 8005d56:	f04f 0800 	mov.w	r8, #0
 8005d5a:	f104 0b1a 	add.w	fp, r4, #26
 8005d5e:	e7f4      	b.n	8005d4a <_printf_float+0x40e>
 8005d60:	2301      	movs	r3, #1
 8005d62:	4642      	mov	r2, r8
 8005d64:	e7e1      	b.n	8005d2a <_printf_float+0x3ee>
 8005d66:	2301      	movs	r3, #1
 8005d68:	464a      	mov	r2, r9
 8005d6a:	4631      	mov	r1, r6
 8005d6c:	4628      	mov	r0, r5
 8005d6e:	47b8      	blx	r7
 8005d70:	3001      	adds	r0, #1
 8005d72:	f43f ae3e 	beq.w	80059f2 <_printf_float+0xb6>
 8005d76:	f108 0801 	add.w	r8, r8, #1
 8005d7a:	68e3      	ldr	r3, [r4, #12]
 8005d7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d7e:	1a5b      	subs	r3, r3, r1
 8005d80:	4543      	cmp	r3, r8
 8005d82:	dcf0      	bgt.n	8005d66 <_printf_float+0x42a>
 8005d84:	e6fc      	b.n	8005b80 <_printf_float+0x244>
 8005d86:	f04f 0800 	mov.w	r8, #0
 8005d8a:	f104 0919 	add.w	r9, r4, #25
 8005d8e:	e7f4      	b.n	8005d7a <_printf_float+0x43e>

08005d90 <_printf_common>:
 8005d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d94:	4616      	mov	r6, r2
 8005d96:	4698      	mov	r8, r3
 8005d98:	688a      	ldr	r2, [r1, #8]
 8005d9a:	690b      	ldr	r3, [r1, #16]
 8005d9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005da0:	4293      	cmp	r3, r2
 8005da2:	bfb8      	it	lt
 8005da4:	4613      	movlt	r3, r2
 8005da6:	6033      	str	r3, [r6, #0]
 8005da8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005dac:	4607      	mov	r7, r0
 8005dae:	460c      	mov	r4, r1
 8005db0:	b10a      	cbz	r2, 8005db6 <_printf_common+0x26>
 8005db2:	3301      	adds	r3, #1
 8005db4:	6033      	str	r3, [r6, #0]
 8005db6:	6823      	ldr	r3, [r4, #0]
 8005db8:	0699      	lsls	r1, r3, #26
 8005dba:	bf42      	ittt	mi
 8005dbc:	6833      	ldrmi	r3, [r6, #0]
 8005dbe:	3302      	addmi	r3, #2
 8005dc0:	6033      	strmi	r3, [r6, #0]
 8005dc2:	6825      	ldr	r5, [r4, #0]
 8005dc4:	f015 0506 	ands.w	r5, r5, #6
 8005dc8:	d106      	bne.n	8005dd8 <_printf_common+0x48>
 8005dca:	f104 0a19 	add.w	sl, r4, #25
 8005dce:	68e3      	ldr	r3, [r4, #12]
 8005dd0:	6832      	ldr	r2, [r6, #0]
 8005dd2:	1a9b      	subs	r3, r3, r2
 8005dd4:	42ab      	cmp	r3, r5
 8005dd6:	dc26      	bgt.n	8005e26 <_printf_common+0x96>
 8005dd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ddc:	6822      	ldr	r2, [r4, #0]
 8005dde:	3b00      	subs	r3, #0
 8005de0:	bf18      	it	ne
 8005de2:	2301      	movne	r3, #1
 8005de4:	0692      	lsls	r2, r2, #26
 8005de6:	d42b      	bmi.n	8005e40 <_printf_common+0xb0>
 8005de8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005dec:	4641      	mov	r1, r8
 8005dee:	4638      	mov	r0, r7
 8005df0:	47c8      	blx	r9
 8005df2:	3001      	adds	r0, #1
 8005df4:	d01e      	beq.n	8005e34 <_printf_common+0xa4>
 8005df6:	6823      	ldr	r3, [r4, #0]
 8005df8:	6922      	ldr	r2, [r4, #16]
 8005dfa:	f003 0306 	and.w	r3, r3, #6
 8005dfe:	2b04      	cmp	r3, #4
 8005e00:	bf02      	ittt	eq
 8005e02:	68e5      	ldreq	r5, [r4, #12]
 8005e04:	6833      	ldreq	r3, [r6, #0]
 8005e06:	1aed      	subeq	r5, r5, r3
 8005e08:	68a3      	ldr	r3, [r4, #8]
 8005e0a:	bf0c      	ite	eq
 8005e0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e10:	2500      	movne	r5, #0
 8005e12:	4293      	cmp	r3, r2
 8005e14:	bfc4      	itt	gt
 8005e16:	1a9b      	subgt	r3, r3, r2
 8005e18:	18ed      	addgt	r5, r5, r3
 8005e1a:	2600      	movs	r6, #0
 8005e1c:	341a      	adds	r4, #26
 8005e1e:	42b5      	cmp	r5, r6
 8005e20:	d11a      	bne.n	8005e58 <_printf_common+0xc8>
 8005e22:	2000      	movs	r0, #0
 8005e24:	e008      	b.n	8005e38 <_printf_common+0xa8>
 8005e26:	2301      	movs	r3, #1
 8005e28:	4652      	mov	r2, sl
 8005e2a:	4641      	mov	r1, r8
 8005e2c:	4638      	mov	r0, r7
 8005e2e:	47c8      	blx	r9
 8005e30:	3001      	adds	r0, #1
 8005e32:	d103      	bne.n	8005e3c <_printf_common+0xac>
 8005e34:	f04f 30ff 	mov.w	r0, #4294967295
 8005e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e3c:	3501      	adds	r5, #1
 8005e3e:	e7c6      	b.n	8005dce <_printf_common+0x3e>
 8005e40:	18e1      	adds	r1, r4, r3
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	2030      	movs	r0, #48	@ 0x30
 8005e46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e4a:	4422      	add	r2, r4
 8005e4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e54:	3302      	adds	r3, #2
 8005e56:	e7c7      	b.n	8005de8 <_printf_common+0x58>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	4622      	mov	r2, r4
 8005e5c:	4641      	mov	r1, r8
 8005e5e:	4638      	mov	r0, r7
 8005e60:	47c8      	blx	r9
 8005e62:	3001      	adds	r0, #1
 8005e64:	d0e6      	beq.n	8005e34 <_printf_common+0xa4>
 8005e66:	3601      	adds	r6, #1
 8005e68:	e7d9      	b.n	8005e1e <_printf_common+0x8e>
	...

08005e6c <_printf_i>:
 8005e6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e70:	7e0f      	ldrb	r7, [r1, #24]
 8005e72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e74:	2f78      	cmp	r7, #120	@ 0x78
 8005e76:	4691      	mov	r9, r2
 8005e78:	4680      	mov	r8, r0
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	469a      	mov	sl, r3
 8005e7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e82:	d807      	bhi.n	8005e94 <_printf_i+0x28>
 8005e84:	2f62      	cmp	r7, #98	@ 0x62
 8005e86:	d80a      	bhi.n	8005e9e <_printf_i+0x32>
 8005e88:	2f00      	cmp	r7, #0
 8005e8a:	f000 80d2 	beq.w	8006032 <_printf_i+0x1c6>
 8005e8e:	2f58      	cmp	r7, #88	@ 0x58
 8005e90:	f000 80b9 	beq.w	8006006 <_printf_i+0x19a>
 8005e94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e9c:	e03a      	b.n	8005f14 <_printf_i+0xa8>
 8005e9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ea2:	2b15      	cmp	r3, #21
 8005ea4:	d8f6      	bhi.n	8005e94 <_printf_i+0x28>
 8005ea6:	a101      	add	r1, pc, #4	@ (adr r1, 8005eac <_printf_i+0x40>)
 8005ea8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005eac:	08005f05 	.word	0x08005f05
 8005eb0:	08005f19 	.word	0x08005f19
 8005eb4:	08005e95 	.word	0x08005e95
 8005eb8:	08005e95 	.word	0x08005e95
 8005ebc:	08005e95 	.word	0x08005e95
 8005ec0:	08005e95 	.word	0x08005e95
 8005ec4:	08005f19 	.word	0x08005f19
 8005ec8:	08005e95 	.word	0x08005e95
 8005ecc:	08005e95 	.word	0x08005e95
 8005ed0:	08005e95 	.word	0x08005e95
 8005ed4:	08005e95 	.word	0x08005e95
 8005ed8:	08006019 	.word	0x08006019
 8005edc:	08005f43 	.word	0x08005f43
 8005ee0:	08005fd3 	.word	0x08005fd3
 8005ee4:	08005e95 	.word	0x08005e95
 8005ee8:	08005e95 	.word	0x08005e95
 8005eec:	0800603b 	.word	0x0800603b
 8005ef0:	08005e95 	.word	0x08005e95
 8005ef4:	08005f43 	.word	0x08005f43
 8005ef8:	08005e95 	.word	0x08005e95
 8005efc:	08005e95 	.word	0x08005e95
 8005f00:	08005fdb 	.word	0x08005fdb
 8005f04:	6833      	ldr	r3, [r6, #0]
 8005f06:	1d1a      	adds	r2, r3, #4
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6032      	str	r2, [r6, #0]
 8005f0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f14:	2301      	movs	r3, #1
 8005f16:	e09d      	b.n	8006054 <_printf_i+0x1e8>
 8005f18:	6833      	ldr	r3, [r6, #0]
 8005f1a:	6820      	ldr	r0, [r4, #0]
 8005f1c:	1d19      	adds	r1, r3, #4
 8005f1e:	6031      	str	r1, [r6, #0]
 8005f20:	0606      	lsls	r6, r0, #24
 8005f22:	d501      	bpl.n	8005f28 <_printf_i+0xbc>
 8005f24:	681d      	ldr	r5, [r3, #0]
 8005f26:	e003      	b.n	8005f30 <_printf_i+0xc4>
 8005f28:	0645      	lsls	r5, r0, #25
 8005f2a:	d5fb      	bpl.n	8005f24 <_printf_i+0xb8>
 8005f2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f30:	2d00      	cmp	r5, #0
 8005f32:	da03      	bge.n	8005f3c <_printf_i+0xd0>
 8005f34:	232d      	movs	r3, #45	@ 0x2d
 8005f36:	426d      	negs	r5, r5
 8005f38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f3c:	4859      	ldr	r0, [pc, #356]	@ (80060a4 <_printf_i+0x238>)
 8005f3e:	230a      	movs	r3, #10
 8005f40:	e011      	b.n	8005f66 <_printf_i+0xfa>
 8005f42:	6821      	ldr	r1, [r4, #0]
 8005f44:	6833      	ldr	r3, [r6, #0]
 8005f46:	0608      	lsls	r0, r1, #24
 8005f48:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f4c:	d402      	bmi.n	8005f54 <_printf_i+0xe8>
 8005f4e:	0649      	lsls	r1, r1, #25
 8005f50:	bf48      	it	mi
 8005f52:	b2ad      	uxthmi	r5, r5
 8005f54:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f56:	4853      	ldr	r0, [pc, #332]	@ (80060a4 <_printf_i+0x238>)
 8005f58:	6033      	str	r3, [r6, #0]
 8005f5a:	bf14      	ite	ne
 8005f5c:	230a      	movne	r3, #10
 8005f5e:	2308      	moveq	r3, #8
 8005f60:	2100      	movs	r1, #0
 8005f62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f66:	6866      	ldr	r6, [r4, #4]
 8005f68:	60a6      	str	r6, [r4, #8]
 8005f6a:	2e00      	cmp	r6, #0
 8005f6c:	bfa2      	ittt	ge
 8005f6e:	6821      	ldrge	r1, [r4, #0]
 8005f70:	f021 0104 	bicge.w	r1, r1, #4
 8005f74:	6021      	strge	r1, [r4, #0]
 8005f76:	b90d      	cbnz	r5, 8005f7c <_printf_i+0x110>
 8005f78:	2e00      	cmp	r6, #0
 8005f7a:	d04b      	beq.n	8006014 <_printf_i+0x1a8>
 8005f7c:	4616      	mov	r6, r2
 8005f7e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f82:	fb03 5711 	mls	r7, r3, r1, r5
 8005f86:	5dc7      	ldrb	r7, [r0, r7]
 8005f88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f8c:	462f      	mov	r7, r5
 8005f8e:	42bb      	cmp	r3, r7
 8005f90:	460d      	mov	r5, r1
 8005f92:	d9f4      	bls.n	8005f7e <_printf_i+0x112>
 8005f94:	2b08      	cmp	r3, #8
 8005f96:	d10b      	bne.n	8005fb0 <_printf_i+0x144>
 8005f98:	6823      	ldr	r3, [r4, #0]
 8005f9a:	07df      	lsls	r7, r3, #31
 8005f9c:	d508      	bpl.n	8005fb0 <_printf_i+0x144>
 8005f9e:	6923      	ldr	r3, [r4, #16]
 8005fa0:	6861      	ldr	r1, [r4, #4]
 8005fa2:	4299      	cmp	r1, r3
 8005fa4:	bfde      	ittt	le
 8005fa6:	2330      	movle	r3, #48	@ 0x30
 8005fa8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fac:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fb0:	1b92      	subs	r2, r2, r6
 8005fb2:	6122      	str	r2, [r4, #16]
 8005fb4:	f8cd a000 	str.w	sl, [sp]
 8005fb8:	464b      	mov	r3, r9
 8005fba:	aa03      	add	r2, sp, #12
 8005fbc:	4621      	mov	r1, r4
 8005fbe:	4640      	mov	r0, r8
 8005fc0:	f7ff fee6 	bl	8005d90 <_printf_common>
 8005fc4:	3001      	adds	r0, #1
 8005fc6:	d14a      	bne.n	800605e <_printf_i+0x1f2>
 8005fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fcc:	b004      	add	sp, #16
 8005fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd2:	6823      	ldr	r3, [r4, #0]
 8005fd4:	f043 0320 	orr.w	r3, r3, #32
 8005fd8:	6023      	str	r3, [r4, #0]
 8005fda:	4833      	ldr	r0, [pc, #204]	@ (80060a8 <_printf_i+0x23c>)
 8005fdc:	2778      	movs	r7, #120	@ 0x78
 8005fde:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	6831      	ldr	r1, [r6, #0]
 8005fe6:	061f      	lsls	r7, r3, #24
 8005fe8:	f851 5b04 	ldr.w	r5, [r1], #4
 8005fec:	d402      	bmi.n	8005ff4 <_printf_i+0x188>
 8005fee:	065f      	lsls	r7, r3, #25
 8005ff0:	bf48      	it	mi
 8005ff2:	b2ad      	uxthmi	r5, r5
 8005ff4:	6031      	str	r1, [r6, #0]
 8005ff6:	07d9      	lsls	r1, r3, #31
 8005ff8:	bf44      	itt	mi
 8005ffa:	f043 0320 	orrmi.w	r3, r3, #32
 8005ffe:	6023      	strmi	r3, [r4, #0]
 8006000:	b11d      	cbz	r5, 800600a <_printf_i+0x19e>
 8006002:	2310      	movs	r3, #16
 8006004:	e7ac      	b.n	8005f60 <_printf_i+0xf4>
 8006006:	4827      	ldr	r0, [pc, #156]	@ (80060a4 <_printf_i+0x238>)
 8006008:	e7e9      	b.n	8005fde <_printf_i+0x172>
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	f023 0320 	bic.w	r3, r3, #32
 8006010:	6023      	str	r3, [r4, #0]
 8006012:	e7f6      	b.n	8006002 <_printf_i+0x196>
 8006014:	4616      	mov	r6, r2
 8006016:	e7bd      	b.n	8005f94 <_printf_i+0x128>
 8006018:	6833      	ldr	r3, [r6, #0]
 800601a:	6825      	ldr	r5, [r4, #0]
 800601c:	6961      	ldr	r1, [r4, #20]
 800601e:	1d18      	adds	r0, r3, #4
 8006020:	6030      	str	r0, [r6, #0]
 8006022:	062e      	lsls	r6, r5, #24
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	d501      	bpl.n	800602c <_printf_i+0x1c0>
 8006028:	6019      	str	r1, [r3, #0]
 800602a:	e002      	b.n	8006032 <_printf_i+0x1c6>
 800602c:	0668      	lsls	r0, r5, #25
 800602e:	d5fb      	bpl.n	8006028 <_printf_i+0x1bc>
 8006030:	8019      	strh	r1, [r3, #0]
 8006032:	2300      	movs	r3, #0
 8006034:	6123      	str	r3, [r4, #16]
 8006036:	4616      	mov	r6, r2
 8006038:	e7bc      	b.n	8005fb4 <_printf_i+0x148>
 800603a:	6833      	ldr	r3, [r6, #0]
 800603c:	1d1a      	adds	r2, r3, #4
 800603e:	6032      	str	r2, [r6, #0]
 8006040:	681e      	ldr	r6, [r3, #0]
 8006042:	6862      	ldr	r2, [r4, #4]
 8006044:	2100      	movs	r1, #0
 8006046:	4630      	mov	r0, r6
 8006048:	f7fa f8c2 	bl	80001d0 <memchr>
 800604c:	b108      	cbz	r0, 8006052 <_printf_i+0x1e6>
 800604e:	1b80      	subs	r0, r0, r6
 8006050:	6060      	str	r0, [r4, #4]
 8006052:	6863      	ldr	r3, [r4, #4]
 8006054:	6123      	str	r3, [r4, #16]
 8006056:	2300      	movs	r3, #0
 8006058:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800605c:	e7aa      	b.n	8005fb4 <_printf_i+0x148>
 800605e:	6923      	ldr	r3, [r4, #16]
 8006060:	4632      	mov	r2, r6
 8006062:	4649      	mov	r1, r9
 8006064:	4640      	mov	r0, r8
 8006066:	47d0      	blx	sl
 8006068:	3001      	adds	r0, #1
 800606a:	d0ad      	beq.n	8005fc8 <_printf_i+0x15c>
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	079b      	lsls	r3, r3, #30
 8006070:	d413      	bmi.n	800609a <_printf_i+0x22e>
 8006072:	68e0      	ldr	r0, [r4, #12]
 8006074:	9b03      	ldr	r3, [sp, #12]
 8006076:	4298      	cmp	r0, r3
 8006078:	bfb8      	it	lt
 800607a:	4618      	movlt	r0, r3
 800607c:	e7a6      	b.n	8005fcc <_printf_i+0x160>
 800607e:	2301      	movs	r3, #1
 8006080:	4632      	mov	r2, r6
 8006082:	4649      	mov	r1, r9
 8006084:	4640      	mov	r0, r8
 8006086:	47d0      	blx	sl
 8006088:	3001      	adds	r0, #1
 800608a:	d09d      	beq.n	8005fc8 <_printf_i+0x15c>
 800608c:	3501      	adds	r5, #1
 800608e:	68e3      	ldr	r3, [r4, #12]
 8006090:	9903      	ldr	r1, [sp, #12]
 8006092:	1a5b      	subs	r3, r3, r1
 8006094:	42ab      	cmp	r3, r5
 8006096:	dcf2      	bgt.n	800607e <_printf_i+0x212>
 8006098:	e7eb      	b.n	8006072 <_printf_i+0x206>
 800609a:	2500      	movs	r5, #0
 800609c:	f104 0619 	add.w	r6, r4, #25
 80060a0:	e7f5      	b.n	800608e <_printf_i+0x222>
 80060a2:	bf00      	nop
 80060a4:	0800853a 	.word	0x0800853a
 80060a8:	0800854b 	.word	0x0800854b

080060ac <std>:
 80060ac:	2300      	movs	r3, #0
 80060ae:	b510      	push	{r4, lr}
 80060b0:	4604      	mov	r4, r0
 80060b2:	e9c0 3300 	strd	r3, r3, [r0]
 80060b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060ba:	6083      	str	r3, [r0, #8]
 80060bc:	8181      	strh	r1, [r0, #12]
 80060be:	6643      	str	r3, [r0, #100]	@ 0x64
 80060c0:	81c2      	strh	r2, [r0, #14]
 80060c2:	6183      	str	r3, [r0, #24]
 80060c4:	4619      	mov	r1, r3
 80060c6:	2208      	movs	r2, #8
 80060c8:	305c      	adds	r0, #92	@ 0x5c
 80060ca:	f000 f914 	bl	80062f6 <memset>
 80060ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006104 <std+0x58>)
 80060d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80060d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006108 <std+0x5c>)
 80060d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060d6:	4b0d      	ldr	r3, [pc, #52]	@ (800610c <std+0x60>)
 80060d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060da:	4b0d      	ldr	r3, [pc, #52]	@ (8006110 <std+0x64>)
 80060dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80060de:	4b0d      	ldr	r3, [pc, #52]	@ (8006114 <std+0x68>)
 80060e0:	6224      	str	r4, [r4, #32]
 80060e2:	429c      	cmp	r4, r3
 80060e4:	d006      	beq.n	80060f4 <std+0x48>
 80060e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060ea:	4294      	cmp	r4, r2
 80060ec:	d002      	beq.n	80060f4 <std+0x48>
 80060ee:	33d0      	adds	r3, #208	@ 0xd0
 80060f0:	429c      	cmp	r4, r3
 80060f2:	d105      	bne.n	8006100 <std+0x54>
 80060f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060fc:	f000 b978 	b.w	80063f0 <__retarget_lock_init_recursive>
 8006100:	bd10      	pop	{r4, pc}
 8006102:	bf00      	nop
 8006104:	08006271 	.word	0x08006271
 8006108:	08006293 	.word	0x08006293
 800610c:	080062cb 	.word	0x080062cb
 8006110:	080062ef 	.word	0x080062ef
 8006114:	200003d8 	.word	0x200003d8

08006118 <stdio_exit_handler>:
 8006118:	4a02      	ldr	r2, [pc, #8]	@ (8006124 <stdio_exit_handler+0xc>)
 800611a:	4903      	ldr	r1, [pc, #12]	@ (8006128 <stdio_exit_handler+0x10>)
 800611c:	4803      	ldr	r0, [pc, #12]	@ (800612c <stdio_exit_handler+0x14>)
 800611e:	f000 b869 	b.w	80061f4 <_fwalk_sglue>
 8006122:	bf00      	nop
 8006124:	2000000c 	.word	0x2000000c
 8006128:	08007d4d 	.word	0x08007d4d
 800612c:	2000001c 	.word	0x2000001c

08006130 <cleanup_stdio>:
 8006130:	6841      	ldr	r1, [r0, #4]
 8006132:	4b0c      	ldr	r3, [pc, #48]	@ (8006164 <cleanup_stdio+0x34>)
 8006134:	4299      	cmp	r1, r3
 8006136:	b510      	push	{r4, lr}
 8006138:	4604      	mov	r4, r0
 800613a:	d001      	beq.n	8006140 <cleanup_stdio+0x10>
 800613c:	f001 fe06 	bl	8007d4c <_fflush_r>
 8006140:	68a1      	ldr	r1, [r4, #8]
 8006142:	4b09      	ldr	r3, [pc, #36]	@ (8006168 <cleanup_stdio+0x38>)
 8006144:	4299      	cmp	r1, r3
 8006146:	d002      	beq.n	800614e <cleanup_stdio+0x1e>
 8006148:	4620      	mov	r0, r4
 800614a:	f001 fdff 	bl	8007d4c <_fflush_r>
 800614e:	68e1      	ldr	r1, [r4, #12]
 8006150:	4b06      	ldr	r3, [pc, #24]	@ (800616c <cleanup_stdio+0x3c>)
 8006152:	4299      	cmp	r1, r3
 8006154:	d004      	beq.n	8006160 <cleanup_stdio+0x30>
 8006156:	4620      	mov	r0, r4
 8006158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800615c:	f001 bdf6 	b.w	8007d4c <_fflush_r>
 8006160:	bd10      	pop	{r4, pc}
 8006162:	bf00      	nop
 8006164:	200003d8 	.word	0x200003d8
 8006168:	20000440 	.word	0x20000440
 800616c:	200004a8 	.word	0x200004a8

08006170 <global_stdio_init.part.0>:
 8006170:	b510      	push	{r4, lr}
 8006172:	4b0b      	ldr	r3, [pc, #44]	@ (80061a0 <global_stdio_init.part.0+0x30>)
 8006174:	4c0b      	ldr	r4, [pc, #44]	@ (80061a4 <global_stdio_init.part.0+0x34>)
 8006176:	4a0c      	ldr	r2, [pc, #48]	@ (80061a8 <global_stdio_init.part.0+0x38>)
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	4620      	mov	r0, r4
 800617c:	2200      	movs	r2, #0
 800617e:	2104      	movs	r1, #4
 8006180:	f7ff ff94 	bl	80060ac <std>
 8006184:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006188:	2201      	movs	r2, #1
 800618a:	2109      	movs	r1, #9
 800618c:	f7ff ff8e 	bl	80060ac <std>
 8006190:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006194:	2202      	movs	r2, #2
 8006196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800619a:	2112      	movs	r1, #18
 800619c:	f7ff bf86 	b.w	80060ac <std>
 80061a0:	20000510 	.word	0x20000510
 80061a4:	200003d8 	.word	0x200003d8
 80061a8:	08006119 	.word	0x08006119

080061ac <__sfp_lock_acquire>:
 80061ac:	4801      	ldr	r0, [pc, #4]	@ (80061b4 <__sfp_lock_acquire+0x8>)
 80061ae:	f000 b920 	b.w	80063f2 <__retarget_lock_acquire_recursive>
 80061b2:	bf00      	nop
 80061b4:	20000519 	.word	0x20000519

080061b8 <__sfp_lock_release>:
 80061b8:	4801      	ldr	r0, [pc, #4]	@ (80061c0 <__sfp_lock_release+0x8>)
 80061ba:	f000 b91b 	b.w	80063f4 <__retarget_lock_release_recursive>
 80061be:	bf00      	nop
 80061c0:	20000519 	.word	0x20000519

080061c4 <__sinit>:
 80061c4:	b510      	push	{r4, lr}
 80061c6:	4604      	mov	r4, r0
 80061c8:	f7ff fff0 	bl	80061ac <__sfp_lock_acquire>
 80061cc:	6a23      	ldr	r3, [r4, #32]
 80061ce:	b11b      	cbz	r3, 80061d8 <__sinit+0x14>
 80061d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061d4:	f7ff bff0 	b.w	80061b8 <__sfp_lock_release>
 80061d8:	4b04      	ldr	r3, [pc, #16]	@ (80061ec <__sinit+0x28>)
 80061da:	6223      	str	r3, [r4, #32]
 80061dc:	4b04      	ldr	r3, [pc, #16]	@ (80061f0 <__sinit+0x2c>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1f5      	bne.n	80061d0 <__sinit+0xc>
 80061e4:	f7ff ffc4 	bl	8006170 <global_stdio_init.part.0>
 80061e8:	e7f2      	b.n	80061d0 <__sinit+0xc>
 80061ea:	bf00      	nop
 80061ec:	08006131 	.word	0x08006131
 80061f0:	20000510 	.word	0x20000510

080061f4 <_fwalk_sglue>:
 80061f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061f8:	4607      	mov	r7, r0
 80061fa:	4688      	mov	r8, r1
 80061fc:	4614      	mov	r4, r2
 80061fe:	2600      	movs	r6, #0
 8006200:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006204:	f1b9 0901 	subs.w	r9, r9, #1
 8006208:	d505      	bpl.n	8006216 <_fwalk_sglue+0x22>
 800620a:	6824      	ldr	r4, [r4, #0]
 800620c:	2c00      	cmp	r4, #0
 800620e:	d1f7      	bne.n	8006200 <_fwalk_sglue+0xc>
 8006210:	4630      	mov	r0, r6
 8006212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006216:	89ab      	ldrh	r3, [r5, #12]
 8006218:	2b01      	cmp	r3, #1
 800621a:	d907      	bls.n	800622c <_fwalk_sglue+0x38>
 800621c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006220:	3301      	adds	r3, #1
 8006222:	d003      	beq.n	800622c <_fwalk_sglue+0x38>
 8006224:	4629      	mov	r1, r5
 8006226:	4638      	mov	r0, r7
 8006228:	47c0      	blx	r8
 800622a:	4306      	orrs	r6, r0
 800622c:	3568      	adds	r5, #104	@ 0x68
 800622e:	e7e9      	b.n	8006204 <_fwalk_sglue+0x10>

08006230 <siprintf>:
 8006230:	b40e      	push	{r1, r2, r3}
 8006232:	b500      	push	{lr}
 8006234:	b09c      	sub	sp, #112	@ 0x70
 8006236:	ab1d      	add	r3, sp, #116	@ 0x74
 8006238:	9002      	str	r0, [sp, #8]
 800623a:	9006      	str	r0, [sp, #24]
 800623c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006240:	4809      	ldr	r0, [pc, #36]	@ (8006268 <siprintf+0x38>)
 8006242:	9107      	str	r1, [sp, #28]
 8006244:	9104      	str	r1, [sp, #16]
 8006246:	4909      	ldr	r1, [pc, #36]	@ (800626c <siprintf+0x3c>)
 8006248:	f853 2b04 	ldr.w	r2, [r3], #4
 800624c:	9105      	str	r1, [sp, #20]
 800624e:	6800      	ldr	r0, [r0, #0]
 8006250:	9301      	str	r3, [sp, #4]
 8006252:	a902      	add	r1, sp, #8
 8006254:	f001 fbfa 	bl	8007a4c <_svfiprintf_r>
 8006258:	9b02      	ldr	r3, [sp, #8]
 800625a:	2200      	movs	r2, #0
 800625c:	701a      	strb	r2, [r3, #0]
 800625e:	b01c      	add	sp, #112	@ 0x70
 8006260:	f85d eb04 	ldr.w	lr, [sp], #4
 8006264:	b003      	add	sp, #12
 8006266:	4770      	bx	lr
 8006268:	20000018 	.word	0x20000018
 800626c:	ffff0208 	.word	0xffff0208

08006270 <__sread>:
 8006270:	b510      	push	{r4, lr}
 8006272:	460c      	mov	r4, r1
 8006274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006278:	f000 f86c 	bl	8006354 <_read_r>
 800627c:	2800      	cmp	r0, #0
 800627e:	bfab      	itete	ge
 8006280:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006282:	89a3      	ldrhlt	r3, [r4, #12]
 8006284:	181b      	addge	r3, r3, r0
 8006286:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800628a:	bfac      	ite	ge
 800628c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800628e:	81a3      	strhlt	r3, [r4, #12]
 8006290:	bd10      	pop	{r4, pc}

08006292 <__swrite>:
 8006292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006296:	461f      	mov	r7, r3
 8006298:	898b      	ldrh	r3, [r1, #12]
 800629a:	05db      	lsls	r3, r3, #23
 800629c:	4605      	mov	r5, r0
 800629e:	460c      	mov	r4, r1
 80062a0:	4616      	mov	r6, r2
 80062a2:	d505      	bpl.n	80062b0 <__swrite+0x1e>
 80062a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062a8:	2302      	movs	r3, #2
 80062aa:	2200      	movs	r2, #0
 80062ac:	f000 f840 	bl	8006330 <_lseek_r>
 80062b0:	89a3      	ldrh	r3, [r4, #12]
 80062b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062ba:	81a3      	strh	r3, [r4, #12]
 80062bc:	4632      	mov	r2, r6
 80062be:	463b      	mov	r3, r7
 80062c0:	4628      	mov	r0, r5
 80062c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062c6:	f000 b857 	b.w	8006378 <_write_r>

080062ca <__sseek>:
 80062ca:	b510      	push	{r4, lr}
 80062cc:	460c      	mov	r4, r1
 80062ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062d2:	f000 f82d 	bl	8006330 <_lseek_r>
 80062d6:	1c43      	adds	r3, r0, #1
 80062d8:	89a3      	ldrh	r3, [r4, #12]
 80062da:	bf15      	itete	ne
 80062dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062e6:	81a3      	strheq	r3, [r4, #12]
 80062e8:	bf18      	it	ne
 80062ea:	81a3      	strhne	r3, [r4, #12]
 80062ec:	bd10      	pop	{r4, pc}

080062ee <__sclose>:
 80062ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062f2:	f000 b80d 	b.w	8006310 <_close_r>

080062f6 <memset>:
 80062f6:	4402      	add	r2, r0
 80062f8:	4603      	mov	r3, r0
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d100      	bne.n	8006300 <memset+0xa>
 80062fe:	4770      	bx	lr
 8006300:	f803 1b01 	strb.w	r1, [r3], #1
 8006304:	e7f9      	b.n	80062fa <memset+0x4>
	...

08006308 <_localeconv_r>:
 8006308:	4800      	ldr	r0, [pc, #0]	@ (800630c <_localeconv_r+0x4>)
 800630a:	4770      	bx	lr
 800630c:	20000158 	.word	0x20000158

08006310 <_close_r>:
 8006310:	b538      	push	{r3, r4, r5, lr}
 8006312:	4d06      	ldr	r5, [pc, #24]	@ (800632c <_close_r+0x1c>)
 8006314:	2300      	movs	r3, #0
 8006316:	4604      	mov	r4, r0
 8006318:	4608      	mov	r0, r1
 800631a:	602b      	str	r3, [r5, #0]
 800631c:	f7fb fb93 	bl	8001a46 <_close>
 8006320:	1c43      	adds	r3, r0, #1
 8006322:	d102      	bne.n	800632a <_close_r+0x1a>
 8006324:	682b      	ldr	r3, [r5, #0]
 8006326:	b103      	cbz	r3, 800632a <_close_r+0x1a>
 8006328:	6023      	str	r3, [r4, #0]
 800632a:	bd38      	pop	{r3, r4, r5, pc}
 800632c:	20000514 	.word	0x20000514

08006330 <_lseek_r>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	4d07      	ldr	r5, [pc, #28]	@ (8006350 <_lseek_r+0x20>)
 8006334:	4604      	mov	r4, r0
 8006336:	4608      	mov	r0, r1
 8006338:	4611      	mov	r1, r2
 800633a:	2200      	movs	r2, #0
 800633c:	602a      	str	r2, [r5, #0]
 800633e:	461a      	mov	r2, r3
 8006340:	f7fb fba8 	bl	8001a94 <_lseek>
 8006344:	1c43      	adds	r3, r0, #1
 8006346:	d102      	bne.n	800634e <_lseek_r+0x1e>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	b103      	cbz	r3, 800634e <_lseek_r+0x1e>
 800634c:	6023      	str	r3, [r4, #0]
 800634e:	bd38      	pop	{r3, r4, r5, pc}
 8006350:	20000514 	.word	0x20000514

08006354 <_read_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	4d07      	ldr	r5, [pc, #28]	@ (8006374 <_read_r+0x20>)
 8006358:	4604      	mov	r4, r0
 800635a:	4608      	mov	r0, r1
 800635c:	4611      	mov	r1, r2
 800635e:	2200      	movs	r2, #0
 8006360:	602a      	str	r2, [r5, #0]
 8006362:	461a      	mov	r2, r3
 8006364:	f7fb fb36 	bl	80019d4 <_read>
 8006368:	1c43      	adds	r3, r0, #1
 800636a:	d102      	bne.n	8006372 <_read_r+0x1e>
 800636c:	682b      	ldr	r3, [r5, #0]
 800636e:	b103      	cbz	r3, 8006372 <_read_r+0x1e>
 8006370:	6023      	str	r3, [r4, #0]
 8006372:	bd38      	pop	{r3, r4, r5, pc}
 8006374:	20000514 	.word	0x20000514

08006378 <_write_r>:
 8006378:	b538      	push	{r3, r4, r5, lr}
 800637a:	4d07      	ldr	r5, [pc, #28]	@ (8006398 <_write_r+0x20>)
 800637c:	4604      	mov	r4, r0
 800637e:	4608      	mov	r0, r1
 8006380:	4611      	mov	r1, r2
 8006382:	2200      	movs	r2, #0
 8006384:	602a      	str	r2, [r5, #0]
 8006386:	461a      	mov	r2, r3
 8006388:	f7fb fb41 	bl	8001a0e <_write>
 800638c:	1c43      	adds	r3, r0, #1
 800638e:	d102      	bne.n	8006396 <_write_r+0x1e>
 8006390:	682b      	ldr	r3, [r5, #0]
 8006392:	b103      	cbz	r3, 8006396 <_write_r+0x1e>
 8006394:	6023      	str	r3, [r4, #0]
 8006396:	bd38      	pop	{r3, r4, r5, pc}
 8006398:	20000514 	.word	0x20000514

0800639c <__errno>:
 800639c:	4b01      	ldr	r3, [pc, #4]	@ (80063a4 <__errno+0x8>)
 800639e:	6818      	ldr	r0, [r3, #0]
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	20000018 	.word	0x20000018

080063a8 <__libc_init_array>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	4d0d      	ldr	r5, [pc, #52]	@ (80063e0 <__libc_init_array+0x38>)
 80063ac:	4c0d      	ldr	r4, [pc, #52]	@ (80063e4 <__libc_init_array+0x3c>)
 80063ae:	1b64      	subs	r4, r4, r5
 80063b0:	10a4      	asrs	r4, r4, #2
 80063b2:	2600      	movs	r6, #0
 80063b4:	42a6      	cmp	r6, r4
 80063b6:	d109      	bne.n	80063cc <__libc_init_array+0x24>
 80063b8:	4d0b      	ldr	r5, [pc, #44]	@ (80063e8 <__libc_init_array+0x40>)
 80063ba:	4c0c      	ldr	r4, [pc, #48]	@ (80063ec <__libc_init_array+0x44>)
 80063bc:	f002 f864 	bl	8008488 <_init>
 80063c0:	1b64      	subs	r4, r4, r5
 80063c2:	10a4      	asrs	r4, r4, #2
 80063c4:	2600      	movs	r6, #0
 80063c6:	42a6      	cmp	r6, r4
 80063c8:	d105      	bne.n	80063d6 <__libc_init_array+0x2e>
 80063ca:	bd70      	pop	{r4, r5, r6, pc}
 80063cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80063d0:	4798      	blx	r3
 80063d2:	3601      	adds	r6, #1
 80063d4:	e7ee      	b.n	80063b4 <__libc_init_array+0xc>
 80063d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80063da:	4798      	blx	r3
 80063dc:	3601      	adds	r6, #1
 80063de:	e7f2      	b.n	80063c6 <__libc_init_array+0x1e>
 80063e0:	080088a0 	.word	0x080088a0
 80063e4:	080088a0 	.word	0x080088a0
 80063e8:	080088a0 	.word	0x080088a0
 80063ec:	080088a4 	.word	0x080088a4

080063f0 <__retarget_lock_init_recursive>:
 80063f0:	4770      	bx	lr

080063f2 <__retarget_lock_acquire_recursive>:
 80063f2:	4770      	bx	lr

080063f4 <__retarget_lock_release_recursive>:
 80063f4:	4770      	bx	lr

080063f6 <quorem>:
 80063f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fa:	6903      	ldr	r3, [r0, #16]
 80063fc:	690c      	ldr	r4, [r1, #16]
 80063fe:	42a3      	cmp	r3, r4
 8006400:	4607      	mov	r7, r0
 8006402:	db7e      	blt.n	8006502 <quorem+0x10c>
 8006404:	3c01      	subs	r4, #1
 8006406:	f101 0814 	add.w	r8, r1, #20
 800640a:	00a3      	lsls	r3, r4, #2
 800640c:	f100 0514 	add.w	r5, r0, #20
 8006410:	9300      	str	r3, [sp, #0]
 8006412:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006416:	9301      	str	r3, [sp, #4]
 8006418:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800641c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006420:	3301      	adds	r3, #1
 8006422:	429a      	cmp	r2, r3
 8006424:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006428:	fbb2 f6f3 	udiv	r6, r2, r3
 800642c:	d32e      	bcc.n	800648c <quorem+0x96>
 800642e:	f04f 0a00 	mov.w	sl, #0
 8006432:	46c4      	mov	ip, r8
 8006434:	46ae      	mov	lr, r5
 8006436:	46d3      	mov	fp, sl
 8006438:	f85c 3b04 	ldr.w	r3, [ip], #4
 800643c:	b298      	uxth	r0, r3
 800643e:	fb06 a000 	mla	r0, r6, r0, sl
 8006442:	0c02      	lsrs	r2, r0, #16
 8006444:	0c1b      	lsrs	r3, r3, #16
 8006446:	fb06 2303 	mla	r3, r6, r3, r2
 800644a:	f8de 2000 	ldr.w	r2, [lr]
 800644e:	b280      	uxth	r0, r0
 8006450:	b292      	uxth	r2, r2
 8006452:	1a12      	subs	r2, r2, r0
 8006454:	445a      	add	r2, fp
 8006456:	f8de 0000 	ldr.w	r0, [lr]
 800645a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800645e:	b29b      	uxth	r3, r3
 8006460:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006464:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006468:	b292      	uxth	r2, r2
 800646a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800646e:	45e1      	cmp	r9, ip
 8006470:	f84e 2b04 	str.w	r2, [lr], #4
 8006474:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006478:	d2de      	bcs.n	8006438 <quorem+0x42>
 800647a:	9b00      	ldr	r3, [sp, #0]
 800647c:	58eb      	ldr	r3, [r5, r3]
 800647e:	b92b      	cbnz	r3, 800648c <quorem+0x96>
 8006480:	9b01      	ldr	r3, [sp, #4]
 8006482:	3b04      	subs	r3, #4
 8006484:	429d      	cmp	r5, r3
 8006486:	461a      	mov	r2, r3
 8006488:	d32f      	bcc.n	80064ea <quorem+0xf4>
 800648a:	613c      	str	r4, [r7, #16]
 800648c:	4638      	mov	r0, r7
 800648e:	f001 f979 	bl	8007784 <__mcmp>
 8006492:	2800      	cmp	r0, #0
 8006494:	db25      	blt.n	80064e2 <quorem+0xec>
 8006496:	4629      	mov	r1, r5
 8006498:	2000      	movs	r0, #0
 800649a:	f858 2b04 	ldr.w	r2, [r8], #4
 800649e:	f8d1 c000 	ldr.w	ip, [r1]
 80064a2:	fa1f fe82 	uxth.w	lr, r2
 80064a6:	fa1f f38c 	uxth.w	r3, ip
 80064aa:	eba3 030e 	sub.w	r3, r3, lr
 80064ae:	4403      	add	r3, r0
 80064b0:	0c12      	lsrs	r2, r2, #16
 80064b2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80064b6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064c0:	45c1      	cmp	r9, r8
 80064c2:	f841 3b04 	str.w	r3, [r1], #4
 80064c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80064ca:	d2e6      	bcs.n	800649a <quorem+0xa4>
 80064cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064d4:	b922      	cbnz	r2, 80064e0 <quorem+0xea>
 80064d6:	3b04      	subs	r3, #4
 80064d8:	429d      	cmp	r5, r3
 80064da:	461a      	mov	r2, r3
 80064dc:	d30b      	bcc.n	80064f6 <quorem+0x100>
 80064de:	613c      	str	r4, [r7, #16]
 80064e0:	3601      	adds	r6, #1
 80064e2:	4630      	mov	r0, r6
 80064e4:	b003      	add	sp, #12
 80064e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ea:	6812      	ldr	r2, [r2, #0]
 80064ec:	3b04      	subs	r3, #4
 80064ee:	2a00      	cmp	r2, #0
 80064f0:	d1cb      	bne.n	800648a <quorem+0x94>
 80064f2:	3c01      	subs	r4, #1
 80064f4:	e7c6      	b.n	8006484 <quorem+0x8e>
 80064f6:	6812      	ldr	r2, [r2, #0]
 80064f8:	3b04      	subs	r3, #4
 80064fa:	2a00      	cmp	r2, #0
 80064fc:	d1ef      	bne.n	80064de <quorem+0xe8>
 80064fe:	3c01      	subs	r4, #1
 8006500:	e7ea      	b.n	80064d8 <quorem+0xe2>
 8006502:	2000      	movs	r0, #0
 8006504:	e7ee      	b.n	80064e4 <quorem+0xee>
	...

08006508 <_dtoa_r>:
 8006508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800650c:	69c7      	ldr	r7, [r0, #28]
 800650e:	b099      	sub	sp, #100	@ 0x64
 8006510:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006514:	ec55 4b10 	vmov	r4, r5, d0
 8006518:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800651a:	9109      	str	r1, [sp, #36]	@ 0x24
 800651c:	4683      	mov	fp, r0
 800651e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006520:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006522:	b97f      	cbnz	r7, 8006544 <_dtoa_r+0x3c>
 8006524:	2010      	movs	r0, #16
 8006526:	f000 fdfd 	bl	8007124 <malloc>
 800652a:	4602      	mov	r2, r0
 800652c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006530:	b920      	cbnz	r0, 800653c <_dtoa_r+0x34>
 8006532:	4ba7      	ldr	r3, [pc, #668]	@ (80067d0 <_dtoa_r+0x2c8>)
 8006534:	21ef      	movs	r1, #239	@ 0xef
 8006536:	48a7      	ldr	r0, [pc, #668]	@ (80067d4 <_dtoa_r+0x2cc>)
 8006538:	f001 fc68 	bl	8007e0c <__assert_func>
 800653c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006540:	6007      	str	r7, [r0, #0]
 8006542:	60c7      	str	r7, [r0, #12]
 8006544:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006548:	6819      	ldr	r1, [r3, #0]
 800654a:	b159      	cbz	r1, 8006564 <_dtoa_r+0x5c>
 800654c:	685a      	ldr	r2, [r3, #4]
 800654e:	604a      	str	r2, [r1, #4]
 8006550:	2301      	movs	r3, #1
 8006552:	4093      	lsls	r3, r2
 8006554:	608b      	str	r3, [r1, #8]
 8006556:	4658      	mov	r0, fp
 8006558:	f000 feda 	bl	8007310 <_Bfree>
 800655c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006560:	2200      	movs	r2, #0
 8006562:	601a      	str	r2, [r3, #0]
 8006564:	1e2b      	subs	r3, r5, #0
 8006566:	bfb9      	ittee	lt
 8006568:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800656c:	9303      	strlt	r3, [sp, #12]
 800656e:	2300      	movge	r3, #0
 8006570:	6033      	strge	r3, [r6, #0]
 8006572:	9f03      	ldr	r7, [sp, #12]
 8006574:	4b98      	ldr	r3, [pc, #608]	@ (80067d8 <_dtoa_r+0x2d0>)
 8006576:	bfbc      	itt	lt
 8006578:	2201      	movlt	r2, #1
 800657a:	6032      	strlt	r2, [r6, #0]
 800657c:	43bb      	bics	r3, r7
 800657e:	d112      	bne.n	80065a6 <_dtoa_r+0x9e>
 8006580:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006582:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006586:	6013      	str	r3, [r2, #0]
 8006588:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800658c:	4323      	orrs	r3, r4
 800658e:	f000 854d 	beq.w	800702c <_dtoa_r+0xb24>
 8006592:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006594:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80067ec <_dtoa_r+0x2e4>
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 854f 	beq.w	800703c <_dtoa_r+0xb34>
 800659e:	f10a 0303 	add.w	r3, sl, #3
 80065a2:	f000 bd49 	b.w	8007038 <_dtoa_r+0xb30>
 80065a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80065aa:	2200      	movs	r2, #0
 80065ac:	ec51 0b17 	vmov	r0, r1, d7
 80065b0:	2300      	movs	r3, #0
 80065b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80065b6:	f7fa fa87 	bl	8000ac8 <__aeabi_dcmpeq>
 80065ba:	4680      	mov	r8, r0
 80065bc:	b158      	cbz	r0, 80065d6 <_dtoa_r+0xce>
 80065be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80065c0:	2301      	movs	r3, #1
 80065c2:	6013      	str	r3, [r2, #0]
 80065c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80065c6:	b113      	cbz	r3, 80065ce <_dtoa_r+0xc6>
 80065c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80065ca:	4b84      	ldr	r3, [pc, #528]	@ (80067dc <_dtoa_r+0x2d4>)
 80065cc:	6013      	str	r3, [r2, #0]
 80065ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80067f0 <_dtoa_r+0x2e8>
 80065d2:	f000 bd33 	b.w	800703c <_dtoa_r+0xb34>
 80065d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80065da:	aa16      	add	r2, sp, #88	@ 0x58
 80065dc:	a917      	add	r1, sp, #92	@ 0x5c
 80065de:	4658      	mov	r0, fp
 80065e0:	f001 f980 	bl	80078e4 <__d2b>
 80065e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80065e8:	4681      	mov	r9, r0
 80065ea:	2e00      	cmp	r6, #0
 80065ec:	d077      	beq.n	80066de <_dtoa_r+0x1d6>
 80065ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80065f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006600:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006604:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006608:	4619      	mov	r1, r3
 800660a:	2200      	movs	r2, #0
 800660c:	4b74      	ldr	r3, [pc, #464]	@ (80067e0 <_dtoa_r+0x2d8>)
 800660e:	f7f9 fe3b 	bl	8000288 <__aeabi_dsub>
 8006612:	a369      	add	r3, pc, #420	@ (adr r3, 80067b8 <_dtoa_r+0x2b0>)
 8006614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006618:	f7f9 ffee 	bl	80005f8 <__aeabi_dmul>
 800661c:	a368      	add	r3, pc, #416	@ (adr r3, 80067c0 <_dtoa_r+0x2b8>)
 800661e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006622:	f7f9 fe33 	bl	800028c <__adddf3>
 8006626:	4604      	mov	r4, r0
 8006628:	4630      	mov	r0, r6
 800662a:	460d      	mov	r5, r1
 800662c:	f7f9 ff7a 	bl	8000524 <__aeabi_i2d>
 8006630:	a365      	add	r3, pc, #404	@ (adr r3, 80067c8 <_dtoa_r+0x2c0>)
 8006632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006636:	f7f9 ffdf 	bl	80005f8 <__aeabi_dmul>
 800663a:	4602      	mov	r2, r0
 800663c:	460b      	mov	r3, r1
 800663e:	4620      	mov	r0, r4
 8006640:	4629      	mov	r1, r5
 8006642:	f7f9 fe23 	bl	800028c <__adddf3>
 8006646:	4604      	mov	r4, r0
 8006648:	460d      	mov	r5, r1
 800664a:	f7fa fa85 	bl	8000b58 <__aeabi_d2iz>
 800664e:	2200      	movs	r2, #0
 8006650:	4607      	mov	r7, r0
 8006652:	2300      	movs	r3, #0
 8006654:	4620      	mov	r0, r4
 8006656:	4629      	mov	r1, r5
 8006658:	f7fa fa40 	bl	8000adc <__aeabi_dcmplt>
 800665c:	b140      	cbz	r0, 8006670 <_dtoa_r+0x168>
 800665e:	4638      	mov	r0, r7
 8006660:	f7f9 ff60 	bl	8000524 <__aeabi_i2d>
 8006664:	4622      	mov	r2, r4
 8006666:	462b      	mov	r3, r5
 8006668:	f7fa fa2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800666c:	b900      	cbnz	r0, 8006670 <_dtoa_r+0x168>
 800666e:	3f01      	subs	r7, #1
 8006670:	2f16      	cmp	r7, #22
 8006672:	d851      	bhi.n	8006718 <_dtoa_r+0x210>
 8006674:	4b5b      	ldr	r3, [pc, #364]	@ (80067e4 <_dtoa_r+0x2dc>)
 8006676:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800667a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006682:	f7fa fa2b 	bl	8000adc <__aeabi_dcmplt>
 8006686:	2800      	cmp	r0, #0
 8006688:	d048      	beq.n	800671c <_dtoa_r+0x214>
 800668a:	3f01      	subs	r7, #1
 800668c:	2300      	movs	r3, #0
 800668e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006690:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006692:	1b9b      	subs	r3, r3, r6
 8006694:	1e5a      	subs	r2, r3, #1
 8006696:	bf44      	itt	mi
 8006698:	f1c3 0801 	rsbmi	r8, r3, #1
 800669c:	2300      	movmi	r3, #0
 800669e:	9208      	str	r2, [sp, #32]
 80066a0:	bf54      	ite	pl
 80066a2:	f04f 0800 	movpl.w	r8, #0
 80066a6:	9308      	strmi	r3, [sp, #32]
 80066a8:	2f00      	cmp	r7, #0
 80066aa:	db39      	blt.n	8006720 <_dtoa_r+0x218>
 80066ac:	9b08      	ldr	r3, [sp, #32]
 80066ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 80066b0:	443b      	add	r3, r7
 80066b2:	9308      	str	r3, [sp, #32]
 80066b4:	2300      	movs	r3, #0
 80066b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80066b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ba:	2b09      	cmp	r3, #9
 80066bc:	d864      	bhi.n	8006788 <_dtoa_r+0x280>
 80066be:	2b05      	cmp	r3, #5
 80066c0:	bfc4      	itt	gt
 80066c2:	3b04      	subgt	r3, #4
 80066c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	f1a3 0302 	sub.w	r3, r3, #2
 80066cc:	bfcc      	ite	gt
 80066ce:	2400      	movgt	r4, #0
 80066d0:	2401      	movle	r4, #1
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	d863      	bhi.n	800679e <_dtoa_r+0x296>
 80066d6:	e8df f003 	tbb	[pc, r3]
 80066da:	372a      	.short	0x372a
 80066dc:	5535      	.short	0x5535
 80066de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80066e2:	441e      	add	r6, r3
 80066e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	bfc1      	itttt	gt
 80066ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80066f0:	409f      	lslgt	r7, r3
 80066f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80066f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80066fa:	bfd6      	itet	le
 80066fc:	f1c3 0320 	rsble	r3, r3, #32
 8006700:	ea47 0003 	orrgt.w	r0, r7, r3
 8006704:	fa04 f003 	lslle.w	r0, r4, r3
 8006708:	f7f9 fefc 	bl	8000504 <__aeabi_ui2d>
 800670c:	2201      	movs	r2, #1
 800670e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006712:	3e01      	subs	r6, #1
 8006714:	9214      	str	r2, [sp, #80]	@ 0x50
 8006716:	e777      	b.n	8006608 <_dtoa_r+0x100>
 8006718:	2301      	movs	r3, #1
 800671a:	e7b8      	b.n	800668e <_dtoa_r+0x186>
 800671c:	9012      	str	r0, [sp, #72]	@ 0x48
 800671e:	e7b7      	b.n	8006690 <_dtoa_r+0x188>
 8006720:	427b      	negs	r3, r7
 8006722:	930a      	str	r3, [sp, #40]	@ 0x28
 8006724:	2300      	movs	r3, #0
 8006726:	eba8 0807 	sub.w	r8, r8, r7
 800672a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800672c:	e7c4      	b.n	80066b8 <_dtoa_r+0x1b0>
 800672e:	2300      	movs	r3, #0
 8006730:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006732:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006734:	2b00      	cmp	r3, #0
 8006736:	dc35      	bgt.n	80067a4 <_dtoa_r+0x29c>
 8006738:	2301      	movs	r3, #1
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	9307      	str	r3, [sp, #28]
 800673e:	461a      	mov	r2, r3
 8006740:	920e      	str	r2, [sp, #56]	@ 0x38
 8006742:	e00b      	b.n	800675c <_dtoa_r+0x254>
 8006744:	2301      	movs	r3, #1
 8006746:	e7f3      	b.n	8006730 <_dtoa_r+0x228>
 8006748:	2300      	movs	r3, #0
 800674a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800674c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800674e:	18fb      	adds	r3, r7, r3
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	3301      	adds	r3, #1
 8006754:	2b01      	cmp	r3, #1
 8006756:	9307      	str	r3, [sp, #28]
 8006758:	bfb8      	it	lt
 800675a:	2301      	movlt	r3, #1
 800675c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006760:	2100      	movs	r1, #0
 8006762:	2204      	movs	r2, #4
 8006764:	f102 0514 	add.w	r5, r2, #20
 8006768:	429d      	cmp	r5, r3
 800676a:	d91f      	bls.n	80067ac <_dtoa_r+0x2a4>
 800676c:	6041      	str	r1, [r0, #4]
 800676e:	4658      	mov	r0, fp
 8006770:	f000 fd8e 	bl	8007290 <_Balloc>
 8006774:	4682      	mov	sl, r0
 8006776:	2800      	cmp	r0, #0
 8006778:	d13c      	bne.n	80067f4 <_dtoa_r+0x2ec>
 800677a:	4b1b      	ldr	r3, [pc, #108]	@ (80067e8 <_dtoa_r+0x2e0>)
 800677c:	4602      	mov	r2, r0
 800677e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006782:	e6d8      	b.n	8006536 <_dtoa_r+0x2e>
 8006784:	2301      	movs	r3, #1
 8006786:	e7e0      	b.n	800674a <_dtoa_r+0x242>
 8006788:	2401      	movs	r4, #1
 800678a:	2300      	movs	r3, #0
 800678c:	9309      	str	r3, [sp, #36]	@ 0x24
 800678e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006790:	f04f 33ff 	mov.w	r3, #4294967295
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	9307      	str	r3, [sp, #28]
 8006798:	2200      	movs	r2, #0
 800679a:	2312      	movs	r3, #18
 800679c:	e7d0      	b.n	8006740 <_dtoa_r+0x238>
 800679e:	2301      	movs	r3, #1
 80067a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067a2:	e7f5      	b.n	8006790 <_dtoa_r+0x288>
 80067a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	9307      	str	r3, [sp, #28]
 80067aa:	e7d7      	b.n	800675c <_dtoa_r+0x254>
 80067ac:	3101      	adds	r1, #1
 80067ae:	0052      	lsls	r2, r2, #1
 80067b0:	e7d8      	b.n	8006764 <_dtoa_r+0x25c>
 80067b2:	bf00      	nop
 80067b4:	f3af 8000 	nop.w
 80067b8:	636f4361 	.word	0x636f4361
 80067bc:	3fd287a7 	.word	0x3fd287a7
 80067c0:	8b60c8b3 	.word	0x8b60c8b3
 80067c4:	3fc68a28 	.word	0x3fc68a28
 80067c8:	509f79fb 	.word	0x509f79fb
 80067cc:	3fd34413 	.word	0x3fd34413
 80067d0:	08008569 	.word	0x08008569
 80067d4:	08008580 	.word	0x08008580
 80067d8:	7ff00000 	.word	0x7ff00000
 80067dc:	08008539 	.word	0x08008539
 80067e0:	3ff80000 	.word	0x3ff80000
 80067e4:	08008678 	.word	0x08008678
 80067e8:	080085d8 	.word	0x080085d8
 80067ec:	08008565 	.word	0x08008565
 80067f0:	08008538 	.word	0x08008538
 80067f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067f8:	6018      	str	r0, [r3, #0]
 80067fa:	9b07      	ldr	r3, [sp, #28]
 80067fc:	2b0e      	cmp	r3, #14
 80067fe:	f200 80a4 	bhi.w	800694a <_dtoa_r+0x442>
 8006802:	2c00      	cmp	r4, #0
 8006804:	f000 80a1 	beq.w	800694a <_dtoa_r+0x442>
 8006808:	2f00      	cmp	r7, #0
 800680a:	dd33      	ble.n	8006874 <_dtoa_r+0x36c>
 800680c:	4bad      	ldr	r3, [pc, #692]	@ (8006ac4 <_dtoa_r+0x5bc>)
 800680e:	f007 020f 	and.w	r2, r7, #15
 8006812:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006816:	ed93 7b00 	vldr	d7, [r3]
 800681a:	05f8      	lsls	r0, r7, #23
 800681c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006820:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006824:	d516      	bpl.n	8006854 <_dtoa_r+0x34c>
 8006826:	4ba8      	ldr	r3, [pc, #672]	@ (8006ac8 <_dtoa_r+0x5c0>)
 8006828:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800682c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006830:	f7fa f80c 	bl	800084c <__aeabi_ddiv>
 8006834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006838:	f004 040f 	and.w	r4, r4, #15
 800683c:	2603      	movs	r6, #3
 800683e:	4da2      	ldr	r5, [pc, #648]	@ (8006ac8 <_dtoa_r+0x5c0>)
 8006840:	b954      	cbnz	r4, 8006858 <_dtoa_r+0x350>
 8006842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800684a:	f7f9 ffff 	bl	800084c <__aeabi_ddiv>
 800684e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006852:	e028      	b.n	80068a6 <_dtoa_r+0x39e>
 8006854:	2602      	movs	r6, #2
 8006856:	e7f2      	b.n	800683e <_dtoa_r+0x336>
 8006858:	07e1      	lsls	r1, r4, #31
 800685a:	d508      	bpl.n	800686e <_dtoa_r+0x366>
 800685c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006860:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006864:	f7f9 fec8 	bl	80005f8 <__aeabi_dmul>
 8006868:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800686c:	3601      	adds	r6, #1
 800686e:	1064      	asrs	r4, r4, #1
 8006870:	3508      	adds	r5, #8
 8006872:	e7e5      	b.n	8006840 <_dtoa_r+0x338>
 8006874:	f000 80d2 	beq.w	8006a1c <_dtoa_r+0x514>
 8006878:	427c      	negs	r4, r7
 800687a:	4b92      	ldr	r3, [pc, #584]	@ (8006ac4 <_dtoa_r+0x5bc>)
 800687c:	4d92      	ldr	r5, [pc, #584]	@ (8006ac8 <_dtoa_r+0x5c0>)
 800687e:	f004 020f 	and.w	r2, r4, #15
 8006882:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800688e:	f7f9 feb3 	bl	80005f8 <__aeabi_dmul>
 8006892:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006896:	1124      	asrs	r4, r4, #4
 8006898:	2300      	movs	r3, #0
 800689a:	2602      	movs	r6, #2
 800689c:	2c00      	cmp	r4, #0
 800689e:	f040 80b2 	bne.w	8006a06 <_dtoa_r+0x4fe>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1d3      	bne.n	800684e <_dtoa_r+0x346>
 80068a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80068a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f000 80b7 	beq.w	8006a20 <_dtoa_r+0x518>
 80068b2:	4b86      	ldr	r3, [pc, #536]	@ (8006acc <_dtoa_r+0x5c4>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	4620      	mov	r0, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	f7fa f90f 	bl	8000adc <__aeabi_dcmplt>
 80068be:	2800      	cmp	r0, #0
 80068c0:	f000 80ae 	beq.w	8006a20 <_dtoa_r+0x518>
 80068c4:	9b07      	ldr	r3, [sp, #28]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f000 80aa 	beq.w	8006a20 <_dtoa_r+0x518>
 80068cc:	9b00      	ldr	r3, [sp, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	dd37      	ble.n	8006942 <_dtoa_r+0x43a>
 80068d2:	1e7b      	subs	r3, r7, #1
 80068d4:	9304      	str	r3, [sp, #16]
 80068d6:	4620      	mov	r0, r4
 80068d8:	4b7d      	ldr	r3, [pc, #500]	@ (8006ad0 <_dtoa_r+0x5c8>)
 80068da:	2200      	movs	r2, #0
 80068dc:	4629      	mov	r1, r5
 80068de:	f7f9 fe8b 	bl	80005f8 <__aeabi_dmul>
 80068e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068e6:	9c00      	ldr	r4, [sp, #0]
 80068e8:	3601      	adds	r6, #1
 80068ea:	4630      	mov	r0, r6
 80068ec:	f7f9 fe1a 	bl	8000524 <__aeabi_i2d>
 80068f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068f4:	f7f9 fe80 	bl	80005f8 <__aeabi_dmul>
 80068f8:	4b76      	ldr	r3, [pc, #472]	@ (8006ad4 <_dtoa_r+0x5cc>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	f7f9 fcc6 	bl	800028c <__adddf3>
 8006900:	4605      	mov	r5, r0
 8006902:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006906:	2c00      	cmp	r4, #0
 8006908:	f040 808d 	bne.w	8006a26 <_dtoa_r+0x51e>
 800690c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006910:	4b71      	ldr	r3, [pc, #452]	@ (8006ad8 <_dtoa_r+0x5d0>)
 8006912:	2200      	movs	r2, #0
 8006914:	f7f9 fcb8 	bl	8000288 <__aeabi_dsub>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006920:	462a      	mov	r2, r5
 8006922:	4633      	mov	r3, r6
 8006924:	f7fa f8f8 	bl	8000b18 <__aeabi_dcmpgt>
 8006928:	2800      	cmp	r0, #0
 800692a:	f040 828b 	bne.w	8006e44 <_dtoa_r+0x93c>
 800692e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006932:	462a      	mov	r2, r5
 8006934:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006938:	f7fa f8d0 	bl	8000adc <__aeabi_dcmplt>
 800693c:	2800      	cmp	r0, #0
 800693e:	f040 8128 	bne.w	8006b92 <_dtoa_r+0x68a>
 8006942:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006946:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800694a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800694c:	2b00      	cmp	r3, #0
 800694e:	f2c0 815a 	blt.w	8006c06 <_dtoa_r+0x6fe>
 8006952:	2f0e      	cmp	r7, #14
 8006954:	f300 8157 	bgt.w	8006c06 <_dtoa_r+0x6fe>
 8006958:	4b5a      	ldr	r3, [pc, #360]	@ (8006ac4 <_dtoa_r+0x5bc>)
 800695a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800695e:	ed93 7b00 	vldr	d7, [r3]
 8006962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006964:	2b00      	cmp	r3, #0
 8006966:	ed8d 7b00 	vstr	d7, [sp]
 800696a:	da03      	bge.n	8006974 <_dtoa_r+0x46c>
 800696c:	9b07      	ldr	r3, [sp, #28]
 800696e:	2b00      	cmp	r3, #0
 8006970:	f340 8101 	ble.w	8006b76 <_dtoa_r+0x66e>
 8006974:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006978:	4656      	mov	r6, sl
 800697a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800697e:	4620      	mov	r0, r4
 8006980:	4629      	mov	r1, r5
 8006982:	f7f9 ff63 	bl	800084c <__aeabi_ddiv>
 8006986:	f7fa f8e7 	bl	8000b58 <__aeabi_d2iz>
 800698a:	4680      	mov	r8, r0
 800698c:	f7f9 fdca 	bl	8000524 <__aeabi_i2d>
 8006990:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006994:	f7f9 fe30 	bl	80005f8 <__aeabi_dmul>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	4620      	mov	r0, r4
 800699e:	4629      	mov	r1, r5
 80069a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80069a4:	f7f9 fc70 	bl	8000288 <__aeabi_dsub>
 80069a8:	f806 4b01 	strb.w	r4, [r6], #1
 80069ac:	9d07      	ldr	r5, [sp, #28]
 80069ae:	eba6 040a 	sub.w	r4, r6, sl
 80069b2:	42a5      	cmp	r5, r4
 80069b4:	4602      	mov	r2, r0
 80069b6:	460b      	mov	r3, r1
 80069b8:	f040 8117 	bne.w	8006bea <_dtoa_r+0x6e2>
 80069bc:	f7f9 fc66 	bl	800028c <__adddf3>
 80069c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069c4:	4604      	mov	r4, r0
 80069c6:	460d      	mov	r5, r1
 80069c8:	f7fa f8a6 	bl	8000b18 <__aeabi_dcmpgt>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	f040 80f9 	bne.w	8006bc4 <_dtoa_r+0x6bc>
 80069d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069d6:	4620      	mov	r0, r4
 80069d8:	4629      	mov	r1, r5
 80069da:	f7fa f875 	bl	8000ac8 <__aeabi_dcmpeq>
 80069de:	b118      	cbz	r0, 80069e8 <_dtoa_r+0x4e0>
 80069e0:	f018 0f01 	tst.w	r8, #1
 80069e4:	f040 80ee 	bne.w	8006bc4 <_dtoa_r+0x6bc>
 80069e8:	4649      	mov	r1, r9
 80069ea:	4658      	mov	r0, fp
 80069ec:	f000 fc90 	bl	8007310 <_Bfree>
 80069f0:	2300      	movs	r3, #0
 80069f2:	7033      	strb	r3, [r6, #0]
 80069f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80069f6:	3701      	adds	r7, #1
 80069f8:	601f      	str	r7, [r3, #0]
 80069fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f000 831d 	beq.w	800703c <_dtoa_r+0xb34>
 8006a02:	601e      	str	r6, [r3, #0]
 8006a04:	e31a      	b.n	800703c <_dtoa_r+0xb34>
 8006a06:	07e2      	lsls	r2, r4, #31
 8006a08:	d505      	bpl.n	8006a16 <_dtoa_r+0x50e>
 8006a0a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a0e:	f7f9 fdf3 	bl	80005f8 <__aeabi_dmul>
 8006a12:	3601      	adds	r6, #1
 8006a14:	2301      	movs	r3, #1
 8006a16:	1064      	asrs	r4, r4, #1
 8006a18:	3508      	adds	r5, #8
 8006a1a:	e73f      	b.n	800689c <_dtoa_r+0x394>
 8006a1c:	2602      	movs	r6, #2
 8006a1e:	e742      	b.n	80068a6 <_dtoa_r+0x39e>
 8006a20:	9c07      	ldr	r4, [sp, #28]
 8006a22:	9704      	str	r7, [sp, #16]
 8006a24:	e761      	b.n	80068ea <_dtoa_r+0x3e2>
 8006a26:	4b27      	ldr	r3, [pc, #156]	@ (8006ac4 <_dtoa_r+0x5bc>)
 8006a28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a2a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a2e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a32:	4454      	add	r4, sl
 8006a34:	2900      	cmp	r1, #0
 8006a36:	d053      	beq.n	8006ae0 <_dtoa_r+0x5d8>
 8006a38:	4928      	ldr	r1, [pc, #160]	@ (8006adc <_dtoa_r+0x5d4>)
 8006a3a:	2000      	movs	r0, #0
 8006a3c:	f7f9 ff06 	bl	800084c <__aeabi_ddiv>
 8006a40:	4633      	mov	r3, r6
 8006a42:	462a      	mov	r2, r5
 8006a44:	f7f9 fc20 	bl	8000288 <__aeabi_dsub>
 8006a48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a4c:	4656      	mov	r6, sl
 8006a4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a52:	f7fa f881 	bl	8000b58 <__aeabi_d2iz>
 8006a56:	4605      	mov	r5, r0
 8006a58:	f7f9 fd64 	bl	8000524 <__aeabi_i2d>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a64:	f7f9 fc10 	bl	8000288 <__aeabi_dsub>
 8006a68:	3530      	adds	r5, #48	@ 0x30
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a72:	f806 5b01 	strb.w	r5, [r6], #1
 8006a76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a7a:	f7fa f82f 	bl	8000adc <__aeabi_dcmplt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d171      	bne.n	8006b66 <_dtoa_r+0x65e>
 8006a82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a86:	4911      	ldr	r1, [pc, #68]	@ (8006acc <_dtoa_r+0x5c4>)
 8006a88:	2000      	movs	r0, #0
 8006a8a:	f7f9 fbfd 	bl	8000288 <__aeabi_dsub>
 8006a8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a92:	f7fa f823 	bl	8000adc <__aeabi_dcmplt>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	f040 8095 	bne.w	8006bc6 <_dtoa_r+0x6be>
 8006a9c:	42a6      	cmp	r6, r4
 8006a9e:	f43f af50 	beq.w	8006942 <_dtoa_r+0x43a>
 8006aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad0 <_dtoa_r+0x5c8>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f7f9 fda5 	bl	80005f8 <__aeabi_dmul>
 8006aae:	4b08      	ldr	r3, [pc, #32]	@ (8006ad0 <_dtoa_r+0x5c8>)
 8006ab0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006aba:	f7f9 fd9d 	bl	80005f8 <__aeabi_dmul>
 8006abe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ac2:	e7c4      	b.n	8006a4e <_dtoa_r+0x546>
 8006ac4:	08008678 	.word	0x08008678
 8006ac8:	08008650 	.word	0x08008650
 8006acc:	3ff00000 	.word	0x3ff00000
 8006ad0:	40240000 	.word	0x40240000
 8006ad4:	401c0000 	.word	0x401c0000
 8006ad8:	40140000 	.word	0x40140000
 8006adc:	3fe00000 	.word	0x3fe00000
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f7f9 fd88 	bl	80005f8 <__aeabi_dmul>
 8006ae8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006aec:	9415      	str	r4, [sp, #84]	@ 0x54
 8006aee:	4656      	mov	r6, sl
 8006af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006af4:	f7fa f830 	bl	8000b58 <__aeabi_d2iz>
 8006af8:	4605      	mov	r5, r0
 8006afa:	f7f9 fd13 	bl	8000524 <__aeabi_i2d>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b06:	f7f9 fbbf 	bl	8000288 <__aeabi_dsub>
 8006b0a:	3530      	adds	r5, #48	@ 0x30
 8006b0c:	f806 5b01 	strb.w	r5, [r6], #1
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	42a6      	cmp	r6, r4
 8006b16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b1a:	f04f 0200 	mov.w	r2, #0
 8006b1e:	d124      	bne.n	8006b6a <_dtoa_r+0x662>
 8006b20:	4bac      	ldr	r3, [pc, #688]	@ (8006dd4 <_dtoa_r+0x8cc>)
 8006b22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006b26:	f7f9 fbb1 	bl	800028c <__adddf3>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b32:	f7f9 fff1 	bl	8000b18 <__aeabi_dcmpgt>
 8006b36:	2800      	cmp	r0, #0
 8006b38:	d145      	bne.n	8006bc6 <_dtoa_r+0x6be>
 8006b3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b3e:	49a5      	ldr	r1, [pc, #660]	@ (8006dd4 <_dtoa_r+0x8cc>)
 8006b40:	2000      	movs	r0, #0
 8006b42:	f7f9 fba1 	bl	8000288 <__aeabi_dsub>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b4e:	f7f9 ffc5 	bl	8000adc <__aeabi_dcmplt>
 8006b52:	2800      	cmp	r0, #0
 8006b54:	f43f aef5 	beq.w	8006942 <_dtoa_r+0x43a>
 8006b58:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006b5a:	1e73      	subs	r3, r6, #1
 8006b5c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006b5e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006b62:	2b30      	cmp	r3, #48	@ 0x30
 8006b64:	d0f8      	beq.n	8006b58 <_dtoa_r+0x650>
 8006b66:	9f04      	ldr	r7, [sp, #16]
 8006b68:	e73e      	b.n	80069e8 <_dtoa_r+0x4e0>
 8006b6a:	4b9b      	ldr	r3, [pc, #620]	@ (8006dd8 <_dtoa_r+0x8d0>)
 8006b6c:	f7f9 fd44 	bl	80005f8 <__aeabi_dmul>
 8006b70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b74:	e7bc      	b.n	8006af0 <_dtoa_r+0x5e8>
 8006b76:	d10c      	bne.n	8006b92 <_dtoa_r+0x68a>
 8006b78:	4b98      	ldr	r3, [pc, #608]	@ (8006ddc <_dtoa_r+0x8d4>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b80:	f7f9 fd3a 	bl	80005f8 <__aeabi_dmul>
 8006b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b88:	f7f9 ffbc 	bl	8000b04 <__aeabi_dcmpge>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	f000 8157 	beq.w	8006e40 <_dtoa_r+0x938>
 8006b92:	2400      	movs	r4, #0
 8006b94:	4625      	mov	r5, r4
 8006b96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	9304      	str	r3, [sp, #16]
 8006b9c:	4656      	mov	r6, sl
 8006b9e:	2700      	movs	r7, #0
 8006ba0:	4621      	mov	r1, r4
 8006ba2:	4658      	mov	r0, fp
 8006ba4:	f000 fbb4 	bl	8007310 <_Bfree>
 8006ba8:	2d00      	cmp	r5, #0
 8006baa:	d0dc      	beq.n	8006b66 <_dtoa_r+0x65e>
 8006bac:	b12f      	cbz	r7, 8006bba <_dtoa_r+0x6b2>
 8006bae:	42af      	cmp	r7, r5
 8006bb0:	d003      	beq.n	8006bba <_dtoa_r+0x6b2>
 8006bb2:	4639      	mov	r1, r7
 8006bb4:	4658      	mov	r0, fp
 8006bb6:	f000 fbab 	bl	8007310 <_Bfree>
 8006bba:	4629      	mov	r1, r5
 8006bbc:	4658      	mov	r0, fp
 8006bbe:	f000 fba7 	bl	8007310 <_Bfree>
 8006bc2:	e7d0      	b.n	8006b66 <_dtoa_r+0x65e>
 8006bc4:	9704      	str	r7, [sp, #16]
 8006bc6:	4633      	mov	r3, r6
 8006bc8:	461e      	mov	r6, r3
 8006bca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bce:	2a39      	cmp	r2, #57	@ 0x39
 8006bd0:	d107      	bne.n	8006be2 <_dtoa_r+0x6da>
 8006bd2:	459a      	cmp	sl, r3
 8006bd4:	d1f8      	bne.n	8006bc8 <_dtoa_r+0x6c0>
 8006bd6:	9a04      	ldr	r2, [sp, #16]
 8006bd8:	3201      	adds	r2, #1
 8006bda:	9204      	str	r2, [sp, #16]
 8006bdc:	2230      	movs	r2, #48	@ 0x30
 8006bde:	f88a 2000 	strb.w	r2, [sl]
 8006be2:	781a      	ldrb	r2, [r3, #0]
 8006be4:	3201      	adds	r2, #1
 8006be6:	701a      	strb	r2, [r3, #0]
 8006be8:	e7bd      	b.n	8006b66 <_dtoa_r+0x65e>
 8006bea:	4b7b      	ldr	r3, [pc, #492]	@ (8006dd8 <_dtoa_r+0x8d0>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	f7f9 fd03 	bl	80005f8 <__aeabi_dmul>
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	460d      	mov	r5, r1
 8006bfa:	f7f9 ff65 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bfe:	2800      	cmp	r0, #0
 8006c00:	f43f aebb 	beq.w	800697a <_dtoa_r+0x472>
 8006c04:	e6f0      	b.n	80069e8 <_dtoa_r+0x4e0>
 8006c06:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006c08:	2a00      	cmp	r2, #0
 8006c0a:	f000 80db 	beq.w	8006dc4 <_dtoa_r+0x8bc>
 8006c0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c10:	2a01      	cmp	r2, #1
 8006c12:	f300 80bf 	bgt.w	8006d94 <_dtoa_r+0x88c>
 8006c16:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006c18:	2a00      	cmp	r2, #0
 8006c1a:	f000 80b7 	beq.w	8006d8c <_dtoa_r+0x884>
 8006c1e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006c22:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006c24:	4646      	mov	r6, r8
 8006c26:	9a08      	ldr	r2, [sp, #32]
 8006c28:	2101      	movs	r1, #1
 8006c2a:	441a      	add	r2, r3
 8006c2c:	4658      	mov	r0, fp
 8006c2e:	4498      	add	r8, r3
 8006c30:	9208      	str	r2, [sp, #32]
 8006c32:	f000 fc21 	bl	8007478 <__i2b>
 8006c36:	4605      	mov	r5, r0
 8006c38:	b15e      	cbz	r6, 8006c52 <_dtoa_r+0x74a>
 8006c3a:	9b08      	ldr	r3, [sp, #32]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	dd08      	ble.n	8006c52 <_dtoa_r+0x74a>
 8006c40:	42b3      	cmp	r3, r6
 8006c42:	9a08      	ldr	r2, [sp, #32]
 8006c44:	bfa8      	it	ge
 8006c46:	4633      	movge	r3, r6
 8006c48:	eba8 0803 	sub.w	r8, r8, r3
 8006c4c:	1af6      	subs	r6, r6, r3
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	9308      	str	r3, [sp, #32]
 8006c52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c54:	b1f3      	cbz	r3, 8006c94 <_dtoa_r+0x78c>
 8006c56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 80b7 	beq.w	8006dcc <_dtoa_r+0x8c4>
 8006c5e:	b18c      	cbz	r4, 8006c84 <_dtoa_r+0x77c>
 8006c60:	4629      	mov	r1, r5
 8006c62:	4622      	mov	r2, r4
 8006c64:	4658      	mov	r0, fp
 8006c66:	f000 fcc7 	bl	80075f8 <__pow5mult>
 8006c6a:	464a      	mov	r2, r9
 8006c6c:	4601      	mov	r1, r0
 8006c6e:	4605      	mov	r5, r0
 8006c70:	4658      	mov	r0, fp
 8006c72:	f000 fc17 	bl	80074a4 <__multiply>
 8006c76:	4649      	mov	r1, r9
 8006c78:	9004      	str	r0, [sp, #16]
 8006c7a:	4658      	mov	r0, fp
 8006c7c:	f000 fb48 	bl	8007310 <_Bfree>
 8006c80:	9b04      	ldr	r3, [sp, #16]
 8006c82:	4699      	mov	r9, r3
 8006c84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c86:	1b1a      	subs	r2, r3, r4
 8006c88:	d004      	beq.n	8006c94 <_dtoa_r+0x78c>
 8006c8a:	4649      	mov	r1, r9
 8006c8c:	4658      	mov	r0, fp
 8006c8e:	f000 fcb3 	bl	80075f8 <__pow5mult>
 8006c92:	4681      	mov	r9, r0
 8006c94:	2101      	movs	r1, #1
 8006c96:	4658      	mov	r0, fp
 8006c98:	f000 fbee 	bl	8007478 <__i2b>
 8006c9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f000 81cf 	beq.w	8007044 <_dtoa_r+0xb3c>
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	4601      	mov	r1, r0
 8006caa:	4658      	mov	r0, fp
 8006cac:	f000 fca4 	bl	80075f8 <__pow5mult>
 8006cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	4604      	mov	r4, r0
 8006cb6:	f300 8095 	bgt.w	8006de4 <_dtoa_r+0x8dc>
 8006cba:	9b02      	ldr	r3, [sp, #8]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f040 8087 	bne.w	8006dd0 <_dtoa_r+0x8c8>
 8006cc2:	9b03      	ldr	r3, [sp, #12]
 8006cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f040 8089 	bne.w	8006de0 <_dtoa_r+0x8d8>
 8006cce:	9b03      	ldr	r3, [sp, #12]
 8006cd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006cd4:	0d1b      	lsrs	r3, r3, #20
 8006cd6:	051b      	lsls	r3, r3, #20
 8006cd8:	b12b      	cbz	r3, 8006ce6 <_dtoa_r+0x7de>
 8006cda:	9b08      	ldr	r3, [sp, #32]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	9308      	str	r3, [sp, #32]
 8006ce0:	f108 0801 	add.w	r8, r8, #1
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ce8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f000 81b0 	beq.w	8007050 <_dtoa_r+0xb48>
 8006cf0:	6923      	ldr	r3, [r4, #16]
 8006cf2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006cf6:	6918      	ldr	r0, [r3, #16]
 8006cf8:	f000 fb72 	bl	80073e0 <__hi0bits>
 8006cfc:	f1c0 0020 	rsb	r0, r0, #32
 8006d00:	9b08      	ldr	r3, [sp, #32]
 8006d02:	4418      	add	r0, r3
 8006d04:	f010 001f 	ands.w	r0, r0, #31
 8006d08:	d077      	beq.n	8006dfa <_dtoa_r+0x8f2>
 8006d0a:	f1c0 0320 	rsb	r3, r0, #32
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	dd6b      	ble.n	8006dea <_dtoa_r+0x8e2>
 8006d12:	9b08      	ldr	r3, [sp, #32]
 8006d14:	f1c0 001c 	rsb	r0, r0, #28
 8006d18:	4403      	add	r3, r0
 8006d1a:	4480      	add	r8, r0
 8006d1c:	4406      	add	r6, r0
 8006d1e:	9308      	str	r3, [sp, #32]
 8006d20:	f1b8 0f00 	cmp.w	r8, #0
 8006d24:	dd05      	ble.n	8006d32 <_dtoa_r+0x82a>
 8006d26:	4649      	mov	r1, r9
 8006d28:	4642      	mov	r2, r8
 8006d2a:	4658      	mov	r0, fp
 8006d2c:	f000 fcbe 	bl	80076ac <__lshift>
 8006d30:	4681      	mov	r9, r0
 8006d32:	9b08      	ldr	r3, [sp, #32]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	dd05      	ble.n	8006d44 <_dtoa_r+0x83c>
 8006d38:	4621      	mov	r1, r4
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	4658      	mov	r0, fp
 8006d3e:	f000 fcb5 	bl	80076ac <__lshift>
 8006d42:	4604      	mov	r4, r0
 8006d44:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d059      	beq.n	8006dfe <_dtoa_r+0x8f6>
 8006d4a:	4621      	mov	r1, r4
 8006d4c:	4648      	mov	r0, r9
 8006d4e:	f000 fd19 	bl	8007784 <__mcmp>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	da53      	bge.n	8006dfe <_dtoa_r+0x8f6>
 8006d56:	1e7b      	subs	r3, r7, #1
 8006d58:	9304      	str	r3, [sp, #16]
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	220a      	movs	r2, #10
 8006d60:	4658      	mov	r0, fp
 8006d62:	f000 faf7 	bl	8007354 <__multadd>
 8006d66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d68:	4681      	mov	r9, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 8172 	beq.w	8007054 <_dtoa_r+0xb4c>
 8006d70:	2300      	movs	r3, #0
 8006d72:	4629      	mov	r1, r5
 8006d74:	220a      	movs	r2, #10
 8006d76:	4658      	mov	r0, fp
 8006d78:	f000 faec 	bl	8007354 <__multadd>
 8006d7c:	9b00      	ldr	r3, [sp, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	4605      	mov	r5, r0
 8006d82:	dc67      	bgt.n	8006e54 <_dtoa_r+0x94c>
 8006d84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	dc41      	bgt.n	8006e0e <_dtoa_r+0x906>
 8006d8a:	e063      	b.n	8006e54 <_dtoa_r+0x94c>
 8006d8c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d92:	e746      	b.n	8006c22 <_dtoa_r+0x71a>
 8006d94:	9b07      	ldr	r3, [sp, #28]
 8006d96:	1e5c      	subs	r4, r3, #1
 8006d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d9a:	42a3      	cmp	r3, r4
 8006d9c:	bfbf      	itttt	lt
 8006d9e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006da0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006da2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006da4:	1ae3      	sublt	r3, r4, r3
 8006da6:	bfb4      	ite	lt
 8006da8:	18d2      	addlt	r2, r2, r3
 8006daa:	1b1c      	subge	r4, r3, r4
 8006dac:	9b07      	ldr	r3, [sp, #28]
 8006dae:	bfbc      	itt	lt
 8006db0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006db2:	2400      	movlt	r4, #0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	bfb5      	itete	lt
 8006db8:	eba8 0603 	sublt.w	r6, r8, r3
 8006dbc:	9b07      	ldrge	r3, [sp, #28]
 8006dbe:	2300      	movlt	r3, #0
 8006dc0:	4646      	movge	r6, r8
 8006dc2:	e730      	b.n	8006c26 <_dtoa_r+0x71e>
 8006dc4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006dc6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006dc8:	4646      	mov	r6, r8
 8006dca:	e735      	b.n	8006c38 <_dtoa_r+0x730>
 8006dcc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dce:	e75c      	b.n	8006c8a <_dtoa_r+0x782>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	e788      	b.n	8006ce6 <_dtoa_r+0x7de>
 8006dd4:	3fe00000 	.word	0x3fe00000
 8006dd8:	40240000 	.word	0x40240000
 8006ddc:	40140000 	.word	0x40140000
 8006de0:	9b02      	ldr	r3, [sp, #8]
 8006de2:	e780      	b.n	8006ce6 <_dtoa_r+0x7de>
 8006de4:	2300      	movs	r3, #0
 8006de6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006de8:	e782      	b.n	8006cf0 <_dtoa_r+0x7e8>
 8006dea:	d099      	beq.n	8006d20 <_dtoa_r+0x818>
 8006dec:	9a08      	ldr	r2, [sp, #32]
 8006dee:	331c      	adds	r3, #28
 8006df0:	441a      	add	r2, r3
 8006df2:	4498      	add	r8, r3
 8006df4:	441e      	add	r6, r3
 8006df6:	9208      	str	r2, [sp, #32]
 8006df8:	e792      	b.n	8006d20 <_dtoa_r+0x818>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	e7f6      	b.n	8006dec <_dtoa_r+0x8e4>
 8006dfe:	9b07      	ldr	r3, [sp, #28]
 8006e00:	9704      	str	r7, [sp, #16]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	dc20      	bgt.n	8006e48 <_dtoa_r+0x940>
 8006e06:	9300      	str	r3, [sp, #0]
 8006e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	dd1e      	ble.n	8006e4c <_dtoa_r+0x944>
 8006e0e:	9b00      	ldr	r3, [sp, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f47f aec0 	bne.w	8006b96 <_dtoa_r+0x68e>
 8006e16:	4621      	mov	r1, r4
 8006e18:	2205      	movs	r2, #5
 8006e1a:	4658      	mov	r0, fp
 8006e1c:	f000 fa9a 	bl	8007354 <__multadd>
 8006e20:	4601      	mov	r1, r0
 8006e22:	4604      	mov	r4, r0
 8006e24:	4648      	mov	r0, r9
 8006e26:	f000 fcad 	bl	8007784 <__mcmp>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	f77f aeb3 	ble.w	8006b96 <_dtoa_r+0x68e>
 8006e30:	4656      	mov	r6, sl
 8006e32:	2331      	movs	r3, #49	@ 0x31
 8006e34:	f806 3b01 	strb.w	r3, [r6], #1
 8006e38:	9b04      	ldr	r3, [sp, #16]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	9304      	str	r3, [sp, #16]
 8006e3e:	e6ae      	b.n	8006b9e <_dtoa_r+0x696>
 8006e40:	9c07      	ldr	r4, [sp, #28]
 8006e42:	9704      	str	r7, [sp, #16]
 8006e44:	4625      	mov	r5, r4
 8006e46:	e7f3      	b.n	8006e30 <_dtoa_r+0x928>
 8006e48:	9b07      	ldr	r3, [sp, #28]
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 8104 	beq.w	800705c <_dtoa_r+0xb54>
 8006e54:	2e00      	cmp	r6, #0
 8006e56:	dd05      	ble.n	8006e64 <_dtoa_r+0x95c>
 8006e58:	4629      	mov	r1, r5
 8006e5a:	4632      	mov	r2, r6
 8006e5c:	4658      	mov	r0, fp
 8006e5e:	f000 fc25 	bl	80076ac <__lshift>
 8006e62:	4605      	mov	r5, r0
 8006e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d05a      	beq.n	8006f20 <_dtoa_r+0xa18>
 8006e6a:	6869      	ldr	r1, [r5, #4]
 8006e6c:	4658      	mov	r0, fp
 8006e6e:	f000 fa0f 	bl	8007290 <_Balloc>
 8006e72:	4606      	mov	r6, r0
 8006e74:	b928      	cbnz	r0, 8006e82 <_dtoa_r+0x97a>
 8006e76:	4b84      	ldr	r3, [pc, #528]	@ (8007088 <_dtoa_r+0xb80>)
 8006e78:	4602      	mov	r2, r0
 8006e7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006e7e:	f7ff bb5a 	b.w	8006536 <_dtoa_r+0x2e>
 8006e82:	692a      	ldr	r2, [r5, #16]
 8006e84:	3202      	adds	r2, #2
 8006e86:	0092      	lsls	r2, r2, #2
 8006e88:	f105 010c 	add.w	r1, r5, #12
 8006e8c:	300c      	adds	r0, #12
 8006e8e:	f000 ffaf 	bl	8007df0 <memcpy>
 8006e92:	2201      	movs	r2, #1
 8006e94:	4631      	mov	r1, r6
 8006e96:	4658      	mov	r0, fp
 8006e98:	f000 fc08 	bl	80076ac <__lshift>
 8006e9c:	f10a 0301 	add.w	r3, sl, #1
 8006ea0:	9307      	str	r3, [sp, #28]
 8006ea2:	9b00      	ldr	r3, [sp, #0]
 8006ea4:	4453      	add	r3, sl
 8006ea6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ea8:	9b02      	ldr	r3, [sp, #8]
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	462f      	mov	r7, r5
 8006eb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006eb2:	4605      	mov	r5, r0
 8006eb4:	9b07      	ldr	r3, [sp, #28]
 8006eb6:	4621      	mov	r1, r4
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	4648      	mov	r0, r9
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	f7ff fa9a 	bl	80063f6 <quorem>
 8006ec2:	4639      	mov	r1, r7
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006eca:	4648      	mov	r0, r9
 8006ecc:	f000 fc5a 	bl	8007784 <__mcmp>
 8006ed0:	462a      	mov	r2, r5
 8006ed2:	9008      	str	r0, [sp, #32]
 8006ed4:	4621      	mov	r1, r4
 8006ed6:	4658      	mov	r0, fp
 8006ed8:	f000 fc70 	bl	80077bc <__mdiff>
 8006edc:	68c2      	ldr	r2, [r0, #12]
 8006ede:	4606      	mov	r6, r0
 8006ee0:	bb02      	cbnz	r2, 8006f24 <_dtoa_r+0xa1c>
 8006ee2:	4601      	mov	r1, r0
 8006ee4:	4648      	mov	r0, r9
 8006ee6:	f000 fc4d 	bl	8007784 <__mcmp>
 8006eea:	4602      	mov	r2, r0
 8006eec:	4631      	mov	r1, r6
 8006eee:	4658      	mov	r0, fp
 8006ef0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ef2:	f000 fa0d 	bl	8007310 <_Bfree>
 8006ef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006efa:	9e07      	ldr	r6, [sp, #28]
 8006efc:	ea43 0102 	orr.w	r1, r3, r2
 8006f00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f02:	4319      	orrs	r1, r3
 8006f04:	d110      	bne.n	8006f28 <_dtoa_r+0xa20>
 8006f06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f0a:	d029      	beq.n	8006f60 <_dtoa_r+0xa58>
 8006f0c:	9b08      	ldr	r3, [sp, #32]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	dd02      	ble.n	8006f18 <_dtoa_r+0xa10>
 8006f12:	9b02      	ldr	r3, [sp, #8]
 8006f14:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006f18:	9b00      	ldr	r3, [sp, #0]
 8006f1a:	f883 8000 	strb.w	r8, [r3]
 8006f1e:	e63f      	b.n	8006ba0 <_dtoa_r+0x698>
 8006f20:	4628      	mov	r0, r5
 8006f22:	e7bb      	b.n	8006e9c <_dtoa_r+0x994>
 8006f24:	2201      	movs	r2, #1
 8006f26:	e7e1      	b.n	8006eec <_dtoa_r+0x9e4>
 8006f28:	9b08      	ldr	r3, [sp, #32]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	db04      	blt.n	8006f38 <_dtoa_r+0xa30>
 8006f2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f30:	430b      	orrs	r3, r1
 8006f32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f34:	430b      	orrs	r3, r1
 8006f36:	d120      	bne.n	8006f7a <_dtoa_r+0xa72>
 8006f38:	2a00      	cmp	r2, #0
 8006f3a:	dded      	ble.n	8006f18 <_dtoa_r+0xa10>
 8006f3c:	4649      	mov	r1, r9
 8006f3e:	2201      	movs	r2, #1
 8006f40:	4658      	mov	r0, fp
 8006f42:	f000 fbb3 	bl	80076ac <__lshift>
 8006f46:	4621      	mov	r1, r4
 8006f48:	4681      	mov	r9, r0
 8006f4a:	f000 fc1b 	bl	8007784 <__mcmp>
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	dc03      	bgt.n	8006f5a <_dtoa_r+0xa52>
 8006f52:	d1e1      	bne.n	8006f18 <_dtoa_r+0xa10>
 8006f54:	f018 0f01 	tst.w	r8, #1
 8006f58:	d0de      	beq.n	8006f18 <_dtoa_r+0xa10>
 8006f5a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f5e:	d1d8      	bne.n	8006f12 <_dtoa_r+0xa0a>
 8006f60:	9a00      	ldr	r2, [sp, #0]
 8006f62:	2339      	movs	r3, #57	@ 0x39
 8006f64:	7013      	strb	r3, [r2, #0]
 8006f66:	4633      	mov	r3, r6
 8006f68:	461e      	mov	r6, r3
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006f70:	2a39      	cmp	r2, #57	@ 0x39
 8006f72:	d052      	beq.n	800701a <_dtoa_r+0xb12>
 8006f74:	3201      	adds	r2, #1
 8006f76:	701a      	strb	r2, [r3, #0]
 8006f78:	e612      	b.n	8006ba0 <_dtoa_r+0x698>
 8006f7a:	2a00      	cmp	r2, #0
 8006f7c:	dd07      	ble.n	8006f8e <_dtoa_r+0xa86>
 8006f7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f82:	d0ed      	beq.n	8006f60 <_dtoa_r+0xa58>
 8006f84:	9a00      	ldr	r2, [sp, #0]
 8006f86:	f108 0301 	add.w	r3, r8, #1
 8006f8a:	7013      	strb	r3, [r2, #0]
 8006f8c:	e608      	b.n	8006ba0 <_dtoa_r+0x698>
 8006f8e:	9b07      	ldr	r3, [sp, #28]
 8006f90:	9a07      	ldr	r2, [sp, #28]
 8006f92:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006f96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d028      	beq.n	8006fee <_dtoa_r+0xae6>
 8006f9c:	4649      	mov	r1, r9
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	220a      	movs	r2, #10
 8006fa2:	4658      	mov	r0, fp
 8006fa4:	f000 f9d6 	bl	8007354 <__multadd>
 8006fa8:	42af      	cmp	r7, r5
 8006faa:	4681      	mov	r9, r0
 8006fac:	f04f 0300 	mov.w	r3, #0
 8006fb0:	f04f 020a 	mov.w	r2, #10
 8006fb4:	4639      	mov	r1, r7
 8006fb6:	4658      	mov	r0, fp
 8006fb8:	d107      	bne.n	8006fca <_dtoa_r+0xac2>
 8006fba:	f000 f9cb 	bl	8007354 <__multadd>
 8006fbe:	4607      	mov	r7, r0
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	9b07      	ldr	r3, [sp, #28]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	9307      	str	r3, [sp, #28]
 8006fc8:	e774      	b.n	8006eb4 <_dtoa_r+0x9ac>
 8006fca:	f000 f9c3 	bl	8007354 <__multadd>
 8006fce:	4629      	mov	r1, r5
 8006fd0:	4607      	mov	r7, r0
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	220a      	movs	r2, #10
 8006fd6:	4658      	mov	r0, fp
 8006fd8:	f000 f9bc 	bl	8007354 <__multadd>
 8006fdc:	4605      	mov	r5, r0
 8006fde:	e7f0      	b.n	8006fc2 <_dtoa_r+0xaba>
 8006fe0:	9b00      	ldr	r3, [sp, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	bfcc      	ite	gt
 8006fe6:	461e      	movgt	r6, r3
 8006fe8:	2601      	movle	r6, #1
 8006fea:	4456      	add	r6, sl
 8006fec:	2700      	movs	r7, #0
 8006fee:	4649      	mov	r1, r9
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	4658      	mov	r0, fp
 8006ff4:	f000 fb5a 	bl	80076ac <__lshift>
 8006ff8:	4621      	mov	r1, r4
 8006ffa:	4681      	mov	r9, r0
 8006ffc:	f000 fbc2 	bl	8007784 <__mcmp>
 8007000:	2800      	cmp	r0, #0
 8007002:	dcb0      	bgt.n	8006f66 <_dtoa_r+0xa5e>
 8007004:	d102      	bne.n	800700c <_dtoa_r+0xb04>
 8007006:	f018 0f01 	tst.w	r8, #1
 800700a:	d1ac      	bne.n	8006f66 <_dtoa_r+0xa5e>
 800700c:	4633      	mov	r3, r6
 800700e:	461e      	mov	r6, r3
 8007010:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007014:	2a30      	cmp	r2, #48	@ 0x30
 8007016:	d0fa      	beq.n	800700e <_dtoa_r+0xb06>
 8007018:	e5c2      	b.n	8006ba0 <_dtoa_r+0x698>
 800701a:	459a      	cmp	sl, r3
 800701c:	d1a4      	bne.n	8006f68 <_dtoa_r+0xa60>
 800701e:	9b04      	ldr	r3, [sp, #16]
 8007020:	3301      	adds	r3, #1
 8007022:	9304      	str	r3, [sp, #16]
 8007024:	2331      	movs	r3, #49	@ 0x31
 8007026:	f88a 3000 	strb.w	r3, [sl]
 800702a:	e5b9      	b.n	8006ba0 <_dtoa_r+0x698>
 800702c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800702e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800708c <_dtoa_r+0xb84>
 8007032:	b11b      	cbz	r3, 800703c <_dtoa_r+0xb34>
 8007034:	f10a 0308 	add.w	r3, sl, #8
 8007038:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800703a:	6013      	str	r3, [r2, #0]
 800703c:	4650      	mov	r0, sl
 800703e:	b019      	add	sp, #100	@ 0x64
 8007040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007046:	2b01      	cmp	r3, #1
 8007048:	f77f ae37 	ble.w	8006cba <_dtoa_r+0x7b2>
 800704c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800704e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007050:	2001      	movs	r0, #1
 8007052:	e655      	b.n	8006d00 <_dtoa_r+0x7f8>
 8007054:	9b00      	ldr	r3, [sp, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	f77f aed6 	ble.w	8006e08 <_dtoa_r+0x900>
 800705c:	4656      	mov	r6, sl
 800705e:	4621      	mov	r1, r4
 8007060:	4648      	mov	r0, r9
 8007062:	f7ff f9c8 	bl	80063f6 <quorem>
 8007066:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800706a:	f806 8b01 	strb.w	r8, [r6], #1
 800706e:	9b00      	ldr	r3, [sp, #0]
 8007070:	eba6 020a 	sub.w	r2, r6, sl
 8007074:	4293      	cmp	r3, r2
 8007076:	ddb3      	ble.n	8006fe0 <_dtoa_r+0xad8>
 8007078:	4649      	mov	r1, r9
 800707a:	2300      	movs	r3, #0
 800707c:	220a      	movs	r2, #10
 800707e:	4658      	mov	r0, fp
 8007080:	f000 f968 	bl	8007354 <__multadd>
 8007084:	4681      	mov	r9, r0
 8007086:	e7ea      	b.n	800705e <_dtoa_r+0xb56>
 8007088:	080085d8 	.word	0x080085d8
 800708c:	0800855c 	.word	0x0800855c

08007090 <_free_r>:
 8007090:	b538      	push	{r3, r4, r5, lr}
 8007092:	4605      	mov	r5, r0
 8007094:	2900      	cmp	r1, #0
 8007096:	d041      	beq.n	800711c <_free_r+0x8c>
 8007098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800709c:	1f0c      	subs	r4, r1, #4
 800709e:	2b00      	cmp	r3, #0
 80070a0:	bfb8      	it	lt
 80070a2:	18e4      	addlt	r4, r4, r3
 80070a4:	f000 f8e8 	bl	8007278 <__malloc_lock>
 80070a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007120 <_free_r+0x90>)
 80070aa:	6813      	ldr	r3, [r2, #0]
 80070ac:	b933      	cbnz	r3, 80070bc <_free_r+0x2c>
 80070ae:	6063      	str	r3, [r4, #4]
 80070b0:	6014      	str	r4, [r2, #0]
 80070b2:	4628      	mov	r0, r5
 80070b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070b8:	f000 b8e4 	b.w	8007284 <__malloc_unlock>
 80070bc:	42a3      	cmp	r3, r4
 80070be:	d908      	bls.n	80070d2 <_free_r+0x42>
 80070c0:	6820      	ldr	r0, [r4, #0]
 80070c2:	1821      	adds	r1, r4, r0
 80070c4:	428b      	cmp	r3, r1
 80070c6:	bf01      	itttt	eq
 80070c8:	6819      	ldreq	r1, [r3, #0]
 80070ca:	685b      	ldreq	r3, [r3, #4]
 80070cc:	1809      	addeq	r1, r1, r0
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	e7ed      	b.n	80070ae <_free_r+0x1e>
 80070d2:	461a      	mov	r2, r3
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	b10b      	cbz	r3, 80070dc <_free_r+0x4c>
 80070d8:	42a3      	cmp	r3, r4
 80070da:	d9fa      	bls.n	80070d2 <_free_r+0x42>
 80070dc:	6811      	ldr	r1, [r2, #0]
 80070de:	1850      	adds	r0, r2, r1
 80070e0:	42a0      	cmp	r0, r4
 80070e2:	d10b      	bne.n	80070fc <_free_r+0x6c>
 80070e4:	6820      	ldr	r0, [r4, #0]
 80070e6:	4401      	add	r1, r0
 80070e8:	1850      	adds	r0, r2, r1
 80070ea:	4283      	cmp	r3, r0
 80070ec:	6011      	str	r1, [r2, #0]
 80070ee:	d1e0      	bne.n	80070b2 <_free_r+0x22>
 80070f0:	6818      	ldr	r0, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	6053      	str	r3, [r2, #4]
 80070f6:	4408      	add	r0, r1
 80070f8:	6010      	str	r0, [r2, #0]
 80070fa:	e7da      	b.n	80070b2 <_free_r+0x22>
 80070fc:	d902      	bls.n	8007104 <_free_r+0x74>
 80070fe:	230c      	movs	r3, #12
 8007100:	602b      	str	r3, [r5, #0]
 8007102:	e7d6      	b.n	80070b2 <_free_r+0x22>
 8007104:	6820      	ldr	r0, [r4, #0]
 8007106:	1821      	adds	r1, r4, r0
 8007108:	428b      	cmp	r3, r1
 800710a:	bf04      	itt	eq
 800710c:	6819      	ldreq	r1, [r3, #0]
 800710e:	685b      	ldreq	r3, [r3, #4]
 8007110:	6063      	str	r3, [r4, #4]
 8007112:	bf04      	itt	eq
 8007114:	1809      	addeq	r1, r1, r0
 8007116:	6021      	streq	r1, [r4, #0]
 8007118:	6054      	str	r4, [r2, #4]
 800711a:	e7ca      	b.n	80070b2 <_free_r+0x22>
 800711c:	bd38      	pop	{r3, r4, r5, pc}
 800711e:	bf00      	nop
 8007120:	20000520 	.word	0x20000520

08007124 <malloc>:
 8007124:	4b02      	ldr	r3, [pc, #8]	@ (8007130 <malloc+0xc>)
 8007126:	4601      	mov	r1, r0
 8007128:	6818      	ldr	r0, [r3, #0]
 800712a:	f000 b825 	b.w	8007178 <_malloc_r>
 800712e:	bf00      	nop
 8007130:	20000018 	.word	0x20000018

08007134 <sbrk_aligned>:
 8007134:	b570      	push	{r4, r5, r6, lr}
 8007136:	4e0f      	ldr	r6, [pc, #60]	@ (8007174 <sbrk_aligned+0x40>)
 8007138:	460c      	mov	r4, r1
 800713a:	6831      	ldr	r1, [r6, #0]
 800713c:	4605      	mov	r5, r0
 800713e:	b911      	cbnz	r1, 8007146 <sbrk_aligned+0x12>
 8007140:	f000 fe46 	bl	8007dd0 <_sbrk_r>
 8007144:	6030      	str	r0, [r6, #0]
 8007146:	4621      	mov	r1, r4
 8007148:	4628      	mov	r0, r5
 800714a:	f000 fe41 	bl	8007dd0 <_sbrk_r>
 800714e:	1c43      	adds	r3, r0, #1
 8007150:	d103      	bne.n	800715a <sbrk_aligned+0x26>
 8007152:	f04f 34ff 	mov.w	r4, #4294967295
 8007156:	4620      	mov	r0, r4
 8007158:	bd70      	pop	{r4, r5, r6, pc}
 800715a:	1cc4      	adds	r4, r0, #3
 800715c:	f024 0403 	bic.w	r4, r4, #3
 8007160:	42a0      	cmp	r0, r4
 8007162:	d0f8      	beq.n	8007156 <sbrk_aligned+0x22>
 8007164:	1a21      	subs	r1, r4, r0
 8007166:	4628      	mov	r0, r5
 8007168:	f000 fe32 	bl	8007dd0 <_sbrk_r>
 800716c:	3001      	adds	r0, #1
 800716e:	d1f2      	bne.n	8007156 <sbrk_aligned+0x22>
 8007170:	e7ef      	b.n	8007152 <sbrk_aligned+0x1e>
 8007172:	bf00      	nop
 8007174:	2000051c 	.word	0x2000051c

08007178 <_malloc_r>:
 8007178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800717c:	1ccd      	adds	r5, r1, #3
 800717e:	f025 0503 	bic.w	r5, r5, #3
 8007182:	3508      	adds	r5, #8
 8007184:	2d0c      	cmp	r5, #12
 8007186:	bf38      	it	cc
 8007188:	250c      	movcc	r5, #12
 800718a:	2d00      	cmp	r5, #0
 800718c:	4606      	mov	r6, r0
 800718e:	db01      	blt.n	8007194 <_malloc_r+0x1c>
 8007190:	42a9      	cmp	r1, r5
 8007192:	d904      	bls.n	800719e <_malloc_r+0x26>
 8007194:	230c      	movs	r3, #12
 8007196:	6033      	str	r3, [r6, #0]
 8007198:	2000      	movs	r0, #0
 800719a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007274 <_malloc_r+0xfc>
 80071a2:	f000 f869 	bl	8007278 <__malloc_lock>
 80071a6:	f8d8 3000 	ldr.w	r3, [r8]
 80071aa:	461c      	mov	r4, r3
 80071ac:	bb44      	cbnz	r4, 8007200 <_malloc_r+0x88>
 80071ae:	4629      	mov	r1, r5
 80071b0:	4630      	mov	r0, r6
 80071b2:	f7ff ffbf 	bl	8007134 <sbrk_aligned>
 80071b6:	1c43      	adds	r3, r0, #1
 80071b8:	4604      	mov	r4, r0
 80071ba:	d158      	bne.n	800726e <_malloc_r+0xf6>
 80071bc:	f8d8 4000 	ldr.w	r4, [r8]
 80071c0:	4627      	mov	r7, r4
 80071c2:	2f00      	cmp	r7, #0
 80071c4:	d143      	bne.n	800724e <_malloc_r+0xd6>
 80071c6:	2c00      	cmp	r4, #0
 80071c8:	d04b      	beq.n	8007262 <_malloc_r+0xea>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	4639      	mov	r1, r7
 80071ce:	4630      	mov	r0, r6
 80071d0:	eb04 0903 	add.w	r9, r4, r3
 80071d4:	f000 fdfc 	bl	8007dd0 <_sbrk_r>
 80071d8:	4581      	cmp	r9, r0
 80071da:	d142      	bne.n	8007262 <_malloc_r+0xea>
 80071dc:	6821      	ldr	r1, [r4, #0]
 80071de:	1a6d      	subs	r5, r5, r1
 80071e0:	4629      	mov	r1, r5
 80071e2:	4630      	mov	r0, r6
 80071e4:	f7ff ffa6 	bl	8007134 <sbrk_aligned>
 80071e8:	3001      	adds	r0, #1
 80071ea:	d03a      	beq.n	8007262 <_malloc_r+0xea>
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	442b      	add	r3, r5
 80071f0:	6023      	str	r3, [r4, #0]
 80071f2:	f8d8 3000 	ldr.w	r3, [r8]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	bb62      	cbnz	r2, 8007254 <_malloc_r+0xdc>
 80071fa:	f8c8 7000 	str.w	r7, [r8]
 80071fe:	e00f      	b.n	8007220 <_malloc_r+0xa8>
 8007200:	6822      	ldr	r2, [r4, #0]
 8007202:	1b52      	subs	r2, r2, r5
 8007204:	d420      	bmi.n	8007248 <_malloc_r+0xd0>
 8007206:	2a0b      	cmp	r2, #11
 8007208:	d917      	bls.n	800723a <_malloc_r+0xc2>
 800720a:	1961      	adds	r1, r4, r5
 800720c:	42a3      	cmp	r3, r4
 800720e:	6025      	str	r5, [r4, #0]
 8007210:	bf18      	it	ne
 8007212:	6059      	strne	r1, [r3, #4]
 8007214:	6863      	ldr	r3, [r4, #4]
 8007216:	bf08      	it	eq
 8007218:	f8c8 1000 	streq.w	r1, [r8]
 800721c:	5162      	str	r2, [r4, r5]
 800721e:	604b      	str	r3, [r1, #4]
 8007220:	4630      	mov	r0, r6
 8007222:	f000 f82f 	bl	8007284 <__malloc_unlock>
 8007226:	f104 000b 	add.w	r0, r4, #11
 800722a:	1d23      	adds	r3, r4, #4
 800722c:	f020 0007 	bic.w	r0, r0, #7
 8007230:	1ac2      	subs	r2, r0, r3
 8007232:	bf1c      	itt	ne
 8007234:	1a1b      	subne	r3, r3, r0
 8007236:	50a3      	strne	r3, [r4, r2]
 8007238:	e7af      	b.n	800719a <_malloc_r+0x22>
 800723a:	6862      	ldr	r2, [r4, #4]
 800723c:	42a3      	cmp	r3, r4
 800723e:	bf0c      	ite	eq
 8007240:	f8c8 2000 	streq.w	r2, [r8]
 8007244:	605a      	strne	r2, [r3, #4]
 8007246:	e7eb      	b.n	8007220 <_malloc_r+0xa8>
 8007248:	4623      	mov	r3, r4
 800724a:	6864      	ldr	r4, [r4, #4]
 800724c:	e7ae      	b.n	80071ac <_malloc_r+0x34>
 800724e:	463c      	mov	r4, r7
 8007250:	687f      	ldr	r7, [r7, #4]
 8007252:	e7b6      	b.n	80071c2 <_malloc_r+0x4a>
 8007254:	461a      	mov	r2, r3
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	42a3      	cmp	r3, r4
 800725a:	d1fb      	bne.n	8007254 <_malloc_r+0xdc>
 800725c:	2300      	movs	r3, #0
 800725e:	6053      	str	r3, [r2, #4]
 8007260:	e7de      	b.n	8007220 <_malloc_r+0xa8>
 8007262:	230c      	movs	r3, #12
 8007264:	6033      	str	r3, [r6, #0]
 8007266:	4630      	mov	r0, r6
 8007268:	f000 f80c 	bl	8007284 <__malloc_unlock>
 800726c:	e794      	b.n	8007198 <_malloc_r+0x20>
 800726e:	6005      	str	r5, [r0, #0]
 8007270:	e7d6      	b.n	8007220 <_malloc_r+0xa8>
 8007272:	bf00      	nop
 8007274:	20000520 	.word	0x20000520

08007278 <__malloc_lock>:
 8007278:	4801      	ldr	r0, [pc, #4]	@ (8007280 <__malloc_lock+0x8>)
 800727a:	f7ff b8ba 	b.w	80063f2 <__retarget_lock_acquire_recursive>
 800727e:	bf00      	nop
 8007280:	20000518 	.word	0x20000518

08007284 <__malloc_unlock>:
 8007284:	4801      	ldr	r0, [pc, #4]	@ (800728c <__malloc_unlock+0x8>)
 8007286:	f7ff b8b5 	b.w	80063f4 <__retarget_lock_release_recursive>
 800728a:	bf00      	nop
 800728c:	20000518 	.word	0x20000518

08007290 <_Balloc>:
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	69c6      	ldr	r6, [r0, #28]
 8007294:	4604      	mov	r4, r0
 8007296:	460d      	mov	r5, r1
 8007298:	b976      	cbnz	r6, 80072b8 <_Balloc+0x28>
 800729a:	2010      	movs	r0, #16
 800729c:	f7ff ff42 	bl	8007124 <malloc>
 80072a0:	4602      	mov	r2, r0
 80072a2:	61e0      	str	r0, [r4, #28]
 80072a4:	b920      	cbnz	r0, 80072b0 <_Balloc+0x20>
 80072a6:	4b18      	ldr	r3, [pc, #96]	@ (8007308 <_Balloc+0x78>)
 80072a8:	4818      	ldr	r0, [pc, #96]	@ (800730c <_Balloc+0x7c>)
 80072aa:	216b      	movs	r1, #107	@ 0x6b
 80072ac:	f000 fdae 	bl	8007e0c <__assert_func>
 80072b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072b4:	6006      	str	r6, [r0, #0]
 80072b6:	60c6      	str	r6, [r0, #12]
 80072b8:	69e6      	ldr	r6, [r4, #28]
 80072ba:	68f3      	ldr	r3, [r6, #12]
 80072bc:	b183      	cbz	r3, 80072e0 <_Balloc+0x50>
 80072be:	69e3      	ldr	r3, [r4, #28]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80072c6:	b9b8      	cbnz	r0, 80072f8 <_Balloc+0x68>
 80072c8:	2101      	movs	r1, #1
 80072ca:	fa01 f605 	lsl.w	r6, r1, r5
 80072ce:	1d72      	adds	r2, r6, #5
 80072d0:	0092      	lsls	r2, r2, #2
 80072d2:	4620      	mov	r0, r4
 80072d4:	f000 fdb8 	bl	8007e48 <_calloc_r>
 80072d8:	b160      	cbz	r0, 80072f4 <_Balloc+0x64>
 80072da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80072de:	e00e      	b.n	80072fe <_Balloc+0x6e>
 80072e0:	2221      	movs	r2, #33	@ 0x21
 80072e2:	2104      	movs	r1, #4
 80072e4:	4620      	mov	r0, r4
 80072e6:	f000 fdaf 	bl	8007e48 <_calloc_r>
 80072ea:	69e3      	ldr	r3, [r4, #28]
 80072ec:	60f0      	str	r0, [r6, #12]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e4      	bne.n	80072be <_Balloc+0x2e>
 80072f4:	2000      	movs	r0, #0
 80072f6:	bd70      	pop	{r4, r5, r6, pc}
 80072f8:	6802      	ldr	r2, [r0, #0]
 80072fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80072fe:	2300      	movs	r3, #0
 8007300:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007304:	e7f7      	b.n	80072f6 <_Balloc+0x66>
 8007306:	bf00      	nop
 8007308:	08008569 	.word	0x08008569
 800730c:	080085e9 	.word	0x080085e9

08007310 <_Bfree>:
 8007310:	b570      	push	{r4, r5, r6, lr}
 8007312:	69c6      	ldr	r6, [r0, #28]
 8007314:	4605      	mov	r5, r0
 8007316:	460c      	mov	r4, r1
 8007318:	b976      	cbnz	r6, 8007338 <_Bfree+0x28>
 800731a:	2010      	movs	r0, #16
 800731c:	f7ff ff02 	bl	8007124 <malloc>
 8007320:	4602      	mov	r2, r0
 8007322:	61e8      	str	r0, [r5, #28]
 8007324:	b920      	cbnz	r0, 8007330 <_Bfree+0x20>
 8007326:	4b09      	ldr	r3, [pc, #36]	@ (800734c <_Bfree+0x3c>)
 8007328:	4809      	ldr	r0, [pc, #36]	@ (8007350 <_Bfree+0x40>)
 800732a:	218f      	movs	r1, #143	@ 0x8f
 800732c:	f000 fd6e 	bl	8007e0c <__assert_func>
 8007330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007334:	6006      	str	r6, [r0, #0]
 8007336:	60c6      	str	r6, [r0, #12]
 8007338:	b13c      	cbz	r4, 800734a <_Bfree+0x3a>
 800733a:	69eb      	ldr	r3, [r5, #28]
 800733c:	6862      	ldr	r2, [r4, #4]
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007344:	6021      	str	r1, [r4, #0]
 8007346:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800734a:	bd70      	pop	{r4, r5, r6, pc}
 800734c:	08008569 	.word	0x08008569
 8007350:	080085e9 	.word	0x080085e9

08007354 <__multadd>:
 8007354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007358:	690d      	ldr	r5, [r1, #16]
 800735a:	4607      	mov	r7, r0
 800735c:	460c      	mov	r4, r1
 800735e:	461e      	mov	r6, r3
 8007360:	f101 0c14 	add.w	ip, r1, #20
 8007364:	2000      	movs	r0, #0
 8007366:	f8dc 3000 	ldr.w	r3, [ip]
 800736a:	b299      	uxth	r1, r3
 800736c:	fb02 6101 	mla	r1, r2, r1, r6
 8007370:	0c1e      	lsrs	r6, r3, #16
 8007372:	0c0b      	lsrs	r3, r1, #16
 8007374:	fb02 3306 	mla	r3, r2, r6, r3
 8007378:	b289      	uxth	r1, r1
 800737a:	3001      	adds	r0, #1
 800737c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007380:	4285      	cmp	r5, r0
 8007382:	f84c 1b04 	str.w	r1, [ip], #4
 8007386:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800738a:	dcec      	bgt.n	8007366 <__multadd+0x12>
 800738c:	b30e      	cbz	r6, 80073d2 <__multadd+0x7e>
 800738e:	68a3      	ldr	r3, [r4, #8]
 8007390:	42ab      	cmp	r3, r5
 8007392:	dc19      	bgt.n	80073c8 <__multadd+0x74>
 8007394:	6861      	ldr	r1, [r4, #4]
 8007396:	4638      	mov	r0, r7
 8007398:	3101      	adds	r1, #1
 800739a:	f7ff ff79 	bl	8007290 <_Balloc>
 800739e:	4680      	mov	r8, r0
 80073a0:	b928      	cbnz	r0, 80073ae <__multadd+0x5a>
 80073a2:	4602      	mov	r2, r0
 80073a4:	4b0c      	ldr	r3, [pc, #48]	@ (80073d8 <__multadd+0x84>)
 80073a6:	480d      	ldr	r0, [pc, #52]	@ (80073dc <__multadd+0x88>)
 80073a8:	21ba      	movs	r1, #186	@ 0xba
 80073aa:	f000 fd2f 	bl	8007e0c <__assert_func>
 80073ae:	6922      	ldr	r2, [r4, #16]
 80073b0:	3202      	adds	r2, #2
 80073b2:	f104 010c 	add.w	r1, r4, #12
 80073b6:	0092      	lsls	r2, r2, #2
 80073b8:	300c      	adds	r0, #12
 80073ba:	f000 fd19 	bl	8007df0 <memcpy>
 80073be:	4621      	mov	r1, r4
 80073c0:	4638      	mov	r0, r7
 80073c2:	f7ff ffa5 	bl	8007310 <_Bfree>
 80073c6:	4644      	mov	r4, r8
 80073c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80073cc:	3501      	adds	r5, #1
 80073ce:	615e      	str	r6, [r3, #20]
 80073d0:	6125      	str	r5, [r4, #16]
 80073d2:	4620      	mov	r0, r4
 80073d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073d8:	080085d8 	.word	0x080085d8
 80073dc:	080085e9 	.word	0x080085e9

080073e0 <__hi0bits>:
 80073e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80073e4:	4603      	mov	r3, r0
 80073e6:	bf36      	itet	cc
 80073e8:	0403      	lslcc	r3, r0, #16
 80073ea:	2000      	movcs	r0, #0
 80073ec:	2010      	movcc	r0, #16
 80073ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073f2:	bf3c      	itt	cc
 80073f4:	021b      	lslcc	r3, r3, #8
 80073f6:	3008      	addcc	r0, #8
 80073f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073fc:	bf3c      	itt	cc
 80073fe:	011b      	lslcc	r3, r3, #4
 8007400:	3004      	addcc	r0, #4
 8007402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007406:	bf3c      	itt	cc
 8007408:	009b      	lslcc	r3, r3, #2
 800740a:	3002      	addcc	r0, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	db05      	blt.n	800741c <__hi0bits+0x3c>
 8007410:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007414:	f100 0001 	add.w	r0, r0, #1
 8007418:	bf08      	it	eq
 800741a:	2020      	moveq	r0, #32
 800741c:	4770      	bx	lr

0800741e <__lo0bits>:
 800741e:	6803      	ldr	r3, [r0, #0]
 8007420:	4602      	mov	r2, r0
 8007422:	f013 0007 	ands.w	r0, r3, #7
 8007426:	d00b      	beq.n	8007440 <__lo0bits+0x22>
 8007428:	07d9      	lsls	r1, r3, #31
 800742a:	d421      	bmi.n	8007470 <__lo0bits+0x52>
 800742c:	0798      	lsls	r0, r3, #30
 800742e:	bf49      	itett	mi
 8007430:	085b      	lsrmi	r3, r3, #1
 8007432:	089b      	lsrpl	r3, r3, #2
 8007434:	2001      	movmi	r0, #1
 8007436:	6013      	strmi	r3, [r2, #0]
 8007438:	bf5c      	itt	pl
 800743a:	6013      	strpl	r3, [r2, #0]
 800743c:	2002      	movpl	r0, #2
 800743e:	4770      	bx	lr
 8007440:	b299      	uxth	r1, r3
 8007442:	b909      	cbnz	r1, 8007448 <__lo0bits+0x2a>
 8007444:	0c1b      	lsrs	r3, r3, #16
 8007446:	2010      	movs	r0, #16
 8007448:	b2d9      	uxtb	r1, r3
 800744a:	b909      	cbnz	r1, 8007450 <__lo0bits+0x32>
 800744c:	3008      	adds	r0, #8
 800744e:	0a1b      	lsrs	r3, r3, #8
 8007450:	0719      	lsls	r1, r3, #28
 8007452:	bf04      	itt	eq
 8007454:	091b      	lsreq	r3, r3, #4
 8007456:	3004      	addeq	r0, #4
 8007458:	0799      	lsls	r1, r3, #30
 800745a:	bf04      	itt	eq
 800745c:	089b      	lsreq	r3, r3, #2
 800745e:	3002      	addeq	r0, #2
 8007460:	07d9      	lsls	r1, r3, #31
 8007462:	d403      	bmi.n	800746c <__lo0bits+0x4e>
 8007464:	085b      	lsrs	r3, r3, #1
 8007466:	f100 0001 	add.w	r0, r0, #1
 800746a:	d003      	beq.n	8007474 <__lo0bits+0x56>
 800746c:	6013      	str	r3, [r2, #0]
 800746e:	4770      	bx	lr
 8007470:	2000      	movs	r0, #0
 8007472:	4770      	bx	lr
 8007474:	2020      	movs	r0, #32
 8007476:	4770      	bx	lr

08007478 <__i2b>:
 8007478:	b510      	push	{r4, lr}
 800747a:	460c      	mov	r4, r1
 800747c:	2101      	movs	r1, #1
 800747e:	f7ff ff07 	bl	8007290 <_Balloc>
 8007482:	4602      	mov	r2, r0
 8007484:	b928      	cbnz	r0, 8007492 <__i2b+0x1a>
 8007486:	4b05      	ldr	r3, [pc, #20]	@ (800749c <__i2b+0x24>)
 8007488:	4805      	ldr	r0, [pc, #20]	@ (80074a0 <__i2b+0x28>)
 800748a:	f240 1145 	movw	r1, #325	@ 0x145
 800748e:	f000 fcbd 	bl	8007e0c <__assert_func>
 8007492:	2301      	movs	r3, #1
 8007494:	6144      	str	r4, [r0, #20]
 8007496:	6103      	str	r3, [r0, #16]
 8007498:	bd10      	pop	{r4, pc}
 800749a:	bf00      	nop
 800749c:	080085d8 	.word	0x080085d8
 80074a0:	080085e9 	.word	0x080085e9

080074a4 <__multiply>:
 80074a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a8:	4614      	mov	r4, r2
 80074aa:	690a      	ldr	r2, [r1, #16]
 80074ac:	6923      	ldr	r3, [r4, #16]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	bfa8      	it	ge
 80074b2:	4623      	movge	r3, r4
 80074b4:	460f      	mov	r7, r1
 80074b6:	bfa4      	itt	ge
 80074b8:	460c      	movge	r4, r1
 80074ba:	461f      	movge	r7, r3
 80074bc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80074c0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80074c4:	68a3      	ldr	r3, [r4, #8]
 80074c6:	6861      	ldr	r1, [r4, #4]
 80074c8:	eb0a 0609 	add.w	r6, sl, r9
 80074cc:	42b3      	cmp	r3, r6
 80074ce:	b085      	sub	sp, #20
 80074d0:	bfb8      	it	lt
 80074d2:	3101      	addlt	r1, #1
 80074d4:	f7ff fedc 	bl	8007290 <_Balloc>
 80074d8:	b930      	cbnz	r0, 80074e8 <__multiply+0x44>
 80074da:	4602      	mov	r2, r0
 80074dc:	4b44      	ldr	r3, [pc, #272]	@ (80075f0 <__multiply+0x14c>)
 80074de:	4845      	ldr	r0, [pc, #276]	@ (80075f4 <__multiply+0x150>)
 80074e0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80074e4:	f000 fc92 	bl	8007e0c <__assert_func>
 80074e8:	f100 0514 	add.w	r5, r0, #20
 80074ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80074f0:	462b      	mov	r3, r5
 80074f2:	2200      	movs	r2, #0
 80074f4:	4543      	cmp	r3, r8
 80074f6:	d321      	bcc.n	800753c <__multiply+0x98>
 80074f8:	f107 0114 	add.w	r1, r7, #20
 80074fc:	f104 0214 	add.w	r2, r4, #20
 8007500:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007504:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007508:	9302      	str	r3, [sp, #8]
 800750a:	1b13      	subs	r3, r2, r4
 800750c:	3b15      	subs	r3, #21
 800750e:	f023 0303 	bic.w	r3, r3, #3
 8007512:	3304      	adds	r3, #4
 8007514:	f104 0715 	add.w	r7, r4, #21
 8007518:	42ba      	cmp	r2, r7
 800751a:	bf38      	it	cc
 800751c:	2304      	movcc	r3, #4
 800751e:	9301      	str	r3, [sp, #4]
 8007520:	9b02      	ldr	r3, [sp, #8]
 8007522:	9103      	str	r1, [sp, #12]
 8007524:	428b      	cmp	r3, r1
 8007526:	d80c      	bhi.n	8007542 <__multiply+0x9e>
 8007528:	2e00      	cmp	r6, #0
 800752a:	dd03      	ble.n	8007534 <__multiply+0x90>
 800752c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007530:	2b00      	cmp	r3, #0
 8007532:	d05b      	beq.n	80075ec <__multiply+0x148>
 8007534:	6106      	str	r6, [r0, #16]
 8007536:	b005      	add	sp, #20
 8007538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753c:	f843 2b04 	str.w	r2, [r3], #4
 8007540:	e7d8      	b.n	80074f4 <__multiply+0x50>
 8007542:	f8b1 a000 	ldrh.w	sl, [r1]
 8007546:	f1ba 0f00 	cmp.w	sl, #0
 800754a:	d024      	beq.n	8007596 <__multiply+0xf2>
 800754c:	f104 0e14 	add.w	lr, r4, #20
 8007550:	46a9      	mov	r9, r5
 8007552:	f04f 0c00 	mov.w	ip, #0
 8007556:	f85e 7b04 	ldr.w	r7, [lr], #4
 800755a:	f8d9 3000 	ldr.w	r3, [r9]
 800755e:	fa1f fb87 	uxth.w	fp, r7
 8007562:	b29b      	uxth	r3, r3
 8007564:	fb0a 330b 	mla	r3, sl, fp, r3
 8007568:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800756c:	f8d9 7000 	ldr.w	r7, [r9]
 8007570:	4463      	add	r3, ip
 8007572:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007576:	fb0a c70b 	mla	r7, sl, fp, ip
 800757a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800757e:	b29b      	uxth	r3, r3
 8007580:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007584:	4572      	cmp	r2, lr
 8007586:	f849 3b04 	str.w	r3, [r9], #4
 800758a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800758e:	d8e2      	bhi.n	8007556 <__multiply+0xb2>
 8007590:	9b01      	ldr	r3, [sp, #4]
 8007592:	f845 c003 	str.w	ip, [r5, r3]
 8007596:	9b03      	ldr	r3, [sp, #12]
 8007598:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800759c:	3104      	adds	r1, #4
 800759e:	f1b9 0f00 	cmp.w	r9, #0
 80075a2:	d021      	beq.n	80075e8 <__multiply+0x144>
 80075a4:	682b      	ldr	r3, [r5, #0]
 80075a6:	f104 0c14 	add.w	ip, r4, #20
 80075aa:	46ae      	mov	lr, r5
 80075ac:	f04f 0a00 	mov.w	sl, #0
 80075b0:	f8bc b000 	ldrh.w	fp, [ip]
 80075b4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80075b8:	fb09 770b 	mla	r7, r9, fp, r7
 80075bc:	4457      	add	r7, sl
 80075be:	b29b      	uxth	r3, r3
 80075c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80075c4:	f84e 3b04 	str.w	r3, [lr], #4
 80075c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80075cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075d0:	f8be 3000 	ldrh.w	r3, [lr]
 80075d4:	fb09 330a 	mla	r3, r9, sl, r3
 80075d8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80075dc:	4562      	cmp	r2, ip
 80075de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075e2:	d8e5      	bhi.n	80075b0 <__multiply+0x10c>
 80075e4:	9f01      	ldr	r7, [sp, #4]
 80075e6:	51eb      	str	r3, [r5, r7]
 80075e8:	3504      	adds	r5, #4
 80075ea:	e799      	b.n	8007520 <__multiply+0x7c>
 80075ec:	3e01      	subs	r6, #1
 80075ee:	e79b      	b.n	8007528 <__multiply+0x84>
 80075f0:	080085d8 	.word	0x080085d8
 80075f4:	080085e9 	.word	0x080085e9

080075f8 <__pow5mult>:
 80075f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075fc:	4615      	mov	r5, r2
 80075fe:	f012 0203 	ands.w	r2, r2, #3
 8007602:	4607      	mov	r7, r0
 8007604:	460e      	mov	r6, r1
 8007606:	d007      	beq.n	8007618 <__pow5mult+0x20>
 8007608:	4c25      	ldr	r4, [pc, #148]	@ (80076a0 <__pow5mult+0xa8>)
 800760a:	3a01      	subs	r2, #1
 800760c:	2300      	movs	r3, #0
 800760e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007612:	f7ff fe9f 	bl	8007354 <__multadd>
 8007616:	4606      	mov	r6, r0
 8007618:	10ad      	asrs	r5, r5, #2
 800761a:	d03d      	beq.n	8007698 <__pow5mult+0xa0>
 800761c:	69fc      	ldr	r4, [r7, #28]
 800761e:	b97c      	cbnz	r4, 8007640 <__pow5mult+0x48>
 8007620:	2010      	movs	r0, #16
 8007622:	f7ff fd7f 	bl	8007124 <malloc>
 8007626:	4602      	mov	r2, r0
 8007628:	61f8      	str	r0, [r7, #28]
 800762a:	b928      	cbnz	r0, 8007638 <__pow5mult+0x40>
 800762c:	4b1d      	ldr	r3, [pc, #116]	@ (80076a4 <__pow5mult+0xac>)
 800762e:	481e      	ldr	r0, [pc, #120]	@ (80076a8 <__pow5mult+0xb0>)
 8007630:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007634:	f000 fbea 	bl	8007e0c <__assert_func>
 8007638:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800763c:	6004      	str	r4, [r0, #0]
 800763e:	60c4      	str	r4, [r0, #12]
 8007640:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007644:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007648:	b94c      	cbnz	r4, 800765e <__pow5mult+0x66>
 800764a:	f240 2171 	movw	r1, #625	@ 0x271
 800764e:	4638      	mov	r0, r7
 8007650:	f7ff ff12 	bl	8007478 <__i2b>
 8007654:	2300      	movs	r3, #0
 8007656:	f8c8 0008 	str.w	r0, [r8, #8]
 800765a:	4604      	mov	r4, r0
 800765c:	6003      	str	r3, [r0, #0]
 800765e:	f04f 0900 	mov.w	r9, #0
 8007662:	07eb      	lsls	r3, r5, #31
 8007664:	d50a      	bpl.n	800767c <__pow5mult+0x84>
 8007666:	4631      	mov	r1, r6
 8007668:	4622      	mov	r2, r4
 800766a:	4638      	mov	r0, r7
 800766c:	f7ff ff1a 	bl	80074a4 <__multiply>
 8007670:	4631      	mov	r1, r6
 8007672:	4680      	mov	r8, r0
 8007674:	4638      	mov	r0, r7
 8007676:	f7ff fe4b 	bl	8007310 <_Bfree>
 800767a:	4646      	mov	r6, r8
 800767c:	106d      	asrs	r5, r5, #1
 800767e:	d00b      	beq.n	8007698 <__pow5mult+0xa0>
 8007680:	6820      	ldr	r0, [r4, #0]
 8007682:	b938      	cbnz	r0, 8007694 <__pow5mult+0x9c>
 8007684:	4622      	mov	r2, r4
 8007686:	4621      	mov	r1, r4
 8007688:	4638      	mov	r0, r7
 800768a:	f7ff ff0b 	bl	80074a4 <__multiply>
 800768e:	6020      	str	r0, [r4, #0]
 8007690:	f8c0 9000 	str.w	r9, [r0]
 8007694:	4604      	mov	r4, r0
 8007696:	e7e4      	b.n	8007662 <__pow5mult+0x6a>
 8007698:	4630      	mov	r0, r6
 800769a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800769e:	bf00      	nop
 80076a0:	08008644 	.word	0x08008644
 80076a4:	08008569 	.word	0x08008569
 80076a8:	080085e9 	.word	0x080085e9

080076ac <__lshift>:
 80076ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076b0:	460c      	mov	r4, r1
 80076b2:	6849      	ldr	r1, [r1, #4]
 80076b4:	6923      	ldr	r3, [r4, #16]
 80076b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076ba:	68a3      	ldr	r3, [r4, #8]
 80076bc:	4607      	mov	r7, r0
 80076be:	4691      	mov	r9, r2
 80076c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80076c4:	f108 0601 	add.w	r6, r8, #1
 80076c8:	42b3      	cmp	r3, r6
 80076ca:	db0b      	blt.n	80076e4 <__lshift+0x38>
 80076cc:	4638      	mov	r0, r7
 80076ce:	f7ff fddf 	bl	8007290 <_Balloc>
 80076d2:	4605      	mov	r5, r0
 80076d4:	b948      	cbnz	r0, 80076ea <__lshift+0x3e>
 80076d6:	4602      	mov	r2, r0
 80076d8:	4b28      	ldr	r3, [pc, #160]	@ (800777c <__lshift+0xd0>)
 80076da:	4829      	ldr	r0, [pc, #164]	@ (8007780 <__lshift+0xd4>)
 80076dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80076e0:	f000 fb94 	bl	8007e0c <__assert_func>
 80076e4:	3101      	adds	r1, #1
 80076e6:	005b      	lsls	r3, r3, #1
 80076e8:	e7ee      	b.n	80076c8 <__lshift+0x1c>
 80076ea:	2300      	movs	r3, #0
 80076ec:	f100 0114 	add.w	r1, r0, #20
 80076f0:	f100 0210 	add.w	r2, r0, #16
 80076f4:	4618      	mov	r0, r3
 80076f6:	4553      	cmp	r3, sl
 80076f8:	db33      	blt.n	8007762 <__lshift+0xb6>
 80076fa:	6920      	ldr	r0, [r4, #16]
 80076fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007700:	f104 0314 	add.w	r3, r4, #20
 8007704:	f019 091f 	ands.w	r9, r9, #31
 8007708:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800770c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007710:	d02b      	beq.n	800776a <__lshift+0xbe>
 8007712:	f1c9 0e20 	rsb	lr, r9, #32
 8007716:	468a      	mov	sl, r1
 8007718:	2200      	movs	r2, #0
 800771a:	6818      	ldr	r0, [r3, #0]
 800771c:	fa00 f009 	lsl.w	r0, r0, r9
 8007720:	4310      	orrs	r0, r2
 8007722:	f84a 0b04 	str.w	r0, [sl], #4
 8007726:	f853 2b04 	ldr.w	r2, [r3], #4
 800772a:	459c      	cmp	ip, r3
 800772c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007730:	d8f3      	bhi.n	800771a <__lshift+0x6e>
 8007732:	ebac 0304 	sub.w	r3, ip, r4
 8007736:	3b15      	subs	r3, #21
 8007738:	f023 0303 	bic.w	r3, r3, #3
 800773c:	3304      	adds	r3, #4
 800773e:	f104 0015 	add.w	r0, r4, #21
 8007742:	4584      	cmp	ip, r0
 8007744:	bf38      	it	cc
 8007746:	2304      	movcc	r3, #4
 8007748:	50ca      	str	r2, [r1, r3]
 800774a:	b10a      	cbz	r2, 8007750 <__lshift+0xa4>
 800774c:	f108 0602 	add.w	r6, r8, #2
 8007750:	3e01      	subs	r6, #1
 8007752:	4638      	mov	r0, r7
 8007754:	612e      	str	r6, [r5, #16]
 8007756:	4621      	mov	r1, r4
 8007758:	f7ff fdda 	bl	8007310 <_Bfree>
 800775c:	4628      	mov	r0, r5
 800775e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007762:	f842 0f04 	str.w	r0, [r2, #4]!
 8007766:	3301      	adds	r3, #1
 8007768:	e7c5      	b.n	80076f6 <__lshift+0x4a>
 800776a:	3904      	subs	r1, #4
 800776c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007770:	f841 2f04 	str.w	r2, [r1, #4]!
 8007774:	459c      	cmp	ip, r3
 8007776:	d8f9      	bhi.n	800776c <__lshift+0xc0>
 8007778:	e7ea      	b.n	8007750 <__lshift+0xa4>
 800777a:	bf00      	nop
 800777c:	080085d8 	.word	0x080085d8
 8007780:	080085e9 	.word	0x080085e9

08007784 <__mcmp>:
 8007784:	690a      	ldr	r2, [r1, #16]
 8007786:	4603      	mov	r3, r0
 8007788:	6900      	ldr	r0, [r0, #16]
 800778a:	1a80      	subs	r0, r0, r2
 800778c:	b530      	push	{r4, r5, lr}
 800778e:	d10e      	bne.n	80077ae <__mcmp+0x2a>
 8007790:	3314      	adds	r3, #20
 8007792:	3114      	adds	r1, #20
 8007794:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007798:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800779c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80077a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80077a4:	4295      	cmp	r5, r2
 80077a6:	d003      	beq.n	80077b0 <__mcmp+0x2c>
 80077a8:	d205      	bcs.n	80077b6 <__mcmp+0x32>
 80077aa:	f04f 30ff 	mov.w	r0, #4294967295
 80077ae:	bd30      	pop	{r4, r5, pc}
 80077b0:	42a3      	cmp	r3, r4
 80077b2:	d3f3      	bcc.n	800779c <__mcmp+0x18>
 80077b4:	e7fb      	b.n	80077ae <__mcmp+0x2a>
 80077b6:	2001      	movs	r0, #1
 80077b8:	e7f9      	b.n	80077ae <__mcmp+0x2a>
	...

080077bc <__mdiff>:
 80077bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c0:	4689      	mov	r9, r1
 80077c2:	4606      	mov	r6, r0
 80077c4:	4611      	mov	r1, r2
 80077c6:	4648      	mov	r0, r9
 80077c8:	4614      	mov	r4, r2
 80077ca:	f7ff ffdb 	bl	8007784 <__mcmp>
 80077ce:	1e05      	subs	r5, r0, #0
 80077d0:	d112      	bne.n	80077f8 <__mdiff+0x3c>
 80077d2:	4629      	mov	r1, r5
 80077d4:	4630      	mov	r0, r6
 80077d6:	f7ff fd5b 	bl	8007290 <_Balloc>
 80077da:	4602      	mov	r2, r0
 80077dc:	b928      	cbnz	r0, 80077ea <__mdiff+0x2e>
 80077de:	4b3f      	ldr	r3, [pc, #252]	@ (80078dc <__mdiff+0x120>)
 80077e0:	f240 2137 	movw	r1, #567	@ 0x237
 80077e4:	483e      	ldr	r0, [pc, #248]	@ (80078e0 <__mdiff+0x124>)
 80077e6:	f000 fb11 	bl	8007e0c <__assert_func>
 80077ea:	2301      	movs	r3, #1
 80077ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80077f0:	4610      	mov	r0, r2
 80077f2:	b003      	add	sp, #12
 80077f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f8:	bfbc      	itt	lt
 80077fa:	464b      	movlt	r3, r9
 80077fc:	46a1      	movlt	r9, r4
 80077fe:	4630      	mov	r0, r6
 8007800:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007804:	bfba      	itte	lt
 8007806:	461c      	movlt	r4, r3
 8007808:	2501      	movlt	r5, #1
 800780a:	2500      	movge	r5, #0
 800780c:	f7ff fd40 	bl	8007290 <_Balloc>
 8007810:	4602      	mov	r2, r0
 8007812:	b918      	cbnz	r0, 800781c <__mdiff+0x60>
 8007814:	4b31      	ldr	r3, [pc, #196]	@ (80078dc <__mdiff+0x120>)
 8007816:	f240 2145 	movw	r1, #581	@ 0x245
 800781a:	e7e3      	b.n	80077e4 <__mdiff+0x28>
 800781c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007820:	6926      	ldr	r6, [r4, #16]
 8007822:	60c5      	str	r5, [r0, #12]
 8007824:	f109 0310 	add.w	r3, r9, #16
 8007828:	f109 0514 	add.w	r5, r9, #20
 800782c:	f104 0e14 	add.w	lr, r4, #20
 8007830:	f100 0b14 	add.w	fp, r0, #20
 8007834:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007838:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800783c:	9301      	str	r3, [sp, #4]
 800783e:	46d9      	mov	r9, fp
 8007840:	f04f 0c00 	mov.w	ip, #0
 8007844:	9b01      	ldr	r3, [sp, #4]
 8007846:	f85e 0b04 	ldr.w	r0, [lr], #4
 800784a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800784e:	9301      	str	r3, [sp, #4]
 8007850:	fa1f f38a 	uxth.w	r3, sl
 8007854:	4619      	mov	r1, r3
 8007856:	b283      	uxth	r3, r0
 8007858:	1acb      	subs	r3, r1, r3
 800785a:	0c00      	lsrs	r0, r0, #16
 800785c:	4463      	add	r3, ip
 800785e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007862:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007866:	b29b      	uxth	r3, r3
 8007868:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800786c:	4576      	cmp	r6, lr
 800786e:	f849 3b04 	str.w	r3, [r9], #4
 8007872:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007876:	d8e5      	bhi.n	8007844 <__mdiff+0x88>
 8007878:	1b33      	subs	r3, r6, r4
 800787a:	3b15      	subs	r3, #21
 800787c:	f023 0303 	bic.w	r3, r3, #3
 8007880:	3415      	adds	r4, #21
 8007882:	3304      	adds	r3, #4
 8007884:	42a6      	cmp	r6, r4
 8007886:	bf38      	it	cc
 8007888:	2304      	movcc	r3, #4
 800788a:	441d      	add	r5, r3
 800788c:	445b      	add	r3, fp
 800788e:	461e      	mov	r6, r3
 8007890:	462c      	mov	r4, r5
 8007892:	4544      	cmp	r4, r8
 8007894:	d30e      	bcc.n	80078b4 <__mdiff+0xf8>
 8007896:	f108 0103 	add.w	r1, r8, #3
 800789a:	1b49      	subs	r1, r1, r5
 800789c:	f021 0103 	bic.w	r1, r1, #3
 80078a0:	3d03      	subs	r5, #3
 80078a2:	45a8      	cmp	r8, r5
 80078a4:	bf38      	it	cc
 80078a6:	2100      	movcc	r1, #0
 80078a8:	440b      	add	r3, r1
 80078aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80078ae:	b191      	cbz	r1, 80078d6 <__mdiff+0x11a>
 80078b0:	6117      	str	r7, [r2, #16]
 80078b2:	e79d      	b.n	80077f0 <__mdiff+0x34>
 80078b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80078b8:	46e6      	mov	lr, ip
 80078ba:	0c08      	lsrs	r0, r1, #16
 80078bc:	fa1c fc81 	uxtah	ip, ip, r1
 80078c0:	4471      	add	r1, lr
 80078c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80078c6:	b289      	uxth	r1, r1
 80078c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80078cc:	f846 1b04 	str.w	r1, [r6], #4
 80078d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078d4:	e7dd      	b.n	8007892 <__mdiff+0xd6>
 80078d6:	3f01      	subs	r7, #1
 80078d8:	e7e7      	b.n	80078aa <__mdiff+0xee>
 80078da:	bf00      	nop
 80078dc:	080085d8 	.word	0x080085d8
 80078e0:	080085e9 	.word	0x080085e9

080078e4 <__d2b>:
 80078e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80078e8:	460f      	mov	r7, r1
 80078ea:	2101      	movs	r1, #1
 80078ec:	ec59 8b10 	vmov	r8, r9, d0
 80078f0:	4616      	mov	r6, r2
 80078f2:	f7ff fccd 	bl	8007290 <_Balloc>
 80078f6:	4604      	mov	r4, r0
 80078f8:	b930      	cbnz	r0, 8007908 <__d2b+0x24>
 80078fa:	4602      	mov	r2, r0
 80078fc:	4b23      	ldr	r3, [pc, #140]	@ (800798c <__d2b+0xa8>)
 80078fe:	4824      	ldr	r0, [pc, #144]	@ (8007990 <__d2b+0xac>)
 8007900:	f240 310f 	movw	r1, #783	@ 0x30f
 8007904:	f000 fa82 	bl	8007e0c <__assert_func>
 8007908:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800790c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007910:	b10d      	cbz	r5, 8007916 <__d2b+0x32>
 8007912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007916:	9301      	str	r3, [sp, #4]
 8007918:	f1b8 0300 	subs.w	r3, r8, #0
 800791c:	d023      	beq.n	8007966 <__d2b+0x82>
 800791e:	4668      	mov	r0, sp
 8007920:	9300      	str	r3, [sp, #0]
 8007922:	f7ff fd7c 	bl	800741e <__lo0bits>
 8007926:	e9dd 1200 	ldrd	r1, r2, [sp]
 800792a:	b1d0      	cbz	r0, 8007962 <__d2b+0x7e>
 800792c:	f1c0 0320 	rsb	r3, r0, #32
 8007930:	fa02 f303 	lsl.w	r3, r2, r3
 8007934:	430b      	orrs	r3, r1
 8007936:	40c2      	lsrs	r2, r0
 8007938:	6163      	str	r3, [r4, #20]
 800793a:	9201      	str	r2, [sp, #4]
 800793c:	9b01      	ldr	r3, [sp, #4]
 800793e:	61a3      	str	r3, [r4, #24]
 8007940:	2b00      	cmp	r3, #0
 8007942:	bf0c      	ite	eq
 8007944:	2201      	moveq	r2, #1
 8007946:	2202      	movne	r2, #2
 8007948:	6122      	str	r2, [r4, #16]
 800794a:	b1a5      	cbz	r5, 8007976 <__d2b+0x92>
 800794c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007950:	4405      	add	r5, r0
 8007952:	603d      	str	r5, [r7, #0]
 8007954:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007958:	6030      	str	r0, [r6, #0]
 800795a:	4620      	mov	r0, r4
 800795c:	b003      	add	sp, #12
 800795e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007962:	6161      	str	r1, [r4, #20]
 8007964:	e7ea      	b.n	800793c <__d2b+0x58>
 8007966:	a801      	add	r0, sp, #4
 8007968:	f7ff fd59 	bl	800741e <__lo0bits>
 800796c:	9b01      	ldr	r3, [sp, #4]
 800796e:	6163      	str	r3, [r4, #20]
 8007970:	3020      	adds	r0, #32
 8007972:	2201      	movs	r2, #1
 8007974:	e7e8      	b.n	8007948 <__d2b+0x64>
 8007976:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800797a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800797e:	6038      	str	r0, [r7, #0]
 8007980:	6918      	ldr	r0, [r3, #16]
 8007982:	f7ff fd2d 	bl	80073e0 <__hi0bits>
 8007986:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800798a:	e7e5      	b.n	8007958 <__d2b+0x74>
 800798c:	080085d8 	.word	0x080085d8
 8007990:	080085e9 	.word	0x080085e9

08007994 <__ssputs_r>:
 8007994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007998:	688e      	ldr	r6, [r1, #8]
 800799a:	461f      	mov	r7, r3
 800799c:	42be      	cmp	r6, r7
 800799e:	680b      	ldr	r3, [r1, #0]
 80079a0:	4682      	mov	sl, r0
 80079a2:	460c      	mov	r4, r1
 80079a4:	4690      	mov	r8, r2
 80079a6:	d82d      	bhi.n	8007a04 <__ssputs_r+0x70>
 80079a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80079b0:	d026      	beq.n	8007a00 <__ssputs_r+0x6c>
 80079b2:	6965      	ldr	r5, [r4, #20]
 80079b4:	6909      	ldr	r1, [r1, #16]
 80079b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079ba:	eba3 0901 	sub.w	r9, r3, r1
 80079be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079c2:	1c7b      	adds	r3, r7, #1
 80079c4:	444b      	add	r3, r9
 80079c6:	106d      	asrs	r5, r5, #1
 80079c8:	429d      	cmp	r5, r3
 80079ca:	bf38      	it	cc
 80079cc:	461d      	movcc	r5, r3
 80079ce:	0553      	lsls	r3, r2, #21
 80079d0:	d527      	bpl.n	8007a22 <__ssputs_r+0x8e>
 80079d2:	4629      	mov	r1, r5
 80079d4:	f7ff fbd0 	bl	8007178 <_malloc_r>
 80079d8:	4606      	mov	r6, r0
 80079da:	b360      	cbz	r0, 8007a36 <__ssputs_r+0xa2>
 80079dc:	6921      	ldr	r1, [r4, #16]
 80079de:	464a      	mov	r2, r9
 80079e0:	f000 fa06 	bl	8007df0 <memcpy>
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80079ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079ee:	81a3      	strh	r3, [r4, #12]
 80079f0:	6126      	str	r6, [r4, #16]
 80079f2:	6165      	str	r5, [r4, #20]
 80079f4:	444e      	add	r6, r9
 80079f6:	eba5 0509 	sub.w	r5, r5, r9
 80079fa:	6026      	str	r6, [r4, #0]
 80079fc:	60a5      	str	r5, [r4, #8]
 80079fe:	463e      	mov	r6, r7
 8007a00:	42be      	cmp	r6, r7
 8007a02:	d900      	bls.n	8007a06 <__ssputs_r+0x72>
 8007a04:	463e      	mov	r6, r7
 8007a06:	6820      	ldr	r0, [r4, #0]
 8007a08:	4632      	mov	r2, r6
 8007a0a:	4641      	mov	r1, r8
 8007a0c:	f000 f9c6 	bl	8007d9c <memmove>
 8007a10:	68a3      	ldr	r3, [r4, #8]
 8007a12:	1b9b      	subs	r3, r3, r6
 8007a14:	60a3      	str	r3, [r4, #8]
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	4433      	add	r3, r6
 8007a1a:	6023      	str	r3, [r4, #0]
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a22:	462a      	mov	r2, r5
 8007a24:	f000 fa36 	bl	8007e94 <_realloc_r>
 8007a28:	4606      	mov	r6, r0
 8007a2a:	2800      	cmp	r0, #0
 8007a2c:	d1e0      	bne.n	80079f0 <__ssputs_r+0x5c>
 8007a2e:	6921      	ldr	r1, [r4, #16]
 8007a30:	4650      	mov	r0, sl
 8007a32:	f7ff fb2d 	bl	8007090 <_free_r>
 8007a36:	230c      	movs	r3, #12
 8007a38:	f8ca 3000 	str.w	r3, [sl]
 8007a3c:	89a3      	ldrh	r3, [r4, #12]
 8007a3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a42:	81a3      	strh	r3, [r4, #12]
 8007a44:	f04f 30ff 	mov.w	r0, #4294967295
 8007a48:	e7e9      	b.n	8007a1e <__ssputs_r+0x8a>
	...

08007a4c <_svfiprintf_r>:
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	4698      	mov	r8, r3
 8007a52:	898b      	ldrh	r3, [r1, #12]
 8007a54:	061b      	lsls	r3, r3, #24
 8007a56:	b09d      	sub	sp, #116	@ 0x74
 8007a58:	4607      	mov	r7, r0
 8007a5a:	460d      	mov	r5, r1
 8007a5c:	4614      	mov	r4, r2
 8007a5e:	d510      	bpl.n	8007a82 <_svfiprintf_r+0x36>
 8007a60:	690b      	ldr	r3, [r1, #16]
 8007a62:	b973      	cbnz	r3, 8007a82 <_svfiprintf_r+0x36>
 8007a64:	2140      	movs	r1, #64	@ 0x40
 8007a66:	f7ff fb87 	bl	8007178 <_malloc_r>
 8007a6a:	6028      	str	r0, [r5, #0]
 8007a6c:	6128      	str	r0, [r5, #16]
 8007a6e:	b930      	cbnz	r0, 8007a7e <_svfiprintf_r+0x32>
 8007a70:	230c      	movs	r3, #12
 8007a72:	603b      	str	r3, [r7, #0]
 8007a74:	f04f 30ff 	mov.w	r0, #4294967295
 8007a78:	b01d      	add	sp, #116	@ 0x74
 8007a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7e:	2340      	movs	r3, #64	@ 0x40
 8007a80:	616b      	str	r3, [r5, #20]
 8007a82:	2300      	movs	r3, #0
 8007a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a86:	2320      	movs	r3, #32
 8007a88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a90:	2330      	movs	r3, #48	@ 0x30
 8007a92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c30 <_svfiprintf_r+0x1e4>
 8007a96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a9a:	f04f 0901 	mov.w	r9, #1
 8007a9e:	4623      	mov	r3, r4
 8007aa0:	469a      	mov	sl, r3
 8007aa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007aa6:	b10a      	cbz	r2, 8007aac <_svfiprintf_r+0x60>
 8007aa8:	2a25      	cmp	r2, #37	@ 0x25
 8007aaa:	d1f9      	bne.n	8007aa0 <_svfiprintf_r+0x54>
 8007aac:	ebba 0b04 	subs.w	fp, sl, r4
 8007ab0:	d00b      	beq.n	8007aca <_svfiprintf_r+0x7e>
 8007ab2:	465b      	mov	r3, fp
 8007ab4:	4622      	mov	r2, r4
 8007ab6:	4629      	mov	r1, r5
 8007ab8:	4638      	mov	r0, r7
 8007aba:	f7ff ff6b 	bl	8007994 <__ssputs_r>
 8007abe:	3001      	adds	r0, #1
 8007ac0:	f000 80a7 	beq.w	8007c12 <_svfiprintf_r+0x1c6>
 8007ac4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ac6:	445a      	add	r2, fp
 8007ac8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007aca:	f89a 3000 	ldrb.w	r3, [sl]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f000 809f 	beq.w	8007c12 <_svfiprintf_r+0x1c6>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8007ada:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ade:	f10a 0a01 	add.w	sl, sl, #1
 8007ae2:	9304      	str	r3, [sp, #16]
 8007ae4:	9307      	str	r3, [sp, #28]
 8007ae6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007aea:	931a      	str	r3, [sp, #104]	@ 0x68
 8007aec:	4654      	mov	r4, sl
 8007aee:	2205      	movs	r2, #5
 8007af0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af4:	484e      	ldr	r0, [pc, #312]	@ (8007c30 <_svfiprintf_r+0x1e4>)
 8007af6:	f7f8 fb6b 	bl	80001d0 <memchr>
 8007afa:	9a04      	ldr	r2, [sp, #16]
 8007afc:	b9d8      	cbnz	r0, 8007b36 <_svfiprintf_r+0xea>
 8007afe:	06d0      	lsls	r0, r2, #27
 8007b00:	bf44      	itt	mi
 8007b02:	2320      	movmi	r3, #32
 8007b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b08:	0711      	lsls	r1, r2, #28
 8007b0a:	bf44      	itt	mi
 8007b0c:	232b      	movmi	r3, #43	@ 0x2b
 8007b0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b12:	f89a 3000 	ldrb.w	r3, [sl]
 8007b16:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b18:	d015      	beq.n	8007b46 <_svfiprintf_r+0xfa>
 8007b1a:	9a07      	ldr	r2, [sp, #28]
 8007b1c:	4654      	mov	r4, sl
 8007b1e:	2000      	movs	r0, #0
 8007b20:	f04f 0c0a 	mov.w	ip, #10
 8007b24:	4621      	mov	r1, r4
 8007b26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b2a:	3b30      	subs	r3, #48	@ 0x30
 8007b2c:	2b09      	cmp	r3, #9
 8007b2e:	d94b      	bls.n	8007bc8 <_svfiprintf_r+0x17c>
 8007b30:	b1b0      	cbz	r0, 8007b60 <_svfiprintf_r+0x114>
 8007b32:	9207      	str	r2, [sp, #28]
 8007b34:	e014      	b.n	8007b60 <_svfiprintf_r+0x114>
 8007b36:	eba0 0308 	sub.w	r3, r0, r8
 8007b3a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	9304      	str	r3, [sp, #16]
 8007b42:	46a2      	mov	sl, r4
 8007b44:	e7d2      	b.n	8007aec <_svfiprintf_r+0xa0>
 8007b46:	9b03      	ldr	r3, [sp, #12]
 8007b48:	1d19      	adds	r1, r3, #4
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	9103      	str	r1, [sp, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	bfbb      	ittet	lt
 8007b52:	425b      	neglt	r3, r3
 8007b54:	f042 0202 	orrlt.w	r2, r2, #2
 8007b58:	9307      	strge	r3, [sp, #28]
 8007b5a:	9307      	strlt	r3, [sp, #28]
 8007b5c:	bfb8      	it	lt
 8007b5e:	9204      	strlt	r2, [sp, #16]
 8007b60:	7823      	ldrb	r3, [r4, #0]
 8007b62:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b64:	d10a      	bne.n	8007b7c <_svfiprintf_r+0x130>
 8007b66:	7863      	ldrb	r3, [r4, #1]
 8007b68:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b6a:	d132      	bne.n	8007bd2 <_svfiprintf_r+0x186>
 8007b6c:	9b03      	ldr	r3, [sp, #12]
 8007b6e:	1d1a      	adds	r2, r3, #4
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	9203      	str	r2, [sp, #12]
 8007b74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b78:	3402      	adds	r4, #2
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c40 <_svfiprintf_r+0x1f4>
 8007b80:	7821      	ldrb	r1, [r4, #0]
 8007b82:	2203      	movs	r2, #3
 8007b84:	4650      	mov	r0, sl
 8007b86:	f7f8 fb23 	bl	80001d0 <memchr>
 8007b8a:	b138      	cbz	r0, 8007b9c <_svfiprintf_r+0x150>
 8007b8c:	9b04      	ldr	r3, [sp, #16]
 8007b8e:	eba0 000a 	sub.w	r0, r0, sl
 8007b92:	2240      	movs	r2, #64	@ 0x40
 8007b94:	4082      	lsls	r2, r0
 8007b96:	4313      	orrs	r3, r2
 8007b98:	3401      	adds	r4, #1
 8007b9a:	9304      	str	r3, [sp, #16]
 8007b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ba0:	4824      	ldr	r0, [pc, #144]	@ (8007c34 <_svfiprintf_r+0x1e8>)
 8007ba2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ba6:	2206      	movs	r2, #6
 8007ba8:	f7f8 fb12 	bl	80001d0 <memchr>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	d036      	beq.n	8007c1e <_svfiprintf_r+0x1d2>
 8007bb0:	4b21      	ldr	r3, [pc, #132]	@ (8007c38 <_svfiprintf_r+0x1ec>)
 8007bb2:	bb1b      	cbnz	r3, 8007bfc <_svfiprintf_r+0x1b0>
 8007bb4:	9b03      	ldr	r3, [sp, #12]
 8007bb6:	3307      	adds	r3, #7
 8007bb8:	f023 0307 	bic.w	r3, r3, #7
 8007bbc:	3308      	adds	r3, #8
 8007bbe:	9303      	str	r3, [sp, #12]
 8007bc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bc2:	4433      	add	r3, r6
 8007bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bc6:	e76a      	b.n	8007a9e <_svfiprintf_r+0x52>
 8007bc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bcc:	460c      	mov	r4, r1
 8007bce:	2001      	movs	r0, #1
 8007bd0:	e7a8      	b.n	8007b24 <_svfiprintf_r+0xd8>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	3401      	adds	r4, #1
 8007bd6:	9305      	str	r3, [sp, #20]
 8007bd8:	4619      	mov	r1, r3
 8007bda:	f04f 0c0a 	mov.w	ip, #10
 8007bde:	4620      	mov	r0, r4
 8007be0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be4:	3a30      	subs	r2, #48	@ 0x30
 8007be6:	2a09      	cmp	r2, #9
 8007be8:	d903      	bls.n	8007bf2 <_svfiprintf_r+0x1a6>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d0c6      	beq.n	8007b7c <_svfiprintf_r+0x130>
 8007bee:	9105      	str	r1, [sp, #20]
 8007bf0:	e7c4      	b.n	8007b7c <_svfiprintf_r+0x130>
 8007bf2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e7f0      	b.n	8007bde <_svfiprintf_r+0x192>
 8007bfc:	ab03      	add	r3, sp, #12
 8007bfe:	9300      	str	r3, [sp, #0]
 8007c00:	462a      	mov	r2, r5
 8007c02:	4b0e      	ldr	r3, [pc, #56]	@ (8007c3c <_svfiprintf_r+0x1f0>)
 8007c04:	a904      	add	r1, sp, #16
 8007c06:	4638      	mov	r0, r7
 8007c08:	f7fd fe98 	bl	800593c <_printf_float>
 8007c0c:	1c42      	adds	r2, r0, #1
 8007c0e:	4606      	mov	r6, r0
 8007c10:	d1d6      	bne.n	8007bc0 <_svfiprintf_r+0x174>
 8007c12:	89ab      	ldrh	r3, [r5, #12]
 8007c14:	065b      	lsls	r3, r3, #25
 8007c16:	f53f af2d 	bmi.w	8007a74 <_svfiprintf_r+0x28>
 8007c1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c1c:	e72c      	b.n	8007a78 <_svfiprintf_r+0x2c>
 8007c1e:	ab03      	add	r3, sp, #12
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	462a      	mov	r2, r5
 8007c24:	4b05      	ldr	r3, [pc, #20]	@ (8007c3c <_svfiprintf_r+0x1f0>)
 8007c26:	a904      	add	r1, sp, #16
 8007c28:	4638      	mov	r0, r7
 8007c2a:	f7fe f91f 	bl	8005e6c <_printf_i>
 8007c2e:	e7ed      	b.n	8007c0c <_svfiprintf_r+0x1c0>
 8007c30:	08008740 	.word	0x08008740
 8007c34:	0800874a 	.word	0x0800874a
 8007c38:	0800593d 	.word	0x0800593d
 8007c3c:	08007995 	.word	0x08007995
 8007c40:	08008746 	.word	0x08008746

08007c44 <__sflush_r>:
 8007c44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c4c:	0716      	lsls	r6, r2, #28
 8007c4e:	4605      	mov	r5, r0
 8007c50:	460c      	mov	r4, r1
 8007c52:	d454      	bmi.n	8007cfe <__sflush_r+0xba>
 8007c54:	684b      	ldr	r3, [r1, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	dc02      	bgt.n	8007c60 <__sflush_r+0x1c>
 8007c5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	dd48      	ble.n	8007cf2 <__sflush_r+0xae>
 8007c60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c62:	2e00      	cmp	r6, #0
 8007c64:	d045      	beq.n	8007cf2 <__sflush_r+0xae>
 8007c66:	2300      	movs	r3, #0
 8007c68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c6c:	682f      	ldr	r7, [r5, #0]
 8007c6e:	6a21      	ldr	r1, [r4, #32]
 8007c70:	602b      	str	r3, [r5, #0]
 8007c72:	d030      	beq.n	8007cd6 <__sflush_r+0x92>
 8007c74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c76:	89a3      	ldrh	r3, [r4, #12]
 8007c78:	0759      	lsls	r1, r3, #29
 8007c7a:	d505      	bpl.n	8007c88 <__sflush_r+0x44>
 8007c7c:	6863      	ldr	r3, [r4, #4]
 8007c7e:	1ad2      	subs	r2, r2, r3
 8007c80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c82:	b10b      	cbz	r3, 8007c88 <__sflush_r+0x44>
 8007c84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c86:	1ad2      	subs	r2, r2, r3
 8007c88:	2300      	movs	r3, #0
 8007c8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c8c:	6a21      	ldr	r1, [r4, #32]
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b0      	blx	r6
 8007c92:	1c43      	adds	r3, r0, #1
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	d106      	bne.n	8007ca6 <__sflush_r+0x62>
 8007c98:	6829      	ldr	r1, [r5, #0]
 8007c9a:	291d      	cmp	r1, #29
 8007c9c:	d82b      	bhi.n	8007cf6 <__sflush_r+0xb2>
 8007c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8007d48 <__sflush_r+0x104>)
 8007ca0:	410a      	asrs	r2, r1
 8007ca2:	07d6      	lsls	r6, r2, #31
 8007ca4:	d427      	bmi.n	8007cf6 <__sflush_r+0xb2>
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	6062      	str	r2, [r4, #4]
 8007caa:	04d9      	lsls	r1, r3, #19
 8007cac:	6922      	ldr	r2, [r4, #16]
 8007cae:	6022      	str	r2, [r4, #0]
 8007cb0:	d504      	bpl.n	8007cbc <__sflush_r+0x78>
 8007cb2:	1c42      	adds	r2, r0, #1
 8007cb4:	d101      	bne.n	8007cba <__sflush_r+0x76>
 8007cb6:	682b      	ldr	r3, [r5, #0]
 8007cb8:	b903      	cbnz	r3, 8007cbc <__sflush_r+0x78>
 8007cba:	6560      	str	r0, [r4, #84]	@ 0x54
 8007cbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cbe:	602f      	str	r7, [r5, #0]
 8007cc0:	b1b9      	cbz	r1, 8007cf2 <__sflush_r+0xae>
 8007cc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cc6:	4299      	cmp	r1, r3
 8007cc8:	d002      	beq.n	8007cd0 <__sflush_r+0x8c>
 8007cca:	4628      	mov	r0, r5
 8007ccc:	f7ff f9e0 	bl	8007090 <_free_r>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cd4:	e00d      	b.n	8007cf2 <__sflush_r+0xae>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	4628      	mov	r0, r5
 8007cda:	47b0      	blx	r6
 8007cdc:	4602      	mov	r2, r0
 8007cde:	1c50      	adds	r0, r2, #1
 8007ce0:	d1c9      	bne.n	8007c76 <__sflush_r+0x32>
 8007ce2:	682b      	ldr	r3, [r5, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0c6      	beq.n	8007c76 <__sflush_r+0x32>
 8007ce8:	2b1d      	cmp	r3, #29
 8007cea:	d001      	beq.n	8007cf0 <__sflush_r+0xac>
 8007cec:	2b16      	cmp	r3, #22
 8007cee:	d11e      	bne.n	8007d2e <__sflush_r+0xea>
 8007cf0:	602f      	str	r7, [r5, #0]
 8007cf2:	2000      	movs	r0, #0
 8007cf4:	e022      	b.n	8007d3c <__sflush_r+0xf8>
 8007cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cfa:	b21b      	sxth	r3, r3
 8007cfc:	e01b      	b.n	8007d36 <__sflush_r+0xf2>
 8007cfe:	690f      	ldr	r7, [r1, #16]
 8007d00:	2f00      	cmp	r7, #0
 8007d02:	d0f6      	beq.n	8007cf2 <__sflush_r+0xae>
 8007d04:	0793      	lsls	r3, r2, #30
 8007d06:	680e      	ldr	r6, [r1, #0]
 8007d08:	bf08      	it	eq
 8007d0a:	694b      	ldreq	r3, [r1, #20]
 8007d0c:	600f      	str	r7, [r1, #0]
 8007d0e:	bf18      	it	ne
 8007d10:	2300      	movne	r3, #0
 8007d12:	eba6 0807 	sub.w	r8, r6, r7
 8007d16:	608b      	str	r3, [r1, #8]
 8007d18:	f1b8 0f00 	cmp.w	r8, #0
 8007d1c:	dde9      	ble.n	8007cf2 <__sflush_r+0xae>
 8007d1e:	6a21      	ldr	r1, [r4, #32]
 8007d20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d22:	4643      	mov	r3, r8
 8007d24:	463a      	mov	r2, r7
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b0      	blx	r6
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	dc08      	bgt.n	8007d40 <__sflush_r+0xfc>
 8007d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d36:	81a3      	strh	r3, [r4, #12]
 8007d38:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d40:	4407      	add	r7, r0
 8007d42:	eba8 0800 	sub.w	r8, r8, r0
 8007d46:	e7e7      	b.n	8007d18 <__sflush_r+0xd4>
 8007d48:	dfbffffe 	.word	0xdfbffffe

08007d4c <_fflush_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	690b      	ldr	r3, [r1, #16]
 8007d50:	4605      	mov	r5, r0
 8007d52:	460c      	mov	r4, r1
 8007d54:	b913      	cbnz	r3, 8007d5c <_fflush_r+0x10>
 8007d56:	2500      	movs	r5, #0
 8007d58:	4628      	mov	r0, r5
 8007d5a:	bd38      	pop	{r3, r4, r5, pc}
 8007d5c:	b118      	cbz	r0, 8007d66 <_fflush_r+0x1a>
 8007d5e:	6a03      	ldr	r3, [r0, #32]
 8007d60:	b90b      	cbnz	r3, 8007d66 <_fflush_r+0x1a>
 8007d62:	f7fe fa2f 	bl	80061c4 <__sinit>
 8007d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0f3      	beq.n	8007d56 <_fflush_r+0xa>
 8007d6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d70:	07d0      	lsls	r0, r2, #31
 8007d72:	d404      	bmi.n	8007d7e <_fflush_r+0x32>
 8007d74:	0599      	lsls	r1, r3, #22
 8007d76:	d402      	bmi.n	8007d7e <_fflush_r+0x32>
 8007d78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d7a:	f7fe fb3a 	bl	80063f2 <__retarget_lock_acquire_recursive>
 8007d7e:	4628      	mov	r0, r5
 8007d80:	4621      	mov	r1, r4
 8007d82:	f7ff ff5f 	bl	8007c44 <__sflush_r>
 8007d86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d88:	07da      	lsls	r2, r3, #31
 8007d8a:	4605      	mov	r5, r0
 8007d8c:	d4e4      	bmi.n	8007d58 <_fflush_r+0xc>
 8007d8e:	89a3      	ldrh	r3, [r4, #12]
 8007d90:	059b      	lsls	r3, r3, #22
 8007d92:	d4e1      	bmi.n	8007d58 <_fflush_r+0xc>
 8007d94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d96:	f7fe fb2d 	bl	80063f4 <__retarget_lock_release_recursive>
 8007d9a:	e7dd      	b.n	8007d58 <_fflush_r+0xc>

08007d9c <memmove>:
 8007d9c:	4288      	cmp	r0, r1
 8007d9e:	b510      	push	{r4, lr}
 8007da0:	eb01 0402 	add.w	r4, r1, r2
 8007da4:	d902      	bls.n	8007dac <memmove+0x10>
 8007da6:	4284      	cmp	r4, r0
 8007da8:	4623      	mov	r3, r4
 8007daa:	d807      	bhi.n	8007dbc <memmove+0x20>
 8007dac:	1e43      	subs	r3, r0, #1
 8007dae:	42a1      	cmp	r1, r4
 8007db0:	d008      	beq.n	8007dc4 <memmove+0x28>
 8007db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007db6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007dba:	e7f8      	b.n	8007dae <memmove+0x12>
 8007dbc:	4402      	add	r2, r0
 8007dbe:	4601      	mov	r1, r0
 8007dc0:	428a      	cmp	r2, r1
 8007dc2:	d100      	bne.n	8007dc6 <memmove+0x2a>
 8007dc4:	bd10      	pop	{r4, pc}
 8007dc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007dca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007dce:	e7f7      	b.n	8007dc0 <memmove+0x24>

08007dd0 <_sbrk_r>:
 8007dd0:	b538      	push	{r3, r4, r5, lr}
 8007dd2:	4d06      	ldr	r5, [pc, #24]	@ (8007dec <_sbrk_r+0x1c>)
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	4604      	mov	r4, r0
 8007dd8:	4608      	mov	r0, r1
 8007dda:	602b      	str	r3, [r5, #0]
 8007ddc:	f7f9 fe68 	bl	8001ab0 <_sbrk>
 8007de0:	1c43      	adds	r3, r0, #1
 8007de2:	d102      	bne.n	8007dea <_sbrk_r+0x1a>
 8007de4:	682b      	ldr	r3, [r5, #0]
 8007de6:	b103      	cbz	r3, 8007dea <_sbrk_r+0x1a>
 8007de8:	6023      	str	r3, [r4, #0]
 8007dea:	bd38      	pop	{r3, r4, r5, pc}
 8007dec:	20000514 	.word	0x20000514

08007df0 <memcpy>:
 8007df0:	440a      	add	r2, r1
 8007df2:	4291      	cmp	r1, r2
 8007df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007df8:	d100      	bne.n	8007dfc <memcpy+0xc>
 8007dfa:	4770      	bx	lr
 8007dfc:	b510      	push	{r4, lr}
 8007dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e06:	4291      	cmp	r1, r2
 8007e08:	d1f9      	bne.n	8007dfe <memcpy+0xe>
 8007e0a:	bd10      	pop	{r4, pc}

08007e0c <__assert_func>:
 8007e0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e0e:	4614      	mov	r4, r2
 8007e10:	461a      	mov	r2, r3
 8007e12:	4b09      	ldr	r3, [pc, #36]	@ (8007e38 <__assert_func+0x2c>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4605      	mov	r5, r0
 8007e18:	68d8      	ldr	r0, [r3, #12]
 8007e1a:	b954      	cbnz	r4, 8007e32 <__assert_func+0x26>
 8007e1c:	4b07      	ldr	r3, [pc, #28]	@ (8007e3c <__assert_func+0x30>)
 8007e1e:	461c      	mov	r4, r3
 8007e20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e24:	9100      	str	r1, [sp, #0]
 8007e26:	462b      	mov	r3, r5
 8007e28:	4905      	ldr	r1, [pc, #20]	@ (8007e40 <__assert_func+0x34>)
 8007e2a:	f000 f86f 	bl	8007f0c <fiprintf>
 8007e2e:	f000 f87f 	bl	8007f30 <abort>
 8007e32:	4b04      	ldr	r3, [pc, #16]	@ (8007e44 <__assert_func+0x38>)
 8007e34:	e7f4      	b.n	8007e20 <__assert_func+0x14>
 8007e36:	bf00      	nop
 8007e38:	20000018 	.word	0x20000018
 8007e3c:	08008796 	.word	0x08008796
 8007e40:	08008768 	.word	0x08008768
 8007e44:	0800875b 	.word	0x0800875b

08007e48 <_calloc_r>:
 8007e48:	b570      	push	{r4, r5, r6, lr}
 8007e4a:	fba1 5402 	umull	r5, r4, r1, r2
 8007e4e:	b93c      	cbnz	r4, 8007e60 <_calloc_r+0x18>
 8007e50:	4629      	mov	r1, r5
 8007e52:	f7ff f991 	bl	8007178 <_malloc_r>
 8007e56:	4606      	mov	r6, r0
 8007e58:	b928      	cbnz	r0, 8007e66 <_calloc_r+0x1e>
 8007e5a:	2600      	movs	r6, #0
 8007e5c:	4630      	mov	r0, r6
 8007e5e:	bd70      	pop	{r4, r5, r6, pc}
 8007e60:	220c      	movs	r2, #12
 8007e62:	6002      	str	r2, [r0, #0]
 8007e64:	e7f9      	b.n	8007e5a <_calloc_r+0x12>
 8007e66:	462a      	mov	r2, r5
 8007e68:	4621      	mov	r1, r4
 8007e6a:	f7fe fa44 	bl	80062f6 <memset>
 8007e6e:	e7f5      	b.n	8007e5c <_calloc_r+0x14>

08007e70 <__ascii_mbtowc>:
 8007e70:	b082      	sub	sp, #8
 8007e72:	b901      	cbnz	r1, 8007e76 <__ascii_mbtowc+0x6>
 8007e74:	a901      	add	r1, sp, #4
 8007e76:	b142      	cbz	r2, 8007e8a <__ascii_mbtowc+0x1a>
 8007e78:	b14b      	cbz	r3, 8007e8e <__ascii_mbtowc+0x1e>
 8007e7a:	7813      	ldrb	r3, [r2, #0]
 8007e7c:	600b      	str	r3, [r1, #0]
 8007e7e:	7812      	ldrb	r2, [r2, #0]
 8007e80:	1e10      	subs	r0, r2, #0
 8007e82:	bf18      	it	ne
 8007e84:	2001      	movne	r0, #1
 8007e86:	b002      	add	sp, #8
 8007e88:	4770      	bx	lr
 8007e8a:	4610      	mov	r0, r2
 8007e8c:	e7fb      	b.n	8007e86 <__ascii_mbtowc+0x16>
 8007e8e:	f06f 0001 	mvn.w	r0, #1
 8007e92:	e7f8      	b.n	8007e86 <__ascii_mbtowc+0x16>

08007e94 <_realloc_r>:
 8007e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e98:	4680      	mov	r8, r0
 8007e9a:	4615      	mov	r5, r2
 8007e9c:	460c      	mov	r4, r1
 8007e9e:	b921      	cbnz	r1, 8007eaa <_realloc_r+0x16>
 8007ea0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea4:	4611      	mov	r1, r2
 8007ea6:	f7ff b967 	b.w	8007178 <_malloc_r>
 8007eaa:	b92a      	cbnz	r2, 8007eb8 <_realloc_r+0x24>
 8007eac:	f7ff f8f0 	bl	8007090 <_free_r>
 8007eb0:	2400      	movs	r4, #0
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007eb8:	f000 f841 	bl	8007f3e <_malloc_usable_size_r>
 8007ebc:	4285      	cmp	r5, r0
 8007ebe:	4606      	mov	r6, r0
 8007ec0:	d802      	bhi.n	8007ec8 <_realloc_r+0x34>
 8007ec2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007ec6:	d8f4      	bhi.n	8007eb2 <_realloc_r+0x1e>
 8007ec8:	4629      	mov	r1, r5
 8007eca:	4640      	mov	r0, r8
 8007ecc:	f7ff f954 	bl	8007178 <_malloc_r>
 8007ed0:	4607      	mov	r7, r0
 8007ed2:	2800      	cmp	r0, #0
 8007ed4:	d0ec      	beq.n	8007eb0 <_realloc_r+0x1c>
 8007ed6:	42b5      	cmp	r5, r6
 8007ed8:	462a      	mov	r2, r5
 8007eda:	4621      	mov	r1, r4
 8007edc:	bf28      	it	cs
 8007ede:	4632      	movcs	r2, r6
 8007ee0:	f7ff ff86 	bl	8007df0 <memcpy>
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	4640      	mov	r0, r8
 8007ee8:	f7ff f8d2 	bl	8007090 <_free_r>
 8007eec:	463c      	mov	r4, r7
 8007eee:	e7e0      	b.n	8007eb2 <_realloc_r+0x1e>

08007ef0 <__ascii_wctomb>:
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	4608      	mov	r0, r1
 8007ef4:	b141      	cbz	r1, 8007f08 <__ascii_wctomb+0x18>
 8007ef6:	2aff      	cmp	r2, #255	@ 0xff
 8007ef8:	d904      	bls.n	8007f04 <__ascii_wctomb+0x14>
 8007efa:	228a      	movs	r2, #138	@ 0x8a
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	f04f 30ff 	mov.w	r0, #4294967295
 8007f02:	4770      	bx	lr
 8007f04:	700a      	strb	r2, [r1, #0]
 8007f06:	2001      	movs	r0, #1
 8007f08:	4770      	bx	lr
	...

08007f0c <fiprintf>:
 8007f0c:	b40e      	push	{r1, r2, r3}
 8007f0e:	b503      	push	{r0, r1, lr}
 8007f10:	4601      	mov	r1, r0
 8007f12:	ab03      	add	r3, sp, #12
 8007f14:	4805      	ldr	r0, [pc, #20]	@ (8007f2c <fiprintf+0x20>)
 8007f16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f1a:	6800      	ldr	r0, [r0, #0]
 8007f1c:	9301      	str	r3, [sp, #4]
 8007f1e:	f000 f83f 	bl	8007fa0 <_vfiprintf_r>
 8007f22:	b002      	add	sp, #8
 8007f24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f28:	b003      	add	sp, #12
 8007f2a:	4770      	bx	lr
 8007f2c:	20000018 	.word	0x20000018

08007f30 <abort>:
 8007f30:	b508      	push	{r3, lr}
 8007f32:	2006      	movs	r0, #6
 8007f34:	f000 fa08 	bl	8008348 <raise>
 8007f38:	2001      	movs	r0, #1
 8007f3a:	f7f9 fd40 	bl	80019be <_exit>

08007f3e <_malloc_usable_size_r>:
 8007f3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f42:	1f18      	subs	r0, r3, #4
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	bfbc      	itt	lt
 8007f48:	580b      	ldrlt	r3, [r1, r0]
 8007f4a:	18c0      	addlt	r0, r0, r3
 8007f4c:	4770      	bx	lr

08007f4e <__sfputc_r>:
 8007f4e:	6893      	ldr	r3, [r2, #8]
 8007f50:	3b01      	subs	r3, #1
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	b410      	push	{r4}
 8007f56:	6093      	str	r3, [r2, #8]
 8007f58:	da08      	bge.n	8007f6c <__sfputc_r+0x1e>
 8007f5a:	6994      	ldr	r4, [r2, #24]
 8007f5c:	42a3      	cmp	r3, r4
 8007f5e:	db01      	blt.n	8007f64 <__sfputc_r+0x16>
 8007f60:	290a      	cmp	r1, #10
 8007f62:	d103      	bne.n	8007f6c <__sfputc_r+0x1e>
 8007f64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f68:	f000 b932 	b.w	80081d0 <__swbuf_r>
 8007f6c:	6813      	ldr	r3, [r2, #0]
 8007f6e:	1c58      	adds	r0, r3, #1
 8007f70:	6010      	str	r0, [r2, #0]
 8007f72:	7019      	strb	r1, [r3, #0]
 8007f74:	4608      	mov	r0, r1
 8007f76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <__sfputs_r>:
 8007f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7e:	4606      	mov	r6, r0
 8007f80:	460f      	mov	r7, r1
 8007f82:	4614      	mov	r4, r2
 8007f84:	18d5      	adds	r5, r2, r3
 8007f86:	42ac      	cmp	r4, r5
 8007f88:	d101      	bne.n	8007f8e <__sfputs_r+0x12>
 8007f8a:	2000      	movs	r0, #0
 8007f8c:	e007      	b.n	8007f9e <__sfputs_r+0x22>
 8007f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f92:	463a      	mov	r2, r7
 8007f94:	4630      	mov	r0, r6
 8007f96:	f7ff ffda 	bl	8007f4e <__sfputc_r>
 8007f9a:	1c43      	adds	r3, r0, #1
 8007f9c:	d1f3      	bne.n	8007f86 <__sfputs_r+0xa>
 8007f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007fa0 <_vfiprintf_r>:
 8007fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa4:	460d      	mov	r5, r1
 8007fa6:	b09d      	sub	sp, #116	@ 0x74
 8007fa8:	4614      	mov	r4, r2
 8007faa:	4698      	mov	r8, r3
 8007fac:	4606      	mov	r6, r0
 8007fae:	b118      	cbz	r0, 8007fb8 <_vfiprintf_r+0x18>
 8007fb0:	6a03      	ldr	r3, [r0, #32]
 8007fb2:	b90b      	cbnz	r3, 8007fb8 <_vfiprintf_r+0x18>
 8007fb4:	f7fe f906 	bl	80061c4 <__sinit>
 8007fb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fba:	07d9      	lsls	r1, r3, #31
 8007fbc:	d405      	bmi.n	8007fca <_vfiprintf_r+0x2a>
 8007fbe:	89ab      	ldrh	r3, [r5, #12]
 8007fc0:	059a      	lsls	r2, r3, #22
 8007fc2:	d402      	bmi.n	8007fca <_vfiprintf_r+0x2a>
 8007fc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fc6:	f7fe fa14 	bl	80063f2 <__retarget_lock_acquire_recursive>
 8007fca:	89ab      	ldrh	r3, [r5, #12]
 8007fcc:	071b      	lsls	r3, r3, #28
 8007fce:	d501      	bpl.n	8007fd4 <_vfiprintf_r+0x34>
 8007fd0:	692b      	ldr	r3, [r5, #16]
 8007fd2:	b99b      	cbnz	r3, 8007ffc <_vfiprintf_r+0x5c>
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	4630      	mov	r0, r6
 8007fd8:	f000 f938 	bl	800824c <__swsetup_r>
 8007fdc:	b170      	cbz	r0, 8007ffc <_vfiprintf_r+0x5c>
 8007fde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fe0:	07dc      	lsls	r4, r3, #31
 8007fe2:	d504      	bpl.n	8007fee <_vfiprintf_r+0x4e>
 8007fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe8:	b01d      	add	sp, #116	@ 0x74
 8007fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fee:	89ab      	ldrh	r3, [r5, #12]
 8007ff0:	0598      	lsls	r0, r3, #22
 8007ff2:	d4f7      	bmi.n	8007fe4 <_vfiprintf_r+0x44>
 8007ff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ff6:	f7fe f9fd 	bl	80063f4 <__retarget_lock_release_recursive>
 8007ffa:	e7f3      	b.n	8007fe4 <_vfiprintf_r+0x44>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008000:	2320      	movs	r3, #32
 8008002:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008006:	f8cd 800c 	str.w	r8, [sp, #12]
 800800a:	2330      	movs	r3, #48	@ 0x30
 800800c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80081bc <_vfiprintf_r+0x21c>
 8008010:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008014:	f04f 0901 	mov.w	r9, #1
 8008018:	4623      	mov	r3, r4
 800801a:	469a      	mov	sl, r3
 800801c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008020:	b10a      	cbz	r2, 8008026 <_vfiprintf_r+0x86>
 8008022:	2a25      	cmp	r2, #37	@ 0x25
 8008024:	d1f9      	bne.n	800801a <_vfiprintf_r+0x7a>
 8008026:	ebba 0b04 	subs.w	fp, sl, r4
 800802a:	d00b      	beq.n	8008044 <_vfiprintf_r+0xa4>
 800802c:	465b      	mov	r3, fp
 800802e:	4622      	mov	r2, r4
 8008030:	4629      	mov	r1, r5
 8008032:	4630      	mov	r0, r6
 8008034:	f7ff ffa2 	bl	8007f7c <__sfputs_r>
 8008038:	3001      	adds	r0, #1
 800803a:	f000 80a7 	beq.w	800818c <_vfiprintf_r+0x1ec>
 800803e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008040:	445a      	add	r2, fp
 8008042:	9209      	str	r2, [sp, #36]	@ 0x24
 8008044:	f89a 3000 	ldrb.w	r3, [sl]
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 809f 	beq.w	800818c <_vfiprintf_r+0x1ec>
 800804e:	2300      	movs	r3, #0
 8008050:	f04f 32ff 	mov.w	r2, #4294967295
 8008054:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008058:	f10a 0a01 	add.w	sl, sl, #1
 800805c:	9304      	str	r3, [sp, #16]
 800805e:	9307      	str	r3, [sp, #28]
 8008060:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008064:	931a      	str	r3, [sp, #104]	@ 0x68
 8008066:	4654      	mov	r4, sl
 8008068:	2205      	movs	r2, #5
 800806a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800806e:	4853      	ldr	r0, [pc, #332]	@ (80081bc <_vfiprintf_r+0x21c>)
 8008070:	f7f8 f8ae 	bl	80001d0 <memchr>
 8008074:	9a04      	ldr	r2, [sp, #16]
 8008076:	b9d8      	cbnz	r0, 80080b0 <_vfiprintf_r+0x110>
 8008078:	06d1      	lsls	r1, r2, #27
 800807a:	bf44      	itt	mi
 800807c:	2320      	movmi	r3, #32
 800807e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008082:	0713      	lsls	r3, r2, #28
 8008084:	bf44      	itt	mi
 8008086:	232b      	movmi	r3, #43	@ 0x2b
 8008088:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800808c:	f89a 3000 	ldrb.w	r3, [sl]
 8008090:	2b2a      	cmp	r3, #42	@ 0x2a
 8008092:	d015      	beq.n	80080c0 <_vfiprintf_r+0x120>
 8008094:	9a07      	ldr	r2, [sp, #28]
 8008096:	4654      	mov	r4, sl
 8008098:	2000      	movs	r0, #0
 800809a:	f04f 0c0a 	mov.w	ip, #10
 800809e:	4621      	mov	r1, r4
 80080a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080a4:	3b30      	subs	r3, #48	@ 0x30
 80080a6:	2b09      	cmp	r3, #9
 80080a8:	d94b      	bls.n	8008142 <_vfiprintf_r+0x1a2>
 80080aa:	b1b0      	cbz	r0, 80080da <_vfiprintf_r+0x13a>
 80080ac:	9207      	str	r2, [sp, #28]
 80080ae:	e014      	b.n	80080da <_vfiprintf_r+0x13a>
 80080b0:	eba0 0308 	sub.w	r3, r0, r8
 80080b4:	fa09 f303 	lsl.w	r3, r9, r3
 80080b8:	4313      	orrs	r3, r2
 80080ba:	9304      	str	r3, [sp, #16]
 80080bc:	46a2      	mov	sl, r4
 80080be:	e7d2      	b.n	8008066 <_vfiprintf_r+0xc6>
 80080c0:	9b03      	ldr	r3, [sp, #12]
 80080c2:	1d19      	adds	r1, r3, #4
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	9103      	str	r1, [sp, #12]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	bfbb      	ittet	lt
 80080cc:	425b      	neglt	r3, r3
 80080ce:	f042 0202 	orrlt.w	r2, r2, #2
 80080d2:	9307      	strge	r3, [sp, #28]
 80080d4:	9307      	strlt	r3, [sp, #28]
 80080d6:	bfb8      	it	lt
 80080d8:	9204      	strlt	r2, [sp, #16]
 80080da:	7823      	ldrb	r3, [r4, #0]
 80080dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80080de:	d10a      	bne.n	80080f6 <_vfiprintf_r+0x156>
 80080e0:	7863      	ldrb	r3, [r4, #1]
 80080e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80080e4:	d132      	bne.n	800814c <_vfiprintf_r+0x1ac>
 80080e6:	9b03      	ldr	r3, [sp, #12]
 80080e8:	1d1a      	adds	r2, r3, #4
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	9203      	str	r2, [sp, #12]
 80080ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080f2:	3402      	adds	r4, #2
 80080f4:	9305      	str	r3, [sp, #20]
 80080f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80081cc <_vfiprintf_r+0x22c>
 80080fa:	7821      	ldrb	r1, [r4, #0]
 80080fc:	2203      	movs	r2, #3
 80080fe:	4650      	mov	r0, sl
 8008100:	f7f8 f866 	bl	80001d0 <memchr>
 8008104:	b138      	cbz	r0, 8008116 <_vfiprintf_r+0x176>
 8008106:	9b04      	ldr	r3, [sp, #16]
 8008108:	eba0 000a 	sub.w	r0, r0, sl
 800810c:	2240      	movs	r2, #64	@ 0x40
 800810e:	4082      	lsls	r2, r0
 8008110:	4313      	orrs	r3, r2
 8008112:	3401      	adds	r4, #1
 8008114:	9304      	str	r3, [sp, #16]
 8008116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800811a:	4829      	ldr	r0, [pc, #164]	@ (80081c0 <_vfiprintf_r+0x220>)
 800811c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008120:	2206      	movs	r2, #6
 8008122:	f7f8 f855 	bl	80001d0 <memchr>
 8008126:	2800      	cmp	r0, #0
 8008128:	d03f      	beq.n	80081aa <_vfiprintf_r+0x20a>
 800812a:	4b26      	ldr	r3, [pc, #152]	@ (80081c4 <_vfiprintf_r+0x224>)
 800812c:	bb1b      	cbnz	r3, 8008176 <_vfiprintf_r+0x1d6>
 800812e:	9b03      	ldr	r3, [sp, #12]
 8008130:	3307      	adds	r3, #7
 8008132:	f023 0307 	bic.w	r3, r3, #7
 8008136:	3308      	adds	r3, #8
 8008138:	9303      	str	r3, [sp, #12]
 800813a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800813c:	443b      	add	r3, r7
 800813e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008140:	e76a      	b.n	8008018 <_vfiprintf_r+0x78>
 8008142:	fb0c 3202 	mla	r2, ip, r2, r3
 8008146:	460c      	mov	r4, r1
 8008148:	2001      	movs	r0, #1
 800814a:	e7a8      	b.n	800809e <_vfiprintf_r+0xfe>
 800814c:	2300      	movs	r3, #0
 800814e:	3401      	adds	r4, #1
 8008150:	9305      	str	r3, [sp, #20]
 8008152:	4619      	mov	r1, r3
 8008154:	f04f 0c0a 	mov.w	ip, #10
 8008158:	4620      	mov	r0, r4
 800815a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800815e:	3a30      	subs	r2, #48	@ 0x30
 8008160:	2a09      	cmp	r2, #9
 8008162:	d903      	bls.n	800816c <_vfiprintf_r+0x1cc>
 8008164:	2b00      	cmp	r3, #0
 8008166:	d0c6      	beq.n	80080f6 <_vfiprintf_r+0x156>
 8008168:	9105      	str	r1, [sp, #20]
 800816a:	e7c4      	b.n	80080f6 <_vfiprintf_r+0x156>
 800816c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008170:	4604      	mov	r4, r0
 8008172:	2301      	movs	r3, #1
 8008174:	e7f0      	b.n	8008158 <_vfiprintf_r+0x1b8>
 8008176:	ab03      	add	r3, sp, #12
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	462a      	mov	r2, r5
 800817c:	4b12      	ldr	r3, [pc, #72]	@ (80081c8 <_vfiprintf_r+0x228>)
 800817e:	a904      	add	r1, sp, #16
 8008180:	4630      	mov	r0, r6
 8008182:	f7fd fbdb 	bl	800593c <_printf_float>
 8008186:	4607      	mov	r7, r0
 8008188:	1c78      	adds	r0, r7, #1
 800818a:	d1d6      	bne.n	800813a <_vfiprintf_r+0x19a>
 800818c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800818e:	07d9      	lsls	r1, r3, #31
 8008190:	d405      	bmi.n	800819e <_vfiprintf_r+0x1fe>
 8008192:	89ab      	ldrh	r3, [r5, #12]
 8008194:	059a      	lsls	r2, r3, #22
 8008196:	d402      	bmi.n	800819e <_vfiprintf_r+0x1fe>
 8008198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800819a:	f7fe f92b 	bl	80063f4 <__retarget_lock_release_recursive>
 800819e:	89ab      	ldrh	r3, [r5, #12]
 80081a0:	065b      	lsls	r3, r3, #25
 80081a2:	f53f af1f 	bmi.w	8007fe4 <_vfiprintf_r+0x44>
 80081a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081a8:	e71e      	b.n	8007fe8 <_vfiprintf_r+0x48>
 80081aa:	ab03      	add	r3, sp, #12
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	462a      	mov	r2, r5
 80081b0:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <_vfiprintf_r+0x228>)
 80081b2:	a904      	add	r1, sp, #16
 80081b4:	4630      	mov	r0, r6
 80081b6:	f7fd fe59 	bl	8005e6c <_printf_i>
 80081ba:	e7e4      	b.n	8008186 <_vfiprintf_r+0x1e6>
 80081bc:	08008740 	.word	0x08008740
 80081c0:	0800874a 	.word	0x0800874a
 80081c4:	0800593d 	.word	0x0800593d
 80081c8:	08007f7d 	.word	0x08007f7d
 80081cc:	08008746 	.word	0x08008746

080081d0 <__swbuf_r>:
 80081d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d2:	460e      	mov	r6, r1
 80081d4:	4614      	mov	r4, r2
 80081d6:	4605      	mov	r5, r0
 80081d8:	b118      	cbz	r0, 80081e2 <__swbuf_r+0x12>
 80081da:	6a03      	ldr	r3, [r0, #32]
 80081dc:	b90b      	cbnz	r3, 80081e2 <__swbuf_r+0x12>
 80081de:	f7fd fff1 	bl	80061c4 <__sinit>
 80081e2:	69a3      	ldr	r3, [r4, #24]
 80081e4:	60a3      	str	r3, [r4, #8]
 80081e6:	89a3      	ldrh	r3, [r4, #12]
 80081e8:	071a      	lsls	r2, r3, #28
 80081ea:	d501      	bpl.n	80081f0 <__swbuf_r+0x20>
 80081ec:	6923      	ldr	r3, [r4, #16]
 80081ee:	b943      	cbnz	r3, 8008202 <__swbuf_r+0x32>
 80081f0:	4621      	mov	r1, r4
 80081f2:	4628      	mov	r0, r5
 80081f4:	f000 f82a 	bl	800824c <__swsetup_r>
 80081f8:	b118      	cbz	r0, 8008202 <__swbuf_r+0x32>
 80081fa:	f04f 37ff 	mov.w	r7, #4294967295
 80081fe:	4638      	mov	r0, r7
 8008200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	6922      	ldr	r2, [r4, #16]
 8008206:	1a98      	subs	r0, r3, r2
 8008208:	6963      	ldr	r3, [r4, #20]
 800820a:	b2f6      	uxtb	r6, r6
 800820c:	4283      	cmp	r3, r0
 800820e:	4637      	mov	r7, r6
 8008210:	dc05      	bgt.n	800821e <__swbuf_r+0x4e>
 8008212:	4621      	mov	r1, r4
 8008214:	4628      	mov	r0, r5
 8008216:	f7ff fd99 	bl	8007d4c <_fflush_r>
 800821a:	2800      	cmp	r0, #0
 800821c:	d1ed      	bne.n	80081fa <__swbuf_r+0x2a>
 800821e:	68a3      	ldr	r3, [r4, #8]
 8008220:	3b01      	subs	r3, #1
 8008222:	60a3      	str	r3, [r4, #8]
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	1c5a      	adds	r2, r3, #1
 8008228:	6022      	str	r2, [r4, #0]
 800822a:	701e      	strb	r6, [r3, #0]
 800822c:	6962      	ldr	r2, [r4, #20]
 800822e:	1c43      	adds	r3, r0, #1
 8008230:	429a      	cmp	r2, r3
 8008232:	d004      	beq.n	800823e <__swbuf_r+0x6e>
 8008234:	89a3      	ldrh	r3, [r4, #12]
 8008236:	07db      	lsls	r3, r3, #31
 8008238:	d5e1      	bpl.n	80081fe <__swbuf_r+0x2e>
 800823a:	2e0a      	cmp	r6, #10
 800823c:	d1df      	bne.n	80081fe <__swbuf_r+0x2e>
 800823e:	4621      	mov	r1, r4
 8008240:	4628      	mov	r0, r5
 8008242:	f7ff fd83 	bl	8007d4c <_fflush_r>
 8008246:	2800      	cmp	r0, #0
 8008248:	d0d9      	beq.n	80081fe <__swbuf_r+0x2e>
 800824a:	e7d6      	b.n	80081fa <__swbuf_r+0x2a>

0800824c <__swsetup_r>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4b29      	ldr	r3, [pc, #164]	@ (80082f4 <__swsetup_r+0xa8>)
 8008250:	4605      	mov	r5, r0
 8008252:	6818      	ldr	r0, [r3, #0]
 8008254:	460c      	mov	r4, r1
 8008256:	b118      	cbz	r0, 8008260 <__swsetup_r+0x14>
 8008258:	6a03      	ldr	r3, [r0, #32]
 800825a:	b90b      	cbnz	r3, 8008260 <__swsetup_r+0x14>
 800825c:	f7fd ffb2 	bl	80061c4 <__sinit>
 8008260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008264:	0719      	lsls	r1, r3, #28
 8008266:	d422      	bmi.n	80082ae <__swsetup_r+0x62>
 8008268:	06da      	lsls	r2, r3, #27
 800826a:	d407      	bmi.n	800827c <__swsetup_r+0x30>
 800826c:	2209      	movs	r2, #9
 800826e:	602a      	str	r2, [r5, #0]
 8008270:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008274:	81a3      	strh	r3, [r4, #12]
 8008276:	f04f 30ff 	mov.w	r0, #4294967295
 800827a:	e033      	b.n	80082e4 <__swsetup_r+0x98>
 800827c:	0758      	lsls	r0, r3, #29
 800827e:	d512      	bpl.n	80082a6 <__swsetup_r+0x5a>
 8008280:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008282:	b141      	cbz	r1, 8008296 <__swsetup_r+0x4a>
 8008284:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008288:	4299      	cmp	r1, r3
 800828a:	d002      	beq.n	8008292 <__swsetup_r+0x46>
 800828c:	4628      	mov	r0, r5
 800828e:	f7fe feff 	bl	8007090 <_free_r>
 8008292:	2300      	movs	r3, #0
 8008294:	6363      	str	r3, [r4, #52]	@ 0x34
 8008296:	89a3      	ldrh	r3, [r4, #12]
 8008298:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800829c:	81a3      	strh	r3, [r4, #12]
 800829e:	2300      	movs	r3, #0
 80082a0:	6063      	str	r3, [r4, #4]
 80082a2:	6923      	ldr	r3, [r4, #16]
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	89a3      	ldrh	r3, [r4, #12]
 80082a8:	f043 0308 	orr.w	r3, r3, #8
 80082ac:	81a3      	strh	r3, [r4, #12]
 80082ae:	6923      	ldr	r3, [r4, #16]
 80082b0:	b94b      	cbnz	r3, 80082c6 <__swsetup_r+0x7a>
 80082b2:	89a3      	ldrh	r3, [r4, #12]
 80082b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80082b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082bc:	d003      	beq.n	80082c6 <__swsetup_r+0x7a>
 80082be:	4621      	mov	r1, r4
 80082c0:	4628      	mov	r0, r5
 80082c2:	f000 f883 	bl	80083cc <__smakebuf_r>
 80082c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ca:	f013 0201 	ands.w	r2, r3, #1
 80082ce:	d00a      	beq.n	80082e6 <__swsetup_r+0x9a>
 80082d0:	2200      	movs	r2, #0
 80082d2:	60a2      	str	r2, [r4, #8]
 80082d4:	6962      	ldr	r2, [r4, #20]
 80082d6:	4252      	negs	r2, r2
 80082d8:	61a2      	str	r2, [r4, #24]
 80082da:	6922      	ldr	r2, [r4, #16]
 80082dc:	b942      	cbnz	r2, 80082f0 <__swsetup_r+0xa4>
 80082de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80082e2:	d1c5      	bne.n	8008270 <__swsetup_r+0x24>
 80082e4:	bd38      	pop	{r3, r4, r5, pc}
 80082e6:	0799      	lsls	r1, r3, #30
 80082e8:	bf58      	it	pl
 80082ea:	6962      	ldrpl	r2, [r4, #20]
 80082ec:	60a2      	str	r2, [r4, #8]
 80082ee:	e7f4      	b.n	80082da <__swsetup_r+0x8e>
 80082f0:	2000      	movs	r0, #0
 80082f2:	e7f7      	b.n	80082e4 <__swsetup_r+0x98>
 80082f4:	20000018 	.word	0x20000018

080082f8 <_raise_r>:
 80082f8:	291f      	cmp	r1, #31
 80082fa:	b538      	push	{r3, r4, r5, lr}
 80082fc:	4605      	mov	r5, r0
 80082fe:	460c      	mov	r4, r1
 8008300:	d904      	bls.n	800830c <_raise_r+0x14>
 8008302:	2316      	movs	r3, #22
 8008304:	6003      	str	r3, [r0, #0]
 8008306:	f04f 30ff 	mov.w	r0, #4294967295
 800830a:	bd38      	pop	{r3, r4, r5, pc}
 800830c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800830e:	b112      	cbz	r2, 8008316 <_raise_r+0x1e>
 8008310:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008314:	b94b      	cbnz	r3, 800832a <_raise_r+0x32>
 8008316:	4628      	mov	r0, r5
 8008318:	f000 f830 	bl	800837c <_getpid_r>
 800831c:	4622      	mov	r2, r4
 800831e:	4601      	mov	r1, r0
 8008320:	4628      	mov	r0, r5
 8008322:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008326:	f000 b817 	b.w	8008358 <_kill_r>
 800832a:	2b01      	cmp	r3, #1
 800832c:	d00a      	beq.n	8008344 <_raise_r+0x4c>
 800832e:	1c59      	adds	r1, r3, #1
 8008330:	d103      	bne.n	800833a <_raise_r+0x42>
 8008332:	2316      	movs	r3, #22
 8008334:	6003      	str	r3, [r0, #0]
 8008336:	2001      	movs	r0, #1
 8008338:	e7e7      	b.n	800830a <_raise_r+0x12>
 800833a:	2100      	movs	r1, #0
 800833c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008340:	4620      	mov	r0, r4
 8008342:	4798      	blx	r3
 8008344:	2000      	movs	r0, #0
 8008346:	e7e0      	b.n	800830a <_raise_r+0x12>

08008348 <raise>:
 8008348:	4b02      	ldr	r3, [pc, #8]	@ (8008354 <raise+0xc>)
 800834a:	4601      	mov	r1, r0
 800834c:	6818      	ldr	r0, [r3, #0]
 800834e:	f7ff bfd3 	b.w	80082f8 <_raise_r>
 8008352:	bf00      	nop
 8008354:	20000018 	.word	0x20000018

08008358 <_kill_r>:
 8008358:	b538      	push	{r3, r4, r5, lr}
 800835a:	4d07      	ldr	r5, [pc, #28]	@ (8008378 <_kill_r+0x20>)
 800835c:	2300      	movs	r3, #0
 800835e:	4604      	mov	r4, r0
 8008360:	4608      	mov	r0, r1
 8008362:	4611      	mov	r1, r2
 8008364:	602b      	str	r3, [r5, #0]
 8008366:	f7f9 fb1a 	bl	800199e <_kill>
 800836a:	1c43      	adds	r3, r0, #1
 800836c:	d102      	bne.n	8008374 <_kill_r+0x1c>
 800836e:	682b      	ldr	r3, [r5, #0]
 8008370:	b103      	cbz	r3, 8008374 <_kill_r+0x1c>
 8008372:	6023      	str	r3, [r4, #0]
 8008374:	bd38      	pop	{r3, r4, r5, pc}
 8008376:	bf00      	nop
 8008378:	20000514 	.word	0x20000514

0800837c <_getpid_r>:
 800837c:	f7f9 bb07 	b.w	800198e <_getpid>

08008380 <__swhatbuf_r>:
 8008380:	b570      	push	{r4, r5, r6, lr}
 8008382:	460c      	mov	r4, r1
 8008384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008388:	2900      	cmp	r1, #0
 800838a:	b096      	sub	sp, #88	@ 0x58
 800838c:	4615      	mov	r5, r2
 800838e:	461e      	mov	r6, r3
 8008390:	da0d      	bge.n	80083ae <__swhatbuf_r+0x2e>
 8008392:	89a3      	ldrh	r3, [r4, #12]
 8008394:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008398:	f04f 0100 	mov.w	r1, #0
 800839c:	bf14      	ite	ne
 800839e:	2340      	movne	r3, #64	@ 0x40
 80083a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80083a4:	2000      	movs	r0, #0
 80083a6:	6031      	str	r1, [r6, #0]
 80083a8:	602b      	str	r3, [r5, #0]
 80083aa:	b016      	add	sp, #88	@ 0x58
 80083ac:	bd70      	pop	{r4, r5, r6, pc}
 80083ae:	466a      	mov	r2, sp
 80083b0:	f000 f848 	bl	8008444 <_fstat_r>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	dbec      	blt.n	8008392 <__swhatbuf_r+0x12>
 80083b8:	9901      	ldr	r1, [sp, #4]
 80083ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80083be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80083c2:	4259      	negs	r1, r3
 80083c4:	4159      	adcs	r1, r3
 80083c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083ca:	e7eb      	b.n	80083a4 <__swhatbuf_r+0x24>

080083cc <__smakebuf_r>:
 80083cc:	898b      	ldrh	r3, [r1, #12]
 80083ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083d0:	079d      	lsls	r5, r3, #30
 80083d2:	4606      	mov	r6, r0
 80083d4:	460c      	mov	r4, r1
 80083d6:	d507      	bpl.n	80083e8 <__smakebuf_r+0x1c>
 80083d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083dc:	6023      	str	r3, [r4, #0]
 80083de:	6123      	str	r3, [r4, #16]
 80083e0:	2301      	movs	r3, #1
 80083e2:	6163      	str	r3, [r4, #20]
 80083e4:	b003      	add	sp, #12
 80083e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083e8:	ab01      	add	r3, sp, #4
 80083ea:	466a      	mov	r2, sp
 80083ec:	f7ff ffc8 	bl	8008380 <__swhatbuf_r>
 80083f0:	9f00      	ldr	r7, [sp, #0]
 80083f2:	4605      	mov	r5, r0
 80083f4:	4639      	mov	r1, r7
 80083f6:	4630      	mov	r0, r6
 80083f8:	f7fe febe 	bl	8007178 <_malloc_r>
 80083fc:	b948      	cbnz	r0, 8008412 <__smakebuf_r+0x46>
 80083fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008402:	059a      	lsls	r2, r3, #22
 8008404:	d4ee      	bmi.n	80083e4 <__smakebuf_r+0x18>
 8008406:	f023 0303 	bic.w	r3, r3, #3
 800840a:	f043 0302 	orr.w	r3, r3, #2
 800840e:	81a3      	strh	r3, [r4, #12]
 8008410:	e7e2      	b.n	80083d8 <__smakebuf_r+0xc>
 8008412:	89a3      	ldrh	r3, [r4, #12]
 8008414:	6020      	str	r0, [r4, #0]
 8008416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800841a:	81a3      	strh	r3, [r4, #12]
 800841c:	9b01      	ldr	r3, [sp, #4]
 800841e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008422:	b15b      	cbz	r3, 800843c <__smakebuf_r+0x70>
 8008424:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008428:	4630      	mov	r0, r6
 800842a:	f000 f81d 	bl	8008468 <_isatty_r>
 800842e:	b128      	cbz	r0, 800843c <__smakebuf_r+0x70>
 8008430:	89a3      	ldrh	r3, [r4, #12]
 8008432:	f023 0303 	bic.w	r3, r3, #3
 8008436:	f043 0301 	orr.w	r3, r3, #1
 800843a:	81a3      	strh	r3, [r4, #12]
 800843c:	89a3      	ldrh	r3, [r4, #12]
 800843e:	431d      	orrs	r5, r3
 8008440:	81a5      	strh	r5, [r4, #12]
 8008442:	e7cf      	b.n	80083e4 <__smakebuf_r+0x18>

08008444 <_fstat_r>:
 8008444:	b538      	push	{r3, r4, r5, lr}
 8008446:	4d07      	ldr	r5, [pc, #28]	@ (8008464 <_fstat_r+0x20>)
 8008448:	2300      	movs	r3, #0
 800844a:	4604      	mov	r4, r0
 800844c:	4608      	mov	r0, r1
 800844e:	4611      	mov	r1, r2
 8008450:	602b      	str	r3, [r5, #0]
 8008452:	f7f9 fb04 	bl	8001a5e <_fstat>
 8008456:	1c43      	adds	r3, r0, #1
 8008458:	d102      	bne.n	8008460 <_fstat_r+0x1c>
 800845a:	682b      	ldr	r3, [r5, #0]
 800845c:	b103      	cbz	r3, 8008460 <_fstat_r+0x1c>
 800845e:	6023      	str	r3, [r4, #0]
 8008460:	bd38      	pop	{r3, r4, r5, pc}
 8008462:	bf00      	nop
 8008464:	20000514 	.word	0x20000514

08008468 <_isatty_r>:
 8008468:	b538      	push	{r3, r4, r5, lr}
 800846a:	4d06      	ldr	r5, [pc, #24]	@ (8008484 <_isatty_r+0x1c>)
 800846c:	2300      	movs	r3, #0
 800846e:	4604      	mov	r4, r0
 8008470:	4608      	mov	r0, r1
 8008472:	602b      	str	r3, [r5, #0]
 8008474:	f7f9 fb03 	bl	8001a7e <_isatty>
 8008478:	1c43      	adds	r3, r0, #1
 800847a:	d102      	bne.n	8008482 <_isatty_r+0x1a>
 800847c:	682b      	ldr	r3, [r5, #0]
 800847e:	b103      	cbz	r3, 8008482 <_isatty_r+0x1a>
 8008480:	6023      	str	r3, [r4, #0]
 8008482:	bd38      	pop	{r3, r4, r5, pc}
 8008484:	20000514 	.word	0x20000514

08008488 <_init>:
 8008488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800848a:	bf00      	nop
 800848c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800848e:	bc08      	pop	{r3}
 8008490:	469e      	mov	lr, r3
 8008492:	4770      	bx	lr

08008494 <_fini>:
 8008494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008496:	bf00      	nop
 8008498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800849a:	bc08      	pop	{r3}
 800849c:	469e      	mov	lr, r3
 800849e:	4770      	bx	lr
