--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 345 paths analyzed, 147 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.724ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd1 (SLICE_X37Y73.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      8.645ns (Levels of Logic = 1)
  Clock Path Skew:      -3.044ns (0.513 - 3.557)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X43Y48.D4      net (fanout=4)        4.539   Inst_SysCon/DcmProgDone
    SLICE_X43Y48.DMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/bitCount<1>
                                                       lut8731_2418
    SLICE_X37Y73.AX      net (fanout=1)        2.230   ][12947_2419
    SLICE_X37Y73.CLK     Tdick                 0.063   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.645ns (1.876ns logic, 6.769ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd4 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd4 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.DQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    SLICE_X43Y48.D2      net (fanout=2)        2.285   Inst_SysCon/state_FSM_FFd4
    SLICE_X43Y48.DMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/bitCount<1>
                                                       lut8731_2418
    SLICE_X37Y73.AX      net (fanout=1)        2.230   ][12947_2419
    SLICE_X37Y73.CLK     Tdick                 0.063   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (0.767ns logic, 4.515ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd1 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd1 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.AQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    SLICE_X43Y48.D3      net (fanout=3)        2.178   Inst_SysCon/state_FSM_FFd1
    SLICE_X43Y48.DMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/bitCount<1>
                                                       lut8731_2418
    SLICE_X37Y73.AX      net (fanout=1)        2.230   ][12947_2419
    SLICE_X37Y73.CLK     Tdick                 0.063   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (0.767ns logic, 4.408ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X36Y79.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.573ns (Levels of Logic = 2)
  Clock Path Skew:      -2.639ns (0.454 - 3.093)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X34Y79.C5      net (fanout=4)        2.605   Inst_SysCon/DcmProgDone
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X36Y79.CE      net (fanout=2)        1.138   ][13007_2470
    SLICE_X36Y79.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.573ns (2.352ns logic, 5.221ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (0.454 - 0.543)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X34Y79.C4      net (fanout=2)        0.906   Inst_SysCon/state_FSM_FFd7
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X36Y79.CE      net (fanout=2)        1.138   ][13007_2470
    SLICE_X36Y79.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (1.299ns logic, 3.522ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.093ns (0.677 - 0.770)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.DMUX    Tshcko                0.488   ][13671_3100
                                                       Inst_SysCon/prevRes_0
    SLICE_X34Y79.C3      net (fanout=3)        0.666   Inst_SysCon/prevRes<0>
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X36Y79.CE      net (fanout=2)        1.138   ][13007_2470
    SLICE_X36Y79.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (1.340ns logic, 3.282ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (0.454 - 0.543)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.AQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X34Y77.A5      net (fanout=3)        0.398   Inst_SysCon/state_FSM_FFd6
    SLICE_X34Y77.AMUX    Tilo                  0.261   ][13671_3100
                                                       lut8755_2436
    SLICE_X37Y64.B2      net (fanout=3)        1.554   ][12961_2437
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X36Y79.CE      net (fanout=2)        1.138   ][13007_2470
    SLICE_X36Y79.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (1.356ns logic, 3.090ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.881ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.894 - 0.541)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X34Y77.A1      net (fanout=3)        0.889   Inst_SysCon/state_FSM_FFd2
    SLICE_X34Y77.AMUX    Tilo                  0.261   ][13671_3100
                                                       lut8755_2436
    SLICE_X37Y64.B2      net (fanout=3)        1.554   ][12961_2437
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X36Y79.CE      net (fanout=2)        1.138   ][13007_2470
    SLICE_X36Y79.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.300ns logic, 3.581ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.844ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.894 - 0.541)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X34Y77.A4      net (fanout=3)        0.852   Inst_SysCon/state_FSM_FFd3
    SLICE_X34Y77.AMUX    Tilo                  0.261   ][13671_3100
                                                       lut8755_2436
    SLICE_X37Y64.B2      net (fanout=3)        1.554   ][12961_2437
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X36Y79.CE      net (fanout=2)        1.138   ][13007_2470
    SLICE_X36Y79.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.300ns logic, 3.544ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.093ns (0.677 - 0.770)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y77.AQ      Tcko                  0.391   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X34Y79.C6      net (fanout=3)        0.444   Inst_SysCon/prevRes<2>
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X36Y79.CE      net (fanout=2)        1.138   ][13007_2470
    SLICE_X36Y79.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.243ns logic, 3.060ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_2 (SLICE_X34Y79.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.783ns (Levels of Logic = 2)
  Clock Path Skew:      -2.358ns (0.273 - 2.631)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X34Y79.C5      net (fanout=4)        2.605   Inst_SysCon/DcmProgDone
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X34Y79.CE      net (fanout=2)        1.352   ][13007_2470
    SLICE_X34Y79.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (2.348ns logic, 5.435ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.031ns (Levels of Logic = 2)
  Clock Path Skew:      0.180ns (0.508 - 0.328)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X34Y79.C4      net (fanout=2)        0.906   Inst_SysCon/state_FSM_FFd7
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X34Y79.CE      net (fanout=2)        1.352   ][13007_2470
    SLICE_X34Y79.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.031ns (1.295ns logic, 3.736ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.165ns (0.935 - 0.770)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.DMUX    Tshcko                0.488   ][13671_3100
                                                       Inst_SysCon/prevRes_0
    SLICE_X34Y79.C3      net (fanout=3)        0.666   Inst_SysCon/prevRes<0>
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X34Y79.CE      net (fanout=2)        1.352   ][13007_2470
    SLICE_X34Y79.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.336ns logic, 3.496ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.091ns (Levels of Logic = 2)
  Clock Path Skew:      0.611ns (1.152 - 0.541)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X34Y77.A1      net (fanout=3)        0.889   Inst_SysCon/state_FSM_FFd2
    SLICE_X34Y77.AMUX    Tilo                  0.261   ][13671_3100
                                                       lut8755_2436
    SLICE_X37Y64.B2      net (fanout=3)        1.554   ][12961_2437
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X34Y79.CE      net (fanout=2)        1.352   ][13007_2470
    SLICE_X34Y79.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (1.296ns logic, 3.795ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.180ns (0.508 - 0.328)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.AQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X34Y77.A5      net (fanout=3)        0.398   Inst_SysCon/state_FSM_FFd6
    SLICE_X34Y77.AMUX    Tilo                  0.261   ][13671_3100
                                                       lut8755_2436
    SLICE_X37Y64.B2      net (fanout=3)        1.554   ][12961_2437
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X34Y79.CE      net (fanout=2)        1.352   ][13007_2470
    SLICE_X34Y79.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.352ns logic, 3.304ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.054ns (Levels of Logic = 2)
  Clock Path Skew:      0.611ns (1.152 - 0.541)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X34Y77.A4      net (fanout=3)        0.852   Inst_SysCon/state_FSM_FFd3
    SLICE_X34Y77.AMUX    Tilo                  0.261   ][13671_3100
                                                       lut8755_2436
    SLICE_X37Y64.B2      net (fanout=3)        1.554   ][12961_2437
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X34Y79.CE      net (fanout=2)        1.352   ][13007_2470
    SLICE_X34Y79.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (1.296ns logic, 3.758ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.513ns (Levels of Logic = 2)
  Clock Path Skew:      0.165ns (0.935 - 0.770)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y77.AQ      Tcko                  0.391   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X34Y79.C6      net (fanout=3)        0.444   Inst_SysCon/prevRes<2>
    SLICE_X34Y79.C       Tilo                  0.204   Inst_SysCon/DcmProgReg<4>
                                                       lut8737_2422
    SLICE_X37Y64.B5      net (fanout=7)        1.478   lut8737_2422
    SLICE_X37Y64.BMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut8847_2469
    SLICE_X34Y79.CE      net (fanout=2)        1.352   ][13007_2470
    SLICE_X34Y79.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.239ns logic, 3.274ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (DCM_X0Y6.PSEN), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd4 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 1)
  Clock Path Skew:      2.106ns (2.360 - 0.254)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd4 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.DQ      Tcko                  0.198   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    SLICE_X34Y77.A3      net (fanout=2)        0.506   Inst_SysCon/state_FSM_FFd4
    SLICE_X34Y77.A       Tilo                  0.156   ][13671_3100
                                                       lut4091_2
    DCM_X0Y6.PSEN        net (fanout=1)        1.419   lut4091_2
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (0.354ns logic, 1.925ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 1)
  Clock Path Skew:      2.106ns (2.360 - 0.254)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.BQ      Tcko                  0.198   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X34Y77.A1      net (fanout=3)        0.516   Inst_SysCon/state_FSM_FFd2
    SLICE_X34Y77.A       Tilo                  0.156   ][13671_3100
                                                       lut4091_2
    DCM_X0Y6.PSEN        net (fanout=1)        1.419   lut4091_2
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.354ns logic, 1.935ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.989ns (Levels of Logic = 1)
  Clock Path Skew:      1.798ns (1.926 - 0.128)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.AQ      Tcko                  0.234   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X34Y77.A5      net (fanout=3)        0.180   Inst_SysCon/state_FSM_FFd6
    SLICE_X34Y77.A       Tilo                  0.156   ][13671_3100
                                                       lut4091_2
    DCM_X0Y6.PSEN        net (fanout=1)        1.419   lut4091_2
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.390ns logic, 1.599ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_3 (SLICE_X34Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.345ns (0.454 - 0.109)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.AQ      Tcko                  0.198   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X34Y79.B6      net (fanout=11)       0.281   Inst_SysCon/bitCount<0>
    SLICE_X34Y79.CLK     Tah         (-Th)    -0.197   Inst_SysCon/DcmProgReg<4>
                                                       lut8850_2471
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.395ns logic, 0.281ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_0 (SLICE_X34Y77.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd1 (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.340ns (0.594 - 0.254)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd1 to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.AQ      Tcko                  0.198   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    SLICE_X34Y77.D4      net (fanout=3)        0.369   Inst_SysCon/state_FSM_FFd1
    SLICE_X34Y77.CLK     Tah         (-Th)    -0.131   ][13671_3100
                                                       lut10297_3103
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.329ns logic, 0.369ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.942ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ][13703_3136/CLK0
  Logical resource: Inst_SysCon/RstDbncQ_1/CLK0
  Location pin: ILOGIC_X26Y0.CLK0
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X34Y45.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X34Y45.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X34Y45.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X34Y57.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/ASYNC_RST/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X32Y48.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X36Y64.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X36Y64.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X36Y64.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X36Y64.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X36Y64.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X36Y64.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/ASYNC_RST/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X32Y48.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X36Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X36Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X36Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X36Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X36Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X36Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X36Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<0>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X50Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X50Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X50Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X50Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: ][13671_3100/SR
  Logical resource: Inst_SysCon/prevRes_0/SR
  Location pin: SLICE_X34Y77.SR
  Clock network: ][24050_5
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X34Y57.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: ][13671_3100/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X34Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X34Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X34Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X34Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X37Y64.SR
  Clock network: ][IN_virtPIBox_4993_9590
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_1/SR
  Location pin: SLICE_X37Y77.SR
  Clock network: ][12960_2434
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X37Y77.SR
  Clock network: ][12960_2434
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X35Y45.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X35Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X35Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X37Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X37Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X37Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X37Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X37Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X37Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X37Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X37Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X37Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X49Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X49Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X49Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X49Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3409 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.408ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA24), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.504 - 0.512)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.AQ       Tcko                  0.408   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/D_O_8
    SLICE_X1Y80.A6       net (fanout=4)        8.120   Inst_camctlA/D_O<8>
    SLICE_X1Y80.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut4344_112
    MCB_X0Y1.P1WRDATA24  net (fanout=1)        2.067   ][24215_113
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.365ns (1.178ns logic, 10.187ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.504 - 0.512)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.DQ       Tcko                  0.408   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/D_O_11
    SLICE_X1Y80.D2       net (fanout=3)        7.771   Inst_camctlA/D_O<11>
    SLICE_X1Y80.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut4338_106
    MCB_X0Y1.P1WRDATA27  net (fanout=1)        2.087   ][24212_107
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.036ns (1.178ns logic, 9.858ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA26), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.504 - 0.512)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.CQ       Tcko                  0.408   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/D_O_10
    SLICE_X1Y80.C2       net (fanout=4)        7.674   Inst_camctlA/D_O<10>
    SLICE_X1Y80.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut4340_108
    MCB_X0Y1.P1WRDATA26  net (fanout=1)        2.067   ][24213_109
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.919ns (1.178ns logic, 9.741ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRst0/RstQ_4 (SLICE_X5Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRst0/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRst0/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRst0/RstQ_3 to Inst_FBCtl/Inst_LocalRst0/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.CQ       Tcko                  0.198   Inst_FBCtl/Inst_LocalRst0/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRst0/RstQ_3
    SLICE_X5Y60.DX       net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRst0/RstQ_3
    SLICE_X5Y60.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRst0/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRst0/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X17Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X17Y53.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X17Y53.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/stateWrA_FSM_FFd2 (SLICE_X0Y65.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/stateWrA_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y65.DQ       Tcko                  0.200   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X0Y65.D6       net (fanout=36)       0.038   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X0Y65.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       lut15162_4270
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X0Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X0Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X0Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X0Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X0Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X0Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X0Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X0Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X0Y89.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X0Y89.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X0Y89.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X0Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X0Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X0Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X0Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_4/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_5/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_6/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_7/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/CK
  Location pin: SLICE_X0Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CK
  Location pin: SLICE_X0Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][13718_3161/CLK
  Logical resource: Inst_camctlA/cam_data_sel/CK
  Location pin: SLICE_X28Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_4/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_12/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_5/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_13/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_6/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_14/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_7/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_15/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_0/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_8/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_1/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_9/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_2/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_10/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_3/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<11>/CLK
  Logical resource: Inst_camctlA/D_O_11/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CK
  Location pin: SLICE_X2Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/rd_data_sel0/CLK
  Logical resource: Inst_FBCtl/rd_data_sel0/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_12/CK
  Location pin: SLICE_X1Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_13/CK
  Location pin: SLICE_X1Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1854160 paths analyzed, 8714 endpoints analyzed, 14 failing endpoints
 14 timing errors detected. (14 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.133ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/cornorResponseRegs_0 (SLICE_X7Y41.A2), 58992 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.075ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     13.075ns (5.615ns logic, 7.460ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (5.561ns logic, 7.492ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.997ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.997ns (5.561ns logic, 7.436ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.862ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.862ns (5.615ns logic, 7.247ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.840ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.840ns (5.561ns logic, 7.279ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.826ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.826ns (5.611ns logic, 7.215ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.804ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.804ns (5.557ns logic, 7.247ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.784ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.784ns (5.561ns logic, 7.223ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.748ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.748ns (5.557ns logic, 7.191ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.743ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.743ns (5.615ns logic, 7.128ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.730ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.730ns (5.627ns logic, 7.103ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.721ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.721ns (5.561ns logic, 7.160ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.708ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (5.573ns logic, 7.135ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.665ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.665ns (5.561ns logic, 7.104ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.652ns (5.573ns logic, 7.079ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.615ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.615ns (5.615ns logic, 7.000ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.613ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.613ns (5.611ns logic, 7.002ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.608ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.608ns (5.551ns logic, 7.057ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.593ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.593ns (5.561ns logic, 7.032ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.591ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.591ns (5.557ns logic, 7.034ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.586ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.586ns (5.497ns logic, 7.089ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.537ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.537ns (5.561ns logic, 6.976ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.535ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.535ns (5.557ns logic, 6.978ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.530ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.530ns (5.497ns logic, 7.033ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.538ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.538ns (5.237ns logic, 7.301ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.538ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.538ns (5.237ns logic, 7.301ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.517ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.517ns (5.627ns logic, 6.890ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.526ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.526ns (5.237ns logic, 7.289ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.526ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.526ns (5.237ns logic, 7.289ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.526ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.526ns (5.237ns logic, 7.289ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.526ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.526ns (5.237ns logic, 7.289ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.499ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.499ns (5.624ns logic, 6.875ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.495ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.495ns (5.573ns logic, 6.922ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.494ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.494ns (5.611ns logic, 6.883ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.477ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.477ns (5.570ns logic, 6.907ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.472ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.472ns (5.557ns logic, 6.915ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.459ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.459ns (5.611ns logic, 6.848ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.439ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.439ns (5.573ns logic, 6.866ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.437ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.437ns (5.557ns logic, 6.880ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.421ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.421ns (5.570ns logic, 6.851ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.416ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.416ns (5.557ns logic, 6.859ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.413ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.413ns (5.561ns logic, 6.852ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.415ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.415ns (5.237ns logic, 7.178ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (5.627ns logic, 6.771ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.415ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.415ns (5.237ns logic, 7.178ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.395ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.395ns (5.551ns logic, 6.844ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.410ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.410ns (5.237ns logic, 7.173ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.410ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.410ns (5.237ns logic, 7.173ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.391ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.391ns (5.507ns logic, 6.884ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.403ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.403ns (5.237ns logic, 7.166ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.403ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.403ns (5.237ns logic, 7.166ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.403ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.403ns (5.237ns logic, 7.166ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.403ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.403ns (5.237ns logic, 7.166ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (5.237ns logic, 7.161ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (5.237ns logic, 7.161ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (5.237ns logic, 7.161ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (5.237ns logic, 7.161ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.381ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.381ns (5.557ns logic, 6.824ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.376ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.376ns (5.573ns logic, 6.803ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.373ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.373ns (5.497ns logic, 6.876ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.366ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.366ns (5.611ns logic, 6.755ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.363ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.363ns (5.627ns logic, 6.736ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.375ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A16      net (fanout=11)       0.339   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.375ns (5.237ns logic, 7.138ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.371ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A15      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.371ns (5.237ns logic, 7.134ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.371ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A13      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.371ns (5.237ns logic, 7.134ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.371ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A17      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.371ns (5.237ns logic, 7.134ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.351ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.351ns (5.611ns logic, 6.740ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.344ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.344ns (5.557ns logic, 6.787ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.359ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A14      net (fanout=11)       0.323   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.359ns (5.237ns logic, 7.122ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (5.573ns logic, 6.768ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.335ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.335ns (5.507ns logic, 6.828ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.329ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.329ns (5.557ns logic, 6.772ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.320ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (5.573ns logic, 6.747ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.317ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.317ns (5.497ns logic, 6.820ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.314ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.314ns (5.611ns logic, 6.703ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.292ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.292ns (5.557ns logic, 6.735ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.288ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.288ns (5.557ns logic, 6.731ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.286ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.286ns (5.624ns logic, 6.662ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.285ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.573ns logic, 6.712ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.276ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.276ns (5.551ns logic, 6.725ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.289ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.289ns (5.233ns logic, 7.056ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.289ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.289ns (5.233ns logic, 7.056ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.273ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.273ns (5.557ns logic, 6.716ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.270ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.270ns (5.627ns logic, 6.643ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.264ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.264ns (5.570ns logic, 6.694ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (5.233ns logic, 7.044ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (5.233ns logic, 7.044ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (5.233ns logic, 7.044ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (5.233ns logic, 7.044ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.275ns (5.237ns logic, 7.038ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.275ns (5.237ns logic, 7.038ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.254ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.254ns (5.497ns logic, 6.757ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.248ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.248ns (5.573ns logic, 6.675ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.263ns (5.237ns logic, 7.026ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.263ns (5.237ns logic, 7.026ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.263ns (5.237ns logic, 7.026ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.263ns (5.237ns logic, 7.026ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.246ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.246ns (5.611ns logic, 6.635ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.236ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.236ns (5.557ns logic, 6.679ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.252ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A16      net (fanout=11)       0.339   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15877_4400
                                                       hijacker1/OM1/cornorResponseRegs_0
    -------------------------------------------------  ---------------------------
    Total                                     12.252ns (5.237ns logic, 7.015ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/cornorResponseRegs_1 (SLICE_X7Y41.A2), 58992 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (5.520ns logic, 7.460ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.958ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.958ns (5.466ns logic, 7.492ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.902ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.902ns (5.466ns logic, 7.436ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.767ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.767ns (5.520ns logic, 7.247ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.745ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.745ns (5.466ns logic, 7.279ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.731ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.731ns (5.516ns logic, 7.215ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.709ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.709ns (5.462ns logic, 7.247ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.689ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (5.466ns logic, 7.223ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.653ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.653ns (5.462ns logic, 7.191ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.648ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.648ns (5.520ns logic, 7.128ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.635ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.635ns (5.532ns logic, 7.103ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.626ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.626ns (5.466ns logic, 7.160ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.613ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.613ns (5.478ns logic, 7.135ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.570ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.570ns (5.466ns logic, 7.104ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.557ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.557ns (5.478ns logic, 7.079ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.520ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.520ns (5.520ns logic, 7.000ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.518ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (5.516ns logic, 7.002ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.513ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.513ns (5.456ns logic, 7.057ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.498ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.498ns (5.466ns logic, 7.032ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.496ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.496ns (5.462ns logic, 7.034ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.491ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.491ns (5.402ns logic, 7.089ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.442ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.442ns (5.466ns logic, 6.976ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.440ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.440ns (5.462ns logic, 6.978ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.435ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (5.402ns logic, 7.033ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.443ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.443ns (5.142ns logic, 7.301ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.443ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.443ns (5.142ns logic, 7.301ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.422ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.422ns (5.532ns logic, 6.890ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.431ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.431ns (5.142ns logic, 7.289ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.431ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.431ns (5.142ns logic, 7.289ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.431ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.431ns (5.142ns logic, 7.289ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.431ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.431ns (5.142ns logic, 7.289ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.404ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.404ns (5.529ns logic, 6.875ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.400ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.400ns (5.478ns logic, 6.922ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.399ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.399ns (5.516ns logic, 6.883ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.382ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.382ns (5.475ns logic, 6.907ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.377ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.377ns (5.462ns logic, 6.915ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.364ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.364ns (5.516ns logic, 6.848ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.344ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.344ns (5.478ns logic, 6.866ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.342ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (5.462ns logic, 6.880ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.326ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.326ns (5.475ns logic, 6.851ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.321ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.321ns (5.462ns logic, 6.859ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.318ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.318ns (5.466ns logic, 6.852ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.320ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (5.142ns logic, 7.178ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.303ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.303ns (5.532ns logic, 6.771ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.320ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (5.142ns logic, 7.178ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.300ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.300ns (5.456ns logic, 6.844ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.315ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (5.142ns logic, 7.173ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.315ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (5.142ns logic, 7.173ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.296ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.296ns (5.412ns logic, 6.884ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.308ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (5.142ns logic, 7.166ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.308ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (5.142ns logic, 7.166ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.308ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (5.142ns logic, 7.166ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.308ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (5.142ns logic, 7.166ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.303ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.303ns (5.142ns logic, 7.161ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.303ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.303ns (5.142ns logic, 7.161ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.303ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.303ns (5.142ns logic, 7.161ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.303ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.303ns (5.142ns logic, 7.161ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.286ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.286ns (5.462ns logic, 6.824ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.281ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.281ns (5.478ns logic, 6.803ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.278ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.278ns (5.402ns logic, 6.876ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.271ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.271ns (5.516ns logic, 6.755ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.268ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.268ns (5.532ns logic, 6.736ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.280ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A16      net (fanout=11)       0.339   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.280ns (5.142ns logic, 7.138ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.276ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A15      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.276ns (5.142ns logic, 7.134ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.276ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A13      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.276ns (5.142ns logic, 7.134ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.276ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A17      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.276ns (5.142ns logic, 7.134ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.256ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.256ns (5.516ns logic, 6.740ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.249ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (5.462ns logic, 6.787ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.264ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A14      net (fanout=11)       0.323   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.264ns (5.142ns logic, 7.122ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.246ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.246ns (5.478ns logic, 6.768ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.240ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.240ns (5.412ns logic, 6.828ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.234ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.234ns (5.462ns logic, 6.772ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.225ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.225ns (5.478ns logic, 6.747ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.222ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.222ns (5.402ns logic, 6.820ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.219ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.516ns logic, 6.703ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.197ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.197ns (5.462ns logic, 6.735ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.193ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.193ns (5.462ns logic, 6.731ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.191ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.191ns (5.529ns logic, 6.662ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.190ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.190ns (5.478ns logic, 6.712ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.181ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.181ns (5.456ns logic, 6.725ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.194ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.194ns (5.138ns logic, 7.056ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.194ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.194ns (5.138ns logic, 7.056ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.178ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.178ns (5.462ns logic, 6.716ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.175ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.175ns (5.532ns logic, 6.643ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.169ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.169ns (5.475ns logic, 6.694ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.182ns (5.138ns logic, 7.044ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.182ns (5.138ns logic, 7.044ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.182ns (5.138ns logic, 7.044ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.182ns (5.138ns logic, 7.044ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.180ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (5.142ns logic, 7.038ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.180ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (5.142ns logic, 7.038ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.159ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.159ns (5.402ns logic, 6.757ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.153ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.153ns (5.478ns logic, 6.675ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.168ns (5.142ns logic, 7.026ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.168ns (5.142ns logic, 7.026ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.168ns (5.142ns logic, 7.026ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.168ns (5.142ns logic, 7.026ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.151ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.151ns (5.516ns logic, 6.635ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.141ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.141ns (5.462ns logic, 6.679ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.157ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A16      net (fanout=11)       0.339   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.A2       net (fanout=4)        0.989   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.227   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15886_4404
                                                       hijacker1/OM1/cornorResponseRegs_1
    -------------------------------------------------  ---------------------------
    Total                                     12.157ns (5.142ns logic, 7.015ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/cornorResponseRegs_2 (SLICE_X7Y41.C1), 58992 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.890ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.890ns (5.615ns logic, 7.275ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.868ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.868ns (5.561ns logic, 7.307ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.812ns (5.561ns logic, 7.251ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.677ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.677ns (5.615ns logic, 7.062ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.655ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.655ns (5.561ns logic, 7.094ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.641ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.641ns (5.611ns logic, 7.030ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.619ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.619ns (5.557ns logic, 7.062ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.599ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.599ns (5.561ns logic, 7.038ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.563ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.563ns (5.557ns logic, 7.006ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.558ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.558ns (5.615ns logic, 6.943ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.545ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.545ns (5.627ns logic, 6.918ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.536ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.536ns (5.561ns logic, 6.975ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.523ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.523ns (5.573ns logic, 6.950ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.480ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.480ns (5.561ns logic, 6.919ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.467ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.467ns (5.573ns logic, 6.894ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.430ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.430ns (5.615ns logic, 6.815ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.428ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.428ns (5.611ns logic, 6.817ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.423ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.423ns (5.551ns logic, 6.872ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.408ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.408ns (5.561ns logic, 6.847ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.406ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.406ns (5.557ns logic, 6.849ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.401ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.401ns (5.497ns logic, 6.904ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.352ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.352ns (5.561ns logic, 6.791ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.350ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.350ns (5.557ns logic, 6.793ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.345ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.345ns (5.497ns logic, 6.848ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.353ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.353ns (5.237ns logic, 7.116ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.353ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.353ns (5.237ns logic, 7.116ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.332ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.332ns (5.627ns logic, 6.705ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (5.237ns logic, 7.104ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (5.237ns logic, 7.104ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (5.237ns logic, 7.104ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (5.237ns logic, 7.104ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.314ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.314ns (5.624ns logic, 6.690ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.310ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.310ns (5.573ns logic, 6.737ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.309ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.309ns (5.611ns logic, 6.698ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.292ns (5.570ns logic, 6.722ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.287ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.287ns (5.557ns logic, 6.730ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.274ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.274ns (5.611ns logic, 6.663ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.254ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.254ns (5.573ns logic, 6.681ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.252ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.252ns (5.557ns logic, 6.695ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.236ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.236ns (5.570ns logic, 6.666ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.231ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.231ns (5.557ns logic, 6.674ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.228ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.228ns (5.561ns logic, 6.667ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.237ns logic, 6.993ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.213ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (5.627ns logic, 6.586ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.237ns logic, 6.993ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.210ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.210ns (5.551ns logic, 6.659ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.225ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.225ns (5.237ns logic, 6.988ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.225ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.225ns (5.237ns logic, 6.988ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.206ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.206ns (5.507ns logic, 6.699ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.218ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.218ns (5.237ns logic, 6.981ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.218ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.218ns (5.237ns logic, 6.981ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.218ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.218ns (5.237ns logic, 6.981ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.218ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.218ns (5.237ns logic, 6.981ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.213ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (5.237ns logic, 6.976ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.213ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (5.237ns logic, 6.976ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.213ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (5.237ns logic, 6.976ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_4 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.213ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_4 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_4
    SLICE_X7Y42.C3       net (fanout=7)        0.501   hijacker1/OM1/hCornor/IyIy_win_sum<4>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (5.237ns logic, 6.976ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.196ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.196ns (5.557ns logic, 6.639ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.191ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.191ns (5.573ns logic, 6.618ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.188ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.188ns (5.497ns logic, 6.691ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.181ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.181ns (5.611ns logic, 6.570ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.178ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.178ns (5.627ns logic, 6.551ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.190ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A16      net (fanout=11)       0.339   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.190ns (5.237ns logic, 6.953ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.186ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A15      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.186ns (5.237ns logic, 6.949ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.186ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A13      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.186ns (5.237ns logic, 6.949ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.186ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A17      net (fanout=11)       0.335   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.186ns (5.237ns logic, 6.949ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.166ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.166ns (5.611ns logic, 6.555ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.159ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.159ns (5.557ns logic, 6.602ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.174ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A14      net (fanout=11)       0.323   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (5.237ns logic, 6.937ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.156ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.156ns (5.573ns logic, 6.583ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.150ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y40.B4       net (fanout=13)       0.548   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.150ns (5.507ns logic, 6.643ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.144ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.144ns (5.557ns logic, 6.587ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.135ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.135ns (5.573ns logic, 6.562ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.132ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.132ns (5.497ns logic, 6.635ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.129ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.129ns (5.611ns logic, 6.518ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.107ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.107ns (5.557ns logic, 6.550ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.103ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.103ns (5.557ns logic, 6.546ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.101ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.101ns (5.624ns logic, 6.477ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.100ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.100ns (5.573ns logic, 6.527ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.091ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.091ns (5.551ns logic, 6.540ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.104ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.104ns (5.233ns logic, 6.871ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.104ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.104ns (5.233ns logic, 6.871ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.088ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.C        Tilo                  0.259   lut15816_1273
                                                       lut15816_1273
    SLICE_X5Y41.A2       net (fanout=1)        0.437   lut15816_1273
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.088ns (5.557ns logic, 6.531ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.085ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.085ns (5.627ns logic, 6.458ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.079ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X5Y41.C4       net (fanout=13)       1.248   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X5Y41.CMUX     Tilo                  0.313   lut15816_1273
                                                       lut15824_1277
    SLICE_X4Y41.B1       net (fanout=1)        1.390   lut15824_1277
    SLICE_X4Y41.COUT     Topcyb                0.375   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_lut<5>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.079ns (5.570ns logic, 6.509ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.092ns (5.233ns logic, 6.859ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.092ns (5.233ns logic, 6.859ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.092ns (5.233ns logic, 6.859ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_8 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_8 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<11>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_8
    SLICE_X7Y42.C1       net (fanout=4)        0.629   hijacker1/OM1/hCornor/IyIy_win_sum<8>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.092ns (5.233ns logic, 6.859ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.090ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A12      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.090ns (5.237ns logic, 6.853ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.090ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A10      net (fanout=11)       0.502   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.090ns (5.237ns logic, 6.853ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_13 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.069ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_13 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_13
    SLICE_X3Y42.C4       net (fanout=7)        0.667   hijacker1/OM1/hCornor/IxIx_win_sum<13>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M11      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.A        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15856_1267
    SLICE_X7Y39.D4       net (fanout=1)        0.423   lut15856_1267
    SLICE_X7Y39.D        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<7>11
    SLICE_X4Y41.DX       net (fanout=1)        0.603   hijacker1/OM1/hCornor/n0179<7>
    SLICE_X4Y41.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.069ns (5.497ns logic, 6.572ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_12 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.063ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_12 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_12
    SLICE_X3Y42.C5       net (fanout=7)        0.539   hijacker1/OM1/hCornor/IxIx_win_sum<12>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.A1       net (fanout=2)        1.643   lut4864_214
    SLICE_X3Y42.A        Tilo                  0.259   lut4867_217
                                                       lut4865_215
    DSP48_X0Y10.B4       net (fanout=1)        0.635   ][24330_216
    DSP48_X0Y10.M6       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C1       net (fanout=13)       1.272   hijacker1/OM1/hCornor/m_ac/n0010<6>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X7Y39.B4       net (fanout=13)       0.346   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X7Y39.B        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<3>11
    SLICE_X4Y40.DX       net (fanout=1)        1.245   hijacker1/OM1/hCornor/n0179<3>
    SLICE_X4Y40.COUT     Tdxcy                 0.097   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<3>
    SLICE_X4Y41.COUT     Tbyp                  0.076   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.063ns (5.573ns logic, 6.490ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.078ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A11      net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.078ns (5.237ns logic, 6.841ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.078ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A7       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.078ns (5.237ns logic, 6.841ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.078ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A8       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.078ns (5.237ns logic, 6.841ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_6 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.078ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_6 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_6
    SLICE_X7Y42.C5       net (fanout=5)        0.366   hijacker1/OM1/hCornor/IyIy_win_sum<6>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A9       net (fanout=11)       0.490   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.078ns (5.237ns logic, 6.841ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_14 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.061ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_14 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.CQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<14>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_14
    SLICE_X3Y42.C1       net (fanout=6)        0.786   hijacker1/OM1/hCornor/IxIx_win_sum<14>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.DMUX     Tilo                  0.313   lut4867_217
                                                       lut4869_218
    DSP48_X0Y10.B2       net (fanout=1)        0.803   lut4869_218
    DSP48_X0Y10.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C3       net (fanout=5)        0.905   hijacker1/OM1/hCornor/m_ac/n0010<5>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.061ns (5.611ns logic, 6.450ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IxIx_win_sum_11 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.051ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IxIx_win_sum_11 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.447   hijacker1/OM1/hCornor/IxIx_win_sum<11>
                                                       hijacker1/OM1/hCornor/IxIx_win_sum_11
    SLICE_X3Y42.C2       net (fanout=7)        0.999   hijacker1/OM1/hCornor/IxIx_win_sum<11>
    SLICE_X3Y42.CMUX     Tilo                  0.313   lut4867_217
                                                       lut4864_214
    SLICE_X3Y42.D4       net (fanout=2)        1.443   lut4864_214
    SLICE_X3Y42.D        Tilo                  0.259   lut4867_217
                                                       lut4867_217
    DSP48_X0Y10.B3       net (fanout=1)        0.779   lut4867_217
    DSP48_X0Y10.M14      Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y39.C5       net (fanout=6)        0.760   hijacker1/OM1/hCornor/m_ac/n0010<14>
    SLICE_X7Y39.C        Tilo                  0.259   hijacker1/OM1/hCornor/n0179<7>
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>1
    SLICE_X5Y41.A1       net (fanout=13)       0.888   hijacker1/OM1/hCornor/Madd_n0179_Madd_lut<0>
    SLICE_X5Y41.A        Tilo                  0.259   lut15816_1273
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<5>11
    SLICE_X4Y41.BX       net (fanout=1)        0.818   hijacker1/OM1/hCornor/n0179<5>
    SLICE_X4Y41.COUT     Tbxcy                 0.157   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.051ns (5.557ns logic, 6.494ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/IyIy_win_sum_5 (FF)
  Destination:          hijacker1/OM1/cornorResponseRegs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.067ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/IyIy_win_sum_5 to hijacker1/OM1/cornorResponseRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.BQ       Tcko                  0.447   hijacker1/OM1/hCornor/IyIy_win_sum<7>
                                                       hijacker1/OM1/hCornor/IyIy_win_sum_5
    SLICE_X7Y42.C4       net (fanout=6)        0.506   hijacker1/OM1/hCornor/IyIy_win_sum<5>
    SLICE_X7Y42.C        Tilo                  0.259   lut4875_222
                                                       lut4875_222
    SLICE_X7Y43.B5       net (fanout=2)        0.821   lut4875_222
    SLICE_X7Y43.B        Tilo                  0.259   lut4876_223
                                                       lut4876_223
    SLICE_X7Y43.A2       net (fanout=2)        1.134   lut4876_223
    SLICE_X7Y43.A        Tilo                  0.259   lut4876_223
                                                       lut4877_224
    DSP48_X0Y10.A16      net (fanout=11)       0.339   lut4877_224
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_ac/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_ac/Mmult_n0010
    SLICE_X7Y40.A2       net (fanout=4)        1.794   hijacker1/OM1/hCornor/m_ac/n0010<11>
    SLICE_X7Y40.AMUX     Tilo                  0.313   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       lut15836_1269
    SLICE_X7Y40.B1       net (fanout=1)        0.634   lut15836_1269
    SLICE_X7Y40.B        Tilo                  0.259   hijacker1/OM1/hCornor/Msub_IyIy_win_sum[14]_IyIy_cs_tail[12]_sub_62_OUT1
                                                       hijacker1/OM1/hCornor/Madd_n0179_Madd_xor<6>11
    SLICE_X4Y41.CX       net (fanout=1)        0.795   hijacker1/OM1/hCornor/n0179<6>
    SLICE_X4Y41.COUT     Tcxcy                 0.107   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   hijacker1/OM1/hCornor/Msub_acSbb_Madd_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.177   lut4900_234
                                                       hijacker1/OM1/hCornor/Msub_acSbb_Madd_xor<8>
    SLICE_X7Y41.C1       net (fanout=4)        0.804   hijacker1/OM1/hCornor/acSbb<8>
    SLICE_X7Y41.CLK      Tas                   0.322   hijacker1/OM1/cornorResponseRegs<4>
                                                       lut15895_4408
                                                       hijacker1/OM1/cornorResponseRegs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.067ns (5.237ns logic, 6.830ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_23 (SLICE_X10Y32.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_3 (FF)
  Destination:          hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.216 - 0.210)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_3 to hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.200   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_3
    SLICE_X10Y32.DX      net (fanout=3)        0.255   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
    SLICE_X10Y32.CLK     Tdh         (-Th)     0.100   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>
                                                       hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.100ns logic, 0.255ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_24 (SLICE_X10Y32.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_4 (FF)
  Destination:          hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_4 to hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.200   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<7>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_4
    SLICE_X10Y32.DI      net (fanout=3)        0.128   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<4>
    SLICE_X10Y32.CLK     Tdh         (-Th)    -0.033   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>
                                                       hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.233ns logic, 0.128ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/Mshreg_cornorResponseRegs_55 (SLICE_X6Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/cornorResponseRegs_7 (FF)
  Destination:          hijacker1/OM1/Mshreg_cornorResponseRegs_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/cornorResponseRegs_7 to hijacker1/OM1/Mshreg_cornorResponseRegs_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AMUX     Tshcko                0.238   hijacker1/OM1/cornorResponseRegs<6>
                                                       hijacker1/OM1/cornorResponseRegs_7
    SLICE_X6Y43.DX       net (fanout=1)        0.226   hijacker1/OM1/cornorResponseRegs<7>
    SLICE_X6Y43.CLK      Tdh         (-Th)     0.100   hijacker1/OM1/cornorResponseRegs<53>
                                                       hijacker1/OM1/Mshreg_cornorResponseRegs_55
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.138ns logic, 0.226ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y24.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y12.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y20.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y17.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y12.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y14.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y20.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y11.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_53/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_59/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_55/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_57/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_54/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_56/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_52/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_58/CLK
  Location pin: SLICE_X2Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_59/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_60/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_54/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_61/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_56/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_58/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_55/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_57/CLK
  Location pin: SLICE_X6Y38.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_51/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_50/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_52/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_48/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_54/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_49/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_55/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/cornorResponseRegs<53>/CLK
  Logical resource: hijacker1/OM1/Mshreg_cornorResponseRegs_53/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<64>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_64/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_56/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_64/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_52/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_61/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_55/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_60/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_54/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<53>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_53/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_59/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_64/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_57/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_60/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_52/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_58/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_53/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<61>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_61/CLK
  Location pin: SLICE_X6Y53.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_26/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_28/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_25/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_29/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_22/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_27/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_23/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_24/CLK
  Location pin: SLICE_X10Y32.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/Mshreg_n0170_5/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_21/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/Mshreg_n0170_4/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/Mshreg_n0170_3/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/Mshreg_n0170_7/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/Mshreg_n0170_1/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/Mshreg_n0170_6/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/n0170<2>/CLK
  Logical resource: hijacker1/Mshreg_n0170_2/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_84/CLK
  Location pin: SLICE_X14Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_86/CLK
  Location pin: SLICE_X14Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6118 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.554ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X28Y17.A5), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.011ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.484 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.CQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_3
    SLICE_X26Y30.D4      net (fanout=20)       2.201   Inst_camctlB/initA<3>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.011ns (1.714ns logic, 6.297ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.791ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.484 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AMUX    Tshcko                0.488   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_2
    SLICE_X26Y30.D3      net (fanout=21)       1.940   Inst_camctlB/initA<2>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.791ns (1.755ns logic, 6.036ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.690ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.484 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_0
    SLICE_X26Y30.D1      net (fanout=23)       1.880   Inst_camctlB/initA<0>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (1.714ns logic, 5.976ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.602ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.484 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.BQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_1
    SLICE_X26Y30.D2      net (fanout=22)       1.792   Inst_camctlB/initA<1>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (1.714ns logic, 5.888ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.065ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.484 - 0.489)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.DQ      Tcko                  0.447   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X26Y30.D5      net (fanout=19)       1.255   Inst_camctlB/initA<4>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (1.714ns logic, 5.351ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.027ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (1.931ns logic, 4.096ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.341ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AMUX    Tshcko                0.461   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X29Y18.B4      net (fanout=35)       2.198   Inst_camctlB/state_FSM_FFd2
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.525ns logic, 3.816ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.531ns (0.484 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X28Y12.A3      net (fanout=11)       2.043   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X28Y12.A       Tilo                  0.205   lut8604_2328
                                                       lut8604_2328
    SLICE_X28Y17.B6      net (fanout=4)        0.524   lut8604_2328
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (1.743ns logic, 2.736ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.921ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.484 - 0.536)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/int_Rst to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/int_Rst
                                                       Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X30Y20.A4      net (fanout=10)       1.635   Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X30Y20.A       Tilo                  0.203   lut8596_2322
                                                       lut8596_2322
    SLICE_X29Y18.A1      net (fanout=2)        1.044   lut8596_2322
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.399ns logic, 3.522ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.532ns (0.484 - 1.016)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X28Y12.A1      net (fanout=8)        1.899   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X28Y12.A       Tilo                  0.205   lut8604_2328
                                                       lut8604_2328
    SLICE_X28Y17.B6      net (fanout=4)        0.524   lut8604_2328
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.743ns logic, 2.592ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.864ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.BQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X29Y18.B6      net (fanout=33)       1.791   Inst_camctlB/state_FSM_FFd3
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.864ns (1.455ns logic, 3.409ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.683ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X30Y20.A2      net (fanout=28)       1.397   Inst_camctlB/state_FSM_FFd1
    SLICE_X30Y20.A       Tilo                  0.203   lut8596_2322
                                                       lut8596_2322
    SLICE_X29Y18.A1      net (fanout=2)        1.044   lut8596_2322
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (1.399ns logic, 3.284ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.160ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.484 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AQ      Tcko                  0.447   Inst_camctlB/initFb<1>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    SLICE_X30Y20.A5      net (fanout=6)        0.818   Inst_camctlB/initFb<0>
    SLICE_X30Y20.A       Tilo                  0.203   lut8596_2322
                                                       lut8596_2322
    SLICE_X29Y18.A1      net (fanout=2)        1.044   lut8596_2322
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.455ns logic, 2.705ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.484 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y18.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X30Y20.A3      net (fanout=5)        0.652   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X30Y20.A       Tilo                  0.203   lut8596_2322
                                                       lut8596_2322
    SLICE_X29Y18.A1      net (fanout=2)        1.044   lut8596_2322
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.455ns logic, 2.539ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.899ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.484 - 0.483)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X29Y18.B5      net (fanout=5)        0.826   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.455ns logic, 2.444ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.484 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y18.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X29Y18.B3      net (fanout=5)        0.712   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X29Y18.A2      net (fanout=3)        0.775   lut8595_2321
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (1.511ns logic, 2.330ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X28Y21.C2      net (fanout=2)        0.667   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X26Y19.B5      net (fanout=4)        0.567   lut8488_2246
    SLICE_X26Y19.B       Tilo                  0.203   lut8489_2247
                                                       lut8489_2247
    SLICE_X28Y17.B4      net (fanout=10)       0.679   lut8489_2247
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.345ns logic, 2.082ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.354ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.484 - 0.534)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X29Y18.A4      net (fanout=29)       1.315   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.196ns logic, 2.158ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.214ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X28Y21.C1      net (fanout=4)        0.454   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X26Y19.B5      net (fanout=4)        0.567   lut8488_2246
    SLICE_X26Y19.B       Tilo                  0.203   lut8489_2247
                                                       lut8489_2247
    SLICE_X28Y17.B4      net (fanout=10)       0.679   lut8489_2247
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.345ns logic, 1.869ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.113ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X28Y21.C4      net (fanout=3)        0.353   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X26Y19.B5      net (fanout=4)        0.567   lut8488_2246
    SLICE_X26Y19.B       Tilo                  0.203   lut8489_2247
                                                       lut8489_2247
    SLICE_X28Y17.B4      net (fanout=10)       0.679   lut8489_2247
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.345ns logic, 1.768ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.036ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X28Y21.C5      net (fanout=4)        0.206   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X26Y19.B5      net (fanout=4)        0.567   lut8488_2246
    SLICE_X26Y19.B       Tilo                  0.203   lut8489_2247
                                                       lut8489_2247
    SLICE_X28Y17.B4      net (fanout=10)       0.679   lut8489_2247
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (1.415ns logic, 1.621ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.805ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.DQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X26Y19.B2      net (fanout=4)        0.817   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X26Y19.B       Tilo                  0.203   lut8489_2247
                                                       lut8489_2247
    SLICE_X28Y17.B4      net (fanout=10)       0.679   lut8489_2247
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (1.140ns logic, 1.665ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X29Y18.A3      net (fanout=11)       0.690   Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (1.196ns logic, 1.533ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.484 - 0.537)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X28Y12.A2      net (fanout=4)        0.612   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X28Y12.A       Tilo                  0.205   lut8604_2328
                                                       lut8604_2328
    SLICE_X28Y17.B6      net (fanout=4)        0.524   lut8604_2328
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.159ns logic, 1.305ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.445ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.CQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X29Y18.A5      net (fanout=29)       0.389   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (1.213ns logic, 1.232ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<0>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X29Y18.A6      net (fanout=8)        0.362   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X29Y18.A       Tilo                  0.259   lut8595_2321
                                                       lut8605_2329
    SLICE_X28Y17.B1      net (fanout=1)        0.674   lut8605_2329
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (1.196ns logic, 1.205ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.244 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X26Y19.B6      net (fanout=4)        0.320   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X26Y19.B       Tilo                  0.203   lut8489_2247
                                                       lut8489_2247
    SLICE_X28Y17.B4      net (fanout=10)       0.679   lut8489_2247
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (1.140ns logic, 1.168ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      1.758ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.CQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X28Y17.B2      net (fanout=29)       0.635   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.954ns logic, 0.804ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      1.728ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/subState<0>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X28Y17.B3      net (fanout=10)       0.552   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (1.007ns logic, 0.721ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      1.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<0>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X28Y17.B5      net (fanout=8)        0.414   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X28Y17.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8606_2330
    SLICE_X28Y17.A5      net (fanout=1)        0.169   lut8606_2330
    SLICE_X28Y17.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       lut8610_2334
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.937ns logic, 0.583ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (SLICE_X29Y12.A2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.763ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.CQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_3
    SLICE_X26Y30.D4      net (fanout=20)       2.201   Inst_camctlB/initA<3>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (1.436ns logic, 6.327ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.543ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AMUX    Tshcko                0.488   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_2
    SLICE_X26Y30.D3      net (fanout=21)       1.940   Inst_camctlB/initA<2>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (1.477ns logic, 6.066ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.442ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_0
    SLICE_X26Y30.D1      net (fanout=23)       1.880   Inst_camctlB/initA<0>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.442ns (1.436ns logic, 6.006ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.354ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.BQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_1
    SLICE_X26Y30.D2      net (fanout=22)       1.792   Inst_camctlB/initA<1>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.354ns (1.436ns logic, 5.918ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.336ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.CQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_3
    SLICE_X26Y30.D4      net (fanout=20)       2.201   Inst_camctlB/initA<3>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y16.B2      net (fanout=6)        2.667   Inst_camctlB/_n0130<32>
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.336ns (1.382ns logic, 5.954ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.116ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AMUX    Tshcko                0.488   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_2
    SLICE_X26Y30.D3      net (fanout=21)       1.940   Inst_camctlB/initA<2>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y16.B2      net (fanout=6)        2.667   Inst_camctlB/_n0130<32>
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (1.423ns logic, 5.693ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.015ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_0
    SLICE_X26Y30.D1      net (fanout=23)       1.880   Inst_camctlB/initA<0>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y16.B2      net (fanout=6)        2.667   Inst_camctlB/_n0130<32>
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.015ns (1.382ns logic, 5.633ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.927ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.509 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.BQ      Tcko                  0.447   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_1
    SLICE_X26Y30.D2      net (fanout=22)       1.792   Inst_camctlB/initA<1>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y16.B2      net (fanout=6)        2.667   Inst_camctlB/_n0130<32>
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.927ns (1.382ns logic, 5.545ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.817ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.509 - 0.489)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.DQ      Tcko                  0.447   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X26Y30.D5      net (fanout=19)       1.255   Inst_camctlB/initA<4>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (1.436ns logic, 5.381ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.390ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.509 - 0.489)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.DQ      Tcko                  0.447   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X26Y30.D5      net (fanout=19)       1.255   Inst_camctlB/initA<4>
    SLICE_X26Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y16.B2      net (fanout=6)        2.667   Inst_camctlB/_n0130<32>
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.390ns (1.382ns logic, 5.008ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.779ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X29Y18.B1      net (fanout=6)        2.478   Inst_camctlB/_n0130<32>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (1.653ns logic, 4.126ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.352ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y16.B2      net (fanout=6)        2.667   Inst_camctlB/_n0130<32>
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (1.599ns logic, 3.753ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.093ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.509 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AMUX    Tshcko                0.461   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X29Y18.B4      net (fanout=35)       2.198   Inst_camctlB/state_FSM_FFd2
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.247ns logic, 3.846ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.797ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.509 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AMUX    Tshcko                0.461   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X28Y16.B3      net (fanout=35)       2.518   Inst_camctlB/state_FSM_FFd2
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (1.193ns logic, 3.604ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.676ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X28Y21.C2      net (fanout=2)        0.667   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X28Y21.D3      net (fanout=4)        0.397   lut8488_2246
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.533ns logic, 3.143ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.509 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.BQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X29Y18.B6      net (fanout=33)       1.791   Inst_camctlB/state_FSM_FFd3
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.177ns logic, 3.439ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.463ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X28Y21.C1      net (fanout=4)        0.454   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X28Y21.D3      net (fanout=4)        0.397   lut8488_2246
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.533ns logic, 2.930ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.362ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X28Y21.C4      net (fanout=3)        0.353   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X28Y21.D3      net (fanout=4)        0.397   lut8488_2246
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.533ns logic, 2.829ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.318ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/subState<0>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X28Y21.D4      net (fanout=10)       0.841   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.398ns logic, 2.920ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.285ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X28Y21.C5      net (fanout=4)        0.206   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X28Y21.C       Tilo                  0.205   lut8500_2253
                                                       lut8488_2246
    SLICE_X28Y21.D3      net (fanout=4)        0.397   lut8488_2246
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.603ns logic, 2.682ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.216ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<0>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X28Y21.D5      net (fanout=8)        0.809   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (1.328ns logic, 2.888ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.187ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.509 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.BQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X28Y16.B6      net (fanout=33)       1.978   Inst_camctlB/state_FSM_FFd3
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (1.123ns logic, 3.064ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.056ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.509 - 0.505)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X29Y17.A3      net (fanout=11)       0.916   Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X29Y17.AMUX    Tilo                  0.313   lut8485_2244
                                                       lut8616_2338
    SLICE_X28Y16.B1      net (fanout=2)        0.618   lut8616_2338
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.436ns logic, 2.620ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.057ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X28Y21.D1      net (fanout=4)        0.650   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.328ns logic, 2.729ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.032ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.DQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X28Y21.D2      net (fanout=4)        0.625   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X28Y21.D       Tilo                  0.205   lut8500_2253
                                                       lut8500_2253
    SLICE_X28Y16.B4      net (fanout=12)       0.993   lut8500_2253
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.328ns logic, 2.704ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.948ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.509 - 0.505)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y20.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_0
    SLICE_X29Y17.A4      net (fanout=5)        0.808   Inst_camctlB/Inst_TWICtl/bitCount<0>
    SLICE_X29Y17.AMUX    Tilo                  0.313   lut8485_2244
                                                       lut8616_2338
    SLICE_X28Y16.B1      net (fanout=2)        0.618   lut8616_2338
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.436ns logic, 2.512ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.943ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.509 - 0.505)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y20.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_2
    SLICE_X29Y17.A1      net (fanout=4)        0.803   Inst_camctlB/Inst_TWICtl/bitCount<2>
    SLICE_X29Y17.AMUX    Tilo                  0.313   lut8485_2244
                                                       lut8616_2338
    SLICE_X28Y16.B1      net (fanout=2)        0.618   lut8616_2338
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (1.436ns logic, 2.507ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.771ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.509 - 0.505)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y20.BMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_1
    SLICE_X29Y17.A5      net (fanout=4)        0.561   Inst_camctlB/Inst_TWICtl/bitCount<1>
    SLICE_X29Y17.AMUX    Tilo                  0.313   lut8485_2244
                                                       lut8616_2338
    SLICE_X28Y16.B1      net (fanout=2)        0.618   lut8616_2338
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.506ns logic, 2.265ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.509 - 0.483)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X29Y18.B5      net (fanout=5)        0.826   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.177ns logic, 2.474ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.593ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.509 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y18.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X29Y18.B3      net (fanout=5)        0.712   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X29Y18.B       Tilo                  0.259   lut8595_2321
                                                       lut8595_2321
    SLICE_X28Y16.A2      net (fanout=3)        0.731   lut8595_2321
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.233ns logic, 2.360ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.222ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.509 - 0.483)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X28Y16.B5      net (fanout=5)        1.013   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X28Y16.B       Tilo                  0.205   lut8626_2346
                                                       lut8626_2346
    SLICE_X28Y16.A5      net (fanout=1)        0.169   lut8626_2346
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.123ns logic, 2.099ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.225ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.509 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AQ      Tcko                  0.447   Inst_camctlB/initFb<1>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    SLICE_X28Y16.A3      net (fanout=6)        1.334   Inst_camctlB/initFb<0>
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (0.974ns logic, 2.251ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.761ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X28Y16.A4      net (fanout=29)       0.926   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.918ns logic, 1.843ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.504ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/int_Rst to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/int_Rst
                                                       Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X28Y16.A6      net (fanout=10)       0.669   Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.918ns logic, 1.586ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.489ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.CQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X28Y16.A1      net (fanout=29)       0.637   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X28Y16.A       Tilo                  0.205   lut8626_2346
                                                       lut8627_2347
    SLICE_X29Y12.A2      net (fanout=1)        0.917   lut8627_2347
    SLICE_X29Y12.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8631_2351
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (0.935ns logic, 1.554ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/state_FSM_FFd1 (SLICE_X37Y27.AX), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_11 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.620ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_11 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y30.DQ      Tcko                  0.408   Inst_camctlB/waitCnt<11>
                                                       Inst_camctlB/waitCnt_11
    SLICE_X37Y30.B2      net (fanout=2)        0.445   Inst_camctlB/waitCnt<11>
    SLICE_X37Y30.B       Tilo                  0.259   lut7625_1810
                                                       lut7625_1810
    SLICE_X37Y30.A4      net (fanout=1)        0.440   lut7625_1810
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (1.708ns logic, 5.912ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_12 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_12 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.AQ      Tcko                  0.408   Inst_camctlB/waitCnt<14>
                                                       Inst_camctlB/waitCnt_12
    SLICE_X37Y30.B5      net (fanout=2)        0.358   Inst_camctlB/waitCnt<12>
    SLICE_X37Y30.B       Tilo                  0.259   lut7625_1810
                                                       lut7625_1810
    SLICE_X37Y30.A4      net (fanout=1)        0.440   lut7625_1810
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (1.708ns logic, 5.825ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_10 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_10 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y30.CQ      Tcko                  0.408   Inst_camctlB/waitCnt<11>
                                                       Inst_camctlB/waitCnt_10
    SLICE_X37Y30.B4      net (fanout=2)        0.334   Inst_camctlB/waitCnt<10>
    SLICE_X37Y30.B       Tilo                  0.259   lut7625_1810
                                                       lut7625_1810
    SLICE_X37Y30.A4      net (fanout=1)        0.440   lut7625_1810
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (1.708ns logic, 5.801ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_1 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_1 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.BQ      Tcko                  0.408   Inst_camctlB/waitCnt<3>
                                                       Inst_camctlB/waitCnt_1
    SLICE_X37Y30.B6      net (fanout=2)        0.314   Inst_camctlB/waitCnt<1>
    SLICE_X37Y30.B       Tilo                  0.259   lut7625_1810
                                                       lut7625_1810
    SLICE_X37Y30.A4      net (fanout=1)        0.440   lut7625_1810
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.489ns (1.708ns logic, 5.781ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_2 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_2 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.CQ      Tcko                  0.408   Inst_camctlB/waitCnt<3>
                                                       Inst_camctlB/waitCnt_2
    SLICE_X37Y30.A1      net (fanout=2)        0.861   Inst_camctlB/waitCnt<2>
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (1.449ns logic, 5.888ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_8 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.081ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_8 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y30.AQ      Tcko                  0.408   Inst_camctlB/waitCnt<11>
                                                       Inst_camctlB/waitCnt_8
    SLICE_X37Y30.A2      net (fanout=2)        0.605   Inst_camctlB/waitCnt<8>
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (1.449ns logic, 5.632ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_13 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.934ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_13 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.BQ      Tcko                  0.408   Inst_camctlB/waitCnt<14>
                                                       Inst_camctlB/waitCnt_13
    SLICE_X37Y30.A3      net (fanout=2)        0.458   Inst_camctlB/waitCnt<13>
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (1.449ns logic, 5.485ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_4 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.820ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_4 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y29.AQ      Tcko                  0.408   Inst_camctlB/waitCnt<7>
                                                       Inst_camctlB/waitCnt_4
    SLICE_X37Y29.A1      net (fanout=2)        0.603   Inst_camctlB/waitCnt<4>
    SLICE_X37Y29.A       Tilo                  0.259   lut6975_1712
                                                       lut7624_1809
    SLICE_X37Y29.C2      net (fanout=1)        0.427   lut7624_1809
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (1.449ns logic, 5.371ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_0 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.793ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_0 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.AQ      Tcko                  0.408   Inst_camctlB/waitCnt<3>
                                                       Inst_camctlB/waitCnt_0
    SLICE_X37Y30.A6      net (fanout=2)        0.317   Inst_camctlB/waitCnt<0>
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.793ns (1.449ns logic, 5.344ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_14 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.686ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_14 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.CQ      Tcko                  0.408   Inst_camctlB/waitCnt<14>
                                                       Inst_camctlB/waitCnt_14
    SLICE_X37Y29.A4      net (fanout=2)        0.469   Inst_camctlB/waitCnt<14>
    SLICE_X37Y29.A       Tilo                  0.259   lut6975_1712
                                                       lut7624_1809
    SLICE_X37Y29.C2      net (fanout=1)        0.427   lut7624_1809
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (1.449ns logic, 5.237ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_3 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_3 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.DQ      Tcko                  0.408   Inst_camctlB/waitCnt<3>
                                                       Inst_camctlB/waitCnt_3
    SLICE_X37Y29.A3      net (fanout=2)        0.458   Inst_camctlB/waitCnt<3>
    SLICE_X37Y29.A       Tilo                  0.259   lut6975_1712
                                                       lut7624_1809
    SLICE_X37Y29.C2      net (fanout=1)        0.427   lut7624_1809
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (1.449ns logic, 5.226ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_9 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_9 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y30.BQ      Tcko                  0.408   Inst_camctlB/waitCnt<11>
                                                       Inst_camctlB/waitCnt_9
    SLICE_X37Y30.A5      net (fanout=2)        0.194   Inst_camctlB/waitCnt<9>
    SLICE_X37Y30.A       Tilo                  0.259   lut7625_1810
                                                       lut7626_1811
    SLICE_X37Y29.C1      net (fanout=1)        0.686   lut7626_1811
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (1.449ns logic, 5.221ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_5 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_5 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y29.BQ      Tcko                  0.408   Inst_camctlB/waitCnt<7>
                                                       Inst_camctlB/waitCnt_5
    SLICE_X37Y29.A6      net (fanout=2)        0.453   Inst_camctlB/waitCnt<5>
    SLICE_X37Y29.A       Tilo                  0.259   lut6975_1712
                                                       lut7624_1809
    SLICE_X37Y29.C2      net (fanout=1)        0.427   lut7624_1809
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (1.449ns logic, 5.221ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_6 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_6 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y29.CQ      Tcko                  0.408   Inst_camctlB/waitCnt<7>
                                                       Inst_camctlB/waitCnt_6
    SLICE_X37Y29.A2      net (fanout=2)        0.443   Inst_camctlB/waitCnt<6>
    SLICE_X37Y29.A       Tilo                  0.259   lut6975_1712
                                                       lut7624_1809
    SLICE_X37Y29.C2      net (fanout=1)        0.427   lut7624_1809
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (1.449ns logic, 5.211ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/waitCnt_7 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.572ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/waitCnt_7 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y29.DQ      Tcko                  0.408   Inst_camctlB/waitCnt<7>
                                                       Inst_camctlB/waitCnt_7
    SLICE_X37Y29.A5      net (fanout=2)        0.355   Inst_camctlB/waitCnt<7>
    SLICE_X37Y29.A       Tilo                  0.259   lut6975_1712
                                                       lut7624_1809
    SLICE_X37Y29.C2      net (fanout=1)        0.427   lut7624_1809
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (1.449ns logic, 5.123ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.215ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.BQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X37Y29.C4      net (fanout=33)       0.701   Inst_camctlB/state_FSM_FFd3
    SLICE_X37Y29.CMUX    Tilo                  0.313   lut6975_1712
                                                       lut7627_1812
    SLICE_X48Y13.A3      net (fanout=3)        2.121   lut7627_1812
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (1.173ns logic, 5.042ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.405ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X48Y13.A1      net (fanout=28)       2.325   Inst_camctlB/state_FSM_FFd1
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (0.860ns logic, 4.545ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.032ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AMUX    Tshcko                0.461   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X48Y13.A5      net (fanout=35)       1.882   Inst_camctlB/state_FSM_FFd2
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (0.930ns logic, 4.102ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.BQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X48Y13.A4      net (fanout=33)       1.924   Inst_camctlB/state_FSM_FFd3
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (0.860ns logic, 4.144ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.240 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/ERR_O to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    SLICE_X48Y13.A2      net (fanout=5)        1.631   Inst_camctlB/Inst_TWICtl/ERR_O
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (0.860ns logic, 3.851ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.240 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/DONE_O to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y18.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X48Y13.A6      net (fanout=5)        1.130   Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X48Y13.A       Tilo                  0.203   lut7792_1924
                                                       lut7628_1813
    SLICE_X48Y13.B4      net (fanout=1)        0.377   lut7628_1813
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (0.877ns logic, 3.350ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/intRst (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.704ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.459 - 0.508)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/intRst to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.DMUX    Tshcko                0.461   ][12570_1983
                                                       Inst_camctlB/intRst
    SLICE_X48Y13.B5      net (fanout=14)       1.134   Inst_camctlB/intRst
    SLICE_X48Y13.B       Tilo                  0.203   lut7792_1924
                                                       lut7629_1814
    SLICE_X37Y27.AX      net (fanout=1)        1.843   ][12387_1815
    SLICE_X37Y27.CLK     Tdick                 0.063   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.727ns logic, 2.977ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM1 (SLICE_X52Y10.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y10.AQ      Tcko                  0.198   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X52Y10.D1      net (fanout=23)       0.374   Inst_camctlA/initA<0>
    SLICE_X52Y10.CLK     Tah         (-Th)     0.293   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (-0.095ns logic, 0.374ns route)
                                                       (-34.1% logic, 134.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM4 (SLICE_X52Y10.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y10.AQ      Tcko                  0.198   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X52Y10.D1      net (fanout=23)       0.374   Inst_camctlA/initA<0>
    SLICE_X52Y10.CLK     Tah         (-Th)     0.293   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (-0.095ns logic, 0.374ns route)
                                                       (-34.1% logic, 134.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM2 (SLICE_X52Y10.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Mram_CamInitRAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y10.AQ      Tcko                  0.198   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X52Y10.D1      net (fanout=23)       0.374   Inst_camctlA/initA<0>
    SLICE_X52Y10.CLK     Tah         (-Th)     0.293   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM2
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (-0.095ns logic, 0.374ns route)
                                                       (-34.1% logic, 134.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X26Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X30Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X30Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<28>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X34Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<8>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X52Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X52Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X52Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X56Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X56Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_0/CK
  Location pin: SLICE_X36Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_1/CK
  Location pin: SLICE_X36Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_2/CK
  Location pin: SLICE_X36Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_3/CK
  Location pin: SLICE_X36Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_4/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_5/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_6/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_7/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_8/CK
  Location pin: SLICE_X36Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_9/CK
  Location pin: SLICE_X36Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_10/CK
  Location pin: SLICE_X36Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_11/CK
  Location pin: SLICE_X36Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_12/CK
  Location pin: SLICE_X36Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_13/CK
  Location pin: SLICE_X36Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_14/CK
  Location pin: SLICE_X36Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_0/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_1/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_2/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_3/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_4/CK
  Location pin: SLICE_X36Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_5/CK
  Location pin: SLICE_X36Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_6/CK
  Location pin: SLICE_X36Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_7/CK
  Location pin: SLICE_X36Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_8/CK
  Location pin: SLICE_X36Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_9/CK
  Location pin: SLICE_X36Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_10/CK
  Location pin: SLICE_X36Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_11/CK
  Location pin: SLICE_X36Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12911 paths analyzed, 1267 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.551ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (SLICE_X55Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.400ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.483 - 0.532)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X27Y63.C3      net (fanout=2)        0.456   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X27Y63.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS
                                                       lut4169_15
    SLICE_X13Y58.D5      net (fanout=6)        1.480   lut4169_15
    SLICE_X13Y58.DMUX    Tilo                  0.313   ][24103_18
                                                       ][24103_18_INV_0
    SLICE_X55Y50.SR      net (fanout=51)       4.156   ][24103_18
    SLICE_X55Y50.CLK     Trck                  0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    -------------------------------------------------  ---------------------------
    Total                                      7.400ns (1.308ns logic, 6.092ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (SLICE_X55Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.483 - 0.532)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X27Y63.C3      net (fanout=2)        0.456   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X27Y63.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS
                                                       lut4169_15
    SLICE_X13Y58.D5      net (fanout=6)        1.480   lut4169_15
    SLICE_X13Y58.DMUX    Tilo                  0.313   ][24103_18
                                                       ][24103_18_INV_0
    SLICE_X55Y50.SR      net (fanout=51)       4.156   ][24103_18
    SLICE_X55Y50.CLK     Trck                  0.267   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (1.286ns logic, 6.092ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 (SLICE_X54Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.483 - 0.532)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X27Y63.C3      net (fanout=2)        0.456   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X27Y63.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS
                                                       lut4169_15
    SLICE_X13Y58.D5      net (fanout=6)        1.480   lut4169_15
    SLICE_X13Y58.DMUX    Tilo                  0.313   ][24103_18
                                                       ][24103_18_INV_0
    SLICE_X54Y50.SR      net (fanout=51)       4.156   ][24103_18
    SLICE_X54Y50.CLK     Trck                  0.243   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      7.354ns (1.262ns logic, 6.092ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (SLICE_X37Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.AQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB
    SLICE_X37Y61.AX      net (fanout=2)        0.141   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB
    SLICE_X37Y61.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (SLICE_X55Y50.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y50.CQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    SLICE_X55Y50.C5      net (fanout=4)        0.062   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
    SLICE_X55Y50.CLK     Tah         (-Th)    -0.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       lut12584_3757
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1 (SLICE_X31Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.CQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0
    SLICE_X31Y53.C5      net (fanout=3)        0.063   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>
    SLICE_X31Y53.CLK     Tah         (-Th)    -0.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<2>
                                                       lut10821_3332
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.353ns logic, 0.063ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X24Y9.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X24Y9.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X24Y9.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X24Y9.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X24Y9.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X24Y9.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X24Y9.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X24Y9.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X24Y10.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X24Y10.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X24Y10.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X24Y10.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X24Y10.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X24Y10.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X24Y10.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X24Y10.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X24Y11.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X24Y11.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X24Y11.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X24Y11.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X24Y11.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X24Y11.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X24Y11.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X24Y11.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X24Y12.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X24Y12.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X24Y12.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X24Y12.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X24Y12.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X24Y12.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X24Y12.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X24Y12.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X42Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CK
  Location pin: SLICE_X42Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CK
  Location pin: SLICE_X42Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CK
  Location pin: SLICE_X42Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CK
  Location pin: SLICE_X42Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CK
  Location pin: SLICE_X42Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CK
  Location pin: SLICE_X42Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CK
  Location pin: SLICE_X42Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD/CK
  Location pin: SLICE_X4Y68.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_5/CK
  Location pin: SLICE_X8Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6/CK
  Location pin: SLICE_X8Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7/CK
  Location pin: SLICE_X8Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_add/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0/CK
  Location pin: SLICE_X16Y66.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5/CK
  Location pin: SLICE_X28Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X28Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1/CK
  Location pin: SLICE_X28Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_4/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd8/CK
  Location pin: SLICE_X32Y56.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9/CK
  Location pin: SLICE_X32Y56.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X32Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1/CK
  Location pin: SLICE_X32Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2/CK
  Location pin: SLICE_X32Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3/CK
  Location pin: SLICE_X32Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_5/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_6/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_7/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0/CK
  Location pin: SLICE_X32Y59.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1/CK
  Location pin: SLICE_X32Y59.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2/CK
  Location pin: SLICE_X32Y59.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3/CK
  Location pin: SLICE_X32Y59.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CK
  Location pin: SLICE_X36Y61.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4/CK
  Location pin: SLICE_X36Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/CK
  Location pin: SLICE_X36Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CK
  Location pin: SLICE_X36Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/CK
  Location pin: SLICE_X50Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/CK
  Location pin: SLICE_X50Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/CK
  Location pin: SLICE_X50Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/CK
  Location pin: SLICE_X50Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/CK
  Location pin: SLICE_X50Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/CK
  Location pin: SLICE_X50Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/CK
  Location pin: SLICE_X50Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/CK
  Location pin: SLICE_X50Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1/CK
  Location pin: SLICE_X50Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CK
  Location pin: SLICE_X50Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CK
  Location pin: SLICE_X50Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/SR
  Location pin: SLICE_X54Y50.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X54Y50.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/SR
  Location pin: SLICE_X54Y50.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/SR
  Location pin: SLICE_X54Y50.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/SR
  Location pin: SLICE_X54Y50.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/SR
  Location pin: SLICE_X54Y50.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/cke_train/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/SR
  Location pin: SLICE_X26Y72.SR
  Clock network: ][24103_18
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.118ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (SLICE_X7Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.762 - 1.876)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X7Y109.A6      net (fanout=17)       3.079   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X7Y109.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut10149_3009
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (0.713ns logic, 3.079ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (SLICE_X8Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.499ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (1.752 - 1.876)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X8Y104.A6      net (fanout=17)       2.767   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X8Y104.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10190_3034
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (0.732ns logic, 2.767ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X12Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.292ns (Levels of Logic = 1)
  Clock Path Skew:      -0.122ns (1.754 - 1.876)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y105.A6     net (fanout=17)       2.560   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y105.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10214_3050
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.732ns logic, 2.560ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.520 - 0.465)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y109.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D3     net (fanout=5)        1.420   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.319   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (-0.951ns logic, 1.420ns route)
                                                       (-202.8% logic, 302.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.520 - 0.465)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y109.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D4     net (fanout=5)        1.420   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.316   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (-0.948ns logic, 1.420ns route)
                                                       (-200.8% logic, 300.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (SLICE_X24Y105.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.902 - 0.867)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.198   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X24Y105.B6     net (fanout=17)       0.290   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X24Y105.CLK    Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       lut10238_3066
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.388ns logic, 0.290ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X8Y104.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X12Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X12Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X12Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X12Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X24Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X24Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X24Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X24Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X22Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X22Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X22Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X22Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X22Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X7Y109.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X23Y108.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3131 paths analyzed, 709 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.107ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pc_rd_addr2_1 (SLICE_X0Y61.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.017ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.506 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X7Y19.D1       net (fanout=3)        0.636   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X7Y19.DMUX     Tilo                  0.313   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut4252_69
    SLICE_X0Y66.A1       net (fanout=6)        4.192   lut4252_69
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.017ns (1.364ns logic, 5.653ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.629ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.506 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd2 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X7Y19.D4       net (fanout=3)        0.248   Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X7Y19.DMUX     Tilo                  0.313   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut4252_69
    SLICE_X0Y66.A1       net (fanout=6)        4.192   lut4252_69
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.364ns logic, 5.265ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_4 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.DQ      Tcko                  0.447   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X0Y66.A4       net (fanout=4)        2.510   Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.107ns logic, 3.335ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_7 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_7 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_7
    SLICE_X1Y66.A2       net (fanout=3)        1.081   Inst_FBCtl/pc_rd_addr2<7>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.532ns logic, 2.523ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_3 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.913ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_3 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_3
    SLICE_X1Y66.A4       net (fanout=3)        0.939   Inst_FBCtl/pc_rd_addr2<3>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.532ns logic, 2.381ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_0 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.848ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_0 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    SLICE_X1Y65.A6       net (fanout=3)        0.803   Inst_FBCtl/pc_rd_addr2<0>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (1.532ns logic, 2.316ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_2 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_2 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    SLICE_X1Y65.A4       net (fanout=3)        0.686   Inst_FBCtl/pc_rd_addr2<2>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.532ns logic, 2.199ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_8 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_8 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_8
    SLICE_X1Y65.A3       net (fanout=3)        0.657   Inst_FBCtl/pc_rd_addr2<8>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.532ns logic, 2.170ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_11 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_11 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_11
    SLICE_X1Y66.A3       net (fanout=3)        0.671   Inst_FBCtl/pc_rd_addr2<11>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (1.532ns logic, 2.113ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_6 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_6 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_6
    SLICE_X0Y66.B1       net (fanout=3)        1.263   Inst_FBCtl/pc_rd_addr2<6>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.273ns logic, 2.257ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_9 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_9 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_9
    SLICE_X1Y65.A5       net (fanout=3)        0.411   Inst_FBCtl/pc_rd_addr2<9>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.532ns logic, 1.924ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_13 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.598 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_13 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.408   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
                                                       Inst_FBCtl/pc_rd_addr2_13
    SLICE_X1Y66.A5       net (fanout=3)        0.392   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.532ns logic, 1.834ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_1 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_1 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    SLICE_X0Y66.B4       net (fanout=3)        1.087   Inst_FBCtl/pc_rd_addr2<1>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.273ns logic, 2.081ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_10 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_10 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_10
    SLICE_X0Y66.B3       net (fanout=3)        0.944   Inst_FBCtl/pc_rd_addr2<10>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.273ns logic, 1.938ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_5 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.990ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_5 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_5
    SLICE_X0Y66.A2       net (fanout=3)        1.097   Inst_FBCtl/pc_rd_addr2<5>
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (1.068ns logic, 1.922ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_4 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_4 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_4
    SLICE_X0Y66.B6       net (fanout=3)        0.547   Inst_FBCtl/pc_rd_addr2<4>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (1.273ns logic, 1.541ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_12 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.346ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.598 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_12 to Inst_FBCtl/pc_rd_addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.AQ       Tcko                  0.408   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
                                                       Inst_FBCtl/pc_rd_addr2_12
    SLICE_X0Y66.A6       net (fanout=3)        0.453   Inst_FBCtl/pc_rd_addr2<12>
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.455   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.346ns (1.068ns logic, 1.278ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pc_rd_addr2_0 (SLICE_X0Y61.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.006ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.506 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X7Y19.D1       net (fanout=3)        0.636   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X7Y19.DMUX     Tilo                  0.313   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut4252_69
    SLICE_X0Y66.A1       net (fanout=6)        4.192   lut4252_69
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (1.353ns logic, 5.653ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.618ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.506 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd2 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X7Y19.D4       net (fanout=3)        0.248   Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X7Y19.DMUX     Tilo                  0.313   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut4252_69
    SLICE_X0Y66.A1       net (fanout=6)        4.192   lut4252_69
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      6.618ns (1.353ns logic, 5.265ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_4 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.DQ      Tcko                  0.447   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X0Y66.A4       net (fanout=4)        2.510   Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.096ns logic, 3.335ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_7 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_7 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_7
    SLICE_X1Y66.A2       net (fanout=3)        1.081   Inst_FBCtl/pc_rd_addr2<7>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.521ns logic, 2.523ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_3 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.902ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_3 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_3
    SLICE_X1Y66.A4       net (fanout=3)        0.939   Inst_FBCtl/pc_rd_addr2<3>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.521ns logic, 2.381ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_0 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_0 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    SLICE_X1Y65.A6       net (fanout=3)        0.803   Inst_FBCtl/pc_rd_addr2<0>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.521ns logic, 2.316ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_2 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.720ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_2 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    SLICE_X1Y65.A4       net (fanout=3)        0.686   Inst_FBCtl/pc_rd_addr2<2>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.521ns logic, 2.199ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_8 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_8 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_8
    SLICE_X1Y65.A3       net (fanout=3)        0.657   Inst_FBCtl/pc_rd_addr2<8>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (1.521ns logic, 2.170ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_11 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.634ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_11 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_11
    SLICE_X1Y66.A3       net (fanout=3)        0.671   Inst_FBCtl/pc_rd_addr2<11>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.521ns logic, 2.113ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_6 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.519ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_6 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_6
    SLICE_X0Y66.B1       net (fanout=3)        1.263   Inst_FBCtl/pc_rd_addr2<6>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (1.262ns logic, 2.257ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_9 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_9 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_9
    SLICE_X1Y65.A5       net (fanout=3)        0.411   Inst_FBCtl/pc_rd_addr2<9>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.521ns logic, 1.924ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_13 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.598 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_13 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.408   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
                                                       Inst_FBCtl/pc_rd_addr2_13
    SLICE_X1Y66.A5       net (fanout=3)        0.392   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.521ns logic, 1.834ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_1 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_1 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    SLICE_X0Y66.B4       net (fanout=3)        1.087   Inst_FBCtl/pc_rd_addr2<1>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.262ns logic, 2.081ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_10 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.200ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_10 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_10
    SLICE_X0Y66.B3       net (fanout=3)        0.944   Inst_FBCtl/pc_rd_addr2<10>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (1.262ns logic, 1.938ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_5 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.979ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_5 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_5
    SLICE_X0Y66.A2       net (fanout=3)        1.097   Inst_FBCtl/pc_rd_addr2<5>
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (1.057ns logic, 1.922ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_4 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_4 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_4
    SLICE_X0Y66.B6       net (fanout=3)        0.547   Inst_FBCtl/pc_rd_addr2<4>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (1.262ns logic, 1.541ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_12 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.335ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.598 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_12 to Inst_FBCtl/pc_rd_addr2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.AQ       Tcko                  0.408   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
                                                       Inst_FBCtl/pc_rd_addr2_12
    SLICE_X0Y66.A6       net (fanout=3)        0.453   Inst_FBCtl/pc_rd_addr2<12>
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.444   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (1.057ns logic, 1.278ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pc_rd_addr2_2 (SLICE_X0Y61.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.983ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.506 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X7Y19.D1       net (fanout=3)        0.636   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X7Y19.DMUX     Tilo                  0.313   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut4252_69
    SLICE_X0Y66.A1       net (fanout=6)        4.192   lut4252_69
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (1.330ns logic, 5.653ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.595ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.506 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd2 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X7Y19.D4       net (fanout=3)        0.248   Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X7Y19.DMUX     Tilo                  0.313   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut4252_69
    SLICE_X0Y66.A1       net (fanout=6)        4.192   lut4252_69
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.595ns (1.330ns logic, 5.265ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_4 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.DQ      Tcko                  0.447   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X0Y66.A4       net (fanout=4)        2.510   Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.073ns logic, 3.335ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_7 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_7 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_7
    SLICE_X1Y66.A2       net (fanout=3)        1.081   Inst_FBCtl/pc_rd_addr2<7>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.498ns logic, 2.523ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_3 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.879ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_3 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_3
    SLICE_X1Y66.A4       net (fanout=3)        0.939   Inst_FBCtl/pc_rd_addr2<3>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (1.498ns logic, 2.381ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_0 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_0 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_0
    SLICE_X1Y65.A6       net (fanout=3)        0.803   Inst_FBCtl/pc_rd_addr2<0>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (1.498ns logic, 2.316ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_2 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_2 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    SLICE_X1Y65.A4       net (fanout=3)        0.686   Inst_FBCtl/pc_rd_addr2<2>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.498ns logic, 2.199ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_8 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_8 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_8
    SLICE_X1Y65.A3       net (fanout=3)        0.657   Inst_FBCtl/pc_rd_addr2<8>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.498ns logic, 2.170ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_11 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_11 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_11
    SLICE_X1Y66.A3       net (fanout=3)        0.671   Inst_FBCtl/pc_rd_addr2<11>
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.498ns logic, 2.113ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_6 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_6 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_6
    SLICE_X0Y66.B1       net (fanout=3)        1.263   Inst_FBCtl/pc_rd_addr2<6>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.239ns logic, 2.257ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_9 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.422ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_9 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_9
    SLICE_X1Y65.A5       net (fanout=3)        0.411   Inst_FBCtl/pc_rd_addr2<9>
    SLICE_X1Y65.A        Tilo                  0.259   lut13026_3898
                                                       lut13026_3898
    SLICE_X0Y66.B5       net (fanout=1)        0.519   lut13026_3898
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (1.498ns logic, 1.924ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_13 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.598 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_13 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.408   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
                                                       Inst_FBCtl/pc_rd_addr2_13
    SLICE_X1Y66.A5       net (fanout=3)        0.392   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
    SLICE_X1Y66.A        Tilo                  0.259   lut13027_3899
                                                       lut13027_3899
    SLICE_X0Y66.B2       net (fanout=1)        0.448   lut13027_3899
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.498ns logic, 1.834ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_1 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.320ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_1 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_1
    SLICE_X0Y66.B4       net (fanout=3)        1.087   Inst_FBCtl/pc_rd_addr2<1>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.239ns logic, 2.081ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_10 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.177ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_10 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<11>
                                                       Inst_FBCtl/pc_rd_addr2_10
    SLICE_X0Y66.B3       net (fanout=3)        0.944   Inst_FBCtl/pc_rd_addr2<10>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (1.239ns logic, 1.938ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_5 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.956ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_5 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.BQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_5
    SLICE_X0Y66.A2       net (fanout=3)        1.097   Inst_FBCtl/pc_rd_addr2<5>
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (1.034ns logic, 1.922ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_4 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_4 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.AQ       Tcko                  0.408   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_4
    SLICE_X0Y66.B6       net (fanout=3)        0.547   Inst_FBCtl/pc_rd_addr2<4>
    SLICE_X0Y66.B        Tilo                  0.205   lut13028_3900
                                                       lut13028_3900
    SLICE_X0Y66.A5       net (fanout=1)        0.169   lut13028_3900
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (1.239ns logic, 1.541ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pc_rd_addr2_12 (FF)
  Destination:          Inst_FBCtl/pc_rd_addr2_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.312ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.598 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pc_rd_addr2_12 to Inst_FBCtl/pc_rd_addr2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.AQ       Tcko                  0.408   Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt
                                                       Inst_FBCtl/pc_rd_addr2_12
    SLICE_X0Y66.A6       net (fanout=3)        0.453   Inst_FBCtl/pc_rd_addr2<12>
    SLICE_X0Y66.A        Tilo                  0.205   lut13028_3900
                                                       lut13029_3901
    SLICE_X0Y61.SR       net (fanout=4)        0.825   ][15013_3902
    SLICE_X0Y61.CLK      Tsrck                 0.421   Inst_FBCtl/pc_rd_addr2<3>
                                                       Inst_FBCtl/pc_rd_addr2_2
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (1.034ns logic, 1.278ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (SLICE_X12Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.AQ      Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X12Y70.A6      net (fanout=7)        0.037   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X12Y70.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       lut9977_2906
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X26Y93.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y93.CQ      Tcko                  0.234   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X26Y93.DX      net (fanout=1)        0.158   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X26Y93.CLK     Tckdi       (-Th)    -0.041   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/rd_data_sel (SLICE_X7Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_FBCtl/rd_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/rd_data_sel to Inst_FBCtl/rd_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.AQ       Tcko                  0.198   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X7Y69.A6       net (fanout=10)       0.034   Inst_FBCtl/rd_data_sel
    SLICE_X7Y69.CLK      Tah         (-Th)    -0.215   Inst_FBCtl/rd_data_sel
                                                       lut12806_3857
                                                       Inst_FBCtl/rd_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X22Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X22Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X22Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X28Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X28Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X28Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X28Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X28Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X28Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X28Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X0Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X0Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X0Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X0Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X0Y64.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X0Y64.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/CK
  Location pin: SLICE_X4Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4/CK
  Location pin: SLICE_X4Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1/CK
  Location pin: SLICE_X12Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2/CK
  Location pin: SLICE_X12Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3/CK
  Location pin: SLICE_X12Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1/CK
  Location pin: SLICE_X12Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2/CK
  Location pin: SLICE_X12Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1/CK
  Location pin: SLICE_X12Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2/CK
  Location pin: SLICE_X12Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3/CK
  Location pin: SLICE_X12Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/vde/CLK
  Logical resource: Inst_VideoTimingCtl/vde/CK
  Location pin: SLICE_X24Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/SR
  Location pin: SLICE_X22Y60.SR
  Clock network: ][IN_virtPIBox_4998_9596
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Location pin: SLICE_X22Y60.SR
  Clock network: ][IN_virtPIBox_4998_9596
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/SR
  Location pin: SLICE_X22Y60.SR
  Clock network: ][IN_virtPIBox_4998_9596
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Location pin: SLICE_X22Y60.SR
  Clock network: ][IN_virtPIBox_4998_9596
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/SR
  Location pin: SLICE_X26Y93.SR
  Clock network: ][IN_virtPIBox_4995_9592
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Location pin: SLICE_X26Y93.SR
  Clock network: ][IN_virtPIBox_4995_9592
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/SR
  Location pin: SLICE_X26Y93.SR
  Clock network: ][IN_virtPIBox_4995_9592
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Location pin: SLICE_X26Y93.SR
  Clock network: ][IN_virtPIBox_4995_9592
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: FbRdy/CLK
  Logical resource: Inst_FBCtl/RDY_O/CK
  Location pin: SLICE_X14Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1/CK
  Location pin: SLICE_X14Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2/CK
  Location pin: SLICE_X14Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4/CK
  Location pin: SLICE_X14Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 24 failing endpoints
 24 timing errors detected. (24 setup errors, 0 hold errors)
 Minimum allowable offset is   3.607ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA28), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.357ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.823ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp322.IMUX.9
    SLICE_X1Y61.A4       net (fanout=26)       3.569   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y61.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       lut4336_104
    MCB_X0Y1.P1WRDATA28  net (fanout=1)        1.174   ][24211_105
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (2.080ns logic, 4.743ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp323.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.252ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.718ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp322.IMUX.9
    SLICE_X0Y60.A1       net (fanout=26)       3.757   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y60.A        Tilo                  0.205   Inst_FBCtl/p1_wr_data_7
                                                       lut4352_120
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        0.935   ][24219_121
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (2.026ns logic, 4.692ns route)
                                                       (30.2% logic, 69.8% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp323.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.224ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.690ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp322.IMUX.9
    SLICE_X1Y61.B1       net (fanout=26)       3.620   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y61.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       lut4334_102
    MCB_X0Y1.P1WRDATA29  net (fanout=1)        0.990   ][24210_103
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (2.080ns logic, 4.610ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp323.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp322.IMUX.24
    SLICE_X39Y2.AX       net (fanout=1)        1.387   Inst_InputSync_FVA/n0003<0>
    SLICE_X39Y2.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.174ns logic, 1.387ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp323.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y2.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_7 (SLICE_X42Y2.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.390ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_7 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.708ns (Levels of Logic = 2)
  Clock Path Delay:     3.543ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp322.IMUX.7
    SLICE_X42Y2.D3       net (fanout=1)        1.403   CAMA_D_I_7_IBUF
    SLICE_X42Y2.CLK      Tah         (-Th)    -0.179   Inst_camctlA/D_O<15>
                                                       lut8150_2033
                                                       Inst_camctlA/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (1.305ns logic, 1.403ns route)
                                                       (48.2% logic, 51.8% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp323.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y2.CLK      net (fanout=40)       1.253   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.519ns logic, 2.024ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_15 (SLICE_X42Y2.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_15 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Clock Path Delay:     3.543ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp322.IMUX.7
    SLICE_X42Y2.D3       net (fanout=1)        1.403   CAMA_D_I_7_IBUF
    SLICE_X42Y2.CLK      Tah         (-Th)    -0.300   Inst_camctlA/D_O<15>
                                                       lut8102_1993
                                                       Inst_camctlA/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.426ns logic, 1.403ns route)
                                                       (50.4% logic, 49.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp323.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y2.CLK      net (fanout=40)       1.253   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.519ns logic, 2.024ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 185 endpoints analyzed, 142 failing endpoints
 142 timing errors detected. (142 setup errors, 0 hold errors)
 Minimum allowable offset is   4.418ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA16), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.609ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp322.IMUX.9
    SLICE_X1Y49.B1       net (fanout=26)       4.271   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y49.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_11
                                                       lut4828_195
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.204   lut4828_195
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (2.134ns logic, 5.475ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp323.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=445)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.102ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.543ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp322.IMUX.9
    SLICE_X0Y60.A1       net (fanout=26)       3.757   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y60.AMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_7
                                                       lut4820_189
    MCB_X0Y1.P2WRDATA20  net (fanout=2)        1.714   ][24296_190
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (2.072ns logic, 5.471ns route)
                                                       (27.5% logic, 72.5% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp323.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=445)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA19), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.885ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.326ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp322.IMUX.9
    SLICE_X1Y48.D3       net (fanout=26)       4.322   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut4822_191
    MCB_X0Y1.P2WRDATA19  net (fanout=2)        0.870   ][24297_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.326ns (2.134ns logic, 5.192ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp323.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=445)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.465ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp322.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp331.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp323.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=445)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.527ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp322.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp332.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp323.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=445)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp322.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp331.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp323.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=445)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|     11.724ns|     12.490ns|            9|            2|          345|        22243|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      8.554ns|          N/A|            0|            0|         6118|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.236ns|            0|            0|            0|         3214|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.118ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.107ns|          N/A|            0|            0|         3131|            0|
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      7.551ns|          N/A|            0|            0|        12911|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

6 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.950(R)|      FAST  |    0.072(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.839(R)|      FAST  |    0.168(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    0.820(R)|      FAST  |    0.272(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.929(R)|      FAST  |    0.112(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.847(R)|      FAST  |    0.195(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.525(R)|      FAST  |    0.654(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.504(R)|      FAST  |    0.583(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.368(R)|      FAST  |    0.860(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.765(R)|      FAST  |    0.227(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    3.607(R)|      SLOW  |    0.139(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.735(R)|      FAST  |    0.337(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.985(R)|      FAST  |    0.010(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.518(R)|      FAST  |    0.700(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.406(R)|      FAST  |    0.818(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.500(R)|      FAST  |    0.588(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.529(R)|      FAST  |    0.650(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.480(R)|      FAST  |    0.687(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.431(R)|      FAST  |    0.751(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    1.075(R)|      FAST  |   -0.316(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    4.418(R)|      SLOW  |   -0.848(R)|      SLOW  |CamBPClk          |   0.000|
css         |    3.292(R)|      SLOW  |    1.785(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    3.186(R)|      SLOW  |    1.678(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   11.408|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   13.133|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   11.724|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 4.615; Ideal Clock Offset To Actual Clock 3.800; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.950(R)|      FAST  |    0.072(R)|      SLOW  |    0.300|    6.178|       -2.939|
CAMA_D_I<1>       |    0.839(R)|      FAST  |    0.168(R)|      SLOW  |    0.411|    6.082|       -2.836|
CAMA_D_I<2>       |    0.820(R)|      FAST  |    0.272(R)|      SLOW  |    0.430|    5.978|       -2.774|
CAMA_D_I<3>       |    0.929(R)|      FAST  |    0.112(R)|      SLOW  |    0.321|    6.138|       -2.909|
CAMA_D_I<4>       |    0.847(R)|      FAST  |    0.195(R)|      SLOW  |    0.403|    6.055|       -2.826|
CAMA_D_I<5>       |    0.525(R)|      FAST  |    0.654(R)|      SLOW  |    0.725|    5.596|       -2.436|
CAMA_D_I<6>       |    0.504(R)|      FAST  |    0.583(R)|      SLOW  |    0.746|    5.667|       -2.460|
CAMA_D_I<7>       |    0.368(R)|      FAST  |    0.860(R)|      SLOW  |    0.882|    5.390|       -2.254|
CAMA_FV_I         |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |    1.075|    5.242|       -2.084|
CAMA_LV_I         |    0.765(R)|      FAST  |    0.227(R)|      SLOW  |    0.485|    6.023|       -2.769|
SW_I<7>           |    3.607(R)|      SLOW  |    0.139(R)|      SLOW  |   -2.357|    6.111|       -4.234|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.607|         -  |       1.008|         -  |   -2.357|    5.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 6.203; Ideal Clock Offset To Actual Clock 3.817; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.735(R)|      FAST  |    0.337(R)|      SLOW  |    0.515|    5.913|       -2.699|
CAMB_D_I<1>       |    0.985(R)|      FAST  |    0.010(R)|      SLOW  |    0.265|    6.240|       -2.988|
CAMB_D_I<2>       |    0.518(R)|      FAST  |    0.700(R)|      SLOW  |    0.732|    5.550|       -2.409|
CAMB_D_I<3>       |    0.406(R)|      FAST  |    0.818(R)|      SLOW  |    0.844|    5.432|       -2.294|
CAMB_D_I<4>       |    0.500(R)|      FAST  |    0.588(R)|      SLOW  |    0.750|    5.662|       -2.456|
CAMB_D_I<5>       |    0.529(R)|      FAST  |    0.650(R)|      SLOW  |    0.721|    5.600|       -2.439|
CAMB_D_I<6>       |    0.480(R)|      FAST  |    0.687(R)|      SLOW  |    0.770|    5.563|       -2.396|
CAMB_D_I<7>       |    0.431(R)|      FAST  |    0.751(R)|      SLOW  |    0.819|    5.499|       -2.340|
CAMB_FV_I         |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |    1.100|    5.203|       -2.052|
CAMB_LV_I         |    1.075(R)|      FAST  |   -0.316(R)|      SLOW  |    0.175|    6.566|       -3.196|
SW_I<7>           |    4.418(R)|      SLOW  |   -0.848(R)|      SLOW  |   -3.168|    7.098|       -5.133|
css               |    3.292(R)|      SLOW  |    1.785(R)|      SLOW  |   -2.042|    4.465|       -3.254|
mosi              |    3.186(R)|      SLOW  |    1.678(R)|      SLOW  |   -1.936|    4.572|       -3.254|
sck               |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |    1.374|    4.527|       -1.577|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.418|         -  |       1.785|         -  |   -3.168|    4.465|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 191  Score: 267698  (Setup/Max: 267200, Hold: 0, Component Switching Limit: 498)

Constraints cover 1880400 paths, 0 nets, and 14196 connections

Design statistics:
   Minimum period:  13.133ns{1}   (Maximum frequency:  76.144MHz)
   Minimum input required time before clock:   4.418ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 16 18:32:08 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



