0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x08
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0027: mov_imm:
	regs[5] = 0xf240ced8, opcode= 0x09
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0069: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x006c: mov_imm:
	regs[5] = 0x8a31af00, opcode= 0x09
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0081: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0084: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x008a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0090: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0093: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00a8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x00ab: mov_imm:
	regs[5] = 0xf42660c8, opcode= 0x09
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x00c0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00cf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00db: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x00de: mov_imm:
	regs[5] = 0x7baaa41d, opcode= 0x09
0x00e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x00f0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x00f6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x00fc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x00ff: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0106: jmp_imm:
	pc += 0x1, opcode= 0x08
0x010b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x010e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x011a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x011d: mov_imm:
	regs[5] = 0xc4e7ae04, opcode= 0x09
0x0123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0126: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x012a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x012f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0132: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0136: jmp_imm:
	pc += 0x1, opcode= 0x08
0x013b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x013e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0141: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x08
0x014a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x014d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0150: mov_imm:
	regs[5] = 0xb22652de, opcode= 0x09
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x08
0x015c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x015f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0168: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x016e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0174: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0177: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x017a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x017d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0181: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0186: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0189: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x018c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0195: mov_imm:
	regs[5] = 0x10c8d2bb, opcode= 0x09
0x019b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x01a7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01b0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x01b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01b9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01c5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01ce: mov_imm:
	regs[5] = 0xf9e2d35f, opcode= 0x09
0x01d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01dd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x01e0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x01e6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x01ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x01ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x01f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01fe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0201: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0204: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0207: mov_imm:
	regs[5] = 0x4478e1d2, opcode= 0x09
0x020d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0210: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0213: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0216: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x021f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0222: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0225: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0231: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0234: mov_imm:
	regs[5] = 0xb95a0ea7, opcode= 0x09
0x023a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x023d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0246: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0252: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0258: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x025b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x025e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x026a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x026d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0270: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0273: mov_imm:
	regs[5] = 0xf7b3eaf8, opcode= 0x09
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x027f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0282: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0285: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0288: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x028b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0297: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x029a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x029d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x02a0: mov_imm:
	regs[5] = 0x59659bcf, opcode= 0x09
0x02a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02af: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x02b2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x02b8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x02be: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x02c1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x02c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02ca: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02d6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x02d9: mov_imm:
	regs[5] = 0x180372a9, opcode= 0x09
0x02df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02e2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02f4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x02f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0300: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0303: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0309: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x030c: mov_imm:
	regs[5] = 0x21a16bba, opcode= 0x09
0x0312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x08
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0324: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x032a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0330: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0334: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0339: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x033c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x033f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0342: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0346: jmp_imm:
	pc += 0x1, opcode= 0x08
0x034b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x034e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0351: mov_imm:
	regs[5] = 0x5a66822d, opcode= 0x09
0x0357: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x035a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0363: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0367: jmp_imm:
	pc += 0x1, opcode= 0x08
0x036c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0370: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x08
0x037e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0381: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0387: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x038a: mov_imm:
	regs[5] = 0x57cbf35c, opcode= 0x09
0x0390: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0393: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0396: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x039c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x03a2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03ab: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x03cf: mov_imm:
	regs[5] = 0xd564fa98, opcode= 0x09
0x03d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03d8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x03db: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x03de: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x03e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03ed: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03ff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0408: mov_imm:
	regs[5] = 0xf07a70d9, opcode= 0x09
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0414: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0417: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x041a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0420: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0426: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0429: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x042c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x042f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0432: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0435: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0438: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x043b: mov_imm:
	regs[5] = 0x402bb7df, opcode= 0x09
0x0441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0444: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0447: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x044a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x044d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0450: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0453: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x08
0x045c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x045f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0462: mov_imm:
	regs[5] = 0x3909c469, opcode= 0x09
0x0469: jmp_imm:
	pc += 0x1, opcode= 0x08
0x046e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0471: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0474: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x047a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0480: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0483: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x08
0x048c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x048f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0492: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0495: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0498: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x049c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04a1: mov_imm:
	regs[5] = 0x28d2236e, opcode= 0x09
0x04a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x04b3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x04b6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x04b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04c5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04d1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x04d4: mov_imm:
	regs[5] = 0xb358a511, opcode= 0x09
0x04da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04dd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x04e0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x04e6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x04ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x04ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04fe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0501: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0504: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0507: mov_imm:
	regs[5] = 0x419d7e76, opcode= 0x09
0x050d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0510: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0513: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0516: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0519: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x051c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0520: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0525: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x08
0x052e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0531: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0534: mov_imm:
	regs[5] = 0xf5518647, opcode= 0x09
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0544: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0549: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x054c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0552: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0558: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x055b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x055e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0567: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x056a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0576: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0579: mov_imm:
	regs[5] = 0xd668631d, opcode= 0x09
0x0580: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0588: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x058b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x058f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0594: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0597: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x059a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x059d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05a3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x05a6: mov_imm:
	regs[5] = 0x890e5d33, opcode= 0x09
0x05ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05af: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x05b2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x05b8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05c4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x05c7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x05df: mov_imm:
	regs[5] = 0x1cd819d2, opcode= 0x09
0x05e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05ee: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x05f1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x05f4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x05f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0606: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0609: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0612: mov_imm:
	regs[5] = 0x8f53671a, opcode= 0x09
0x0618: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x061b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x061e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0624: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0630: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0633: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0636: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x063f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x08
0x064b: mov_imm:
	regs[5] = 0x7433fc0, opcode= 0x09
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0657: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0660: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x066c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x066f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0675: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0678: mov_imm:
	regs[5] = 0x93fd87c7, opcode= 0x09
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0684: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0688: jmp_imm:
	pc += 0x1, opcode= 0x08
0x068d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0690: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0696: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x069c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x069f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x06a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06ae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x06b1: mov_imm:
	regs[5] = 0xfc819f, opcode= 0x09
0x06b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06c3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06d5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x06e4: mov_imm:
	regs[5] = 0x575b7ae8, opcode= 0x09
0x06ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x06f0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x06f6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0702: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0705: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x08
0x070e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x08
0x071d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0720: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0729: mov_imm:
	regs[5] = 0xfae2871d, opcode= 0x09
0x072f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0732: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0735: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0738: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x073b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x073e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0741: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0744: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0747: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x074a: mov_imm:
	regs[5] = 0xd725f017, opcode= 0x09
0x0750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0753: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0757: jmp_imm:
	pc += 0x1, opcode= 0x08
0x075c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0762: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x08
0x076e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0771: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x08
0x077a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x077d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0786: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0789: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0792: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0795: mov_imm:
	regs[5] = 0x52b04cc2, opcode= 0x09
0x079c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x07a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ad: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x07b0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x07b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07b9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07bf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x07c2: mov_imm:
	regs[5] = 0x275db66d, opcode= 0x09
0x07c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07cb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x07cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07d4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x07da: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x07f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0801: mov_imm:
	regs[5] = 0xb385c314, opcode= 0x09
0x0807: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x080a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x080d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0822: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0825: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0828: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x082b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x082e: mov_imm:
	regs[5] = 0x7c4b6fcb, opcode= 0x09
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x08
0x083a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0843: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0846: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0852: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x08
0x085e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0861: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x08
0x086a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x086d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0870: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0879: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x087c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x087f: mov_imm:
	regs[5] = 0xe11c41a5, opcode= 0x09
0x0885: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0889: jmp_imm:
	pc += 0x1, opcode= 0x08
0x088e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0891: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0894: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x08
0x089d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08a9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08af: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08b8: mov_imm:
	regs[5] = 0xeb4864cc, opcode= 0x09
0x08be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08c1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x08c4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x08ca: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x08d0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08d9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x08dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08e8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08f4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x08f7: mov_imm:
	regs[5] = 0x8dd7d364, opcode= 0x09
0x08fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0900: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0903: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0906: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0909: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x090c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x090f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0918: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x091c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0921: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0924: mov_imm:
	regs[5] = 0x4d127a29, opcode= 0x09
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0930: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0933: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x08
0x093c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0942: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x08
0x094e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0951: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0954: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0957: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0960: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0963: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0966: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x096f: mov_imm:
	regs[5] = 0x47e16e72, opcode= 0x09
0x0975: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x08
0x097e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0981: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x08
0x098a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x098d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0990: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0993: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0996: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0999: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x099c: mov_imm:
	regs[5] = 0x5a0e18ed, opcode= 0x09
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09ab: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x09ae: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x09b4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x09ba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09cc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09d2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09db: mov_imm:
	regs[5] = 0x2f80db5d, opcode= 0x09
0x09e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ea: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x09ed: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x09f0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x09f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09f9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a05: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a08: mov_imm:
	regs[5] = 0xf5efb698, opcode= 0x09
0x0a0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a11: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a1a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a26: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0a2c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a30: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a35: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a44: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a47: mov_imm:
	regs[5] = 0x10884259, opcode= 0x09
0x0a4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a50: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0a53: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a5c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a65: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a71: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a74: mov_imm:
	regs[5] = 0x22034708, opcode= 0x09
0x0a7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a86: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a92: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0a98: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0aa1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0aa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ab6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ab9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0abc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0abf: mov_imm:
	regs[5] = 0x5493b798, opcode= 0x09
0x0ac5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ac8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0acb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ace: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ad7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ada: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0add: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ae0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ae9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0aec: mov_imm:
	regs[5] = 0xaf4eb511, opcode= 0x09
0x0af2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0af5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0afe: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0b04: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0b0a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b0d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b16: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b22: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b25: mov_imm:
	regs[5] = 0xf7cff688, opcode= 0x09
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b34: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b37: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b40: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b4f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b5b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b5e: mov_imm:
	regs[5] = 0xeadbec79, opcode= 0x09
0x0b64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b6d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b7c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b88: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b91: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b9a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ba0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0ba3: mov_imm:
	regs[5] = 0x7c2cc52b, opcode= 0x09
0x0ba9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bac: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0baf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0bb2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0bb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0bb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0bbb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bc1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0bc4: mov_imm:
	regs[5] = 0xe672ea4d, opcode= 0x09
0x0bca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bcd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0bd0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0bd6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0bdc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0bdf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0be2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0be5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bee: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bf7: mov_imm:
	regs[5] = 0xb8acff2c, opcode= 0x09
0x0bfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c00: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c03: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c06: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c15: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c1b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c1e: mov_imm:
	regs[5] = 0xb01a6672, opcode= 0x09
0x0c24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c27: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c30: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0c36: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0c3d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c42: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c45: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c4e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c5a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c5d: mov_imm:
	regs[5] = 0x5bc4685e, opcode= 0x09
0x0c63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c6c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c6f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c87: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c93: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c96: mov_imm:
	regs[5] = 0x88aafcf3, opcode= 0x09
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ca2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ca5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ca8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cb4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0cba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cc3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0cc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ccc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ccf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cd8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0cdb: mov_imm:
	regs[5] = 0xefeccea5, opcode= 0x09
0x0ce1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ce4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ce7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0cea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ced: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d08: mov_imm:
	regs[5] = 0xcdf7c5b4, opcode= 0x09
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d1a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d2c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d2f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d44: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d4a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d4d: mov_imm:
	regs[5] = 0x894f0078, opcode= 0x09
0x0d53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d5c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d65: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d6e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d7d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d83: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d8c: mov_imm:
	regs[5] = 0x58ce0285, opcode= 0x09
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d9b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d9e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0da4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0daa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0dad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0db0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0db3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0db6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0db9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dbc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0dbf: mov_imm:
	regs[5] = 0xb0d18be3, opcode= 0x09
0x0dc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dc8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0dcb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0dce: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0dd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0dd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ddd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0de0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0de3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0de6: mov_imm:
	regs[5] = 0x2cbc94c4, opcode= 0x09
0x0dec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0def: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0df2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0df8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0dfe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e01: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e10: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e16: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e19: mov_imm:
	regs[5] = 0x3cc6971a, opcode= 0x09
0x0e1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e22: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e2b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e34: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e43: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e49: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e52: mov_imm:
	regs[5] = 0xf050e685, opcode= 0x09
0x0e58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e5b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e5e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0e65: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e6a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e76: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e79: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e8e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e94: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e97: mov_imm:
	regs[5] = 0x47a97d7c, opcode= 0x09
0x0e9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ea0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ea3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ea6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ea9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0eac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0eaf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0eb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0eb5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0eb8: mov_imm:
	regs[5] = 0x2dd2f37a, opcode= 0x09
0x0ebe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ec1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ec4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0eca: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0ed0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ed9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0edc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0edf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ee8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ef1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0efa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0efd: mov_imm:
	regs[5] = 0x85a939ac, opcode= 0x09
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f0c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f0f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f12: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f27: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f2d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f30: mov_imm:
	regs[5] = 0x57aa577e, opcode= 0x09
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f48: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0f4e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0f54: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f57: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f60: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f64: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f6c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f6f: mov_imm:
	regs[5] = 0x3069f443, opcode= 0x09
0x0f75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f78: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f7c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f81: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f84: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f93: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f99: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fa2: mov_imm:
	regs[5] = 0x92c99296, opcode= 0x09
0x0fa8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fab: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fb4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0fba: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0fc0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fc9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0fcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0fcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0fd2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0fd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fde: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0fe1: mov_imm:
	regs[5] = 0xa5531e79, opcode= 0x09
0x0fe7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fea: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0fed: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ff6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ff9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1002: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x08
0x100b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x100e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1011: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1014: mov_imm:
	regs[5] = 0xaae9975, opcode= 0x09
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1020: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1029: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x102c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1032: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1038: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1041: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1044: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x08
0x104d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1050: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1053: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1056: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1059: mov_imm:
	regs[5] = 0xd8fb86c6, opcode= 0x09
0x105f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1062: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1066: jmp_imm:
	pc += 0x1, opcode= 0x08
0x106b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x106e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1074: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1077: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1080: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1089: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1092: mov_imm:
	regs[5] = 0xa6d22c85, opcode= 0x09
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x08
0x109e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10a7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10b0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x10b6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x10bc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x10bf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x10c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10c8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10dd: mov_imm:
	regs[5] = 0x4396dcbc, opcode= 0x09
0x10e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10ec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x10ef: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x10f2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x10f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10fb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1102: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1107: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x110a: mov_imm:
	regs[5] = 0x8f5b4c81, opcode= 0x09
0x1110: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1113: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x08
0x111c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1128: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x112e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1131: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x08
0x113a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1143: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x08
0x114c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x114f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1152: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1155: mov_imm:
	regs[5] = 0xfbe1c980, opcode= 0x09
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1161: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1164: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1167: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1170: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1179: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x117c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x117f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1182: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x08
0x118b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x118e: mov_imm:
	regs[5] = 0x57c8234c, opcode= 0x09
0x1194: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x08
0x119d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x11a0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x11a6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x11ac: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x11af: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11c4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x11cd: mov_imm:
	regs[5] = 0x3731afc6, opcode= 0x09
0x11d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11e5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x11e8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x11eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11f1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11f7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x11fa: mov_imm:
	regs[5] = 0x42bd501a, opcode= 0x09
0x1200: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1203: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1206: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x120c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1212: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x08
0x121b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x121e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1221: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1225: jmp_imm:
	pc += 0x1, opcode= 0x08
0x122a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x122d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1230: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1233: mov_imm:
	regs[5] = 0x5f257598, opcode= 0x09
0x1239: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x123c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1240: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1245: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1248: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x124b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x124e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1251: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1254: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1257: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x125a: mov_imm:
	regs[5] = 0xcf81a45f, opcode= 0x09
0x1260: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1269: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x126c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1272: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x08
0x127e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1287: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1293: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1296: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1299: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x129c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x129f: mov_imm:
	regs[5] = 0xf3b9ff85, opcode= 0x09
0x12a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x12b1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12ba: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12d5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12db: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x12de: mov_imm:
	regs[5] = 0xde52dc93, opcode= 0x09
0x12e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12f3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x12f6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x130b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1314: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1318: jmp_imm:
	pc += 0x1, opcode= 0x08
0x131d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1320: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1323: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1326: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1329: mov_imm:
	regs[5] = 0x5858ab6c, opcode= 0x09
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1335: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1338: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x133b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x133e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1341: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x08
0x134a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x135c: mov_imm:
	regs[5] = 0xfed24ee2, opcode= 0x09
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x08
0x136b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x136e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1374: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x137a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x137d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1386: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1389: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1396: jmp_imm:
	pc += 0x1, opcode= 0x08
0x139b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x139e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x13a1: mov_imm:
	regs[5] = 0x9f27e2e1, opcode= 0x09
0x13a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13aa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x13ad: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x13b0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x13b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13bf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13cb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13d4: mov_imm:
	regs[5] = 0x685a896c, opcode= 0x09
0x13da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13dd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x13e0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x13e6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x13ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x13ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13fe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1401: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1404: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1407: mov_imm:
	regs[5] = 0x88618c2d, opcode= 0x09
0x140d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1410: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1413: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1416: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1419: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x141c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x141f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1422: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1425: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x08
0x142e: mov_imm:
	regs[5] = 0xa219e8dd, opcode= 0x09
0x1434: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1437: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1440: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1446: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1452: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1455: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1459: jmp_imm:
	pc += 0x1, opcode= 0x08
0x145e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1461: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1464: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1467: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1470: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1479: mov_imm:
	regs[5] = 0x10e0b672, opcode= 0x09
0x147f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1482: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x08
0x148b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x148e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1491: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1494: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1497: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14a9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x14ac: mov_imm:
	regs[5] = 0x41b3b12, opcode= 0x09
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14bb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x14be: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x14c4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14d0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x14d3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x14d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14dc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14e2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x14e5: mov_imm:
	regs[5] = 0xa4852fd, opcode= 0x09
0x14eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14ee: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x14f1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x14f4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x14f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1500: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1503: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x08
0x150c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1515: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1518: mov_imm:
	regs[5] = 0x59d22771, opcode= 0x09
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1524: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x08
0x152d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1530: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x08
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1548: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1551: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x08
0x155a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1563: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1566: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1569: mov_imm:
	regs[5] = 0x4af7069c, opcode= 0x09
0x156f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1572: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1575: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1578: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x157b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x157e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1581: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1584: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1587: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1590: mov_imm:
	regs[5] = 0x285df8ec, opcode= 0x09
0x1596: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1599: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x159c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15a8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x15ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x15b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x15b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15c0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x15c3: mov_imm:
	regs[5] = 0x9a7c9d8a, opcode= 0x09
0x15c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15d2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x15d5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x15d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x15db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15e7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15ed: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x15f0: mov_imm:
	regs[5] = 0x20d6f87, opcode= 0x09
0x15f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1602: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x08
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1614: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x161d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1620: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1624: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1629: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1636: jmp_imm:
	pc += 0x1, opcode= 0x08
0x163b: mov_imm:
	regs[5] = 0x6cf7ac89, opcode= 0x09
0x1641: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1644: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x08
0x164d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1656: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1659: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x165c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1665: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1668: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x166b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1674: mov_imm:
	regs[5] = 0x95ae83df, opcode= 0x09
0x167a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x167d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1680: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1686: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x168c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x168f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1698: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x169b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x169e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16aa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16b3: mov_imm:
	regs[5] = 0xf0912be1, opcode= 0x09
0x16b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16bc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x16bf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x16c2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x16c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16dd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x16e0: mov_imm:
	regs[5] = 0xa9ee176e, opcode= 0x09
0x16e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16ef: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x16f2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x16f8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x16fe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1702: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1707: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1710: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1713: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x08
0x171c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x171f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1722: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1725: mov_imm:
	regs[5] = 0x74ec680, opcode= 0x09
0x172b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x172e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1731: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1734: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1737: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x173a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1743: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1746: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1749: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1752: mov_imm:
	regs[5] = 0xd66a995d, opcode= 0x09
0x1758: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x175b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x175e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1764: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x176a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1773: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x08
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x177f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1782: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1786: jmp_imm:
	pc += 0x1, opcode= 0x08
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1791: mov_imm:
	regs[5] = 0x28998721, opcode= 0x09
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x08
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x17a6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17c1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x17c4: mov_imm:
	regs[5] = 0xf5a3579c, opcode= 0x09
0x17ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17dc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17ee: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x17f1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x08
0x180c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x180f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1818: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x181b: mov_imm:
	regs[5] = 0x579b245d, opcode= 0x09
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1836: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1839: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x183c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x183f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1842: mov_imm:
	regs[5] = 0x8dcbe43b, opcode= 0x09
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x08
0x184e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1857: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x185a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1860: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1866: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1869: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x186c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x186f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x08
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1881: mov_imm:
	regs[5] = 0x77bc4f94, opcode= 0x09
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1893: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x189f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18b1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18b7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18c0: mov_imm:
	regs[5] = 0x82cddcfb, opcode= 0x09
0x18c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x18d2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x18d8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18ea: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18f0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x18f3: mov_imm:
	regs[5] = 0xc49c52b8, opcode= 0x09
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1902: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1905: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x08
0x190e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1917: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x191a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x191d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1920: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1929: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x192c: mov_imm:
	regs[5] = 0xfbc6e348, opcode= 0x09
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1956: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x195f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1965: mov_imm:
	regs[5] = 0x5223a604, opcode= 0x09
0x196b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x196e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1971: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x08
0x197a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x197d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1980: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1983: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x08
0x198c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x198f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1992: mov_imm:
	regs[5] = 0xa5cdaf59, opcode= 0x09
0x1998: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19aa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x19b0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x19b3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x19b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19bc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19c8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x19cb: mov_imm:
	regs[5] = 0x316871b9, opcode= 0x09
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x19d7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19e0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19ef: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19fb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x19fe: mov_imm:
	regs[5] = 0x52649071, opcode= 0x09
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a0d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a16: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a22: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1a28: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a2b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a34: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a3a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a3d: mov_imm:
	regs[5] = 0x6c0e60c8, opcode= 0x09
0x1a43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a4c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a55: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a58: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a67: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a6d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a70: mov_imm:
	regs[5] = 0xc2e2b945, opcode= 0x09
0x1a76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a82: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a94: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a97: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1aa0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1aa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1aa6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1aa9: mov_imm:
	regs[5] = 0xfce3ce63, opcode= 0x09
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ab8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1abb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ac1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ac4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ac7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1aca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1acd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ad1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ad6: mov_imm:
	regs[5] = 0xc9de3a52, opcode= 0x09
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ae2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ae5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ae8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1aee: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1afa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1afd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b18: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b1b: mov_imm:
	regs[5] = 0xbab03126, opcode= 0x09
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b36: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b3a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b45: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b4b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b4e: mov_imm:
	regs[5] = 0xdd21a79f, opcode= 0x09
0x1b54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b57: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b5a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1b60: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b6c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b6f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b7e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b84: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b87: mov_imm:
	regs[5] = 0x9fa43e33, opcode= 0x09
0x1b8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b96: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b9f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ba2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ba5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ba8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bab: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bb1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1bb4: mov_imm:
	regs[5] = 0x75b931fb, opcode= 0x09
0x1bba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bbd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bc6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1bcc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1bd2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1bd5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1bd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1be1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bea: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bfc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1bff: mov_imm:
	regs[5] = 0x1f01ea21, opcode= 0x09
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c0e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c11: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c14: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c23: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c29: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c2c: mov_imm:
	regs[5] = 0x75b8f8aa, opcode= 0x09
0x1c32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c35: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c3e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c4a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1c50: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c53: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c5c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c62: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c66: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c6b: mov_imm:
	regs[5] = 0xf65b096a, opcode= 0x09
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c7a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c7d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c80: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c8f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c9b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c9e: mov_imm:
	regs[5] = 0x4c47416c, opcode= 0x09
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1caa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cb3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1cb6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1cbc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1cc2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1cc5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1cc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cd4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ce0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ce4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ce9: mov_imm:
	regs[5] = 0x62f37991, opcode= 0x09
0x1cef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cf2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1cf5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1cf8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1cfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1cfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d01: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d07: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d0a: mov_imm:
	regs[5] = 0x5468cb18, opcode= 0x09
0x1d10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d13: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d16: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1d1c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1d22: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d25: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d34: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d40: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d43: mov_imm:
	regs[5] = 0x17ac2323, opcode= 0x09
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d52: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d55: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d58: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d67: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d6d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d70: mov_imm:
	regs[5] = 0x4ba29f66, opcode= 0x09
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d85: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d8e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1d94: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1da0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1da9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1dbe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dd3: mov_imm:
	regs[5] = 0x2bb8c7eb, opcode= 0x09
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ddf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1de2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1de5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1de8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1deb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1dfd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e00: mov_imm:
	regs[5] = 0x36c5cfc8, opcode= 0x09
0x1e06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e0c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1e12: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e1e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e21: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e2a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e2e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e36: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e39: mov_imm:
	regs[5] = 0xa669cd41, opcode= 0x09
0x1e3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e42: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e45: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e48: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e4c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e63: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e75: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e78: mov_imm:
	regs[5] = 0x9caf3820, opcode= 0x09
0x1e7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e81: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e84: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1e8a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1e90: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e93: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e9c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ea5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1eb1: mov_imm:
	regs[5] = 0x89d6c380, opcode= 0x09
0x1eb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ec0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ec3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ec6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ec9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ecc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ecf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ed8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1edb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ee4: mov_imm:
	regs[5] = 0x4938046f, opcode= 0x09
0x1eea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ef3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ef6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1efc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1f02: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f05: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f14: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f1a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f1e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f23: mov_imm:
	regs[5] = 0x990ff755, opcode= 0x09
0x1f2a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f32: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f47: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f4d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f56: mov_imm:
	regs[5] = 0x7ee36036, opcode= 0x09
0x1f5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f5f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f68: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1f6e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1f74: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f77: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f80: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f92: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f95: mov_imm:
	regs[5] = 0xd7c92014, opcode= 0x09
0x1f9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f9e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fa7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1faa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1fad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fb3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fb9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1fbc: mov_imm:
	regs[5] = 0x509be71b, opcode= 0x09
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fcb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1fce: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1fd4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1fda: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1fdd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1fe0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fe3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fe6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ff2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ff5: mov_imm:
	regs[5] = 0xc4996663, opcode= 0x09
0x1ffb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ffe: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2007: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2019: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x201c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2022: mov_imm:
	regs[5] = 0x66130643, opcode= 0x09
0x2028: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x202b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2034: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2040: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2046: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x204f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2052: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2055: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x08
0x205e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2061: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2064: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2067: mov_imm:
	regs[5] = 0x654b3c82, opcode= 0x09
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2073: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2079: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x207c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x207f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2088: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x208b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x208e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2097: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x209a: mov_imm:
	regs[5] = 0x5310ac4, opcode= 0x09
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20a9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20b2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x20b8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x20be: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x20c1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x20c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20dc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x20df: mov_imm:
	regs[5] = 0x94da8321, opcode= 0x09
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20ee: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x20f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20f7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x20fa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2103: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2106: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2109: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x210c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x210f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2112: mov_imm:
	regs[5] = 0xfff9ab88, opcode= 0x09
0x2118: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2121: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x08
0x212a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2130: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2136: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2139: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x213c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x213f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2142: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2145: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2148: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x214b: mov_imm:
	regs[5] = 0x5c11b81f, opcode= 0x09
0x2151: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2154: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2157: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x215a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x215d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2160: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2163: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2166: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2169: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x216c: mov_imm:
	regs[5] = 0x3f80d15e, opcode= 0x09
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2178: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x217b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x217e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2184: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x218a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x218d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2190: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2199: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x219c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x219f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x21a5: mov_imm:
	regs[5] = 0x9b7c826f, opcode= 0x09
0x21ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x21b1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x21b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21d5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21de: mov_imm:
	regs[5] = 0x9dd2257a, opcode= 0x09
0x21e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x21f0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x21f6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x21fc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x21ff: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2202: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2205: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2208: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x220b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x220e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2217: mov_imm:
	regs[5] = 0x3d2e290e, opcode= 0x09
0x221d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2226: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2229: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2232: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2235: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2238: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2241: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x08
0x224a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x224d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2256: mov_imm:
	regs[5] = 0x9049448, opcode= 0x09
0x225c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x225f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2262: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x08
0x226e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2274: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2277: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x227a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x227d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2280: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2283: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x08
0x228c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2295: mov_imm:
	regs[5] = 0xf556a52f, opcode= 0x09
0x229b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x229e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x22a1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x22ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22b9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22c5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x22c8: mov_imm:
	regs[5] = 0xd093b687, opcode= 0x09
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22dd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x22e0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x22e6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x22ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x22ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x22f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x22f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x08
0x230d: mov_imm:
	regs[5] = 0x3c5ee1ec, opcode= 0x09
0x2313: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2317: jmp_imm:
	pc += 0x1, opcode= 0x08
0x231c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x231f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2328: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x232b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x232e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2331: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x08
0x233a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2343: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2346: mov_imm:
	regs[5] = 0x86d3bb92, opcode= 0x09
0x234c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x234f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2358: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2364: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2370: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2373: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2376: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x237f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2382: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2386: jmp_imm:
	pc += 0x1, opcode= 0x08
0x238b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x238e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2391: mov_imm:
	regs[5] = 0x5bdbc5d8, opcode= 0x09
0x2397: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x239b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23a0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x23a3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x23a6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x23a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23b5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23bb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x23be: mov_imm:
	regs[5] = 0x10a08b26, opcode= 0x09
0x23c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23c7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23d0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x23d6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x23dc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x23df: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x23e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23f4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x23f7: mov_imm:
	regs[5] = 0x11b35386, opcode= 0x09
0x23fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2406: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2409: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x240d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2412: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x08
0x241b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2424: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2427: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x242a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x242d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2430: mov_imm:
	regs[5] = 0x72a60c9c, opcode= 0x09
0x2436: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2439: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x243c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2442: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x08
0x244e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2451: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2454: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2457: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2460: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2469: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x246c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x246f: mov_imm:
	regs[5] = 0x3678391, opcode= 0x09
0x2475: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2478: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x247b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x247e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2490: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2493: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2496: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x249f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24a8: mov_imm:
	regs[5] = 0x841ca6d8, opcode= 0x09
0x24ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24b7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x24ba: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24c6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x24cc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x24e7: mov_imm:
	regs[5] = 0x5f3f69f5, opcode= 0x09
0x24ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24f0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x24f3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24fc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x24ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2502: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2505: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2508: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x250b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2514: mov_imm:
	regs[5] = 0x385ba9c6, opcode= 0x09
0x251a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x251d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2520: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2526: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x252c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x252f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2532: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x08
0x253b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x253e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2541: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2544: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2547: mov_imm:
	regs[5] = 0x65655f2a, opcode= 0x09
0x254d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2550: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2553: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2556: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x255f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2562: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2565: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x08
0x256e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2577: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x257a: mov_imm:
	regs[5] = 0x12539216, opcode= 0x09
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2586: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x258f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2598: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x259e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x25a4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x25b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25c2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x25cb: mov_imm:
	regs[5] = 0x5f1d2f08, opcode= 0x09
0x25d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25da: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x25dd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25e6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25f5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25fb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x25fe: mov_imm:
	regs[5] = 0x5bbb7aa8, opcode= 0x09
0x2604: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x08
0x260d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2610: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2616: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x261c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2625: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x08
0x262e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2632: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2637: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2640: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2643: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x08
0x264c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x264f: mov_imm:
	regs[5] = 0xee538954, opcode= 0x09
0x2655: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x08
0x265e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2662: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2667: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x266a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x266d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2670: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2673: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x08
0x267c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x267f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2682: mov_imm:
	regs[5] = 0x527c4572, opcode= 0x09
0x2688: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2691: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2694: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x269a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x26a0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x26a3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26b8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26c4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26cd: mov_imm:
	regs[5] = 0x1e29e266, opcode= 0x09
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26e2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x26e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x26ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2700: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2709: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x270c: mov_imm:
	regs[5] = 0xff10aa26, opcode= 0x09
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2718: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x271b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x271e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2724: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x272a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x272d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2736: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2739: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x273c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2745: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2748: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x274b: mov_imm:
	regs[5] = 0xee584e50, opcode= 0x09
0x2751: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x08
0x275a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x275d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2760: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2763: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2766: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x276f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2772: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2775: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2778: mov_imm:
	regs[5] = 0x3769ad85, opcode= 0x09
0x277e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2787: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x278a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2790: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2796: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x279a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x27a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x27bd: mov_imm:
	regs[5] = 0x92ab9ee7, opcode= 0x09
0x27c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27c6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x27c9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27d2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x27d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ed: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x27f0: mov_imm:
	regs[5] = 0x5d2762ba, opcode= 0x09
0x27f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2802: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2808: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2814: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x08
0x281d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2820: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2823: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2826: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x282f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2832: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x08
0x283b: mov_imm:
	regs[5] = 0xb8d73f4f, opcode= 0x09
0x2841: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x08
0x284a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x284d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2850: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2853: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x08
0x285c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2865: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2868: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2871: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2874: mov_imm:
	regs[5] = 0x7061f942, opcode= 0x09
0x287a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x287d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2880: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2886: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x288c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2895: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x08
0x289e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28aa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28b0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x28b3: mov_imm:
	regs[5] = 0xb4c5a8ee, opcode= 0x09
0x28b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28bc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28c5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x28c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x28cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28dd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x28e0: mov_imm:
	regs[5] = 0x86b17f0e, opcode= 0x09
0x28e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28e9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x28ec: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x28f2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x28f8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2901: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x08
0x290a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x290d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2910: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2919: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x291c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2920: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2925: mov_imm:
	regs[5] = 0xd7a6c70e, opcode= 0x09
0x292b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x292e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2931: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2934: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2937: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x293a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2943: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2946: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2949: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x294c: mov_imm:
	regs[5] = 0x4e054377, opcode= 0x09
0x2952: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2955: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2958: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2964: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2970: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2973: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2976: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2979: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x297c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x297f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2982: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2985: mov_imm:
	regs[5] = 0x41ba743e, opcode= 0x09
0x298b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2994: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2997: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x299a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x299d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29a3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29a9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x29ac: mov_imm:
	regs[5] = 0x672497c3, opcode= 0x09
0x29b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29bb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x29be: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x29c4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x29ca: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x29cd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x29d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29dc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x29df: mov_imm:
	regs[5] = 0xff1f5437, opcode= 0x09
0x29e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29ee: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x29f1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x29f4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x29f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a09: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a0c: mov_imm:
	regs[5] = 0xac3480e7, opcode= 0x09
0x2a12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a15: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a18: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2a1e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2a24: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a27: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a36: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a48: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a51: mov_imm:
	regs[5] = 0x25a60605, opcode= 0x09
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a60: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a63: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2a66: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2a69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a6f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a75: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a78: mov_imm:
	regs[5] = 0x1cc27717, opcode= 0x09
0x2a7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a87: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a90: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2a96: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2a9c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a9f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2aa2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ab4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ab7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2aba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2abd: mov_imm:
	regs[5] = 0x284ad6c, opcode= 0x09
0x2ac3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2acc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2acf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ad2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2ad5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ade: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ae1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ae4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ae7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2aea: mov_imm:
	regs[5] = 0x77f7c8b, opcode= 0x09
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2af6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2af9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2afc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b08: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2b0e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b11: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b15: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b20: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b26: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b29: mov_imm:
	regs[5] = 0x7e052cc8, opcode= 0x09
0x2b2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b32: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b35: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b3e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b42: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b4d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b54: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b59: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b5c: mov_imm:
	regs[5] = 0xf87b9f44, opcode= 0x09
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b6b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b74: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2b7a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2b80: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b89: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b92: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b9e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ba1: mov_imm:
	regs[5] = 0x94a4e6e6, opcode= 0x09
0x2ba7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2baa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2bad: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bb6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2bb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2bbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bc5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bcb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2bce: mov_imm:
	regs[5] = 0x29ce49ab, opcode= 0x09
0x2bd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bd7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2be0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bec: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2bf2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2bf5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bfe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c10: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c16: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c19: mov_imm:
	regs[5] = 0x2c35d88f, opcode= 0x09
0x2c1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c22: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c25: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c2e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c37: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c3d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c40: mov_imm:
	regs[5] = 0x9dcb74f3, opcode= 0x09
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c55: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c58: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c64: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2c6a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c6d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c7c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c82: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c86: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c8b: mov_imm:
	regs[5] = 0x28e12f94, opcode= 0x09
0x2c91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c94: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c97: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c9a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ca0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ca3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ca6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2caf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cb8: mov_imm:
	regs[5] = 0x9edf1cce, opcode= 0x09
0x2cbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cc1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2cc4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2cca: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2cd0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2cd3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2cd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ce2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ce5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cee: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2cf1: mov_imm:
	regs[5] = 0x209b3c40, opcode= 0x09
0x2cf7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cfa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2cfd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d06: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d0f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d1b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d1e: mov_imm:
	regs[5] = 0xcd4f7226, opcode= 0x09
0x2d24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d2d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d36: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2d3c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2d42: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d45: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d4e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d54: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d5d: mov_imm:
	regs[5] = 0x69311082, opcode= 0x09
0x2d63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d66: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d69: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d6c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d75: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d81: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d84: mov_imm:
	regs[5] = 0xf640848d, opcode= 0x09
0x2d8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d8d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d90: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2d96: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2d9c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d9f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2da2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2dae: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2db1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2db4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2db7: mov_imm:
	regs[5] = 0xdbef1da, opcode= 0x09
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dc6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dcf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2dd2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2dd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2de1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ded: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2df0: mov_imm:
	regs[5] = 0xc304d0f1, opcode= 0x09
0x2df6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2df9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e02: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2e0e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e11: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e1a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e29: mov_imm:
	regs[5] = 0xdec035be, opcode= 0x09
0x2e2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e32: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e35: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e38: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e42: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e47: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e4d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e56: mov_imm:
	regs[5] = 0x9f47f3e4, opcode= 0x09
0x2e5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e65: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e68: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2e6e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2e74: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e7d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e86: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e92: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e9b: mov_imm:
	regs[5] = 0x81f3d203, opcode= 0x09
0x2ea2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ea7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2eaa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ead: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2eb0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2eb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2eb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2eba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ebf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ec2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ecb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ece: mov_imm:
	regs[5] = 0xc49caad7, opcode= 0x09
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2eda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2edd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ee6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2eec: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2ef2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ef5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2ef8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2efb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2efe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f04: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f0d: mov_imm:
	regs[5] = 0xbf9e9430, opcode= 0x09
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f1c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f20: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f25: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f28: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f37: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f43: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f46: mov_imm:
	regs[5] = 0x3bcefc4f, opcode= 0x09
0x2f4d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f5b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f5e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2f64: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f70: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f73: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f7c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f88: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f8b: mov_imm:
	regs[5] = 0x659ab0b5, opcode= 0x09
0x2f91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f94: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f9d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2fa0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2fa3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2fa6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fa9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2faf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2fb2: mov_imm:
	regs[5] = 0xbf094b19, opcode= 0x09
0x2fb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fbb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2fbe: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2fc4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2fca: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2fcd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2fd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fdc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fdf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fe2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2fe5: mov_imm:
	regs[5] = 0x6e18c600, opcode= 0x09
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ff1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ff4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ff7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3000: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3003: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3006: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3009: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3012: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3015: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3018: mov_imm:
	regs[5] = 0xfb05aab, opcode= 0x09
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3024: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x08
0x302d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3030: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3036: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3042: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3045: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3048: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x304b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x304e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3051: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3054: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3057: mov_imm:
	regs[5] = 0xc7c801f, opcode= 0x09
0x305d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3060: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3063: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3066: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3069: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x306c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3075: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x08
0x307e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3087: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x308a: mov_imm:
	regs[5] = 0xbb7aa749, opcode= 0x09
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3096: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3099: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30a2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x30a8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x30ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30b7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x30ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30c0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x30cf: mov_imm:
	regs[5] = 0x29b66632, opcode= 0x09
0x30d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30de: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x30e1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30ea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x30ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30f9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3100: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3105: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x08
0x310e: mov_imm:
	regs[5] = 0xbd88e792, opcode= 0x09
0x3114: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3117: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x311a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3120: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x08
0x312c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3135: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3138: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x313c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3141: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3144: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3147: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x314a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x314e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3153: mov_imm:
	regs[5] = 0x2d36cba, opcode= 0x09
0x3159: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x315c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3165: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3168: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x316b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3174: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3177: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3180: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3183: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3186: mov_imm:
	regs[5] = 0x3d30fb1, opcode= 0x09
0x318c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3195: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3198: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x319e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x31a4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x31a7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x31aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31b6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31c2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x31c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31cb: mov_imm:
	regs[5] = 0xf48dd2be, opcode= 0x09
0x31d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31d4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x31d7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x31da: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31ef: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31f5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31fe: mov_imm:
	regs[5] = 0x92901fad, opcode= 0x09
0x3204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3207: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x320a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3210: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x08
0x321c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3225: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3235: jmp_imm:
	pc += 0x1, opcode= 0x08
0x323a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x323d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3240: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3249: mov_imm:
	regs[5] = 0x408476d0, opcode= 0x09
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3258: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x325b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x325e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3267: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x326a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3273: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x08
0x327c: mov_imm:
	regs[5] = 0x5409ad77, opcode= 0x09
0x3282: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3285: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3288: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x328e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3294: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3297: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32a6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32ac: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32b5: mov_imm:
	regs[5] = 0xa8d81b8e, opcode= 0x09
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32c4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x32c7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x32ca: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x32ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32d9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32df: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x32e2: mov_imm:
	regs[5] = 0x298a159d, opcode= 0x09
0x32e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32eb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x32ee: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32fa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3300: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3309: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x330c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3315: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3318: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x331b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x331e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3321: mov_imm:
	regs[5] = 0x6559693a, opcode= 0x09
0x3327: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x332a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x332d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3336: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3339: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x333c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x333f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3342: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3346: jmp_imm:
	pc += 0x1, opcode= 0x08
0x334b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x334e: mov_imm:
	regs[5] = 0x105d8ff4, opcode= 0x09
0x3354: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3357: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x335a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3360: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3366: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3369: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x336c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x336f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3378: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x337b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3384: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3387: mov_imm:
	regs[5] = 0x20e4e380, opcode= 0x09
0x338d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3390: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3393: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3396: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3399: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x339c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x339f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33ab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33b4: mov_imm:
	regs[5] = 0xcf4c0366, opcode= 0x09
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33c3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x33c6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33d2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x33d8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x33db: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x33de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33e4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33f0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x33f3: mov_imm:
	regs[5] = 0xe5d09bda, opcode= 0x09
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3402: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3405: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3408: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x340b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3414: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3417: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x341a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x341d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3420: mov_imm:
	regs[5] = 0x7db79ae4, opcode= 0x09
0x3426: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3429: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x342c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3438: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x343e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3441: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3447: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x344a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x344d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3450: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3453: mov_imm:
	regs[5] = 0x56c573a8, opcode= 0x09
0x3459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3462: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x08
0x346b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x346e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3480: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3483: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3486: mov_imm:
	regs[5] = 0xd91d4472, opcode= 0x09
0x348c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x348f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3498: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34aa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x34ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x34b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x34b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34b6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34c2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x34c5: mov_imm:
	regs[5] = 0xd51ae65c, opcode= 0x09
0x34cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x34d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34e3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34e9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x34ec: mov_imm:
	regs[5] = 0xf1854b65, opcode= 0x09
0x34f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34f5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x34f8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x34fe: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3507: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x350a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x350d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3510: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3516: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x351a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x351f: mov_imm:
	regs[5] = 0x5b8a7783, opcode= 0x09
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x08
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3534: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x353a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x353d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3540: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3543: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3546: mov_imm:
	regs[5] = 0x356c2e10, opcode= 0x09
0x354c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x354f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3558: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x355e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x08
0x356a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x356d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3570: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3573: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x08
0x357c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x357f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3582: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3585: mov_imm:
	regs[5] = 0x86a5f086, opcode= 0x09
0x358c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3594: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x08
0x359d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x35a0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x35a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35af: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35c4: mov_imm:
	regs[5] = 0xebca89a8, opcode= 0x09
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35d3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35e8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x35eb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x35ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x35fd: mov_imm:
	regs[5] = 0xe99f5011, opcode= 0x09
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3609: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3612: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x08
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x08
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3636: mov_imm:
	regs[5] = 0x4b0335b8, opcode= 0x09
0x363c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x363f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3654: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x365a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x365d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3663: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3672: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3675: mov_imm:
	regs[5] = 0x650e0192, opcode= 0x09
0x367b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x367e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3681: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3684: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3687: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x368a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x368d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3693: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3696: mov_imm:
	regs[5] = 0x2b80e21c, opcode= 0x09
0x369c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x369f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x36a2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x36a8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x36ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x36b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36c0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36c6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x36c9: mov_imm:
	regs[5] = 0x42aebee6, opcode= 0x09
0x36cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36d2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x36d5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x36d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x36db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36e7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36ed: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x36f0: mov_imm:
	regs[5] = 0xbdbb3899, opcode= 0x09
0x36f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36ff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3702: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3708: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x370e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3711: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3715: jmp_imm:
	pc += 0x1, opcode= 0x08
0x371a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x371d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3720: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3726: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3729: mov_imm:
	regs[5] = 0xd850e9ae, opcode= 0x09
0x372f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3732: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3735: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x08
0x373e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3741: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3744: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3747: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3750: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3753: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3756: mov_imm:
	regs[5] = 0xe9d5bf95, opcode= 0x09
0x375c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x375f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3762: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3769: jmp_imm:
	pc += 0x1, opcode= 0x08
0x376e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3775: jmp_imm:
	pc += 0x1, opcode= 0x08
0x377a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x377d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3786: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3789: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x378c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x378f: mov_imm:
	regs[5] = 0x4b6d9e63, opcode= 0x09
0x3795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3799: jmp_imm:
	pc += 0x1, opcode= 0x08
0x379e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x37a1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x37a4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x37a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x37b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x37b9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x37bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x37bf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x37c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37c8: mov_imm:
	regs[5] = 0xf0c2b405, opcode= 0x09
0x37ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x37d1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x37d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37da: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x37e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37e6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x37ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x37ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x37f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x37f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x37f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x37fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3801: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3804: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3807: mov_imm:
	regs[5] = 0x43a94aa4, opcode= 0x09
0x380d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3810: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3813: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3816: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x381a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x381f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3822: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3825: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3828: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x382b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x382e: mov_imm:
	regs[5] = 0xd7a78f0a, opcode= 0x09
0x3834: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3837: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x383a: mov_imm:
	regs[30] = 0xa3cdc387, opcode= 0x09
0x3840: mov_imm:
	regs[31] = 0xa6d3da6f, opcode= 0x09
0x3846: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x384a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x384f: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
