# 8-bit-Pipeline-Processor
RISC based 5-stage pipelined architecture with 28 instructions having 3 addressing formats (R-type, I-type and J-Type).
