INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/conor/SOC1/project_2/project_2.srcs/SHIFT_TEST_BENCH/new/JTAG_TB_SHIFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jtag_tap'
