Classic Timing Analyzer report for Ozy_Janus
Sat Jan 10 20:07:12 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                          ; To                                                                                                                            ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.251 ns                         ; FLAGC                                                                                                                         ; SLWR~reg0                                                                                                                     ; --         ; IFCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 25.067 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                           ; DEBUG_LED2                                                                                                                    ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 12.408 ns                        ; MCLK_12MHZ                                                                                                                    ; CLK_MCLK                                                                                                                      ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 9.691 ns                         ; ADC_OVERLOAD                                                                                                                  ; Tx_control_1[0]                                                                                                               ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 0.363 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 49.74 MHz ( period = 20.106 ns ) ; CCcount[1]                                                                                                                    ; CC~reg0                                                                                                                       ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 2.260 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 61.30 MHz ( period = 16.312 ns ) ; CCcount[1]                                                                                                                    ; CC~reg0                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.869 ns ; 48.00 MHz ( period = 20.833 ns ) ; 167.67 MHz ( period = 5.964 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]                                                                  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]                                                                  ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.113 ns ; 48.00 MHz ( period = 20.833 ns ) ; 211.86 MHz ( period = 4.720 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                         ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                        ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 32.638 ns ; 12.50 MHz ( period = 80.000 ns ) ; 67.92 MHz ( period = 14.724 ns ) ; CCcount[1]                                                                                                                    ; CC~reg0                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 32.739 ns ; 12.29 MHz ( period = 81.380 ns ) ; 62.89 MHz ( period = 15.902 ns ) ; CCcount[1]                                                                                                                    ; CC~reg0                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -5.343 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9] ; IFCLK      ; IFCLK      ; 1164         ;
; Clock Hold: 'MCLK_12MHZ'     ; -3.446 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9] ; MCLK_12MHZ ; MCLK_12MHZ ; 250          ;
; Clock Hold: 'CLK_12MHZ'      ; -3.241 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9] ; CLK_12MHZ  ; CLK_12MHZ  ; 230          ;
; Clock Hold: 'PCLK_12MHZ'     ; -2.652 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9] ; PCLK_12MHZ ; PCLK_12MHZ ; 174          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                       ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.205 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                         ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                               ;                                                                                                                               ;            ;            ; 1818         ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_h7j1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.363 ns                                ; 49.74 MHz ( period = 20.106 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.532 ns                  ; 5.169 ns                ;
; 0.375 ns                                ; 49.80 MHz ( period = 20.082 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.532 ns                  ; 5.157 ns                ;
; 0.861 ns                                ; 52.33 MHz ( period = 19.110 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.535 ns                  ; 4.674 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.125 ns                  ; 3.261 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.125 ns                  ; 3.261 ns                ;
; 0.864 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.145 ns                  ; 3.281 ns                ;
; 0.977 ns                                ; 52.97 MHz ( period = 18.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.550 ns                  ; 5.573 ns                ;
; 0.998 ns                                ; 53.09 MHz ( period = 18.836 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.534 ns                  ; 4.536 ns                ;
; 1.017 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.550 ns                  ; 5.533 ns                ;
; 1.019 ns                                ; 53.21 MHz ( period = 18.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.550 ns                  ; 5.531 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.104 ns                  ; 2.928 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.104 ns                  ; 2.928 ns                ;
; 1.176 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.124 ns                  ; 2.948 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.112 ns                  ; 2.925 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.112 ns                  ; 2.925 ns                ;
; 1.187 ns                                ; 54.18 MHz ( period = 18.458 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.132 ns                  ; 2.945 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.117 ns                  ; 2.916 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.117 ns                  ; 2.916 ns                ;
; 1.201 ns                                ; 54.26 MHz ( period = 18.430 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.137 ns                  ; 2.936 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.122 ns                  ; 2.911 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.122 ns                  ; 2.911 ns                ;
; 1.211 ns                                ; 54.32 MHz ( period = 18.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.142 ns                  ; 2.931 ns                ;
; 1.220 ns                                ; 54.37 MHz ( period = 18.392 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.532 ns                  ; 4.312 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.126 ns                  ; 2.886 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.126 ns                  ; 2.886 ns                ;
; 1.240 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.906 ns                ;
; 1.246 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.073 ns                  ; 2.827 ns                ;
; 1.271 ns                                ; 54.67 MHz ( period = 18.290 ns )                    ; I2SAudioOut:I2SAO|data[9]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.532 ns                  ; 4.261 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.128 ns                  ; 2.854 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.128 ns                  ; 2.854 ns                ;
; 1.274 ns                                ; 54.69 MHz ( period = 18.284 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.148 ns                  ; 2.874 ns                ;
; 1.359 ns                                ; 55.21 MHz ( period = 18.114 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.716 ns                ;
; 1.366 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.709 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.380 ns                                ; 55.33 MHz ( period = 18.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.202 ns                ;
; 1.432 ns                                ; 55.65 MHz ( period = 17.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.550 ns                  ; 5.118 ns                ;
; 1.445 ns                                ; 55.74 MHz ( period = 17.942 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.630 ns                ;
; 1.450 ns                                ; 55.76 MHz ( period = 17.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.559 ns                  ; 4.109 ns                ;
; 1.455 ns                                ; 55.80 MHz ( period = 17.922 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.550 ns                  ; 5.095 ns                ;
; 1.455 ns                                ; 55.79 MHz ( period = 17.924 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.562 ns                  ; 4.107 ns                ;
; 1.459 ns                                ; 55.82 MHz ( period = 17.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.541 ns                  ; 4.082 ns                ;
; 1.472 ns                                ; 55.90 MHz ( period = 17.890 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.554 ns                  ; 4.082 ns                ;
; 1.527 ns                                ; 56.25 MHz ( period = 17.778 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.550 ns                  ; 5.023 ns                ;
; 1.531 ns                                ; 56.27 MHz ( period = 17.770 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.544 ns                ;
; 1.534 ns                                ; 56.29 MHz ( period = 17.764 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.073 ns                  ; 2.539 ns                ;
; 1.556 ns                                ; 56.43 MHz ( period = 17.720 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.104 ns                  ; 2.548 ns                ;
; 1.592 ns                                ; 56.66 MHz ( period = 17.648 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.483 ns                ;
; 1.617 ns                                ; 56.82 MHz ( period = 17.598 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.458 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.126 ns                  ; 2.505 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.126 ns                  ; 2.505 ns                ;
; 1.621 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.146 ns                  ; 2.525 ns                ;
; 1.624 ns                                ; 56.87 MHz ( period = 17.584 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.451 ns                ;
; 1.669 ns                                ; 57.16 MHz ( period = 17.496 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.513 ns                  ; 3.844 ns                ;
; 1.681 ns                                ; 57.23 MHz ( period = 17.472 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.503 ns                  ; 3.822 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.684 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 3.865 ns                ;
; 1.703 ns                                ; 57.39 MHz ( period = 17.426 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.075 ns                  ; 2.372 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.733 ns                                ; 57.58 MHz ( period = 17.368 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.580 ns                  ; 3.847 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.746 ns                                ; 57.66 MHz ( period = 17.342 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.523 ns                  ; 3.777 ns                ;
; 1.749 ns                                ; 57.69 MHz ( period = 17.334 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.532 ns                  ; 3.783 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; 1.766 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.533 ns                  ; 3.767 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 32.739 ns                               ; 62.89 MHz ( period = 15.902 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 5.169 ns                ;
; 32.751 ns                               ; 62.98 MHz ( period = 15.878 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 5.157 ns                ;
; 33.237 ns                               ; 67.09 MHz ( period = 14.906 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.911 ns                 ; 4.674 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.501 ns                 ; 3.261 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.501 ns                 ; 3.261 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.521 ns                 ; 3.281 ns                ;
; 33.353 ns                               ; 68.15 MHz ( period = 14.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.926 ns                 ; 5.573 ns                ;
; 33.374 ns                               ; 68.34 MHz ( period = 14.632 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.910 ns                 ; 4.536 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.926 ns                 ; 5.533 ns                ;
; 33.395 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.926 ns                 ; 5.531 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.480 ns                 ; 2.928 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.480 ns                 ; 2.928 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.500 ns                 ; 2.948 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.488 ns                 ; 2.925 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.488 ns                 ; 2.925 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.508 ns                 ; 2.945 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.493 ns                 ; 2.916 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.493 ns                 ; 2.916 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.513 ns                 ; 2.936 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.498 ns                 ; 2.911 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.498 ns                 ; 2.911 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.518 ns                 ; 2.931 ns                ;
; 33.596 ns                               ; 70.48 MHz ( period = 14.188 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 4.312 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.502 ns                 ; 2.886 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.502 ns                 ; 2.886 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.906 ns                ;
; 33.622 ns                               ; 70.74 MHz ( period = 14.136 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.449 ns                 ; 2.827 ns                ;
; 33.647 ns                               ; 70.99 MHz ( period = 14.086 ns )                    ; I2SAudioOut:I2SAO|data[9]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 4.261 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.504 ns                 ; 2.854 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.504 ns                 ; 2.854 ns                ;
; 33.650 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.524 ns                 ; 2.874 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.716 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.709 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.957 ns                 ; 4.202 ns                ;
; 33.808 ns                               ; 72.65 MHz ( period = 13.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.926 ns                 ; 5.118 ns                ;
; 33.821 ns                               ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.630 ns                ;
; 33.825 ns                               ; 72.83 MHz ( period = 13.730 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.934 ns                 ; 4.109 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.937 ns                 ; 4.107 ns                ;
; 33.831 ns                               ; 72.90 MHz ( period = 13.718 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.926 ns                 ; 5.095 ns                ;
; 33.834 ns                               ; 72.93 MHz ( period = 13.712 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.916 ns                 ; 4.082 ns                ;
; 33.847 ns                               ; 73.07 MHz ( period = 13.686 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.929 ns                 ; 4.082 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.926 ns                 ; 5.023 ns                ;
; 33.907 ns                               ; 73.71 MHz ( period = 13.566 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.544 ns                ;
; 33.910 ns                               ; 73.75 MHz ( period = 13.560 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.449 ns                 ; 2.539 ns                ;
; 33.932 ns                               ; 73.99 MHz ( period = 13.516 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.480 ns                 ; 2.548 ns                ;
; 33.968 ns                               ; 74.38 MHz ( period = 13.444 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.483 ns                ;
; 33.993 ns                               ; 74.66 MHz ( period = 13.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.458 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.502 ns                 ; 2.505 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.502 ns                 ; 2.505 ns                ;
; 33.997 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.522 ns                 ; 2.525 ns                ;
; 34.000 ns                               ; 74.74 MHz ( period = 13.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.451 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.888 ns                 ; 3.844 ns                ;
; 34.056 ns                               ; 75.37 MHz ( period = 13.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.878 ns                 ; 3.822 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.924 ns                 ; 3.865 ns                ;
; 34.079 ns                               ; 75.63 MHz ( period = 13.222 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.451 ns                 ; 2.372 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.108 ns                               ; 75.96 MHz ( period = 13.164 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.955 ns                 ; 3.847 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.121 ns                               ; 76.12 MHz ( period = 13.138 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.898 ns                 ; 3.777 ns                ;
; 34.125 ns                               ; 76.16 MHz ( period = 13.130 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.783 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; 34.141 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.908 ns                 ; 3.767 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 32.638 ns                               ; 67.92 MHz ( period = 14.724 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 5.169 ns                ;
; 32.650 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 5.157 ns                ;
; 33.136 ns                               ; 72.84 MHz ( period = 13.728 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.810 ns                 ; 4.674 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.400 ns                 ; 3.261 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.400 ns                 ; 3.261 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.420 ns                 ; 3.281 ns                ;
; 33.252 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.825 ns                 ; 5.573 ns                ;
; 33.273 ns                               ; 74.33 MHz ( period = 13.454 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.809 ns                 ; 4.536 ns                ;
; 33.292 ns                               ; 74.54 MHz ( period = 13.416 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.825 ns                 ; 5.533 ns                ;
; 33.294 ns                               ; 74.56 MHz ( period = 13.412 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.825 ns                 ; 5.531 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.379 ns                 ; 2.928 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.379 ns                 ; 2.928 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.948 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.387 ns                 ; 2.925 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.387 ns                 ; 2.925 ns                ;
; 33.462 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.407 ns                 ; 2.945 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.392 ns                 ; 2.916 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.392 ns                 ; 2.916 ns                ;
; 33.476 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.412 ns                 ; 2.936 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.397 ns                 ; 2.911 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.397 ns                 ; 2.911 ns                ;
; 33.486 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.417 ns                 ; 2.931 ns                ;
; 33.495 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 4.312 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.886 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.886 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.906 ns                ;
; 33.521 ns                               ; 77.17 MHz ( period = 12.958 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 2.827 ns                ;
; 33.546 ns                               ; 77.47 MHz ( period = 12.908 ns )                    ; I2SAudioOut:I2SAO|data[9]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 4.261 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.403 ns                 ; 2.854 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.403 ns                 ; 2.854 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 2.874 ns                ;
; 33.634 ns                               ; 78.54 MHz ( period = 12.732 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.716 ns                ;
; 33.641 ns                               ; 78.63 MHz ( period = 12.718 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.709 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.856 ns                 ; 4.202 ns                ;
; 33.707 ns                               ; 79.45 MHz ( period = 12.586 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.825 ns                 ; 5.118 ns                ;
; 33.720 ns                               ; 79.62 MHz ( period = 12.560 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.630 ns                ;
; 33.724 ns                               ; 79.67 MHz ( period = 12.552 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.833 ns                 ; 4.109 ns                ;
; 33.729 ns                               ; 79.73 MHz ( period = 12.542 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.836 ns                 ; 4.107 ns                ;
; 33.730 ns                               ; 79.74 MHz ( period = 12.540 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.825 ns                 ; 5.095 ns                ;
; 33.733 ns                               ; 79.78 MHz ( period = 12.534 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.815 ns                 ; 4.082 ns                ;
; 33.746 ns                               ; 79.95 MHz ( period = 12.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.828 ns                 ; 4.082 ns                ;
; 33.802 ns                               ; 80.67 MHz ( period = 12.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.825 ns                 ; 5.023 ns                ;
; 33.806 ns                               ; 80.72 MHz ( period = 12.388 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.544 ns                ;
; 33.809 ns                               ; 80.76 MHz ( period = 12.382 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 2.539 ns                ;
; 33.831 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.379 ns                 ; 2.548 ns                ;
; 33.867 ns                               ; 81.53 MHz ( period = 12.266 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.483 ns                ;
; 33.892 ns                               ; 81.86 MHz ( period = 12.216 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.458 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.505 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.505 ns                ;
; 33.896 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.421 ns                 ; 2.525 ns                ;
; 33.899 ns                               ; 81.95 MHz ( period = 12.202 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.451 ns                ;
; 33.943 ns                               ; 82.55 MHz ( period = 12.114 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.787 ns                 ; 3.844 ns                ;
; 33.955 ns                               ; 82.71 MHz ( period = 12.090 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.777 ns                 ; 3.822 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.958 ns                               ; 82.75 MHz ( period = 12.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.823 ns                 ; 3.865 ns                ;
; 33.978 ns                               ; 83.03 MHz ( period = 12.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.350 ns                 ; 2.372 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.854 ns                 ; 3.847 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.020 ns                               ; 83.61 MHz ( period = 11.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.777 ns                ;
; 34.024 ns                               ; 83.67 MHz ( period = 11.952 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.783 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.807 ns                 ; 3.767 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 2.260 ns                                ; 61.30 MHz ( period = 16.312 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.429 ns                  ; 5.169 ns                ;
; 2.272 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.429 ns                  ; 5.157 ns                ;
; 2.758 ns                                ; 65.29 MHz ( period = 15.316 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.432 ns                  ; 4.674 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.022 ns                  ; 3.261 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.022 ns                  ; 3.261 ns                ;
; 2.761 ns                                ; 65.32 MHz ( period = 15.310 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.042 ns                  ; 3.281 ns                ;
; 2.874 ns                                ; 66.30 MHz ( period = 15.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.447 ns                  ; 5.573 ns                ;
; 2.895 ns                                ; 66.48 MHz ( period = 15.042 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.431 ns                  ; 4.536 ns                ;
; 2.914 ns                                ; 66.65 MHz ( period = 15.004 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.447 ns                  ; 5.533 ns                ;
; 2.916 ns                                ; 66.67 MHz ( period = 15.000 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.447 ns                  ; 5.531 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.001 ns                  ; 2.928 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.001 ns                  ; 2.928 ns                ;
; 3.073 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.021 ns                  ; 2.948 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.009 ns                  ; 2.925 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.009 ns                  ; 2.925 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.029 ns                  ; 2.945 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.014 ns                  ; 2.916 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.014 ns                  ; 2.916 ns                ;
; 3.098 ns                                ; 68.32 MHz ( period = 14.636 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.034 ns                  ; 2.936 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.019 ns                  ; 2.911 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.019 ns                  ; 2.911 ns                ;
; 3.108 ns                                ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.039 ns                  ; 2.931 ns                ;
; 3.117 ns                                ; 68.50 MHz ( period = 14.598 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.429 ns                  ; 4.312 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.023 ns                  ; 2.886 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.023 ns                  ; 2.886 ns                ;
; 3.137 ns                                ; 68.69 MHz ( period = 14.558 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.906 ns                ;
; 3.143 ns                                ; 68.75 MHz ( period = 14.546 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.970 ns                  ; 2.827 ns                ;
; 3.168 ns                                ; 68.98 MHz ( period = 14.496 ns )                    ; I2SAudioOut:I2SAO|data[9]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.429 ns                  ; 4.261 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.025 ns                  ; 2.854 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.025 ns                  ; 2.854 ns                ;
; 3.171 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.045 ns                  ; 2.874 ns                ;
; 3.256 ns                                ; 69.83 MHz ( period = 14.320 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.716 ns                ;
; 3.263 ns                                ; 69.90 MHz ( period = 14.306 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.709 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.277 ns                                ; 70.03 MHz ( period = 14.280 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 4.202 ns                ;
; 3.329 ns                                ; 70.55 MHz ( period = 14.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.447 ns                  ; 5.118 ns                ;
; 3.342 ns                                ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.630 ns                ;
; 3.347 ns                                ; 70.72 MHz ( period = 14.140 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.456 ns                  ; 4.109 ns                ;
; 3.352 ns                                ; 70.78 MHz ( period = 14.128 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.447 ns                  ; 5.095 ns                ;
; 3.352 ns                                ; 70.77 MHz ( period = 14.130 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.459 ns                  ; 4.107 ns                ;
; 3.356 ns                                ; 70.81 MHz ( period = 14.122 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.082 ns                ;
; 3.369 ns                                ; 70.94 MHz ( period = 14.096 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.451 ns                  ; 4.082 ns                ;
; 3.424 ns                                ; 71.51 MHz ( period = 13.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.447 ns                  ; 5.023 ns                ;
; 3.428 ns                                ; 71.55 MHz ( period = 13.976 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.544 ns                ;
; 3.431 ns                                ; 71.58 MHz ( period = 13.970 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.970 ns                  ; 2.539 ns                ;
; 3.453 ns                                ; 71.81 MHz ( period = 13.926 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.001 ns                  ; 2.548 ns                ;
; 3.489 ns                                ; 72.18 MHz ( period = 13.854 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.483 ns                ;
; 3.514 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.458 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.023 ns                  ; 2.505 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.023 ns                  ; 2.505 ns                ;
; 3.518 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.043 ns                  ; 2.525 ns                ;
; 3.521 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.451 ns                ;
; 3.566 ns                                ; 72.98 MHz ( period = 13.702 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.410 ns                  ; 3.844 ns                ;
; 3.578 ns                                ; 73.11 MHz ( period = 13.678 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.400 ns                  ; 3.822 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.581 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.446 ns                  ; 3.865 ns                ;
; 3.600 ns                                ; 73.36 MHz ( period = 13.632 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.972 ns                  ; 2.372 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.630 ns                                ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.477 ns                  ; 3.847 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.643 ns                                ; 73.81 MHz ( period = 13.548 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 3.777 ns                ;
; 3.646 ns                                ; 73.86 MHz ( period = 13.540 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.429 ns                  ; 3.783 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; 3.663 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.430 ns                  ; 3.767 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.869 ns                               ; 167.67 MHz ( period = 5.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.700 ns                ;
; 14.898 ns                               ; 168.49 MHz ( period = 5.935 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.671 ns                ;
; 14.915 ns                               ; 168.98 MHz ( period = 5.918 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.737 ns                ;
; 14.932 ns                               ; 169.46 MHz ( period = 5.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.720 ns                ;
; 15.037 ns                               ; 172.53 MHz ( period = 5.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.615 ns                ;
; 15.054 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.598 ns                ;
; 15.055 ns                               ; 173.07 MHz ( period = 5.778 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.514 ns                ;
; 15.103 ns                               ; 174.52 MHz ( period = 5.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.549 ns                ;
; 15.104 ns                               ; 174.55 MHz ( period = 5.729 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.548 ns                ;
; 15.120 ns                               ; 175.04 MHz ( period = 5.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.532 ns                ;
; 15.226 ns                               ; 178.35 MHz ( period = 5.607 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.426 ns                ;
; 15.233 ns                               ; 178.57 MHz ( period = 5.600 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.336 ns                ;
; 15.267 ns                               ; 179.66 MHz ( period = 5.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.385 ns                ;
; 15.292 ns                               ; 180.47 MHz ( period = 5.541 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.360 ns                ;
; 15.332 ns                               ; 181.79 MHz ( period = 5.501 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.320 ns                ;
; 15.334 ns                               ; 181.85 MHz ( period = 5.499 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.318 ns                ;
; 15.334 ns                               ; 181.85 MHz ( period = 5.499 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.235 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.303 ns                ;
; 15.351 ns                               ; 182.42 MHz ( period = 5.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.301 ns                ;
; 15.389 ns                               ; 183.69 MHz ( period = 5.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.263 ns                ;
; 15.433 ns                               ; 185.19 MHz ( period = 5.400 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.219 ns                ;
; 15.450 ns                               ; 185.77 MHz ( period = 5.383 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.202 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.197 ns                ;
; 15.478 ns                               ; 186.74 MHz ( period = 5.355 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.091 ns                ;
; 15.488 ns                               ; 187.09 MHz ( period = 5.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.081 ns                ;
; 15.506 ns                               ; 187.72 MHz ( period = 5.327 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.063 ns                ;
; 15.507 ns                               ; 187.76 MHz ( period = 5.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.062 ns                ;
; 15.521 ns                               ; 188.25 MHz ( period = 5.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.131 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.129 ns                ;
; 15.589 ns                               ; 190.69 MHz ( period = 5.244 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.980 ns                ;
; 15.622 ns                               ; 191.90 MHz ( period = 5.211 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 5.030 ns                ;
; 15.664 ns                               ; 193.46 MHz ( period = 5.169 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.905 ns                ;
; 15.684 ns                               ; 194.21 MHz ( period = 5.149 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.968 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.966 ns                ;
; 15.785 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.867 ns                ;
; 15.821 ns                               ; 199.52 MHz ( period = 5.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.831 ns                ;
; 15.823 ns                               ; 199.60 MHz ( period = 5.010 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.829 ns                ;
; 15.838 ns                               ; 200.20 MHz ( period = 4.995 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.814 ns                ;
; 15.840 ns                               ; 200.28 MHz ( period = 4.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.812 ns                ;
; 15.842 ns                               ; 200.36 MHz ( period = 4.991 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.727 ns                ;
; 16.010 ns                               ; 207.34 MHz ( period = 4.823 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.642 ns                ;
; 16.012 ns                               ; 207.43 MHz ( period = 4.821 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.640 ns                ;
; 16.173 ns                               ; 214.59 MHz ( period = 4.660 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.479 ns                ;
; 16.175 ns                               ; 214.68 MHz ( period = 4.658 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.652 ns                 ; 4.477 ns                ;
; 16.310 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.259 ns                ;
; 16.359 ns                               ; 223.51 MHz ( period = 4.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 4.223 ns                ;
; 16.386 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.183 ns                ;
; 16.430 ns                               ; 227.12 MHz ( period = 4.403 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 4.152 ns                ;
; 16.461 ns                               ; 228.73 MHz ( period = 4.372 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.508 ns                ;
; 16.461 ns                               ; 228.73 MHz ( period = 4.372 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.508 ns                ;
; 16.486 ns                               ; 230.04 MHz ( period = 4.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.413 ns                ;
; 16.486 ns                               ; 230.04 MHz ( period = 4.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.413 ns                ;
; 16.486 ns                               ; 230.04 MHz ( period = 4.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.413 ns                ;
; 16.486 ns                               ; 230.04 MHz ( period = 4.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.413 ns                ;
; 16.486 ns                               ; 230.04 MHz ( period = 4.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.413 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.521 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.461 ns                ;
; 16.541 ns                               ; 232.99 MHz ( period = 4.292 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 4.041 ns                ;
; 16.607 ns                               ; 236.63 MHz ( period = 4.226 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.975 ns                ;
; 16.643 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.939 ns                ;
; 16.667 ns                               ; 240.04 MHz ( period = 4.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.915 ns                ;
; 16.683 ns                               ; 240.96 MHz ( period = 4.150 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.286 ns                ;
; 16.683 ns                               ; 240.96 MHz ( period = 4.150 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.286 ns                ;
; 16.695 ns                               ; 241.66 MHz ( period = 4.138 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.887 ns                ;
; 16.699 ns                               ; 241.90 MHz ( period = 4.134 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.883 ns                ;
; 16.708 ns                               ; 242.42 MHz ( period = 4.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.191 ns                ;
; 16.708 ns                               ; 242.42 MHz ( period = 4.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.191 ns                ;
; 16.708 ns                               ; 242.42 MHz ( period = 4.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.191 ns                ;
; 16.708 ns                               ; 242.42 MHz ( period = 4.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.191 ns                ;
; 16.708 ns                               ; 242.42 MHz ( period = 4.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.191 ns                ;
; 16.712 ns                               ; 242.66 MHz ( period = 4.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.257 ns                ;
; 16.712 ns                               ; 242.66 MHz ( period = 4.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.257 ns                ;
; 16.737 ns                               ; 244.14 MHz ( period = 4.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.162 ns                ;
; 16.737 ns                               ; 244.14 MHz ( period = 4.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.162 ns                ;
; 16.737 ns                               ; 244.14 MHz ( period = 4.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.162 ns                ;
; 16.737 ns                               ; 244.14 MHz ( period = 4.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.162 ns                ;
; 16.737 ns                               ; 244.14 MHz ( period = 4.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.162 ns                ;
; 16.772 ns                               ; 246.24 MHz ( period = 4.061 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.197 ns                ;
; 16.772 ns                               ; 246.24 MHz ( period = 4.061 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.197 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.806 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.803 ns                ;
; 16.788 ns                               ; 247.22 MHz ( period = 4.045 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.794 ns                ;
; 16.797 ns                               ; 247.77 MHz ( period = 4.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.102 ns                ;
; 16.797 ns                               ; 247.77 MHz ( period = 4.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.102 ns                ;
; 16.797 ns                               ; 247.77 MHz ( period = 4.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.102 ns                ;
; 16.797 ns                               ; 247.77 MHz ( period = 4.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.102 ns                ;
; 16.797 ns                               ; 247.77 MHz ( period = 4.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.102 ns                ;
; 16.803 ns                               ; 248.14 MHz ( period = 4.030 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.766 ns                ;
; 16.820 ns                               ; 249.19 MHz ( period = 4.013 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.762 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 5.150 ns                ;
; 16.869 ns                               ; 252.27 MHz ( period = 3.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.100 ns                ;
; 16.869 ns                               ; 252.27 MHz ( period = 3.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.100 ns                ;
; 16.875 ns                               ; 252.65 MHz ( period = 3.958 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.707 ns                ;
; 16.894 ns                               ; 253.87 MHz ( period = 3.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.005 ns                ;
; 16.894 ns                               ; 253.87 MHz ( period = 3.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.005 ns                ;
; 16.894 ns                               ; 253.87 MHz ( period = 3.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.005 ns                ;
; 16.894 ns                               ; 253.87 MHz ( period = 3.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.005 ns                ;
; 16.894 ns                               ; 253.87 MHz ( period = 3.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 5.005 ns                ;
; 16.933 ns                               ; 256.41 MHz ( period = 3.900 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.036 ns                ;
; 16.933 ns                               ; 256.41 MHz ( period = 3.900 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 5.036 ns                ;
; 16.958 ns                               ; 258.06 MHz ( period = 3.875 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.941 ns                ;
; 16.958 ns                               ; 258.06 MHz ( period = 3.875 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.941 ns                ;
; 16.958 ns                               ; 258.06 MHz ( period = 3.875 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.941 ns                ;
; 16.958 ns                               ; 258.06 MHz ( period = 3.875 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.941 ns                ;
; 16.958 ns                               ; 258.06 MHz ( period = 3.875 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.941 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.989 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 4.922 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 4.922 ns                ;
; 17.072 ns                               ; 265.89 MHz ( period = 3.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.827 ns                ;
; 17.072 ns                               ; 265.89 MHz ( period = 3.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.827 ns                ;
; 17.072 ns                               ; 265.89 MHz ( period = 3.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.827 ns                ;
; 17.072 ns                               ; 265.89 MHz ( period = 3.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.827 ns                ;
; 17.072 ns                               ; 265.89 MHz ( period = 3.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.827 ns                ;
; 17.083 ns                               ; 266.67 MHz ( period = 3.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 4.886 ns                ;
; 17.083 ns                               ; 266.67 MHz ( period = 3.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 4.886 ns                ;
; 17.093 ns                               ; 267.38 MHz ( period = 3.740 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.489 ns                ;
; 17.096 ns                               ; 267.59 MHz ( period = 3.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.486 ns                ;
; 17.108 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.791 ns                ;
; 17.108 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.791 ns                ;
; 17.108 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.791 ns                ;
; 17.108 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.791 ns                ;
; 17.108 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 4.791 ns                ;
; 17.129 ns                               ; 269.98 MHz ( period = 3.704 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.853 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.851 ns                ;
; 17.132 ns                               ; 270.20 MHz ( period = 3.701 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.850 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.849 ns                ;
; 17.135 ns                               ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.847 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.843 ns                ;
; 17.141 ns                               ; 270.86 MHz ( period = 3.692 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.841 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.839 ns                ;
; 17.144 ns                               ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.838 ns                ;
; 17.158 ns                               ; 272.11 MHz ( period = 3.675 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.824 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.822 ns                ;
; 17.161 ns                               ; 272.33 MHz ( period = 3.672 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.821 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.820 ns                ;
; 17.164 ns                               ; 272.55 MHz ( period = 3.669 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.818 ns                ;
; 17.168 ns                               ; 272.85 MHz ( period = 3.665 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.814 ns                ;
; 17.170 ns                               ; 273.00 MHz ( period = 3.663 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.812 ns                ;
; 17.173 ns                               ; 273.22 MHz ( period = 3.660 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.809 ns                ;
; 17.192 ns                               ; 274.65 MHz ( period = 3.641 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.582 ns                 ; 3.390 ns                ;
; 17.315 ns                               ; 284.25 MHz ( period = 3.518 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.667 ns                ;
; 17.317 ns                               ; 284.41 MHz ( period = 3.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.665 ns                ;
; 17.318 ns                               ; 284.50 MHz ( period = 3.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.664 ns                ;
; 17.319 ns                               ; 284.58 MHz ( period = 3.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.663 ns                ;
; 17.321 ns                               ; 284.74 MHz ( period = 3.512 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.661 ns                ;
; 17.325 ns                               ; 285.06 MHz ( period = 3.508 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.657 ns                ;
; 17.327 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.655 ns                ;
; 17.330 ns                               ; 285.47 MHz ( period = 3.503 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.652 ns                ;
; 17.493 ns                               ; 299.40 MHz ( period = 3.340 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.489 ns                ;
; 17.495 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.487 ns                ;
; 17.496 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.486 ns                ;
; 17.497 ns                               ; 299.76 MHz ( period = 3.336 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.485 ns                ;
; 17.499 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.483 ns                ;
; 17.503 ns                               ; 300.30 MHz ( period = 3.330 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.479 ns                ;
; 17.505 ns                               ; 300.48 MHz ( period = 3.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.477 ns                ;
; 17.508 ns                               ; 300.75 MHz ( period = 3.325 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.474 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 17.761 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.982 ns                 ; 4.221 ns                ;
; 18.027 ns                               ; 356.38 MHz ( period = 2.806 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.499 ns                 ; 2.472 ns                ;
; 18.036 ns                               ; 357.53 MHz ( period = 2.797 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 3.933 ns                ;
; 18.036 ns                               ; 357.53 MHz ( period = 2.797 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.969 ns                 ; 3.933 ns                ;
; 18.061 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 3.838 ns                ;
; 18.061 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 3.838 ns                ;
; 18.061 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 3.838 ns                ;
; 18.061 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 3.838 ns                ;
; 18.061 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.899 ns                 ; 3.838 ns                ;
; 18.237 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.332 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.113 ns ; 211.86 MHz ( period = 4.720 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.457 ns                ;
; 16.113 ns ; 211.86 MHz ( period = 4.720 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.457 ns                ;
; 16.113 ns ; 211.86 MHz ( period = 4.720 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.457 ns                ;
; 16.113 ns ; 211.86 MHz ( period = 4.720 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.457 ns                ;
; 16.113 ns ; 211.86 MHz ( period = 4.720 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.457 ns                ;
; 16.113 ns ; 211.86 MHz ( period = 4.720 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.457 ns                ;
; 16.167 ns ; 214.32 MHz ( period = 4.666 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 4.401 ns                ;
; 16.167 ns ; 214.32 MHz ( period = 4.666 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 4.401 ns                ;
; 16.471 ns ; 229.25 MHz ( period = 4.362 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.099 ns                ;
; 16.471 ns ; 229.25 MHz ( period = 4.362 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.099 ns                ;
; 16.471 ns ; 229.25 MHz ( period = 4.362 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.099 ns                ;
; 16.471 ns ; 229.25 MHz ( period = 4.362 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.099 ns                ;
; 16.471 ns ; 229.25 MHz ( period = 4.362 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.099 ns                ;
; 16.471 ns ; 229.25 MHz ( period = 4.362 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.099 ns                ;
; 16.652 ns ; 239.18 MHz ( period = 4.181 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.918 ns                ;
; 16.652 ns ; 239.18 MHz ( period = 4.181 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.918 ns                ;
; 16.652 ns ; 239.18 MHz ( period = 4.181 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.918 ns                ;
; 16.652 ns ; 239.18 MHz ( period = 4.181 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.918 ns                ;
; 16.652 ns ; 239.18 MHz ( period = 4.181 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.918 ns                ;
; 16.652 ns ; 239.18 MHz ( period = 4.181 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.918 ns                ;
; 16.706 ns ; 242.31 MHz ( period = 4.127 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.862 ns                ;
; 16.706 ns ; 242.31 MHz ( period = 4.127 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.862 ns                ;
; 16.760 ns ; 245.52 MHz ( period = 4.073 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.809 ns                ;
; 16.760 ns ; 245.52 MHz ( period = 4.073 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.809 ns                ;
; 17.010 ns ; 261.57 MHz ( period = 3.823 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.560 ns                ;
; 17.010 ns ; 261.57 MHz ( period = 3.823 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.560 ns                ;
; 17.010 ns ; 261.57 MHz ( period = 3.823 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.560 ns                ;
; 17.010 ns ; 261.57 MHz ( period = 3.823 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.560 ns                ;
; 17.010 ns ; 261.57 MHz ( period = 3.823 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.560 ns                ;
; 17.010 ns ; 261.57 MHz ( period = 3.823 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.560 ns                ;
; 17.299 ns ; 282.97 MHz ( period = 3.534 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.270 ns                ;
; 17.299 ns ; 282.97 MHz ( period = 3.534 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.270 ns                ;
; 19.362 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.207 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -5.343 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.736 ns                 ;
; -5.331 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.748 ns                 ;
; -5.181 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.898 ns                 ;
; -5.174 ns                               ; rx_avail[8]                                                                                                                                            ; Tx_control_3[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.905 ns                 ;
; -5.170 ns                               ; q[12]                                                                                                                                                  ; q[13]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.909 ns                 ;
; -5.169 ns                               ; q[8]                                                                                                                                                   ; q[9]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.910 ns                 ;
; -5.165 ns                               ; q[5]                                                                                                                                                   ; q[6]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.914 ns                 ;
; -5.162 ns                               ; q[1]                                                                                                                                                   ; q[2]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.917 ns                 ;
; -5.160 ns                               ; rx_avail[6]                                                                                                                                            ; Tx_control_3[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.919 ns                 ;
; -5.150 ns                               ; q[10]                                                                                                                                                  ; q[11]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 0.929 ns                 ;
; -5.040 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.110 ns                   ; 1.070 ns                 ;
; -5.033 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.077 ns                   ; 1.044 ns                 ;
; -4.912 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 1.167 ns                 ;
; -4.875 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.110 ns                   ; 1.235 ns                 ;
; -4.849 ns                               ; q[13]                                                                                                                                                  ; q[14]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.078 ns                   ; 1.229 ns                 ;
; -4.498 ns                               ; q[2]                                                                                                                                                   ; q[3]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.080 ns                   ; 1.582 ns                 ;
; -4.489 ns                               ; q[9]                                                                                                                                                   ; q[10]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.080 ns                   ; 1.591 ns                 ;
; -4.352 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.193 ns                   ; 1.841 ns                 ;
; -4.349 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 1.848 ns                 ;
; -4.348 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 1.731 ns                 ;
; -4.346 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 1.851 ns                 ;
; -4.323 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.201 ns                   ; 1.878 ns                 ;
; -4.322 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 1.877 ns                 ;
; -4.322 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 1.875 ns                 ;
; -4.319 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 1.880 ns                 ;
; -4.318 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.201 ns                   ; 1.883 ns                 ;
; -4.311 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 1.886 ns                 ;
; -4.284 ns                               ; register[5]                                                                                                                                            ; register[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 1.795 ns                 ;
; -4.198 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 1.881 ns                 ;
; -4.159 ns                               ; AD_state[6]                                                                                                                                            ; register[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.083 ns                   ; 1.924 ns                 ;
; -4.137 ns                               ; AD_state[6]                                                                                                                                            ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.076 ns                   ; 1.939 ns                 ;
; -4.105 ns                               ; AD_state[6]                                                                                                                                            ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 1.976 ns                 ;
; -4.105 ns                               ; AD_state[6]                                                                                                                                            ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 1.976 ns                 ;
; -4.098 ns                               ; q[4]                                                                                                                                                   ; q[5]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.085 ns                   ; 1.987 ns                 ;
; -4.096 ns                               ; AD_state[6]                                                                                                                                            ; register[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.087 ns                   ; 1.991 ns                 ;
; -4.096 ns                               ; AD_state[6]                                                                                                                                            ; register[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.087 ns                   ; 1.991 ns                 ;
; -4.096 ns                               ; AD_state[6]                                                                                                                                            ; register[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.087 ns                   ; 1.991 ns                 ;
; -4.096 ns                               ; AD_state[6]                                                                                                                                            ; register[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.087 ns                   ; 1.991 ns                 ;
; -4.062 ns                               ; AD_state[6]                                                                                                                                            ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.073 ns                   ; 2.011 ns                 ;
; -4.027 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 2.172 ns                 ;
; -4.004 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 2.195 ns                 ;
; -3.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 2.211 ns                 ;
; -3.985 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.196 ns                   ; 2.211 ns                 ;
; -3.982 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 2.215 ns                 ;
; -3.972 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.196 ns                   ; 2.224 ns                 ;
; -3.937 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 2.260 ns                 ;
; -3.937 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 2.262 ns                 ;
; -3.929 ns                               ; AD_state[6]                                                                                                                                            ; Tx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.070 ns                   ; 2.141 ns                 ;
; -3.925 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.188 ns                   ; 2.263 ns                 ;
; -3.923 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.156 ns                 ;
; -3.909 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.196 ns                   ; 2.287 ns                 ;
; -3.905 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.198 ns                   ; 2.293 ns                 ;
; -3.900 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.179 ns                 ;
; -3.890 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 2.309 ns                 ;
; -3.882 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.196 ns                   ; 2.314 ns                 ;
; -3.878 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_q[15]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 0.744 ns                 ;
; -3.877 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_q[5]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 0.745 ns                 ;
; -3.875 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_q[10]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 0.747 ns                 ;
; -3.873 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[10]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 0.749 ns                 ;
; -3.847 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.196 ns                   ; 2.349 ns                 ;
; -3.837 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.242 ns                 ;
; -3.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.265 ns                 ;
; -3.751 ns                               ; q[11]                                                                                                                                                  ; q[12]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.066 ns                   ; 2.315 ns                 ;
; -3.751 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.328 ns                 ;
; -3.741 ns                               ; AD_state[6]                                                                                                                                            ; register[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.082 ns                   ; 2.341 ns                 ;
; -3.741 ns                               ; AD_state[6]                                                                                                                                            ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.082 ns                   ; 2.341 ns                 ;
; -3.721 ns                               ; q[7]                                                                                                                                                   ; q[8]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.088 ns                   ; 2.367 ns                 ;
; -3.721 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_q[14]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 0.901 ns                 ;
; -3.717 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_q[12]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 0.905 ns                 ;
; -3.699 ns                               ; AD_state[6]                                                                                                                                            ; register[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.075 ns                   ; 2.376 ns                 ;
; -3.691 ns                               ; AD_state[6]                                                                                                                                            ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.070 ns                   ; 2.379 ns                 ;
; -3.691 ns                               ; AD_state[6]                                                                                                                                            ; register[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.070 ns                   ; 2.379 ns                 ;
; -3.665 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.414 ns                 ;
; -3.656 ns                               ; q[14]                                                                                                                                                  ; q[15]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.083 ns                   ; 2.427 ns                 ;
; -3.650 ns                               ; AD_state[4]                                                                                                                                            ; register[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.087 ns                   ; 2.437 ns                 ;
; -3.638 ns                               ; q[3]                                                                                                                                                   ; q[4]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.441 ns                 ;
; -3.633 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 2.564 ns                 ;
; -3.623 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 2.574 ns                 ;
; -3.622 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 2.575 ns                 ;
; -3.604 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.193 ns                   ; 2.589 ns                 ;
; -3.599 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.193 ns                   ; 2.594 ns                 ;
; -3.592 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.195 ns                   ; 2.603 ns                 ;
; -3.587 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.188 ns                   ; 2.601 ns                 ;
; -3.586 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.183 ns                   ; 2.597 ns                 ;
; -3.581 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.188 ns                   ; 2.607 ns                 ;
; -3.580 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.183 ns                   ; 2.603 ns                 ;
; -3.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.500 ns                 ;
; -3.564 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 2.635 ns                 ;
; -3.561 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.175 ns                   ; 2.614 ns                 ;
; -3.560 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.193 ns                   ; 2.633 ns                 ;
; -3.560 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.183 ns                   ; 2.623 ns                 ;
; -3.553 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.183 ns                   ; 2.630 ns                 ;
; -3.550 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.183 ns                   ; 2.633 ns                 ;
; -3.549 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.175 ns                   ; 2.626 ns                 ;
; -3.547 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.185 ns                   ; 2.638 ns                 ;
; -3.546 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.175 ns                   ; 2.629 ns                 ;
; -3.545 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.177 ns                   ; 2.632 ns                 ;
; -3.535 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.175 ns                   ; 2.640 ns                 ;
; -3.534 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.193 ns                   ; 2.659 ns                 ;
; -3.522 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 2.675 ns                 ;
; -3.513 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.188 ns                   ; 2.675 ns                 ;
; -3.504 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 2.577 ns                 ;
; -3.499 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.185 ns                   ; 2.686 ns                 ;
; -3.493 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.586 ns                 ;
; -3.407 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.672 ns                 ;
; -3.371 ns                               ; CCstate.00                                                                                                                                             ; CCcount[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.251 ns                 ;
; -3.371 ns                               ; CCstate.00                                                                                                                                             ; CCcount[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.251 ns                 ;
; -3.371 ns                               ; CCstate.00                                                                                                                                             ; CCcount[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.251 ns                 ;
; -3.366 ns                               ; AD_state[6]                                                                                                                                            ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.091 ns                   ; 2.725 ns                 ;
; -3.328 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 2.753 ns                 ;
; -3.307 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.315 ns                 ;
; -3.301 ns                               ; q[0]                                                                                                                                                   ; q[1]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.068 ns                   ; 2.767 ns                 ;
; -3.291 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00001_OTERM9                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.331 ns                 ;
; -3.288 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00010                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.334 ns                 ;
; -3.265 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 2.814 ns                 ;
; -3.257 ns                               ; debounce:de_dash|clean_pb                                                                                                                              ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.716 ns                  ; 10.459 ns                ;
; -3.242 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 2.839 ns                 ;
; -3.210 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.197 ns                   ; 2.987 ns                 ;
; -3.183 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.190 ns                   ; 3.007 ns                 ;
; -3.156 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 2.925 ns                 ;
; -3.139 ns                               ; q[6]                                                                                                                                                   ; q[7]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.065 ns                   ; 2.926 ns                 ;
; -3.138 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.190 ns                   ; 3.052 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.047 ns                   ; 2.913 ns                 ;
; -3.133 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[11]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[11]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.605 ns                   ; 1.472 ns                 ;
; -3.132 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.195 ns                   ; 3.063 ns                 ;
; -3.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 3.074 ns                 ;
; -3.119 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.199 ns                   ; 3.080 ns                 ;
; -3.111 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_data[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.621 ns                   ; 1.510 ns                 ;
; -3.080 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.193 ns                   ; 3.113 ns                 ;
; -3.077 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.614 ns                   ; 1.537 ns                 ;
; -3.072 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_data[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.625 ns                   ; 1.553 ns                 ;
; -3.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 3.011 ns                 ;
; -3.066 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[2]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.621 ns                   ; 1.555 ns                 ;
; -3.066 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.556 ns                 ;
; -3.064 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[12]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[12]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.621 ns                   ; 1.557 ns                 ;
; -3.063 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.559 ns                 ;
; -3.063 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.559 ns                 ;
; -3.063 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.559 ns                 ;
; -3.062 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_data[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.621 ns                   ; 1.559 ns                 ;
; -3.054 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.183 ns                   ; 3.129 ns                 ;
; -3.051 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.621 ns                   ; 1.570 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.577 ns                 ;
; -3.045 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 3.036 ns                 ;
; -3.029 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.074 ns                   ; 3.045 ns                 ;
; -3.001 ns                               ; Tx_q[3]                                                                                                                                                ; Tx_data[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.614 ns                   ; 1.613 ns                 ;
; -2.984 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 3.097 ns                 ;
; -2.930 ns                               ; AD_state[6]                                                                                                                                            ; register[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.069 ns                   ; 3.139 ns                 ;
; -2.898 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 3.183 ns                 ;
; -2.845 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.673 ns                   ; 2.828 ns                 ;
; -2.819 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 3.262 ns                 ;
; -2.812 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.081 ns                   ; 3.269 ns                 ;
; -2.699 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 3.380 ns                 ;
; -2.660 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 1.962 ns                 ;
; -2.652 ns                               ; AD_state[0]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.079 ns                   ; 3.427 ns                 ;
; -2.650 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[12]                                                                                                              ; I2SAudioOut:I2SIQO|data[12]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.631 ns                   ; 1.981 ns                 ;
; -2.645 ns                               ; CCstate.00                                                                                                                                             ; CCcount[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.624 ns                   ; 1.979 ns                 ;
; -2.645 ns                               ; CCstate.00                                                                                                                                             ; CCcount[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.624 ns                   ; 1.979 ns                 ;
; -2.635 ns                               ; CCstate.00                                                                                                                                             ; CCcount[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.621 ns                   ; 1.986 ns                 ;
; -2.635 ns                               ; CCstate.00                                                                                                                                             ; CCcount[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.621 ns                   ; 1.986 ns                 ;
; -2.632 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.983 ns                 ;
; -2.632 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.983 ns                 ;
; -2.632 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.983 ns                 ;
; -2.632 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.983 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.625 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 1.990 ns                 ;
; -2.609 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 2.006 ns                 ;
; -2.591 ns                               ; I2SAudioOut:I2SAO|local_right_sample[5]                                                                                                                ; I2SAudioOut:I2SAO|data[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.615 ns                   ; 2.024 ns                 ;
; -2.586 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.674 ns                   ; 3.088 ns                 ;
; -2.581 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.076 ns                   ; 3.495 ns                 ;
; -2.574 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.622 ns                   ; 2.048 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -3.241 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.736 ns                 ;
; -3.229 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.748 ns                 ;
; -3.079 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.898 ns                 ;
; -3.072 ns                               ; rx_avail[8]                                                                                                                                            ; Tx_control_3[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.905 ns                 ;
; -3.068 ns                               ; q[12]                                                                                                                                                  ; q[13]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.909 ns                 ;
; -3.067 ns                               ; q[8]                                                                                                                                                   ; q[9]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.910 ns                 ;
; -3.063 ns                               ; q[5]                                                                                                                                                   ; q[6]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.914 ns                 ;
; -3.060 ns                               ; q[1]                                                                                                                                                   ; q[2]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.917 ns                 ;
; -3.058 ns                               ; rx_avail[6]                                                                                                                                            ; Tx_control_3[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.919 ns                 ;
; -3.048 ns                               ; q[10]                                                                                                                                                  ; q[11]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 0.929 ns                 ;
; -2.938 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.008 ns                   ; 1.070 ns                 ;
; -2.931 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.975 ns                   ; 1.044 ns                 ;
; -2.810 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 1.167 ns                 ;
; -2.773 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.008 ns                   ; 1.235 ns                 ;
; -2.747 ns                               ; q[13]                                                                                                                                                  ; q[14]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.976 ns                   ; 1.229 ns                 ;
; -2.396 ns                               ; q[2]                                                                                                                                                   ; q[3]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.978 ns                   ; 1.582 ns                 ;
; -2.387 ns                               ; q[9]                                                                                                                                                   ; q[10]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.978 ns                   ; 1.591 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.091 ns                   ; 1.841 ns                 ;
; -2.247 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 1.848 ns                 ;
; -2.246 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 1.731 ns                 ;
; -2.244 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 1.851 ns                 ;
; -2.221 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.099 ns                   ; 1.878 ns                 ;
; -2.220 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 1.877 ns                 ;
; -2.220 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 1.875 ns                 ;
; -2.217 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 1.880 ns                 ;
; -2.216 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.099 ns                   ; 1.883 ns                 ;
; -2.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 1.886 ns                 ;
; -2.182 ns                               ; register[5]                                                                                                                                            ; register[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 1.795 ns                 ;
; -2.096 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 1.881 ns                 ;
; -2.057 ns                               ; AD_state[6]                                                                                                                                            ; register[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.981 ns                   ; 1.924 ns                 ;
; -2.035 ns                               ; AD_state[6]                                                                                                                                            ; register[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.974 ns                   ; 1.939 ns                 ;
; -2.003 ns                               ; AD_state[6]                                                                                                                                            ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 1.976 ns                 ;
; -2.003 ns                               ; AD_state[6]                                                                                                                                            ; register[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 1.976 ns                 ;
; -1.996 ns                               ; q[4]                                                                                                                                                   ; q[5]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.983 ns                   ; 1.987 ns                 ;
; -1.994 ns                               ; AD_state[6]                                                                                                                                            ; register[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 1.991 ns                 ;
; -1.994 ns                               ; AD_state[6]                                                                                                                                            ; register[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 1.991 ns                 ;
; -1.994 ns                               ; AD_state[6]                                                                                                                                            ; register[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 1.991 ns                 ;
; -1.994 ns                               ; AD_state[6]                                                                                                                                            ; register[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 1.991 ns                 ;
; -1.960 ns                               ; AD_state[6]                                                                                                                                            ; register[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.971 ns                   ; 2.011 ns                 ;
; -1.925 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 2.172 ns                 ;
; -1.902 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 2.195 ns                 ;
; -1.886 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 2.211 ns                 ;
; -1.883 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.094 ns                   ; 2.211 ns                 ;
; -1.880 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 2.215 ns                 ;
; -1.870 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.094 ns                   ; 2.224 ns                 ;
; -1.835 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 2.260 ns                 ;
; -1.835 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 2.262 ns                 ;
; -1.827 ns                               ; AD_state[6]                                                                                                                                            ; Tx_fifo_enable                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.968 ns                   ; 2.141 ns                 ;
; -1.823 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.086 ns                   ; 2.263 ns                 ;
; -1.821 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.156 ns                 ;
; -1.807 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.094 ns                   ; 2.287 ns                 ;
; -1.803 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.096 ns                   ; 2.293 ns                 ;
; -1.798 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.179 ns                 ;
; -1.788 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 2.309 ns                 ;
; -1.780 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.094 ns                   ; 2.314 ns                 ;
; -1.776 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_q[15]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 0.744 ns                 ;
; -1.775 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_q[5]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 0.745 ns                 ;
; -1.773 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_q[10]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 0.747 ns                 ;
; -1.771 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[10]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 0.749 ns                 ;
; -1.745 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.094 ns                   ; 2.349 ns                 ;
; -1.735 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.242 ns                 ;
; -1.712 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.265 ns                 ;
; -1.649 ns                               ; q[11]                                                                                                                                                  ; q[12]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.964 ns                   ; 2.315 ns                 ;
; -1.649 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.328 ns                 ;
; -1.639 ns                               ; AD_state[6]                                                                                                                                            ; register[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.980 ns                   ; 2.341 ns                 ;
; -1.639 ns                               ; AD_state[6]                                                                                                                                            ; register[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.980 ns                   ; 2.341 ns                 ;
; -1.619 ns                               ; q[7]                                                                                                                                                   ; q[8]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 2.367 ns                 ;
; -1.619 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_q[14]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 0.901 ns                 ;
; -1.615 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_q[12]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 0.905 ns                 ;
; -1.597 ns                               ; AD_state[6]                                                                                                                                            ; register[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.973 ns                   ; 2.376 ns                 ;
; -1.589 ns                               ; AD_state[6]                                                                                                                                            ; register[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.968 ns                   ; 2.379 ns                 ;
; -1.589 ns                               ; AD_state[6]                                                                                                                                            ; register[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.968 ns                   ; 2.379 ns                 ;
; -1.563 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.414 ns                 ;
; -1.554 ns                               ; q[14]                                                                                                                                                  ; q[15]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.981 ns                   ; 2.427 ns                 ;
; -1.548 ns                               ; AD_state[4]                                                                                                                                            ; register[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 2.437 ns                 ;
; -1.536 ns                               ; q[3]                                                                                                                                                   ; q[4]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.441 ns                 ;
; -1.531 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 2.564 ns                 ;
; -1.521 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 2.574 ns                 ;
; -1.520 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 2.575 ns                 ;
; -1.502 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.091 ns                   ; 2.589 ns                 ;
; -1.497 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.091 ns                   ; 2.594 ns                 ;
; -1.490 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.093 ns                   ; 2.603 ns                 ;
; -1.485 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.086 ns                   ; 2.601 ns                 ;
; -1.484 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.081 ns                   ; 2.597 ns                 ;
; -1.479 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.086 ns                   ; 2.607 ns                 ;
; -1.478 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.081 ns                   ; 2.603 ns                 ;
; -1.477 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.500 ns                 ;
; -1.462 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 2.635 ns                 ;
; -1.459 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.073 ns                   ; 2.614 ns                 ;
; -1.458 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.091 ns                   ; 2.633 ns                 ;
; -1.458 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.081 ns                   ; 2.623 ns                 ;
; -1.451 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.081 ns                   ; 2.630 ns                 ;
; -1.448 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.081 ns                   ; 2.633 ns                 ;
; -1.447 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.073 ns                   ; 2.626 ns                 ;
; -1.445 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.083 ns                   ; 2.638 ns                 ;
; -1.444 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.073 ns                   ; 2.629 ns                 ;
; -1.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.075 ns                   ; 2.632 ns                 ;
; -1.433 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.073 ns                   ; 2.640 ns                 ;
; -1.432 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.091 ns                   ; 2.659 ns                 ;
; -1.420 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 2.675 ns                 ;
; -1.411 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.086 ns                   ; 2.675 ns                 ;
; -1.402 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 2.577 ns                 ;
; -1.397 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.083 ns                   ; 2.686 ns                 ;
; -1.391 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.586 ns                 ;
; -1.305 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.672 ns                 ;
; -1.269 ns                               ; CCstate.00                                                                                                                                             ; CCcount[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.251 ns                 ;
; -1.269 ns                               ; CCstate.00                                                                                                                                             ; CCcount[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.251 ns                 ;
; -1.269 ns                               ; CCstate.00                                                                                                                                             ; CCcount[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.251 ns                 ;
; -1.264 ns                               ; AD_state[6]                                                                                                                                            ; register[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.989 ns                   ; 2.725 ns                 ;
; -1.226 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 2.753 ns                 ;
; -1.205 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.315 ns                 ;
; -1.199 ns                               ; q[0]                                                                                                                                                   ; q[1]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.966 ns                   ; 2.767 ns                 ;
; -1.189 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00001_OTERM9                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.331 ns                 ;
; -1.186 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00010                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.334 ns                 ;
; -1.163 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 2.814 ns                 ;
; -1.140 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 2.839 ns                 ;
; -1.108 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.095 ns                   ; 2.987 ns                 ;
; -1.081 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.088 ns                   ; 3.007 ns                 ;
; -1.054 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 2.925 ns                 ;
; -1.037 ns                               ; q[6]                                                                                                                                                   ; q[7]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.963 ns                   ; 2.926 ns                 ;
; -1.036 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.088 ns                   ; 3.052 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.945 ns                   ; 2.913 ns                 ;
; -1.031 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[11]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.503 ns                   ; 1.472 ns                 ;
; -1.030 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.093 ns                   ; 3.063 ns                 ;
; -1.023 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 3.074 ns                 ;
; -1.017 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 3.080 ns                 ;
; -1.009 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_data[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.519 ns                   ; 1.510 ns                 ;
; -0.978 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.091 ns                   ; 3.113 ns                 ;
; -0.975 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.512 ns                   ; 1.537 ns                 ;
; -0.970 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_data[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.523 ns                   ; 1.553 ns                 ;
; -0.968 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 3.011 ns                 ;
; -0.964 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[2]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.519 ns                   ; 1.555 ns                 ;
; -0.964 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.556 ns                 ;
; -0.962 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[12]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[12]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.519 ns                   ; 1.557 ns                 ;
; -0.961 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.559 ns                 ;
; -0.961 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.559 ns                 ;
; -0.961 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.559 ns                 ;
; -0.960 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_data[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.519 ns                   ; 1.559 ns                 ;
; -0.952 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.081 ns                   ; 3.129 ns                 ;
; -0.949 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.519 ns                   ; 1.570 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.577 ns                 ;
; -0.943 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 3.036 ns                 ;
; -0.927 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.972 ns                   ; 3.045 ns                 ;
; -0.899 ns                               ; Tx_q[3]                                                                                                                                                ; Tx_data[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.512 ns                   ; 1.613 ns                 ;
; -0.882 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 3.097 ns                 ;
; -0.828 ns                               ; AD_state[6]                                                                                                                                            ; register[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 3.139 ns                 ;
; -0.796 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 3.183 ns                 ;
; -0.743 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.571 ns                   ; 2.828 ns                 ;
; -0.717 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 3.262 ns                 ;
; -0.710 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.979 ns                   ; 3.269 ns                 ;
; -0.597 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 3.380 ns                 ;
; -0.558 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 1.962 ns                 ;
; -0.550 ns                               ; AD_state[0]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.977 ns                   ; 3.427 ns                 ;
; -0.548 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[12]                                                                                                              ; I2SAudioOut:I2SIQO|data[12]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.529 ns                   ; 1.981 ns                 ;
; -0.543 ns                               ; CCstate.00                                                                                                                                             ; CCcount[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.522 ns                   ; 1.979 ns                 ;
; -0.543 ns                               ; CCstate.00                                                                                                                                             ; CCcount[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.522 ns                   ; 1.979 ns                 ;
; -0.533 ns                               ; CCstate.00                                                                                                                                             ; CCcount[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.519 ns                   ; 1.986 ns                 ;
; -0.533 ns                               ; CCstate.00                                                                                                                                             ; CCcount[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.519 ns                   ; 1.986 ns                 ;
; -0.530 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.983 ns                 ;
; -0.530 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.983 ns                 ;
; -0.530 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.983 ns                 ;
; -0.530 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.983 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.523 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 1.990 ns                 ;
; -0.507 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 2.006 ns                 ;
; -0.489 ns                               ; I2SAudioOut:I2SAO|local_right_sample[5]                                                                                                                ; I2SAudioOut:I2SAO|data[5]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.513 ns                   ; 2.024 ns                 ;
; -0.484 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.572 ns                   ; 3.088 ns                 ;
; -0.479 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.974 ns                   ; 3.495 ns                 ;
; -0.472 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 2.048 ns                 ;
; -0.465 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.520 ns                   ; 2.055 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -2.652 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.736 ns                 ;
; -2.640 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.748 ns                 ;
; -2.490 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.898 ns                 ;
; -2.483 ns                               ; rx_avail[8]                                                                                                                                            ; Tx_control_3[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.905 ns                 ;
; -2.479 ns                               ; q[12]                                                                                                                                                  ; q[13]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.909 ns                 ;
; -2.478 ns                               ; q[8]                                                                                                                                                   ; q[9]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.910 ns                 ;
; -2.474 ns                               ; q[5]                                                                                                                                                   ; q[6]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.914 ns                 ;
; -2.471 ns                               ; q[1]                                                                                                                                                   ; q[2]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.917 ns                 ;
; -2.469 ns                               ; rx_avail[6]                                                                                                                                            ; Tx_control_3[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.919 ns                 ;
; -2.459 ns                               ; q[10]                                                                                                                                                  ; q[11]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 0.929 ns                 ;
; -2.349 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.419 ns                   ; 1.070 ns                 ;
; -2.342 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.386 ns                   ; 1.044 ns                 ;
; -2.221 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 1.167 ns                 ;
; -2.184 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.419 ns                   ; 1.235 ns                 ;
; -2.158 ns                               ; q[13]                                                                                                                                                  ; q[14]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.387 ns                   ; 1.229 ns                 ;
; -1.807 ns                               ; q[2]                                                                                                                                                   ; q[3]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.389 ns                   ; 1.582 ns                 ;
; -1.798 ns                               ; q[9]                                                                                                                                                   ; q[10]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.389 ns                   ; 1.591 ns                 ;
; -1.661 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.502 ns                   ; 1.841 ns                 ;
; -1.658 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 1.848 ns                 ;
; -1.657 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 1.731 ns                 ;
; -1.655 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 1.851 ns                 ;
; -1.632 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.510 ns                   ; 1.878 ns                 ;
; -1.631 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 1.877 ns                 ;
; -1.631 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 1.875 ns                 ;
; -1.628 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 1.880 ns                 ;
; -1.627 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.510 ns                   ; 1.883 ns                 ;
; -1.620 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 1.886 ns                 ;
; -1.593 ns                               ; register[5]                                                                                                                                            ; register[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 1.795 ns                 ;
; -1.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 1.881 ns                 ;
; -1.468 ns                               ; AD_state[6]                                                                                                                                            ; register[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.392 ns                   ; 1.924 ns                 ;
; -1.446 ns                               ; AD_state[6]                                                                                                                                            ; register[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 1.939 ns                 ;
; -1.414 ns                               ; AD_state[6]                                                                                                                                            ; register[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 1.976 ns                 ;
; -1.414 ns                               ; AD_state[6]                                                                                                                                            ; register[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 1.976 ns                 ;
; -1.407 ns                               ; q[4]                                                                                                                                                   ; q[5]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.394 ns                   ; 1.987 ns                 ;
; -1.405 ns                               ; AD_state[6]                                                                                                                                            ; register[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.396 ns                   ; 1.991 ns                 ;
; -1.405 ns                               ; AD_state[6]                                                                                                                                            ; register[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.396 ns                   ; 1.991 ns                 ;
; -1.405 ns                               ; AD_state[6]                                                                                                                                            ; register[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.396 ns                   ; 1.991 ns                 ;
; -1.405 ns                               ; AD_state[6]                                                                                                                                            ; register[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.396 ns                   ; 1.991 ns                 ;
; -1.371 ns                               ; AD_state[6]                                                                                                                                            ; register[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.382 ns                   ; 2.011 ns                 ;
; -1.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 2.172 ns                 ;
; -1.313 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 2.195 ns                 ;
; -1.297 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 2.211 ns                 ;
; -1.294 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.505 ns                   ; 2.211 ns                 ;
; -1.291 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 2.215 ns                 ;
; -1.281 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.505 ns                   ; 2.224 ns                 ;
; -1.246 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 2.260 ns                 ;
; -1.246 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 2.262 ns                 ;
; -1.238 ns                               ; AD_state[6]                                                                                                                                            ; Tx_fifo_enable                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.379 ns                   ; 2.141 ns                 ;
; -1.234 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.497 ns                   ; 2.263 ns                 ;
; -1.232 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.156 ns                 ;
; -1.218 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.505 ns                   ; 2.287 ns                 ;
; -1.214 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.507 ns                   ; 2.293 ns                 ;
; -1.209 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.179 ns                 ;
; -1.199 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 2.309 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.505 ns                   ; 2.314 ns                 ;
; -1.187 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_q[15]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 0.744 ns                 ;
; -1.186 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_q[5]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 0.745 ns                 ;
; -1.184 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_q[10]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 0.747 ns                 ;
; -1.182 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[10]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 0.749 ns                 ;
; -1.156 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.505 ns                   ; 2.349 ns                 ;
; -1.146 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.242 ns                 ;
; -1.123 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.265 ns                 ;
; -1.060 ns                               ; q[11]                                                                                                                                                  ; q[12]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.375 ns                   ; 2.315 ns                 ;
; -1.060 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.328 ns                 ;
; -1.050 ns                               ; AD_state[6]                                                                                                                                            ; register[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.391 ns                   ; 2.341 ns                 ;
; -1.050 ns                               ; AD_state[6]                                                                                                                                            ; register[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.391 ns                   ; 2.341 ns                 ;
; -1.030 ns                               ; q[7]                                                                                                                                                   ; q[8]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.397 ns                   ; 2.367 ns                 ;
; -1.030 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_q[14]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 0.901 ns                 ;
; -1.026 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_q[12]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 0.905 ns                 ;
; -1.008 ns                               ; AD_state[6]                                                                                                                                            ; register[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.376 ns                 ;
; -1.000 ns                               ; AD_state[6]                                                                                                                                            ; register[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.379 ns                   ; 2.379 ns                 ;
; -1.000 ns                               ; AD_state[6]                                                                                                                                            ; register[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.379 ns                   ; 2.379 ns                 ;
; -0.974 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.414 ns                 ;
; -0.965 ns                               ; q[14]                                                                                                                                                  ; q[15]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.392 ns                   ; 2.427 ns                 ;
; -0.959 ns                               ; AD_state[4]                                                                                                                                            ; register[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.396 ns                   ; 2.437 ns                 ;
; -0.947 ns                               ; q[3]                                                                                                                                                   ; q[4]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.441 ns                 ;
; -0.942 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 2.564 ns                 ;
; -0.932 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 2.574 ns                 ;
; -0.931 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 2.575 ns                 ;
; -0.913 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.502 ns                   ; 2.589 ns                 ;
; -0.908 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.502 ns                   ; 2.594 ns                 ;
; -0.901 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.504 ns                   ; 2.603 ns                 ;
; -0.896 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.497 ns                   ; 2.601 ns                 ;
; -0.895 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.492 ns                   ; 2.597 ns                 ;
; -0.890 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.497 ns                   ; 2.607 ns                 ;
; -0.889 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.492 ns                   ; 2.603 ns                 ;
; -0.888 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.500 ns                 ;
; -0.873 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 2.635 ns                 ;
; -0.870 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.484 ns                   ; 2.614 ns                 ;
; -0.869 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.502 ns                   ; 2.633 ns                 ;
; -0.869 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.492 ns                   ; 2.623 ns                 ;
; -0.862 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.492 ns                   ; 2.630 ns                 ;
; -0.859 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.492 ns                   ; 2.633 ns                 ;
; -0.858 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.484 ns                   ; 2.626 ns                 ;
; -0.856 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.494 ns                   ; 2.638 ns                 ;
; -0.855 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.484 ns                   ; 2.629 ns                 ;
; -0.854 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.486 ns                   ; 2.632 ns                 ;
; -0.844 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.484 ns                   ; 2.640 ns                 ;
; -0.843 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.502 ns                   ; 2.659 ns                 ;
; -0.831 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 2.675 ns                 ;
; -0.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.497 ns                   ; 2.675 ns                 ;
; -0.813 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 2.577 ns                 ;
; -0.808 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.494 ns                   ; 2.686 ns                 ;
; -0.802 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.586 ns                 ;
; -0.716 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.672 ns                 ;
; -0.680 ns                               ; CCstate.00                                                                                                                                             ; CCcount[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.251 ns                 ;
; -0.680 ns                               ; CCstate.00                                                                                                                                             ; CCcount[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.251 ns                 ;
; -0.680 ns                               ; CCstate.00                                                                                                                                             ; CCcount[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.251 ns                 ;
; -0.675 ns                               ; AD_state[6]                                                                                                                                            ; register[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.400 ns                   ; 2.725 ns                 ;
; -0.637 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 2.753 ns                 ;
; -0.616 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.315 ns                 ;
; -0.610 ns                               ; q[0]                                                                                                                                                   ; q[1]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.377 ns                   ; 2.767 ns                 ;
; -0.600 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00001_OTERM9                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.331 ns                 ;
; -0.597 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00010                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.334 ns                 ;
; -0.574 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 2.814 ns                 ;
; -0.551 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 2.839 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.506 ns                   ; 2.987 ns                 ;
; -0.492 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.499 ns                   ; 3.007 ns                 ;
; -0.465 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 2.925 ns                 ;
; -0.448 ns                               ; q[6]                                                                                                                                                   ; q[7]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.374 ns                   ; 2.926 ns                 ;
; -0.447 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.499 ns                   ; 3.052 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.913 ns                 ;
; -0.442 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[11]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.914 ns                   ; 1.472 ns                 ;
; -0.441 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.504 ns                   ; 3.063 ns                 ;
; -0.434 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 3.074 ns                 ;
; -0.428 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.508 ns                   ; 3.080 ns                 ;
; -0.420 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_data[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.930 ns                   ; 1.510 ns                 ;
; -0.389 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.502 ns                   ; 3.113 ns                 ;
; -0.386 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.923 ns                   ; 1.537 ns                 ;
; -0.381 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_data[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.934 ns                   ; 1.553 ns                 ;
; -0.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 3.011 ns                 ;
; -0.375 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[2]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.930 ns                   ; 1.555 ns                 ;
; -0.375 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.556 ns                 ;
; -0.373 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[12]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[12]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.930 ns                   ; 1.557 ns                 ;
; -0.372 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.559 ns                 ;
; -0.372 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.559 ns                 ;
; -0.372 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.559 ns                 ;
; -0.371 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_data[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.930 ns                   ; 1.559 ns                 ;
; -0.363 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.492 ns                   ; 3.129 ns                 ;
; -0.360 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.930 ns                   ; 1.570 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.577 ns                 ;
; -0.354 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 3.036 ns                 ;
; -0.338 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.383 ns                   ; 3.045 ns                 ;
; -0.310 ns                               ; Tx_q[3]                                                                                                                                                ; Tx_data[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.923 ns                   ; 1.613 ns                 ;
; -0.293 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 3.097 ns                 ;
; -0.239 ns                               ; AD_state[6]                                                                                                                                            ; register[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.378 ns                   ; 3.139 ns                 ;
; -0.207 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 3.183 ns                 ;
; -0.154 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.982 ns                   ; 2.828 ns                 ;
; -0.128 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 3.262 ns                 ;
; -0.121 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.390 ns                   ; 3.269 ns                 ;
; -0.008 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 3.380 ns                 ;
; 0.031 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 1.962 ns                 ;
; 0.039 ns                                ; AD_state[0]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.388 ns                   ; 3.427 ns                 ;
; 0.041 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[12]                                                                                                              ; I2SAudioOut:I2SIQO|data[12]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.940 ns                   ; 1.981 ns                 ;
; 0.046 ns                                ; CCstate.00                                                                                                                                             ; CCcount[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.933 ns                   ; 1.979 ns                 ;
; 0.046 ns                                ; CCstate.00                                                                                                                                             ; CCcount[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.933 ns                   ; 1.979 ns                 ;
; 0.056 ns                                ; CCstate.00                                                                                                                                             ; CCcount[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.930 ns                   ; 1.986 ns                 ;
; 0.056 ns                                ; CCstate.00                                                                                                                                             ; CCcount[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.930 ns                   ; 1.986 ns                 ;
; 0.059 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.983 ns                 ;
; 0.059 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.983 ns                 ;
; 0.059 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.983 ns                 ;
; 0.059 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.983 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.066 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 1.990 ns                 ;
; 0.082 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 2.006 ns                 ;
; 0.100 ns                                ; I2SAudioOut:I2SAO|local_right_sample[5]                                                                                                                ; I2SAudioOut:I2SAO|data[5]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.924 ns                   ; 2.024 ns                 ;
; 0.105 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.983 ns                   ; 3.088 ns                 ;
; 0.110 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 3.495 ns                 ;
; 0.117 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 2.048 ns                 ;
; 0.124 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.931 ns                   ; 2.055 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -3.446 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.736 ns                 ;
; -3.434 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.748 ns                 ;
; -3.284 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.898 ns                 ;
; -3.277 ns                               ; rx_avail[8]                                                                                                                                            ; Tx_control_3[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.905 ns                 ;
; -3.273 ns                               ; q[12]                                                                                                                                                  ; q[13]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.909 ns                 ;
; -3.272 ns                               ; q[8]                                                                                                                                                   ; q[9]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.910 ns                 ;
; -3.268 ns                               ; q[5]                                                                                                                                                   ; q[6]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.914 ns                 ;
; -3.265 ns                               ; q[1]                                                                                                                                                   ; q[2]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.917 ns                 ;
; -3.263 ns                               ; rx_avail[6]                                                                                                                                            ; Tx_control_3[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.919 ns                 ;
; -3.253 ns                               ; q[10]                                                                                                                                                  ; q[11]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 0.929 ns                 ;
; -3.143 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.213 ns                   ; 1.070 ns                 ;
; -3.136 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.180 ns                   ; 1.044 ns                 ;
; -3.015 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 1.167 ns                 ;
; -2.978 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.213 ns                   ; 1.235 ns                 ;
; -2.952 ns                               ; q[13]                                                                                                                                                  ; q[14]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.181 ns                   ; 1.229 ns                 ;
; -2.601 ns                               ; q[2]                                                                                                                                                   ; q[3]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.183 ns                   ; 1.582 ns                 ;
; -2.592 ns                               ; q[9]                                                                                                                                                   ; q[10]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.183 ns                   ; 1.591 ns                 ;
; -2.455 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.296 ns                   ; 1.841 ns                 ;
; -2.452 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 1.848 ns                 ;
; -2.451 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 1.731 ns                 ;
; -2.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 1.851 ns                 ;
; -2.426 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.304 ns                   ; 1.878 ns                 ;
; -2.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 1.877 ns                 ;
; -2.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 1.875 ns                 ;
; -2.422 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 1.880 ns                 ;
; -2.421 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.304 ns                   ; 1.883 ns                 ;
; -2.414 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 1.886 ns                 ;
; -2.387 ns                               ; register[5]                                                                                                                                            ; register[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 1.795 ns                 ;
; -2.301 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 1.881 ns                 ;
; -2.262 ns                               ; AD_state[6]                                                                                                                                            ; register[10]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.186 ns                   ; 1.924 ns                 ;
; -2.240 ns                               ; AD_state[6]                                                                                                                                            ; register[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.179 ns                   ; 1.939 ns                 ;
; -2.208 ns                               ; AD_state[6]                                                                                                                                            ; register[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 1.976 ns                 ;
; -2.208 ns                               ; AD_state[6]                                                                                                                                            ; register[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 1.976 ns                 ;
; -2.201 ns                               ; q[4]                                                                                                                                                   ; q[5]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.188 ns                   ; 1.987 ns                 ;
; -2.199 ns                               ; AD_state[6]                                                                                                                                            ; register[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.190 ns                   ; 1.991 ns                 ;
; -2.199 ns                               ; AD_state[6]                                                                                                                                            ; register[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.190 ns                   ; 1.991 ns                 ;
; -2.199 ns                               ; AD_state[6]                                                                                                                                            ; register[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.190 ns                   ; 1.991 ns                 ;
; -2.199 ns                               ; AD_state[6]                                                                                                                                            ; register[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.190 ns                   ; 1.991 ns                 ;
; -2.165 ns                               ; AD_state[6]                                                                                                                                            ; register[15]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.176 ns                   ; 2.011 ns                 ;
; -2.130 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 2.172 ns                 ;
; -2.107 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 2.195 ns                 ;
; -2.091 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 2.211 ns                 ;
; -2.088 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.299 ns                   ; 2.211 ns                 ;
; -2.085 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.215 ns                 ;
; -2.075 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.299 ns                   ; 2.224 ns                 ;
; -2.040 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.260 ns                 ;
; -2.040 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 2.262 ns                 ;
; -2.032 ns                               ; AD_state[6]                                                                                                                                            ; Tx_fifo_enable                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.173 ns                   ; 2.141 ns                 ;
; -2.028 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.291 ns                   ; 2.263 ns                 ;
; -2.026 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.156 ns                 ;
; -2.012 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.299 ns                   ; 2.287 ns                 ;
; -2.008 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.301 ns                   ; 2.293 ns                 ;
; -2.003 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.179 ns                 ;
; -1.993 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 2.309 ns                 ;
; -1.985 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.299 ns                   ; 2.314 ns                 ;
; -1.981 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_q[15]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 0.744 ns                 ;
; -1.980 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_q[5]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 0.745 ns                 ;
; -1.978 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_q[10]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 0.747 ns                 ;
; -1.976 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[10]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[10]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 0.749 ns                 ;
; -1.950 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.299 ns                   ; 2.349 ns                 ;
; -1.940 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.242 ns                 ;
; -1.917 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.265 ns                 ;
; -1.854 ns                               ; q[11]                                                                                                                                                  ; q[12]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.169 ns                   ; 2.315 ns                 ;
; -1.854 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.328 ns                 ;
; -1.844 ns                               ; AD_state[6]                                                                                                                                            ; register[9]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.185 ns                   ; 2.341 ns                 ;
; -1.844 ns                               ; AD_state[6]                                                                                                                                            ; register[8]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.185 ns                   ; 2.341 ns                 ;
; -1.824 ns                               ; q[7]                                                                                                                                                   ; q[8]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.191 ns                   ; 2.367 ns                 ;
; -1.824 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_q[14]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 0.901 ns                 ;
; -1.820 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_q[12]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 0.905 ns                 ;
; -1.802 ns                               ; AD_state[6]                                                                                                                                            ; register[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.178 ns                   ; 2.376 ns                 ;
; -1.794 ns                               ; AD_state[6]                                                                                                                                            ; register[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.173 ns                   ; 2.379 ns                 ;
; -1.794 ns                               ; AD_state[6]                                                                                                                                            ; register[12]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.173 ns                   ; 2.379 ns                 ;
; -1.768 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.414 ns                 ;
; -1.759 ns                               ; q[14]                                                                                                                                                  ; q[15]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.186 ns                   ; 2.427 ns                 ;
; -1.753 ns                               ; AD_state[4]                                                                                                                                            ; register[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.190 ns                   ; 2.437 ns                 ;
; -1.741 ns                               ; q[3]                                                                                                                                                   ; q[4]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.441 ns                 ;
; -1.736 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.564 ns                 ;
; -1.726 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.574 ns                 ;
; -1.725 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.575 ns                 ;
; -1.707 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.296 ns                   ; 2.589 ns                 ;
; -1.702 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.296 ns                   ; 2.594 ns                 ;
; -1.695 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.298 ns                   ; 2.603 ns                 ;
; -1.690 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.291 ns                   ; 2.601 ns                 ;
; -1.689 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.286 ns                   ; 2.597 ns                 ;
; -1.684 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.291 ns                   ; 2.607 ns                 ;
; -1.683 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.286 ns                   ; 2.603 ns                 ;
; -1.682 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.500 ns                 ;
; -1.667 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 2.635 ns                 ;
; -1.664 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.278 ns                   ; 2.614 ns                 ;
; -1.663 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.296 ns                   ; 2.633 ns                 ;
; -1.663 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.286 ns                   ; 2.623 ns                 ;
; -1.656 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.286 ns                   ; 2.630 ns                 ;
; -1.653 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.286 ns                   ; 2.633 ns                 ;
; -1.652 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.278 ns                   ; 2.626 ns                 ;
; -1.650 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.288 ns                   ; 2.638 ns                 ;
; -1.649 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.278 ns                   ; 2.629 ns                 ;
; -1.648 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.280 ns                   ; 2.632 ns                 ;
; -1.638 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.278 ns                   ; 2.640 ns                 ;
; -1.637 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.296 ns                   ; 2.659 ns                 ;
; -1.625 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.675 ns                 ;
; -1.616 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.291 ns                   ; 2.675 ns                 ;
; -1.607 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 2.577 ns                 ;
; -1.602 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.288 ns                   ; 2.686 ns                 ;
; -1.596 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.586 ns                 ;
; -1.510 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.672 ns                 ;
; -1.474 ns                               ; CCstate.00                                                                                                                                             ; CCcount[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.251 ns                 ;
; -1.474 ns                               ; CCstate.00                                                                                                                                             ; CCcount[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.251 ns                 ;
; -1.474 ns                               ; CCstate.00                                                                                                                                             ; CCcount[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.251 ns                 ;
; -1.469 ns                               ; AD_state[6]                                                                                                                                            ; register[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.194 ns                   ; 2.725 ns                 ;
; -1.431 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 2.753 ns                 ;
; -1.410 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.315 ns                 ;
; -1.404 ns                               ; q[0]                                                                                                                                                   ; q[1]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.171 ns                   ; 2.767 ns                 ;
; -1.394 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00001_OTERM9                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.331 ns                 ;
; -1.391 ns                               ; state_PWM.00000_OTERM1                                                                                                                                 ; state_PWM.00010                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.334 ns                 ;
; -1.368 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 2.814 ns                 ;
; -1.345 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 2.839 ns                 ;
; -1.313 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.987 ns                 ;
; -1.286 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.293 ns                   ; 3.007 ns                 ;
; -1.259 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 2.925 ns                 ;
; -1.242 ns                               ; q[6]                                                                                                                                                   ; q[7]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.168 ns                   ; 2.926 ns                 ;
; -1.241 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.293 ns                   ; 3.052 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.913 ns                 ;
; -1.236 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[11]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[11]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.708 ns                   ; 1.472 ns                 ;
; -1.235 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.298 ns                   ; 3.063 ns                 ;
; -1.228 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 3.074 ns                 ;
; -1.222 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.302 ns                   ; 3.080 ns                 ;
; -1.214 ns                               ; Tx_q[13]                                                                                                                                               ; Tx_data[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.724 ns                   ; 1.510 ns                 ;
; -1.183 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.296 ns                   ; 3.113 ns                 ;
; -1.180 ns                               ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.717 ns                   ; 1.537 ns                 ;
; -1.175 ns                               ; Tx_q[9]                                                                                                                                                ; Tx_data[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.728 ns                   ; 1.553 ns                 ;
; -1.173 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 3.011 ns                 ;
; -1.169 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[2]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[2]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.724 ns                   ; 1.555 ns                 ;
; -1.169 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.556 ns                 ;
; -1.167 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[12]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[12]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.724 ns                   ; 1.557 ns                 ;
; -1.166 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.559 ns                 ;
; -1.166 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.559 ns                 ;
; -1.166 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.559 ns                 ;
; -1.165 ns                               ; Tx_q[14]                                                                                                                                               ; Tx_data[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.724 ns                   ; 1.559 ns                 ;
; -1.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.286 ns                   ; 3.129 ns                 ;
; -1.154 ns                               ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.724 ns                   ; 1.570 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.577 ns                 ;
; -1.148 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 3.036 ns                 ;
; -1.132 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.177 ns                   ; 3.045 ns                 ;
; -1.104 ns                               ; Tx_q[3]                                                                                                                                                ; Tx_data[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.717 ns                   ; 1.613 ns                 ;
; -1.087 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 3.097 ns                 ;
; -1.033 ns                               ; AD_state[6]                                                                                                                                            ; register[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.172 ns                   ; 3.139 ns                 ;
; -1.001 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 3.183 ns                 ;
; -0.948 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.776 ns                   ; 2.828 ns                 ;
; -0.922 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 3.262 ns                 ;
; -0.915 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.184 ns                   ; 3.269 ns                 ;
; -0.802 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 3.380 ns                 ;
; -0.763 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 1.962 ns                 ;
; -0.755 ns                               ; AD_state[0]                                                                                                                                            ; AD_state[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.182 ns                   ; 3.427 ns                 ;
; -0.753 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[12]                                                                                                              ; I2SAudioOut:I2SIQO|data[12]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.734 ns                   ; 1.981 ns                 ;
; -0.748 ns                               ; CCstate.00                                                                                                                                             ; CCcount[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.727 ns                   ; 1.979 ns                 ;
; -0.748 ns                               ; CCstate.00                                                                                                                                             ; CCcount[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.727 ns                   ; 1.979 ns                 ;
; -0.738 ns                               ; CCstate.00                                                                                                                                             ; CCcount[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.724 ns                   ; 1.986 ns                 ;
; -0.738 ns                               ; CCstate.00                                                                                                                                             ; CCcount[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.724 ns                   ; 1.986 ns                 ;
; -0.735 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.983 ns                 ;
; -0.735 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.983 ns                 ;
; -0.735 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.983 ns                 ;
; -0.735 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.983 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.728 ns                               ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 1.990 ns                 ;
; -0.712 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 2.006 ns                 ;
; -0.694 ns                               ; I2SAudioOut:I2SAO|local_right_sample[5]                                                                                                                ; I2SAudioOut:I2SAO|data[5]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.718 ns                   ; 2.024 ns                 ;
; -0.689 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.777 ns                   ; 3.088 ns                 ;
; -0.684 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.179 ns                   ; 3.495 ns                 ;
; -0.677 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 2.048 ns                 ;
; -0.670 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.725 ns                   ; 2.055 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 1.163 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.224 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.706 ns                 ;
; 1.710 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.712 ns                 ;
; 1.710 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.712 ns                 ;
; 1.728 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.767 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.769 ns                 ;
; 1.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.792 ns                 ;
; 1.796 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.798 ns                 ;
; 1.853 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.855 ns                 ;
; 1.882 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.884 ns                 ;
; 1.903 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.905 ns                 ;
; 1.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.941 ns                 ;
; 1.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.991 ns                 ;
; 2.004 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.006 ns                 ;
; 2.072 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.077 ns                 ;
; 2.090 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.092 ns                 ;
; 2.095 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -1.328 ns                  ; 0.767 ns                 ;
; 2.099 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.514 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.517 ns                 ;
; 2.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.519 ns                 ;
; 2.108 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.523 ns                 ;
; 2.110 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.525 ns                 ;
; 2.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.526 ns                 ;
; 2.112 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.527 ns                 ;
; 2.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 3.529 ns                 ;
; 2.158 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.160 ns                 ;
; 2.158 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.160 ns                 ;
; 2.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.178 ns                 ;
; 2.244 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.246 ns                 ;
; 2.330 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.332 ns                 ;
; 2.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 2.456 ns                 ;
; 2.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 3.838 ns                 ;
; 2.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 3.838 ns                 ;
; 2.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 3.838 ns                 ;
; 2.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 3.838 ns                 ;
; 2.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 3.838 ns                 ;
; 2.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 2.527 ns                 ;
; 2.531 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 3.933 ns                 ;
; 2.531 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 3.933 ns                 ;
; 2.540 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.068 ns                  ; 2.472 ns                 ;
; 2.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 2.773 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.221 ns                 ;
; 2.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 2.844 ns                 ;
; 2.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.193 ns                 ;
; 2.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.193 ns                 ;
; 2.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.193 ns                 ;
; 2.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.193 ns                 ;
; 2.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.193 ns                 ;
; 2.886 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 4.288 ns                 ;
; 2.886 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 4.288 ns                 ;
; 2.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 2.971 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.469 ns                 ;
; 3.057 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.072 ns                 ;
; 3.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.236 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.647 ns                 ;
; 3.322 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.324 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.804 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.833 ns                 ;
; 3.430 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.445 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.446 ns                 ;
; 3.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.448 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.451 ns                 ;
; 3.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.827 ns                 ;
; 3.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.827 ns                 ;
; 3.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.827 ns                 ;
; 3.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.827 ns                 ;
; 3.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.827 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 4.922 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 4.922 ns                 ;
; 3.535 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.550 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 4.989 ns                 ;
; 3.609 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.941 ns                 ;
; 3.609 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.941 ns                 ;
; 3.609 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.941 ns                 ;
; 3.609 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.941 ns                 ;
; 3.609 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 4.941 ns                 ;
; 3.634 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.036 ns                 ;
; 3.634 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.036 ns                 ;
; 3.657 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.672 ns                 ;
; 3.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.005 ns                 ;
; 3.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.005 ns                 ;
; 3.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.005 ns                 ;
; 3.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.005 ns                 ;
; 3.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.005 ns                 ;
; 3.698 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.100 ns                 ;
; 3.698 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.100 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.150 ns                 ;
; 3.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.763 ns                 ;
; 3.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.766 ns                 ;
; 3.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.102 ns                 ;
; 3.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.102 ns                 ;
; 3.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.102 ns                 ;
; 3.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.102 ns                 ;
; 3.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.102 ns                 ;
; 3.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.197 ns                 ;
; 3.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.197 ns                 ;
; 3.830 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.162 ns                 ;
; 3.830 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.162 ns                 ;
; 3.830 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.162 ns                 ;
; 3.830 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.162 ns                 ;
; 3.830 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.162 ns                 ;
; 3.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.257 ns                 ;
; 3.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.257 ns                 ;
; 3.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.191 ns                 ;
; 3.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.191 ns                 ;
; 3.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.191 ns                 ;
; 3.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.191 ns                 ;
; 3.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.332 ns                   ; 5.191 ns                 ;
; 3.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.286 ns                 ;
; 3.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.402 ns                   ; 5.286 ns                 ;
; 3.891 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.906 ns                 ;
; 3.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.015 ns                   ; 3.967 ns                 ;
; 4.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.461 ns                 ;
; 4.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.461 ns                 ;
; 4.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.461 ns                 ;
; 4.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.461 ns                 ;
; 4.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.461 ns                 ;
; 4.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.461 ns                 ;
; 4.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.415 ns                   ; 5.461 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.205 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 3.268 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.270 ns                 ;
; 3.268 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.270 ns                 ;
; 3.557 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.560 ns                 ;
; 3.557 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.560 ns                 ;
; 3.557 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.560 ns                 ;
; 3.557 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.560 ns                 ;
; 3.557 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.560 ns                 ;
; 3.557 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.560 ns                 ;
; 3.807 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.809 ns                 ;
; 3.807 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.809 ns                 ;
; 3.861 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.862 ns                 ;
; 3.861 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.862 ns                 ;
; 3.915 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.918 ns                 ;
; 3.915 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.918 ns                 ;
; 3.915 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.918 ns                 ;
; 3.915 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.918 ns                 ;
; 3.915 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.918 ns                 ;
; 3.915 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.918 ns                 ;
; 4.096 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.099 ns                 ;
; 4.096 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.099 ns                 ;
; 4.096 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.099 ns                 ;
; 4.096 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.099 ns                 ;
; 4.096 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.099 ns                 ;
; 4.096 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.099 ns                 ;
; 4.400 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 4.401 ns                 ;
; 4.400 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 4.401 ns                 ;
; 4.454 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.457 ns                 ;
; 4.454 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.457 ns                 ;
; 4.454 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.457 ns                 ;
; 4.454 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.457 ns                 ;
; 4.454 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.457 ns                 ;
; 4.454 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.457 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                     ;
+-------+--------------+------------+--------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                      ; To Clock   ;
+-------+--------------+------------+--------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 8.251 ns   ; FLAGC        ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 7.985 ns   ; FLAGC        ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 7.978 ns   ; DOUT         ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.441 ns   ; GPIO[23]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 7.004 ns   ; FLAGA        ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.919 ns   ; GPIO[16]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.879 ns   ; GPIO[19]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 6.832 ns   ; GPIO[20]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 6.628 ns   ; GPIO[22]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 6.561 ns   ; MDOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 6.558 ns   ; GPIO[21]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 6.313 ns   ; FLAGA        ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.285 ns   ; FX2_FD[3]    ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 6.262 ns   ; FX2_FD[2]    ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 6.257 ns   ; FX2_FD[5]    ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 6.140 ns   ; FLAGA        ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.123 ns   ; GPIO[17]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 5.985 ns   ; FX2_FD[15]   ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.967 ns   ; FX2_FD[12]   ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.958 ns   ; FX2_FD[10]   ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.931 ns   ; FX2_FD[9]    ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.892 ns   ; DOUT         ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.882 ns   ; MCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 5.842 ns   ; FX2_FD[11]   ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.816 ns   ; FX2_FD[1]    ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.807 ns   ; GPIO[18]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 5.683 ns   ; FX2_FD[0]    ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.678 ns   ; FX2_FD[14]   ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.580 ns   ; FX2_FD[8]    ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.545 ns   ; FX2_FD[13]   ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.503 ns   ; FX2_FD[7]    ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.355 ns   ; FX2_FD[6]    ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.332 ns   ; FX2_FD[4]    ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.206 ns   ; FLAGC        ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.092 ns   ; DOUT         ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 5.082 ns   ; PCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 4.930 ns   ; PTT_in       ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.888 ns   ; FLAGC        ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 4.851 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 4.814 ns   ; GPIO[21]     ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 4.778 ns   ; GPIO[22]     ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 4.479 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.475 ns   ; MDOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 4.452 ns   ; FLAGC        ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 4.403 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.315 ns   ; DOUT         ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 4.051 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.971 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 3.675 ns   ; MDOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 3.656 ns   ; SPI_CS       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 2.996 ns   ; CLK_12MHZ    ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 2.898 ns   ; MDOUT        ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 1.965 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 1.885 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 1.146 ns   ; CDOUT        ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 0.863 ns   ; CDOUT_P      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 0.315 ns   ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; CLK_12MHZ  ;
; N/A   ; None         ; -0.940 ns  ; CDOUT        ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; -1.223 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; -1.740 ns  ; CDOUT        ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; -1.771 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; PCLK_12MHZ ;
; N/A   ; None         ; -2.023 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; -2.517 ns  ; CDOUT        ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -2.571 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; MCLK_12MHZ ;
; N/A   ; None         ; -2.800 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -3.348 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; IFCLK      ;
+-------+--------------+------------+--------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 25.067 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 25.027 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 25.025 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.612 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.589 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.517 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.254 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.231 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.191 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.189 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.135 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 23.986 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 23.776 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.753 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.707 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 23.681 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.418 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.299 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.150 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.947 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 22.871 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.603 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 22.567 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 22.393 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.353 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.351 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.337 ns  ; got_sync                                                                                                                       ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.255 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 21.938 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.915 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.843 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.827 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 21.580 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.557 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.517 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.515 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.502 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.461 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.312 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.166 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.102 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.079 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.033 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.007 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.799 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.759 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.757 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.744 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.625 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.476 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.344 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.321 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.273 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 20.249 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.197 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.986 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.963 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.929 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 19.923 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.921 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.893 ns  ; CC~reg0                                                                                                                        ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 19.867 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.718 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.702 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 19.581 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 19.508 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.485 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.439 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.413 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.302 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.262 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.260 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.153 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 19.150 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.031 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.882 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.847 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.824 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.752 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.679 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 18.603 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.489 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.466 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.426 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.424 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.370 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.335 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 18.299 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 18.221 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.011 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.988 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.987 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.942 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.916 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.805 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 17.653 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.559 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.534 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.385 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.182 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 17.106 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.028 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 16.838 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.802 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 16.490 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.062 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.457 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.434 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 15.393 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.268 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.131 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.937 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 13.895 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 13.537 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.176 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 13.054 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 13.050 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.578 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 12.576 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.571 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 12.233 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 12.040 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.995 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.903 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.737 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.716 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.705 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.662 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.647 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.355 ns  ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 11.280 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.085 ns  ; conf[1]                                                                                                                        ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 10.627 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.605 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 9.962 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 9.588 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 9.580 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.540 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 9.295 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 9.227 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 9.210 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 8.912 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.902 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.889 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.889 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.889 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.872 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 8.856 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 8.740 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.740 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.733 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.713 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.562 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.562 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.562 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.529 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.516 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.498 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.498 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.479 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 8.452 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 8.408 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.388 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.346 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.178 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.158 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.050 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.030 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.002 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.648 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.022 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 12.408 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.608 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.361 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 11.348 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.156 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 10.887 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 9.522 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.365 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                            ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 9.691 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; IFCLK      ;
; N/A           ; None        ; 7.686 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 7.403 ns  ; CDOUT        ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 7.017 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; MCLK_12MHZ ;
; N/A           ; None        ; 5.423 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; PCLK_12MHZ ;
; N/A           ; None        ; 5.012 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 4.729 ns  ; CDOUT        ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 3.926 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; CLK_12MHZ  ;
; N/A           ; None        ; 3.445 ns  ; MDOUT        ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 3.418 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 3.135 ns  ; CDOUT        ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 2.028 ns  ; DOUT         ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.921 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; 1.638 ns  ; CDOUT        ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; 0.771 ns  ; MDOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -0.646 ns ; DOUT         ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -0.823 ns ; MDOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -1.619 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -1.699 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -2.240 ns ; DOUT         ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.320 ns ; MDOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -2.730 ns ; CLK_12MHZ    ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -3.390 ns ; SPI_CS       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -3.705 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -3.737 ns ; DOUT         ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.785 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.137 ns ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.186 ns ; FLAGC        ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.213 ns ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -4.512 ns ; GPIO[22]     ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.548 ns ; GPIO[21]     ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -4.585 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.622 ns ; FLAGC        ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.664 ns ; PTT_in       ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.816 ns ; PCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -4.940 ns ; FLAGC        ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.066 ns ; FX2_FD[4]    ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.089 ns ; FX2_FD[6]    ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.237 ns ; FX2_FD[7]    ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.279 ns ; FX2_FD[13]   ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.314 ns ; FX2_FD[8]    ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.412 ns ; FX2_FD[14]   ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.417 ns ; FX2_FD[0]    ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.541 ns ; GPIO[18]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -5.550 ns ; FX2_FD[1]    ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.576 ns ; FX2_FD[11]   ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.616 ns ; MCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -5.665 ns ; FX2_FD[9]    ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.692 ns ; FX2_FD[10]   ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.701 ns ; FX2_FD[12]   ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.719 ns ; FX2_FD[15]   ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.857 ns ; GPIO[17]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -5.874 ns ; FLAGA        ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.991 ns ; FX2_FD[5]    ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.996 ns ; FX2_FD[2]    ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -6.019 ns ; FX2_FD[3]    ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -6.047 ns ; FLAGA        ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.292 ns ; GPIO[21]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -6.362 ns ; GPIO[22]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -6.566 ns ; GPIO[20]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -6.613 ns ; GPIO[19]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -6.653 ns ; GPIO[16]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -6.738 ns ; FLAGA        ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -7.175 ns ; GPIO[23]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -7.719 ns ; FLAGC        ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.985 ns ; FLAGC        ; SLWR~reg0                                               ; IFCLK      ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Jan 10 20:07:10 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "Equal0~80" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 363 ps for clock "IFCLK" between source register "CCcount[1]" and destination register "CC~reg0"
    Info: Fmax is 49.74 MHz (period= 20.106 ns)
    Info: + Largest register to register requirement is 5.532 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.620 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 11.418 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.093 ns) + CELL(0.970 ns) = 4.193 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(0.790 ns) + CELL(0.370 ns) = 5.353 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.118 ns) + CELL(0.614 ns) = 7.085 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 8.394 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.477 ns) + CELL(0.000 ns) = 9.871 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.881 ns) + CELL(0.666 ns) = 11.418 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 4.720 ns ( 41.34 % )
                Info: Total interconnect delay = 6.698 ns ( 58.66 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 16.038 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.095 ns) + CELL(0.970 ns) = 4.195 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.054 ns) + CELL(0.970 ns) = 6.219 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.457 ns) + CELL(0.589 ns) = 7.265 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 7.996 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.384 ns) + CELL(0.606 ns) = 8.986 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.364 ns) + CELL(0.623 ns) = 9.973 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.118 ns) + CELL(0.614 ns) = 11.705 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 13.014 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(1.477 ns) + CELL(0.000 ns) = 14.491 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.881 ns) + CELL(0.666 ns) = 16.038 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
                Info: Total cell delay = 7.504 ns ( 46.79 % )
                Info: Total interconnect delay = 8.534 ns ( 53.21 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
        Info: 2: + IC(0.500 ns) + CELL(0.624 ns) = 1.124 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'Mux6~688_RESYN88_BDD89'
        Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.122 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 1; COMB Node = 'Mux6~688'
        Info: 4: + IC(0.678 ns) + CELL(0.206 ns) = 3.006 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 1; COMB Node = 'Mux6~691'
        Info: 5: + IC(0.373 ns) + CELL(0.366 ns) = 3.745 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'Mux6~694'
        Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y9_N12; Fanout = 1; COMB Node = 'Mux6~695'
        Info: 7: + IC(0.366 ns) + CELL(0.206 ns) = 5.061 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 1; COMB Node = 'Mux6~703'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.169 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.504 ns ( 48.44 % )
        Info: Total interconnect delay = 2.665 ns ( 51.56 % )
Info: Slack time is 32.739 ns for clock "CLK_12MHZ" between source register "CCcount[1]" and destination register "CC~reg0"
    Info: Fmax is 62.89 MHz (period= 15.902 ns)
    Info: + Largest register to register requirement is 37.908 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.518 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 7.755 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.821 ns) + CELL(0.616 ns) = 3.422 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 4.731 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(1.477 ns) + CELL(0.000 ns) = 6.208 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.881 ns) + CELL(0.666 ns) = 7.755 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 3.237 ns ( 41.74 % )
                Info: Total interconnect delay = 4.518 ns ( 58.26 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 10.273 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.331 ns) + CELL(0.970 ns) = 3.286 ns; Loc. = LCFF_X33_Y16_N9; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.156 ns) + CELL(0.206 ns) = 4.648 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.086 ns) + CELL(0.206 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 7.249 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.477 ns) + CELL(0.000 ns) = 8.726 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.881 ns) + CELL(0.666 ns) = 10.273 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
                Info: Total cell delay = 4.003 ns ( 38.97 % )
                Info: Total interconnect delay = 6.270 ns ( 61.03 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
        Info: 2: + IC(0.500 ns) + CELL(0.624 ns) = 1.124 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'Mux6~688_RESYN88_BDD89'
        Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.122 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 1; COMB Node = 'Mux6~688'
        Info: 4: + IC(0.678 ns) + CELL(0.206 ns) = 3.006 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 1; COMB Node = 'Mux6~691'
        Info: 5: + IC(0.373 ns) + CELL(0.366 ns) = 3.745 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'Mux6~694'
        Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y9_N12; Fanout = 1; COMB Node = 'Mux6~695'
        Info: 7: + IC(0.366 ns) + CELL(0.206 ns) = 5.061 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 1; COMB Node = 'Mux6~703'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.169 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.504 ns ( 48.44 % )
        Info: Total interconnect delay = 2.665 ns ( 51.56 % )
Info: Slack time is 32.638 ns for clock "PCLK_12MHZ" between source register "CCcount[1]" and destination register "CC~reg0"
    Info: Fmax is 67.92 MHz (period= 14.724 ns)
    Info: + Largest register to register requirement is 37.807 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.929 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 9.841 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.424 ns) + CELL(0.370 ns) = 2.789 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.364 ns) + CELL(0.623 ns) = 3.776 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.118 ns) + CELL(0.614 ns) = 5.508 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 6.817 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.477 ns) + CELL(0.000 ns) = 8.294 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.881 ns) + CELL(0.666 ns) = 9.841 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 4.238 ns ( 43.06 % )
                Info: Total interconnect delay = 5.603 ns ( 56.94 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 11.770 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.369 ns) + CELL(0.970 ns) = 3.334 ns; Loc. = LCFF_X33_Y12_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.447 ns) + CELL(0.370 ns) = 4.151 ns; Loc. = LCCOMB_X33_Y12_N26; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 4.718 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.364 ns) + CELL(0.623 ns) = 5.705 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.118 ns) + CELL(0.614 ns) = 7.437 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.339 ns) + CELL(0.970 ns) = 8.746 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(1.477 ns) + CELL(0.000 ns) = 10.223 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.881 ns) + CELL(0.666 ns) = 11.770 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
                Info: Total cell delay = 5.414 ns ( 46.00 % )
                Info: Total interconnect delay = 6.356 ns ( 54.00 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
        Info: 2: + IC(0.500 ns) + CELL(0.624 ns) = 1.124 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'Mux6~688_RESYN88_BDD89'
        Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.122 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 1; COMB Node = 'Mux6~688'
        Info: 4: + IC(0.678 ns) + CELL(0.206 ns) = 3.006 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 1; COMB Node = 'Mux6~691'
        Info: 5: + IC(0.373 ns) + CELL(0.366 ns) = 3.745 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'Mux6~694'
        Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y9_N12; Fanout = 1; COMB Node = 'Mux6~695'
        Info: 7: + IC(0.366 ns) + CELL(0.206 ns) = 5.061 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 1; COMB Node = 'Mux6~703'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.169 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.504 ns ( 48.44 % )
        Info: Total interconnect delay = 2.665 ns ( 51.56 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 2.26 ns for clock "MCLK_12MHZ" between source register "CCcount[1]" and destination register "CC~reg0"
    Info: Fmax is 61.3 MHz (period= 16.312 ns)
    Info: + Largest register to register requirement is 7.429 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.723 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 10.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.398 ns) + CELL(0.206 ns) = 2.599 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.384 ns) + CELL(0.606 ns) = 3.589 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.364 ns) + CELL(0.623 ns) = 4.576 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.118 ns) + CELL(0.614 ns) = 6.308 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.339 ns) + CELL(0.970 ns) = 7.617 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(1.477 ns) + CELL(0.000 ns) = 9.094 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.881 ns) + CELL(0.666 ns) = 10.641 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 4.680 ns ( 43.98 % )
                Info: Total interconnect delay = 5.961 ns ( 56.02 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 13.364 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.681 ns) + CELL(0.970 ns) = 3.646 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.739 ns) + CELL(0.206 ns) = 4.591 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.365 ns) + CELL(0.366 ns) = 5.322 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.384 ns) + CELL(0.606 ns) = 6.312 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.364 ns) + CELL(0.623 ns) = 7.299 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.118 ns) + CELL(0.614 ns) = 9.031 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.339 ns) + CELL(0.970 ns) = 10.340 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(1.477 ns) + CELL(0.000 ns) = 11.817 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.881 ns) + CELL(0.666 ns) = 13.364 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
                Info: Total cell delay = 6.016 ns ( 45.02 % )
                Info: Total interconnect delay = 7.348 ns ( 54.98 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y9_N27; Fanout = 25; REG Node = 'CCcount[1]'
        Info: 2: + IC(0.500 ns) + CELL(0.624 ns) = 1.124 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'Mux6~688_RESYN88_BDD89'
        Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.122 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 1; COMB Node = 'Mux6~688'
        Info: 4: + IC(0.678 ns) + CELL(0.206 ns) = 3.006 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 1; COMB Node = 'Mux6~691'
        Info: 5: + IC(0.373 ns) + CELL(0.366 ns) = 3.745 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'Mux6~694'
        Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y9_N12; Fanout = 1; COMB Node = 'Mux6~695'
        Info: 7: + IC(0.366 ns) + CELL(0.206 ns) = 5.061 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 1; COMB Node = 'Mux6~703'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.169 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.504 ns ( 48.44 % )
        Info: Total interconnect delay = 2.665 ns ( 51.56 % )
Info: Slack time is 14.869 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]"
    Info: Fmax is 167.67 MHz (period= 5.964 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.580 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.919 ns) + CELL(0.666 ns) = 2.580 ns; Loc. = LCFF_X1_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
                Info: Total cell delay = 1.661 ns ( 64.38 % )
                Info: Total interconnect delay = 0.919 ns ( 35.62 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.580 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.919 ns) + CELL(0.666 ns) = 2.580 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
                Info: Total cell delay = 1.661 ns ( 64.38 % )
                Info: Total interconnect delay = 0.919 ns ( 35.62 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
        Info: 2: + IC(0.474 ns) + CELL(0.534 ns) = 1.008 ns; Loc. = LCCOMB_X1_Y14_N24; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~112'
        Info: 3: + IC(1.419 ns) + CELL(0.589 ns) = 3.016 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~113'
        Info: 4: + IC(0.392 ns) + CELL(0.651 ns) = 4.059 ns; Loc. = LCCOMB_X1_Y7_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter~32'
        Info: 5: + IC(1.327 ns) + CELL(0.206 ns) = 5.592 ns; Loc. = LCCOMB_X1_Y14_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.700 ns; Loc. = LCFF_X1_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
        Info: Total cell delay = 2.088 ns ( 36.63 % )
        Info: Total interconnect delay = 3.612 ns ( 63.37 % )
Info: Slack time is 16.113 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]"
    Info: Fmax is 211.86 MHz (period= 4.72 ns)
    Info: + Largest register to register requirement is 20.570 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X5_Y3_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.866 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.866 ns; Loc. = LCFF_X1_Y3_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.01 % )
                Info: Total interconnect delay = 1.060 ns ( 36.99 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.457 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.438 ns) + CELL(0.494 ns) = 0.932 ns; Loc. = LCCOMB_X1_Y3_N12; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(1.041 ns) + CELL(0.651 ns) = 2.624 ns; Loc. = LCCOMB_X4_Y3_N22; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.978 ns) + CELL(0.855 ns) = 4.457 ns; Loc. = LCFF_X5_Y3_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]'
        Info: Total cell delay = 2.000 ns ( 44.87 % )
        Info: Total interconnect delay = 2.457 ns ( 55.13 % )
Info: Minimum slack time is -5.343 ns for clock "IFCLK" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]"
    Info: + Shortest register to register delay is 0.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
        Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
        Info: Total cell delay = 0.314 ns ( 42.66 % )
        Info: Total interconnect delay = 0.422 ns ( 57.34 % )
    Info: - Smallest register to register requirement is 6.079 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.077 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 16.541 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.095 ns) + CELL(0.970 ns) = 4.195 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.054 ns) + CELL(0.970 ns) = 6.219 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.457 ns) + CELL(0.589 ns) = 7.265 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 7.996 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.384 ns) + CELL(0.606 ns) = 8.986 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.364 ns) + CELL(0.623 ns) = 9.973 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.118 ns) + CELL(0.614 ns) = 11.705 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 13.014 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.431 ns) + CELL(0.206 ns) = 13.651 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.364 ns) + CELL(0.206 ns) = 14.221 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 12: + IC(0.753 ns) + CELL(0.000 ns) = 14.974 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.901 ns) + CELL(0.666 ns) = 16.541 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
                Info: Total cell delay = 7.916 ns ( 47.86 % )
                Info: Total interconnect delay = 8.625 ns ( 52.14 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 10.464 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.093 ns) + CELL(0.970 ns) = 4.193 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(0.790 ns) + CELL(0.370 ns) = 5.353 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.118 ns) + CELL(0.614 ns) = 7.085 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.409 ns) + CELL(0.650 ns) = 8.144 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.753 ns) + CELL(0.000 ns) = 8.897 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.901 ns) + CELL(0.666 ns) = 10.464 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
                Info: Total cell delay = 4.400 ns ( 42.05 % )
                Info: Total interconnect delay = 6.064 ns ( 57.95 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 1164 path(s). See Report window for details.
Info: Minimum slack time is -3.241 ns for clock "CLK_12MHZ" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]"
    Info: + Shortest register to register delay is 0.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
        Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
        Info: Total cell delay = 0.314 ns ( 42.66 % )
        Info: Total interconnect delay = 0.422 ns ( 57.34 % )
    Info: - Smallest register to register requirement is 3.977 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.975 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 10.776 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.331 ns) + CELL(0.970 ns) = 3.286 ns; Loc. = LCFF_X33_Y16_N9; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.156 ns) + CELL(0.206 ns) = 4.648 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.086 ns) + CELL(0.206 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 7.249 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.431 ns) + CELL(0.206 ns) = 7.886 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 8.456 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.753 ns) + CELL(0.000 ns) = 9.209 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.901 ns) + CELL(0.666 ns) = 10.776 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
                Info: Total cell delay = 4.415 ns ( 40.97 % )
                Info: Total interconnect delay = 6.361 ns ( 59.03 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.801 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.821 ns) + CELL(0.616 ns) = 3.422 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.409 ns) + CELL(0.650 ns) = 4.481 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.753 ns) + CELL(0.000 ns) = 5.234 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.901 ns) + CELL(0.666 ns) = 6.801 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
                Info: Total cell delay = 2.917 ns ( 42.89 % )
                Info: Total interconnect delay = 3.884 ns ( 57.11 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 230 path(s). See Report window for details.
Info: Minimum slack time is -2.652 ns for clock "PCLK_12MHZ" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]"
    Info: + Shortest register to register delay is 0.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
        Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
        Info: Total cell delay = 0.314 ns ( 42.66 % )
        Info: Total interconnect delay = 0.422 ns ( 57.34 % )
    Info: - Smallest register to register requirement is 3.388 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.386 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 12.273 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.369 ns) + CELL(0.970 ns) = 3.334 ns; Loc. = LCFF_X33_Y12_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.447 ns) + CELL(0.370 ns) = 4.151 ns; Loc. = LCCOMB_X33_Y12_N26; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 4.718 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.364 ns) + CELL(0.623 ns) = 5.705 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.118 ns) + CELL(0.614 ns) = 7.437 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.339 ns) + CELL(0.970 ns) = 8.746 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.431 ns) + CELL(0.206 ns) = 9.383 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.364 ns) + CELL(0.206 ns) = 9.953 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.753 ns) + CELL(0.000 ns) = 10.706 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.901 ns) + CELL(0.666 ns) = 12.273 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
                Info: Total cell delay = 5.826 ns ( 47.47 % )
                Info: Total interconnect delay = 6.447 ns ( 52.53 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.887 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.424 ns) + CELL(0.370 ns) = 2.789 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.364 ns) + CELL(0.623 ns) = 3.776 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.118 ns) + CELL(0.614 ns) = 5.508 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.409 ns) + CELL(0.650 ns) = 6.567 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.753 ns) + CELL(0.000 ns) = 7.320 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.901 ns) + CELL(0.666 ns) = 8.887 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
                Info: Total cell delay = 3.918 ns ( 44.09 % )
                Info: Total interconnect delay = 4.969 ns ( 55.91 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 174 path(s). See Report window for details.
Info: Minimum slack time is -3.446 ns for clock "MCLK_12MHZ" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]"
    Info: + Shortest register to register delay is 0.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
        Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
        Info: Total cell delay = 0.314 ns ( 42.66 % )
        Info: Total interconnect delay = 0.422 ns ( 57.34 % )
    Info: - Smallest register to register requirement is 4.182 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.180 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 13.867 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.681 ns) + CELL(0.970 ns) = 3.646 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.739 ns) + CELL(0.206 ns) = 4.591 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.365 ns) + CELL(0.366 ns) = 5.322 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.384 ns) + CELL(0.606 ns) = 6.312 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.364 ns) + CELL(0.623 ns) = 7.299 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.118 ns) + CELL(0.614 ns) = 9.031 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.339 ns) + CELL(0.970 ns) = 10.340 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.431 ns) + CELL(0.206 ns) = 10.977 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.364 ns) + CELL(0.206 ns) = 11.547 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.753 ns) + CELL(0.000 ns) = 12.300 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.901 ns) + CELL(0.666 ns) = 13.867 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]'
                Info: Total cell delay = 6.428 ns ( 46.35 % )
                Info: Total interconnect delay = 7.439 ns ( 53.65 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.687 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.398 ns) + CELL(0.206 ns) = 2.599 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.384 ns) + CELL(0.606 ns) = 3.589 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.364 ns) + CELL(0.623 ns) = 4.576 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.118 ns) + CELL(0.614 ns) = 6.308 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.409 ns) + CELL(0.650 ns) = 7.367 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.753 ns) + CELL(0.000 ns) = 8.120 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.901 ns) + CELL(0.666 ns) = 9.687 ns; Loc. = LCFF_X18_Y15_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]'
                Info: Total cell delay = 4.360 ns ( 45.01 % )
                Info: Total interconnect delay = 5.327 ns ( 54.99 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 250 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X4_Y3_N16; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.993 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.332 ns) + CELL(0.666 ns) = 3.993 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 41.60 % )
                Info: Total interconnect delay = 2.332 ns ( 58.40 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 3.993 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.332 ns) + CELL(0.666 ns) = 3.993 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 41.60 % )
                Info: Total interconnect delay = 2.332 ns ( 58.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.205 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.747 ns) + CELL(0.460 ns) = 1.207 ns; Loc. = LCFF_X1_Y3_N13; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.11 % )
        Info: Total interconnect delay = 0.747 ns ( 61.89 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.866 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.866 ns; Loc. = LCFF_X1_Y3_N13; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.01 % )
                Info: Total interconnect delay = 1.060 ns ( 36.99 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.866 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.866 ns; Loc. = LCFF_X1_Y3_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.01 % )
                Info: Total interconnect delay = 1.060 ns ( 36.99 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 8.251 ns
    Info: + Longest pin to register delay is 11.094 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
        Info: 2: + IC(6.309 ns) + CELL(0.624 ns) = 7.938 ns; Loc. = LCCOMB_X2_Y9_N14; Fanout = 1; COMB Node = 'SLWR~332'
        Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 8.928 ns; Loc. = LCCOMB_X2_Y9_N6; Fanout = 1; COMB Node = 'SLWR~333'
        Info: 4: + IC(1.407 ns) + CELL(0.651 ns) = 10.986 ns; Loc. = LCCOMB_X2_Y9_N8; Fanout = 1; COMB Node = 'SLWR~336'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.094 ns; Loc. = LCFF_X2_Y9_N9; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 3.012 ns ( 27.15 % )
        Info: Total interconnect delay = 8.082 ns ( 72.85 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.803 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 98; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N9; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 64.07 % )
        Info: Total interconnect delay = 1.007 ns ( 35.93 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27" is 25.067 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 15.020 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
        Info: 2: + IC(2.095 ns) + CELL(0.970 ns) = 4.195 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.054 ns) + CELL(0.970 ns) = 6.219 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.457 ns) + CELL(0.589 ns) = 7.265 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 7.996 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.384 ns) + CELL(0.606 ns) = 8.986 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.364 ns) + CELL(0.623 ns) = 9.973 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.118 ns) + CELL(0.614 ns) = 11.705 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.778 ns) + CELL(0.000 ns) = 13.483 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.871 ns) + CELL(0.666 ns) = 15.020 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27'
        Info: Total cell delay = 6.534 ns ( 43.50 % )
        Info: Total interconnect delay = 8.486 ns ( 56.50 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27'
        Info: 2: + IC(0.462 ns) + CELL(0.651 ns) = 1.113 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'LessThan0~226'
        Info: 3: + IC(0.681 ns) + CELL(0.651 ns) = 2.445 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 4; COMB Node = 'LessThan0~228'
        Info: 4: + IC(0.688 ns) + CELL(0.206 ns) = 3.339 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 1; COMB Node = 'PTT_out~0'
        Info: 5: + IC(3.308 ns) + CELL(3.096 ns) = 9.743 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 4.604 ns ( 47.25 % )
        Info: Total interconnect delay = 5.139 ns ( 52.75 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 12.408 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(1.398 ns) + CELL(0.206 ns) = 2.599 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
    Info: 3: + IC(0.384 ns) + CELL(0.606 ns) = 3.589 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
    Info: 4: + IC(0.364 ns) + CELL(0.623 ns) = 4.576 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
    Info: 5: + IC(1.118 ns) + CELL(0.614 ns) = 6.308 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
    Info: 6: + IC(2.844 ns) + CELL(3.256 ns) = 12.408 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 6.300 ns ( 50.77 % )
    Info: Total interconnect delay = 6.108 ns ( 49.23 % )
Info: th for register "Tx_control_1[0]" (data pin = "ADC_OVERLOAD", clock pin = "IFCLK") is 9.691 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 16.557 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
        Info: 2: + IC(2.095 ns) + CELL(0.970 ns) = 4.195 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.054 ns) + CELL(0.970 ns) = 6.219 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.457 ns) + CELL(0.589 ns) = 7.265 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 7.996 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.384 ns) + CELL(0.606 ns) = 8.986 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.364 ns) + CELL(0.623 ns) = 9.973 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.118 ns) + CELL(0.614 ns) = 11.705 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 13.014 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 10: + IC(0.431 ns) + CELL(0.206 ns) = 13.651 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'BCLK~30'
        Info: 11: + IC(0.364 ns) + CELL(0.206 ns) = 14.221 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'BCLK~2'
        Info: 12: + IC(0.753 ns) + CELL(0.000 ns) = 14.974 ns; Loc. = CLKCTRL_G7; Fanout = 253; COMB Node = 'BCLK~2clkctrl'
        Info: 13: + IC(0.917 ns) + CELL(0.666 ns) = 16.557 ns; Loc. = LCFF_X22_Y16_N19; Fanout = 1; REG Node = 'Tx_control_1[0]'
        Info: Total cell delay = 7.916 ns ( 47.81 % )
        Info: Total interconnect delay = 8.641 ns ( 52.19 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.172 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_176; Fanout = 1; PIN Node = 'ADC_OVERLOAD'
        Info: 2: + IC(5.738 ns) + CELL(0.460 ns) = 7.172 ns; Loc. = LCFF_X22_Y16_N19; Fanout = 1; REG Node = 'Tx_control_1[0]'
        Info: Total cell delay = 1.434 ns ( 19.99 % )
        Info: Total interconnect delay = 5.738 ns ( 80.01 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 140 megabytes
    Info: Processing ended: Sat Jan 10 20:07:12 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


