# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/INV.vhd" \
"../../../../Lab3.srcs/sources_1/new/task4_DE_Latch_beh.vhd" \
"../../../../Lab3.srcs/sources_1/new/Master_Slave_struct.vhd" \

# Do not sort compile order
nosort
