{"Source Block": ["oh/etx/hdl/etx_arbiter.v@84:94@HdlIdDef", "\n   //############\n   //# Arbitrate & forward\n   //############\n\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n"], "Clone Blocks": [["oh/e_transmit/hdl/e_tx_arbiter.v@84:94", "\n   //############\n   //# Arbitrate & forward\n   //############\n\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n"], ["oh/earb/hdl/earb.v@93:103", "   \n   //############\n   //# Arbitrate & forward\n   //############\n\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n"]], "Diff Content": {"Delete": [[89, "   reg            ready;\n"]], "Add": []}}