<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESDR_AHB_C1_CORESDR_AHB_C1_0_CORESDR_AHB</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="1"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\test\bfm_main.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\test\bfm_ahbl.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\test\user\testbench.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vlog\test\user\mt48lc4m16a2.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\vlog\test\user\mt48lc16m16a2.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\test\bfm_package.v</name><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><isIncludeFile/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="7"><name>rtl\vlog\core\coresdrahb_coresdr_ahb.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>