
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f748  08000138  08000138  00001138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010a0  0801f880  0801f880  00020880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  08020920  08020920  00021920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080209f8  080209f8  00022158  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  080209f8  080209f8  000219f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08020a00  08020a00  00022158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08020a00  08020a00  00021a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08020a04  08020a04  00021a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000158  20000000  08020a08  00022000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001cac  20000158  08020b60  00022158  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  20001e04  08020b60  00022e04  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00022158  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004b3de  00000000  00000000  00022182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000b07f  00000000  00000000  0006d560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003870  00000000  00000000  000785e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002b15  00000000  00000000  0007be50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c9cc  00000000  00000000  0007e965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00045b1a  00000000  00000000  000ab331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2ed6  00000000  00000000  000f0e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001d3d21  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000eb0c  00000000  00000000  001d3d64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001e2870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000158 	.word	0x20000158
 8000154:	00000000 	.word	0x00000000
 8000158:	0801f868 	.word	0x0801f868

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	2000015c 	.word	0x2000015c
 8000174:	0801f868 	.word	0x0801f868

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	@ 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_d2f>:
 8000660:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000664:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000668:	bf24      	itt	cs
 800066a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800066e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000672:	d90d      	bls.n	8000690 <__aeabi_d2f+0x30>
 8000674:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000678:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800067c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000680:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000684:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000688:	bf08      	it	eq
 800068a:	f020 0001 	biceq.w	r0, r0, #1
 800068e:	4770      	bx	lr
 8000690:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000694:	d121      	bne.n	80006da <__aeabi_d2f+0x7a>
 8000696:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800069a:	bfbc      	itt	lt
 800069c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80006a0:	4770      	bxlt	lr
 80006a2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80006aa:	f1c2 0218 	rsb	r2, r2, #24
 80006ae:	f1c2 0c20 	rsb	ip, r2, #32
 80006b2:	fa10 f30c 	lsls.w	r3, r0, ip
 80006b6:	fa20 f002 	lsr.w	r0, r0, r2
 80006ba:	bf18      	it	ne
 80006bc:	f040 0001 	orrne.w	r0, r0, #1
 80006c0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006c4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006c8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006cc:	ea40 000c 	orr.w	r0, r0, ip
 80006d0:	fa23 f302 	lsr.w	r3, r3, r2
 80006d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006d8:	e7cc      	b.n	8000674 <__aeabi_d2f+0x14>
 80006da:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006de:	d107      	bne.n	80006f0 <__aeabi_d2f+0x90>
 80006e0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006e4:	bf1e      	ittt	ne
 80006e6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006ea:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006ee:	4770      	bxne	lr
 80006f0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006f4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006f8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop

08000700 <__aeabi_frsub>:
 8000700:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000704:	e002      	b.n	800070c <__addsf3>
 8000706:	bf00      	nop

08000708 <__aeabi_fsub>:
 8000708:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800070c <__addsf3>:
 800070c:	0042      	lsls	r2, r0, #1
 800070e:	bf1f      	itttt	ne
 8000710:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000714:	ea92 0f03 	teqne	r2, r3
 8000718:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800071c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000720:	d06a      	beq.n	80007f8 <__addsf3+0xec>
 8000722:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000726:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800072a:	bfc1      	itttt	gt
 800072c:	18d2      	addgt	r2, r2, r3
 800072e:	4041      	eorgt	r1, r0
 8000730:	4048      	eorgt	r0, r1
 8000732:	4041      	eorgt	r1, r0
 8000734:	bfb8      	it	lt
 8000736:	425b      	neglt	r3, r3
 8000738:	2b19      	cmp	r3, #25
 800073a:	bf88      	it	hi
 800073c:	4770      	bxhi	lr
 800073e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000742:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000746:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800074a:	bf18      	it	ne
 800074c:	4240      	negne	r0, r0
 800074e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000752:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000756:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800075a:	bf18      	it	ne
 800075c:	4249      	negne	r1, r1
 800075e:	ea92 0f03 	teq	r2, r3
 8000762:	d03f      	beq.n	80007e4 <__addsf3+0xd8>
 8000764:	f1a2 0201 	sub.w	r2, r2, #1
 8000768:	fa41 fc03 	asr.w	ip, r1, r3
 800076c:	eb10 000c 	adds.w	r0, r0, ip
 8000770:	f1c3 0320 	rsb	r3, r3, #32
 8000774:	fa01 f103 	lsl.w	r1, r1, r3
 8000778:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800077c:	d502      	bpl.n	8000784 <__addsf3+0x78>
 800077e:	4249      	negs	r1, r1
 8000780:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000784:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000788:	d313      	bcc.n	80007b2 <__addsf3+0xa6>
 800078a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800078e:	d306      	bcc.n	800079e <__addsf3+0x92>
 8000790:	0840      	lsrs	r0, r0, #1
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	f102 0201 	add.w	r2, r2, #1
 800079a:	2afe      	cmp	r2, #254	@ 0xfe
 800079c:	d251      	bcs.n	8000842 <__addsf3+0x136>
 800079e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80007a2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007a6:	bf08      	it	eq
 80007a8:	f020 0001 	biceq.w	r0, r0, #1
 80007ac:	ea40 0003 	orr.w	r0, r0, r3
 80007b0:	4770      	bx	lr
 80007b2:	0049      	lsls	r1, r1, #1
 80007b4:	eb40 0000 	adc.w	r0, r0, r0
 80007b8:	3a01      	subs	r2, #1
 80007ba:	bf28      	it	cs
 80007bc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80007c0:	d2ed      	bcs.n	800079e <__addsf3+0x92>
 80007c2:	fab0 fc80 	clz	ip, r0
 80007c6:	f1ac 0c08 	sub.w	ip, ip, #8
 80007ca:	ebb2 020c 	subs.w	r2, r2, ip
 80007ce:	fa00 f00c 	lsl.w	r0, r0, ip
 80007d2:	bfaa      	itet	ge
 80007d4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007d8:	4252      	neglt	r2, r2
 80007da:	4318      	orrge	r0, r3
 80007dc:	bfbc      	itt	lt
 80007de:	40d0      	lsrlt	r0, r2
 80007e0:	4318      	orrlt	r0, r3
 80007e2:	4770      	bx	lr
 80007e4:	f092 0f00 	teq	r2, #0
 80007e8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80007ec:	bf06      	itte	eq
 80007ee:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80007f2:	3201      	addeq	r2, #1
 80007f4:	3b01      	subne	r3, #1
 80007f6:	e7b5      	b.n	8000764 <__addsf3+0x58>
 80007f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80007fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000800:	bf18      	it	ne
 8000802:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000806:	d021      	beq.n	800084c <__addsf3+0x140>
 8000808:	ea92 0f03 	teq	r2, r3
 800080c:	d004      	beq.n	8000818 <__addsf3+0x10c>
 800080e:	f092 0f00 	teq	r2, #0
 8000812:	bf08      	it	eq
 8000814:	4608      	moveq	r0, r1
 8000816:	4770      	bx	lr
 8000818:	ea90 0f01 	teq	r0, r1
 800081c:	bf1c      	itt	ne
 800081e:	2000      	movne	r0, #0
 8000820:	4770      	bxne	lr
 8000822:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000826:	d104      	bne.n	8000832 <__addsf3+0x126>
 8000828:	0040      	lsls	r0, r0, #1
 800082a:	bf28      	it	cs
 800082c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000830:	4770      	bx	lr
 8000832:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000836:	bf3c      	itt	cc
 8000838:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800083c:	4770      	bxcc	lr
 800083e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000842:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000846:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800084a:	4770      	bx	lr
 800084c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000850:	bf16      	itet	ne
 8000852:	4608      	movne	r0, r1
 8000854:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000858:	4601      	movne	r1, r0
 800085a:	0242      	lsls	r2, r0, #9
 800085c:	bf06      	itte	eq
 800085e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000862:	ea90 0f01 	teqeq	r0, r1
 8000866:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800086a:	4770      	bx	lr

0800086c <__aeabi_ui2f>:
 800086c:	f04f 0300 	mov.w	r3, #0
 8000870:	e004      	b.n	800087c <__aeabi_i2f+0x8>
 8000872:	bf00      	nop

08000874 <__aeabi_i2f>:
 8000874:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000878:	bf48      	it	mi
 800087a:	4240      	negmi	r0, r0
 800087c:	ea5f 0c00 	movs.w	ip, r0
 8000880:	bf08      	it	eq
 8000882:	4770      	bxeq	lr
 8000884:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000888:	4601      	mov	r1, r0
 800088a:	f04f 0000 	mov.w	r0, #0
 800088e:	e01c      	b.n	80008ca <__aeabi_l2f+0x2a>

08000890 <__aeabi_ul2f>:
 8000890:	ea50 0201 	orrs.w	r2, r0, r1
 8000894:	bf08      	it	eq
 8000896:	4770      	bxeq	lr
 8000898:	f04f 0300 	mov.w	r3, #0
 800089c:	e00a      	b.n	80008b4 <__aeabi_l2f+0x14>
 800089e:	bf00      	nop

080008a0 <__aeabi_l2f>:
 80008a0:	ea50 0201 	orrs.w	r2, r0, r1
 80008a4:	bf08      	it	eq
 80008a6:	4770      	bxeq	lr
 80008a8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80008ac:	d502      	bpl.n	80008b4 <__aeabi_l2f+0x14>
 80008ae:	4240      	negs	r0, r0
 80008b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008b4:	ea5f 0c01 	movs.w	ip, r1
 80008b8:	bf02      	ittt	eq
 80008ba:	4684      	moveq	ip, r0
 80008bc:	4601      	moveq	r1, r0
 80008be:	2000      	moveq	r0, #0
 80008c0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80008c4:	bf08      	it	eq
 80008c6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80008ca:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80008ce:	fabc f28c 	clz	r2, ip
 80008d2:	3a08      	subs	r2, #8
 80008d4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008d8:	db10      	blt.n	80008fc <__aeabi_l2f+0x5c>
 80008da:	fa01 fc02 	lsl.w	ip, r1, r2
 80008de:	4463      	add	r3, ip
 80008e0:	fa00 fc02 	lsl.w	ip, r0, r2
 80008e4:	f1c2 0220 	rsb	r2, r2, #32
 80008e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80008ec:	fa20 f202 	lsr.w	r2, r0, r2
 80008f0:	eb43 0002 	adc.w	r0, r3, r2
 80008f4:	bf08      	it	eq
 80008f6:	f020 0001 	biceq.w	r0, r0, #1
 80008fa:	4770      	bx	lr
 80008fc:	f102 0220 	add.w	r2, r2, #32
 8000900:	fa01 fc02 	lsl.w	ip, r1, r2
 8000904:	f1c2 0220 	rsb	r2, r2, #32
 8000908:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800090c:	fa21 f202 	lsr.w	r2, r1, r2
 8000910:	eb43 0002 	adc.w	r0, r3, r2
 8000914:	bf08      	it	eq
 8000916:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800091a:	4770      	bx	lr

0800091c <__aeabi_fmul>:
 800091c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000920:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000924:	bf1e      	ittt	ne
 8000926:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800092a:	ea92 0f0c 	teqne	r2, ip
 800092e:	ea93 0f0c 	teqne	r3, ip
 8000932:	d06f      	beq.n	8000a14 <__aeabi_fmul+0xf8>
 8000934:	441a      	add	r2, r3
 8000936:	ea80 0c01 	eor.w	ip, r0, r1
 800093a:	0240      	lsls	r0, r0, #9
 800093c:	bf18      	it	ne
 800093e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000942:	d01e      	beq.n	8000982 <__aeabi_fmul+0x66>
 8000944:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000948:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800094c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000950:	fba0 3101 	umull	r3, r1, r0, r1
 8000954:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000958:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800095c:	bf3e      	ittt	cc
 800095e:	0049      	lslcc	r1, r1, #1
 8000960:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000964:	005b      	lslcc	r3, r3, #1
 8000966:	ea40 0001 	orr.w	r0, r0, r1
 800096a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800096e:	2afd      	cmp	r2, #253	@ 0xfd
 8000970:	d81d      	bhi.n	80009ae <__aeabi_fmul+0x92>
 8000972:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000976:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800097a:	bf08      	it	eq
 800097c:	f020 0001 	biceq.w	r0, r0, #1
 8000980:	4770      	bx	lr
 8000982:	f090 0f00 	teq	r0, #0
 8000986:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800098a:	bf08      	it	eq
 800098c:	0249      	lsleq	r1, r1, #9
 800098e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000992:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000996:	3a7f      	subs	r2, #127	@ 0x7f
 8000998:	bfc2      	ittt	gt
 800099a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800099e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009a2:	4770      	bxgt	lr
 80009a4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009a8:	f04f 0300 	mov.w	r3, #0
 80009ac:	3a01      	subs	r2, #1
 80009ae:	dc5d      	bgt.n	8000a6c <__aeabi_fmul+0x150>
 80009b0:	f112 0f19 	cmn.w	r2, #25
 80009b4:	bfdc      	itt	le
 80009b6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80009ba:	4770      	bxle	lr
 80009bc:	f1c2 0200 	rsb	r2, r2, #0
 80009c0:	0041      	lsls	r1, r0, #1
 80009c2:	fa21 f102 	lsr.w	r1, r1, r2
 80009c6:	f1c2 0220 	rsb	r2, r2, #32
 80009ca:	fa00 fc02 	lsl.w	ip, r0, r2
 80009ce:	ea5f 0031 	movs.w	r0, r1, rrx
 80009d2:	f140 0000 	adc.w	r0, r0, #0
 80009d6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80009da:	bf08      	it	eq
 80009dc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009e0:	4770      	bx	lr
 80009e2:	f092 0f00 	teq	r2, #0
 80009e6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80009ea:	bf02      	ittt	eq
 80009ec:	0040      	lsleq	r0, r0, #1
 80009ee:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80009f2:	3a01      	subeq	r2, #1
 80009f4:	d0f9      	beq.n	80009ea <__aeabi_fmul+0xce>
 80009f6:	ea40 000c 	orr.w	r0, r0, ip
 80009fa:	f093 0f00 	teq	r3, #0
 80009fe:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a02:	bf02      	ittt	eq
 8000a04:	0049      	lsleq	r1, r1, #1
 8000a06:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000a0a:	3b01      	subeq	r3, #1
 8000a0c:	d0f9      	beq.n	8000a02 <__aeabi_fmul+0xe6>
 8000a0e:	ea41 010c 	orr.w	r1, r1, ip
 8000a12:	e78f      	b.n	8000934 <__aeabi_fmul+0x18>
 8000a14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a18:	ea92 0f0c 	teq	r2, ip
 8000a1c:	bf18      	it	ne
 8000a1e:	ea93 0f0c 	teqne	r3, ip
 8000a22:	d00a      	beq.n	8000a3a <__aeabi_fmul+0x11e>
 8000a24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000a28:	bf18      	it	ne
 8000a2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000a2e:	d1d8      	bne.n	80009e2 <__aeabi_fmul+0xc6>
 8000a30:	ea80 0001 	eor.w	r0, r0, r1
 8000a34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000a38:	4770      	bx	lr
 8000a3a:	f090 0f00 	teq	r0, #0
 8000a3e:	bf17      	itett	ne
 8000a40:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000a44:	4608      	moveq	r0, r1
 8000a46:	f091 0f00 	teqne	r1, #0
 8000a4a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000a4e:	d014      	beq.n	8000a7a <__aeabi_fmul+0x15e>
 8000a50:	ea92 0f0c 	teq	r2, ip
 8000a54:	d101      	bne.n	8000a5a <__aeabi_fmul+0x13e>
 8000a56:	0242      	lsls	r2, r0, #9
 8000a58:	d10f      	bne.n	8000a7a <__aeabi_fmul+0x15e>
 8000a5a:	ea93 0f0c 	teq	r3, ip
 8000a5e:	d103      	bne.n	8000a68 <__aeabi_fmul+0x14c>
 8000a60:	024b      	lsls	r3, r1, #9
 8000a62:	bf18      	it	ne
 8000a64:	4608      	movne	r0, r1
 8000a66:	d108      	bne.n	8000a7a <__aeabi_fmul+0x15e>
 8000a68:	ea80 0001 	eor.w	r0, r0, r1
 8000a6c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bx	lr

08000a84 <__aeabi_fdiv>:
 8000a84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a8c:	bf1e      	ittt	ne
 8000a8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a92:	ea92 0f0c 	teqne	r2, ip
 8000a96:	ea93 0f0c 	teqne	r3, ip
 8000a9a:	d069      	beq.n	8000b70 <__aeabi_fdiv+0xec>
 8000a9c:	eba2 0203 	sub.w	r2, r2, r3
 8000aa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000aa4:	0249      	lsls	r1, r1, #9
 8000aa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000aaa:	d037      	beq.n	8000b1c <__aeabi_fdiv+0x98>
 8000aac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ab0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ab4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ab8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000abc:	428b      	cmp	r3, r1
 8000abe:	bf38      	it	cc
 8000ac0:	005b      	lslcc	r3, r3, #1
 8000ac2:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ac6:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000aca:	428b      	cmp	r3, r1
 8000acc:	bf24      	itt	cs
 8000ace:	1a5b      	subcs	r3, r3, r1
 8000ad0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ad4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ad8:	bf24      	itt	cs
 8000ada:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ade:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ae2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ae6:	bf24      	itt	cs
 8000ae8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000aec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000af4:	bf24      	itt	cs
 8000af6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000afa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000afe:	011b      	lsls	r3, r3, #4
 8000b00:	bf18      	it	ne
 8000b02:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b06:	d1e0      	bne.n	8000aca <__aeabi_fdiv+0x46>
 8000b08:	2afd      	cmp	r2, #253	@ 0xfd
 8000b0a:	f63f af50 	bhi.w	80009ae <__aeabi_fmul+0x92>
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000b20:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b24:	327f      	adds	r2, #127	@ 0x7f
 8000b26:	bfc2      	ittt	gt
 8000b28:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000b2c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b30:	4770      	bxgt	lr
 8000b32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b36:	f04f 0300 	mov.w	r3, #0
 8000b3a:	3a01      	subs	r2, #1
 8000b3c:	e737      	b.n	80009ae <__aeabi_fmul+0x92>
 8000b3e:	f092 0f00 	teq	r2, #0
 8000b42:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000b46:	bf02      	ittt	eq
 8000b48:	0040      	lsleq	r0, r0, #1
 8000b4a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000b4e:	3a01      	subeq	r2, #1
 8000b50:	d0f9      	beq.n	8000b46 <__aeabi_fdiv+0xc2>
 8000b52:	ea40 000c 	orr.w	r0, r0, ip
 8000b56:	f093 0f00 	teq	r3, #0
 8000b5a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b5e:	bf02      	ittt	eq
 8000b60:	0049      	lsleq	r1, r1, #1
 8000b62:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000b66:	3b01      	subeq	r3, #1
 8000b68:	d0f9      	beq.n	8000b5e <__aeabi_fdiv+0xda>
 8000b6a:	ea41 010c 	orr.w	r1, r1, ip
 8000b6e:	e795      	b.n	8000a9c <__aeabi_fdiv+0x18>
 8000b70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b74:	ea92 0f0c 	teq	r2, ip
 8000b78:	d108      	bne.n	8000b8c <__aeabi_fdiv+0x108>
 8000b7a:	0242      	lsls	r2, r0, #9
 8000b7c:	f47f af7d 	bne.w	8000a7a <__aeabi_fmul+0x15e>
 8000b80:	ea93 0f0c 	teq	r3, ip
 8000b84:	f47f af70 	bne.w	8000a68 <__aeabi_fmul+0x14c>
 8000b88:	4608      	mov	r0, r1
 8000b8a:	e776      	b.n	8000a7a <__aeabi_fmul+0x15e>
 8000b8c:	ea93 0f0c 	teq	r3, ip
 8000b90:	d104      	bne.n	8000b9c <__aeabi_fdiv+0x118>
 8000b92:	024b      	lsls	r3, r1, #9
 8000b94:	f43f af4c 	beq.w	8000a30 <__aeabi_fmul+0x114>
 8000b98:	4608      	mov	r0, r1
 8000b9a:	e76e      	b.n	8000a7a <__aeabi_fmul+0x15e>
 8000b9c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ba0:	bf18      	it	ne
 8000ba2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ba6:	d1ca      	bne.n	8000b3e <__aeabi_fdiv+0xba>
 8000ba8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000bac:	f47f af5c 	bne.w	8000a68 <__aeabi_fmul+0x14c>
 8000bb0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000bb4:	f47f af3c 	bne.w	8000a30 <__aeabi_fmul+0x114>
 8000bb8:	e75f      	b.n	8000a7a <__aeabi_fmul+0x15e>
 8000bba:	bf00      	nop

08000bbc <__gesf2>:
 8000bbc:	f04f 3cff 	mov.w	ip, #4294967295
 8000bc0:	e006      	b.n	8000bd0 <__cmpsf2+0x4>
 8000bc2:	bf00      	nop

08000bc4 <__lesf2>:
 8000bc4:	f04f 0c01 	mov.w	ip, #1
 8000bc8:	e002      	b.n	8000bd0 <__cmpsf2+0x4>
 8000bca:	bf00      	nop

08000bcc <__cmpsf2>:
 8000bcc:	f04f 0c01 	mov.w	ip, #1
 8000bd0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000bd4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000bd8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bdc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000be0:	bf18      	it	ne
 8000be2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000be6:	d011      	beq.n	8000c0c <__cmpsf2+0x40>
 8000be8:	b001      	add	sp, #4
 8000bea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000bee:	bf18      	it	ne
 8000bf0:	ea90 0f01 	teqne	r0, r1
 8000bf4:	bf58      	it	pl
 8000bf6:	ebb2 0003 	subspl.w	r0, r2, r3
 8000bfa:	bf88      	it	hi
 8000bfc:	17c8      	asrhi	r0, r1, #31
 8000bfe:	bf38      	it	cc
 8000c00:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000c04:	bf18      	it	ne
 8000c06:	f040 0001 	orrne.w	r0, r0, #1
 8000c0a:	4770      	bx	lr
 8000c0c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c10:	d102      	bne.n	8000c18 <__cmpsf2+0x4c>
 8000c12:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000c16:	d105      	bne.n	8000c24 <__cmpsf2+0x58>
 8000c18:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000c1c:	d1e4      	bne.n	8000be8 <__cmpsf2+0x1c>
 8000c1e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000c22:	d0e1      	beq.n	8000be8 <__cmpsf2+0x1c>
 8000c24:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_cfrcmple>:
 8000c2c:	4684      	mov	ip, r0
 8000c2e:	4608      	mov	r0, r1
 8000c30:	4661      	mov	r1, ip
 8000c32:	e7ff      	b.n	8000c34 <__aeabi_cfcmpeq>

08000c34 <__aeabi_cfcmpeq>:
 8000c34:	b50f      	push	{r0, r1, r2, r3, lr}
 8000c36:	f7ff ffc9 	bl	8000bcc <__cmpsf2>
 8000c3a:	2800      	cmp	r0, #0
 8000c3c:	bf48      	it	mi
 8000c3e:	f110 0f00 	cmnmi.w	r0, #0
 8000c42:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000c44 <__aeabi_fcmpeq>:
 8000c44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c48:	f7ff fff4 	bl	8000c34 <__aeabi_cfcmpeq>
 8000c4c:	bf0c      	ite	eq
 8000c4e:	2001      	moveq	r0, #1
 8000c50:	2000      	movne	r0, #0
 8000c52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c56:	bf00      	nop

08000c58 <__aeabi_fcmplt>:
 8000c58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c5c:	f7ff ffea 	bl	8000c34 <__aeabi_cfcmpeq>
 8000c60:	bf34      	ite	cc
 8000c62:	2001      	movcc	r0, #1
 8000c64:	2000      	movcs	r0, #0
 8000c66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c6a:	bf00      	nop

08000c6c <__aeabi_fcmple>:
 8000c6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c70:	f7ff ffe0 	bl	8000c34 <__aeabi_cfcmpeq>
 8000c74:	bf94      	ite	ls
 8000c76:	2001      	movls	r0, #1
 8000c78:	2000      	movhi	r0, #0
 8000c7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c7e:	bf00      	nop

08000c80 <__aeabi_fcmpge>:
 8000c80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c84:	f7ff ffd2 	bl	8000c2c <__aeabi_cfrcmple>
 8000c88:	bf94      	ite	ls
 8000c8a:	2001      	movls	r0, #1
 8000c8c:	2000      	movhi	r0, #0
 8000c8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c92:	bf00      	nop

08000c94 <__aeabi_fcmpgt>:
 8000c94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c98:	f7ff ffc8 	bl	8000c2c <__aeabi_cfrcmple>
 8000c9c:	bf34      	ite	cc
 8000c9e:	2001      	movcc	r0, #1
 8000ca0:	2000      	movcs	r0, #0
 8000ca2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_f2iz>:
 8000ca8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cac:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000cb0:	d30f      	bcc.n	8000cd2 <__aeabi_f2iz+0x2a>
 8000cb2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000cb6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_f2iz+0x30>
 8000cbc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000cc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000cc4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cc8:	fa23 f002 	lsr.w	r0, r3, r2
 8000ccc:	bf18      	it	ne
 8000cce:	4240      	negne	r0, r0
 8000cd0:	4770      	bx	lr
 8000cd2:	f04f 0000 	mov.w	r0, #0
 8000cd6:	4770      	bx	lr
 8000cd8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_f2iz+0x3a>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d105      	bne.n	8000cee <__aeabi_f2iz+0x46>
 8000ce2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ce6:	bf08      	it	eq
 8000ce8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000cec:	4770      	bx	lr
 8000cee:	f04f 0000 	mov.w	r0, #0
 8000cf2:	4770      	bx	lr

08000cf4 <__aeabi_f2uiz>:
 8000cf4:	0042      	lsls	r2, r0, #1
 8000cf6:	d20e      	bcs.n	8000d16 <__aeabi_f2uiz+0x22>
 8000cf8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000cfc:	d30b      	bcc.n	8000d16 <__aeabi_f2uiz+0x22>
 8000cfe:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d02:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d06:	d409      	bmi.n	8000d1c <__aeabi_f2uiz+0x28>
 8000d08:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d0c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d10:	fa23 f002 	lsr.w	r0, r3, r2
 8000d14:	4770      	bx	lr
 8000d16:	f04f 0000 	mov.w	r0, #0
 8000d1a:	4770      	bx	lr
 8000d1c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d20:	d101      	bne.n	8000d26 <__aeabi_f2uiz+0x32>
 8000d22:	0242      	lsls	r2, r0, #9
 8000d24:	d102      	bne.n	8000d2c <__aeabi_f2uiz+0x38>
 8000d26:	f04f 30ff 	mov.w	r0, #4294967295
 8000d2a:	4770      	bx	lr
 8000d2c:	f04f 0000 	mov.w	r0, #0
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <__aeabi_uldivmod>:
 8000d34:	b953      	cbnz	r3, 8000d4c <__aeabi_uldivmod+0x18>
 8000d36:	b94a      	cbnz	r2, 8000d4c <__aeabi_uldivmod+0x18>
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	bf08      	it	eq
 8000d3c:	2800      	cmpeq	r0, #0
 8000d3e:	bf1c      	itt	ne
 8000d40:	f04f 31ff 	movne.w	r1, #4294967295
 8000d44:	f04f 30ff 	movne.w	r0, #4294967295
 8000d48:	f000 b988 	b.w	800105c <__aeabi_idiv0>
 8000d4c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d50:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d54:	f000 f806 	bl	8000d64 <__udivmoddi4>
 8000d58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d60:	b004      	add	sp, #16
 8000d62:	4770      	bx	lr

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800106c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800106e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4313      	orrs	r3, r2
 8001076:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001078:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800107c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4013      	ands	r3, r2
 8001082:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001084:	68fb      	ldr	r3, [r7, #12]
}
 8001086:	bf00      	nop
 8001088:	3714      	adds	r7, #20
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr

08001090 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800109c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	43db      	mvns	r3, r3
 80010a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010a6:	4013      	ands	r3, r2
 80010a8:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80010b8:	4b23      	ldr	r3, [pc, #140]	@ (8001148 <MX_ADC_Init+0x94>)
 80010ba:	4a24      	ldr	r2, [pc, #144]	@ (800114c <MX_ADC_Init+0x98>)
 80010bc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010be:	4b22      	ldr	r3, [pc, #136]	@ (8001148 <MX_ADC_Init+0x94>)
 80010c0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80010c4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80010c6:	4b20      	ldr	r3, [pc, #128]	@ (8001148 <MX_ADC_Init+0x94>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001148 <MX_ADC_Init+0x94>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001148 <MX_ADC_Init+0x94>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001148 <MX_ADC_Init+0x94>)
 80010da:	2204      	movs	r2, #4
 80010dc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <MX_ADC_Init+0x94>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80010e4:	4b18      	ldr	r3, [pc, #96]	@ (8001148 <MX_ADC_Init+0x94>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80010ea:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <MX_ADC_Init+0x94>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80010f0:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <MX_ADC_Init+0x94>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80010f6:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <MX_ADC_Init+0x94>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <MX_ADC_Init+0x94>)
 8001100:	2200      	movs	r2, #0
 8001102:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001104:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <MX_ADC_Init+0x94>)
 8001106:	2200      	movs	r2, #0
 8001108:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 800110a:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <MX_ADC_Init+0x94>)
 800110c:	2200      	movs	r2, #0
 800110e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001112:	4b0d      	ldr	r3, [pc, #52]	@ (8001148 <MX_ADC_Init+0x94>)
 8001114:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001118:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800111a:	4b0b      	ldr	r3, [pc, #44]	@ (8001148 <MX_ADC_Init+0x94>)
 800111c:	2207      	movs	r2, #7
 800111e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001120:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <MX_ADC_Init+0x94>)
 8001122:	2207      	movs	r2, #7
 8001124:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <MX_ADC_Init+0x94>)
 8001128:	2200      	movs	r2, #0
 800112a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <MX_ADC_Init+0x94>)
 8001130:	2200      	movs	r2, #0
 8001132:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001134:	4804      	ldr	r0, [pc, #16]	@ (8001148 <MX_ADC_Init+0x94>)
 8001136:	f002 f97f 	bl	8003438 <HAL_ADC_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001140:	f000 fcfc 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000174 	.word	0x20000174
 800114c:	40012400 	.word	0x40012400

08001150 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a05      	ldr	r2, [pc, #20]	@ (8001174 <HAL_ADC_MspInit+0x24>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d103      	bne.n	800116a <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001162:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001166:	f7ff ff7b 	bl	8001060 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40012400 	.word	0x40012400

08001178 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a05      	ldr	r2, [pc, #20]	@ (800119c <HAL_ADC_MspDeInit+0x24>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d103      	bne.n	8001192 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800118a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800118e:	f7ff ff7f 	bl	8001090 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40012400 	.word	0x40012400

080011a0 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80011a4:	4b03      	ldr	r3, [pc, #12]	@ (80011b4 <SYS_InitMeasurement+0x14>)
 80011a6:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <SYS_InitMeasurement+0x18>)
 80011a8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	20000174 	.word	0x20000174
 80011b8:	40012400 	.word	0x40012400

080011bc <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  __IO int16_t temperatureDegreeC = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	803b      	strh	r3, [r7, #0]
  uint32_t measuredLevel = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 80011ca:	f000 f869 	bl	80012a0 <SYS_GetBatteryLevel>
 80011ce:	4603      	mov	r3, r0
 80011d0:	807b      	strh	r3, [r7, #2]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 80011d2:	482d      	ldr	r0, [pc, #180]	@ (8001288 <SYS_GetTemperatureLevel+0xcc>)
 80011d4:	f000 f898 	bl	8001308 <ADC_ReadChannels>
 80011d8:	6078      	str	r0, [r7, #4]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 80011da:	4b2c      	ldr	r3, [pc, #176]	@ (800128c <SYS_GetTemperatureLevel+0xd0>)
 80011dc:	881a      	ldrh	r2, [r3, #0]
 80011de:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <SYS_GetTemperatureLevel+0xd4>)
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d026      	beq.n	8001234 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 80011e6:	4b29      	ldr	r3, [pc, #164]	@ (800128c <SYS_GetTemperatureLevel+0xd0>)
 80011e8:	881a      	ldrh	r2, [r3, #0]
 80011ea:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <SYS_GetTemperatureLevel+0xd4>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d01c      	beq.n	800122c <SYS_GetTemperatureLevel+0x70>
 80011f2:	887b      	ldrh	r3, [r7, #2]
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	fb02 f303 	mul.w	r3, r2, r3
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	4a25      	ldr	r2, [pc, #148]	@ (8001294 <SYS_GetTemperatureLevel+0xd8>)
 80011fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001202:	095b      	lsrs	r3, r3, #5
 8001204:	461a      	mov	r2, r3
 8001206:	4b22      	ldr	r3, [pc, #136]	@ (8001290 <SYS_GetTemperatureLevel+0xd4>)
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	2264      	movs	r2, #100	@ 0x64
 800120e:	fb03 f202 	mul.w	r2, r3, r2
 8001212:	4b1e      	ldr	r3, [pc, #120]	@ (800128c <SYS_GetTemperatureLevel+0xd0>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	4619      	mov	r1, r3
 8001218:	4b1d      	ldr	r3, [pc, #116]	@ (8001290 <SYS_GetTemperatureLevel+0xd4>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	1acb      	subs	r3, r1, r3
 800121e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001222:	b29b      	uxth	r3, r3
 8001224:	331e      	adds	r3, #30
 8001226:	b29b      	uxth	r3, r3
 8001228:	b21b      	sxth	r3, r3
 800122a:	e001      	b.n	8001230 <SYS_GetTemperatureLevel+0x74>
 800122c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001230:	803b      	strh	r3, [r7, #0]
 8001232:	e01d      	b.n	8001270 <SYS_GetTemperatureLevel+0xb4>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001234:	887b      	ldrh	r3, [r7, #2]
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	fb03 f202 	mul.w	r2, r3, r2
 800123c:	4b16      	ldr	r3, [pc, #88]	@ (8001298 <SYS_GetTemperatureLevel+0xdc>)
 800123e:	fba3 1302 	umull	r1, r3, r3, r2
 8001242:	1ad2      	subs	r2, r2, r3
 8001244:	0852      	lsrs	r2, r2, #1
 8001246:	4413      	add	r3, r2
 8001248:	0adb      	lsrs	r3, r3, #11
 800124a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800124e:	fb02 f303 	mul.w	r3, r2, r3
 8001252:	f5a3 2339 	sub.w	r3, r3, #757760	@ 0xb9000
 8001256:	f5a3 630c 	sub.w	r3, r3, #2240	@ 0x8c0
 800125a:	4a10      	ldr	r2, [pc, #64]	@ (800129c <SYS_GetTemperatureLevel+0xe0>)
 800125c:	fb82 1203 	smull	r1, r2, r2, r3
 8001260:	1292      	asrs	r2, r2, #10
 8001262:	17db      	asrs	r3, r3, #31
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	b29b      	uxth	r3, r3
 8001268:	331e      	adds	r3, #30
 800126a:	b29b      	uxth	r3, r3
 800126c:	b21b      	sxth	r3, r3
 800126e:	803b      	strh	r3, [r7, #0]
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8001270:	883b      	ldrh	r3, [r7, #0]
 8001272:	b21b      	sxth	r3, r3
 8001274:	021b      	lsls	r3, r3, #8
 8001276:	b21b      	sxth	r3, r3
 8001278:	803b      	strh	r3, [r7, #0]

  return (int16_t) temperatureDegreeC;
 800127a:	883b      	ldrh	r3, [r7, #0]
 800127c:	b21b      	sxth	r3, r3
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 800127e:	4618      	mov	r0, r3
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	b0001000 	.word	0xb0001000
 800128c:	1fff75c8 	.word	0x1fff75c8
 8001290:	1fff75a8 	.word	0x1fff75a8
 8001294:	09ee009f 	.word	0x09ee009f
 8001298:	00100101 	.word	0x00100101
 800129c:	68db8bad 	.word	0x68db8bad

080012a0 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80012ae:	4813      	ldr	r0, [pc, #76]	@ (80012fc <SYS_GetBatteryLevel+0x5c>)
 80012b0:	f000 f82a 	bl	8001308 <ADC_ReadChannels>
 80012b4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d102      	bne.n	80012c2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	80fb      	strh	r3, [r7, #6]
 80012c0:	e016      	b.n	80012f0 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80012c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <SYS_GetBatteryLevel+0x60>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d00b      	beq.n	80012e6 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <SYS_GetBatteryLevel+0x60>)
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80012d8:	fb03 f202 	mul.w	r2, r3, r2
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	80fb      	strh	r3, [r7, #6]
 80012e4:	e004      	b.n	80012f0 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80012e6:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <SYS_GetBatteryLevel+0x64>)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ee:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80012f0:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	b4002000 	.word	0xb4002000
 8001300:	1fff75aa 	.word	0x1fff75aa
 8001304:	004c08d8 	.word	0x004c08d8

08001308 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001314:	f107 0308 	add.w	r3, r7, #8
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001320:	f7ff fec8 	bl	80010b4 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001324:	481a      	ldr	r0, [pc, #104]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001326:	f002 fea6 	bl	8004076 <HAL_ADCEx_Calibration_Start>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001330:	f000 fc04 	bl	8001b3c <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001340:	f107 0308 	add.w	r3, r7, #8
 8001344:	4619      	mov	r1, r3
 8001346:	4812      	ldr	r0, [pc, #72]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001348:	f002 fbb2 	bl	8003ab0 <HAL_ADC_ConfigChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001352:	f000 fbf3 	bl	8001b3c <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001356:	480e      	ldr	r0, [pc, #56]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001358:	f002 fa8e 	bl	8003878 <HAL_ADC_Start>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001362:	f000 fbeb 	bl	8001b3c <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001366:	f04f 31ff 	mov.w	r1, #4294967295
 800136a:	4809      	ldr	r0, [pc, #36]	@ (8001390 <ADC_ReadChannels+0x88>)
 800136c:	f002 fafc 	bl	8003968 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001370:	4807      	ldr	r0, [pc, #28]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001372:	f002 fac7 	bl	8003904 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001378:	f002 fb8d 	bl	8003a96 <HAL_ADC_GetValue>
 800137c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800137e:	4804      	ldr	r0, [pc, #16]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001380:	f002 f9ee 	bl	8003760 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001384:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001386:	4618      	mov	r0, r3
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000174 	.word	0x20000174

08001394 <LL_AHB1_GRP1_EnableClock>:
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800139c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80013a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4013      	ands	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013b8:	68fb      	ldr	r3, [r7, #12]
}
 80013ba:	bf00      	nop
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013c8:	2004      	movs	r0, #4
 80013ca:	f7ff ffe3 	bl	8001394 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ce:	2001      	movs	r0, #1
 80013d0:	f7ff ffe0 	bl	8001394 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	2102      	movs	r1, #2
 80013d8:	200f      	movs	r0, #15
 80013da:	f002 fff2 	bl	80043c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80013de:	200f      	movs	r0, #15
 80013e0:	f003 f809 	bl	80043f6 <HAL_NVIC_EnableIRQ>

}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <FLASH_IF_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
FLASH_IF_StatusTypedef FLASH_IF_Init(void *pAllocRamBuffer)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80013f0:	2300      	movs	r3, #0
 80013f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Init_1 */

  /* USER CODE END FLASH_IF_Init_1 */
  pAllocatedBuffer = (uint8_t *)pAllocRamBuffer;
 80013f4:	4a04      	ldr	r2, [pc, #16]	@ (8001408 <FLASH_IF_Init+0x20>)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN FLASH_IF_Init_2 */

  /* USER CODE END FLASH_IF_Init_2 */
  return ret_status;
 80013fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	200001d8 	.word	0x200001d8

0800140c <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001418:	23ff      	movs	r3, #255	@ 0xff
 800141a:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001422:	d311      	bcc.n	8001448 <FLASH_IF_Write+0x3c>
 8001424:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <FLASH_IF_Write+0x48>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	029a      	lsls	r2, r3, #10
 800142a:	4b0b      	ldr	r3, [pc, #44]	@ (8001458 <FLASH_IF_Write+0x4c>)
 800142c:	4013      	ands	r3, r2
 800142e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001432:	3b01      	subs	r3, #1
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4293      	cmp	r3, r2
 8001438:	d306      	bcc.n	8001448 <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f000 f85a 	bl	80014f8 <FLASH_IF_INT_Write>
 8001444:	4603      	mov	r3, r0
 8001446:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 8001448:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	1fff75e0 	.word	0x1fff75e0
 8001458:	03fffc00 	.word	0x03fffc00

0800145c <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001468:	23ff      	movs	r3, #255	@ 0xff
 800146a:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001472:	d311      	bcc.n	8001498 <FLASH_IF_Read+0x3c>
 8001474:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <FLASH_IF_Read+0x48>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	029a      	lsls	r2, r3, #10
 800147a:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <FLASH_IF_Read+0x4c>)
 800147c:	4013      	ands	r3, r2
 800147e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001482:	3b01      	subs	r3, #1
 8001484:	68ba      	ldr	r2, [r7, #8]
 8001486:	4293      	cmp	r3, r2
 8001488:	d306      	bcc.n	8001498 <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	68b9      	ldr	r1, [r7, #8]
 800148e:	68f8      	ldr	r0, [r7, #12]
 8001490:	f000 f93a 	bl	8001708 <FLASH_IF_INT_Read>
 8001494:	4603      	mov	r3, r0
 8001496:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 8001498:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	1fff75e0 	.word	0x1fff75e0
 80014a8:	03fffc00 	.word	0x03fffc00

080014ac <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80014b6:	23ff      	movs	r3, #255	@ 0xff
 80014b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80014c0:	d310      	bcc.n	80014e4 <FLASH_IF_Erase+0x38>
 80014c2:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <FLASH_IF_Erase+0x44>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	029a      	lsls	r2, r3, #10
 80014c8:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <FLASH_IF_Erase+0x48>)
 80014ca:	4013      	ands	r3, r2
 80014cc:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80014d0:	3b01      	subs	r3, #1
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d305      	bcc.n	80014e4 <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 80014d8:	6839      	ldr	r1, [r7, #0]
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f932 	bl	8001744 <FLASH_IF_INT_Erase>
 80014e0:	4603      	mov	r3, r0
 80014e2:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 80014e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	1fff75e0 	.word	0x1fff75e0
 80014f4:	03fffc00 	.word	0x03fffc00

080014f8 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b090      	sub	sp, #64	@ 0x40
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t uSource = (uint32_t)pSource;
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t length = uLength;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d00c      	beq.n	8001536 <FLASH_IF_INT_Write+0x3e>
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d009      	beq.n	8001536 <FLASH_IF_INT_Write+0x3e>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	2b00      	cmp	r3, #0
 800152a:	d104      	bne.n	8001536 <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	2b00      	cmp	r3, #0
 8001534:	d002      	beq.n	800153c <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 8001536:	f06f 0305 	mvn.w	r3, #5
 800153a:	e0da      	b.n	80016f2 <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 800153c:	f000 f992 	bl	8001864 <FLASH_IF_INT_Clear_Error>
 8001540:	4603      	mov	r3, r0
 8001542:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (ret_status == FLASH_IF_OK)
 8001546:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800154a:	2b00      	cmp	r3, #0
 800154c:	f040 80cf 	bne.w	80016ee <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001550:	f003 fbca 	bl	8004ce8 <HAL_FLASH_Unlock>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	f040 80c6 	bne.w	80016e8 <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 800155c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800155e:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001562:	4b66      	ldr	r3, [pc, #408]	@ (80016fc <FLASH_IF_INT_Write+0x204>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	0299      	lsls	r1, r3, #10
 8001568:	4b65      	ldr	r3, [pc, #404]	@ (8001700 <FLASH_IF_INT_Write+0x208>)
 800156a:	400b      	ands	r3, r1
 800156c:	fbb2 f1f3 	udiv	r1, r2, r3
 8001570:	fb01 f303 	mul.w	r3, r1, r3
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	0adb      	lsrs	r3, r3, #11
 8001578:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 800157a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4413      	add	r3, r2
 8001580:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001584:	3b01      	subs	r3, #1
 8001586:	4a5d      	ldr	r2, [pc, #372]	@ (80016fc <FLASH_IF_INT_Write+0x204>)
 8001588:	6812      	ldr	r2, [r2, #0]
 800158a:	0291      	lsls	r1, r2, #10
 800158c:	4a5c      	ldr	r2, [pc, #368]	@ (8001700 <FLASH_IF_INT_Write+0x208>)
 800158e:	400a      	ands	r2, r1
 8001590:	fbb3 f1f2 	udiv	r1, r3, r2
 8001594:	fb01 f202 	mul.w	r2, r1, r2
 8001598:	1a9b      	subs	r3, r3, r2
 800159a:	0ada      	lsrs	r2, r3, #11
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	3301      	adds	r3, #1
 80015a2:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d905      	bls.n	80015b6 <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 80015aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015b0:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80015b4:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015ba:	e089      	b.n	80016d0 <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 80015bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015be:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80015c2:	02db      	lsls	r3, r3, #11
 80015c4:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 80015c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80015c8:	68f8      	ldr	r0, [r7, #12]
 80015ca:	f000 f925 	bl	8001818 <FLASH_IF_INT_IsEmpty>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d031      	beq.n	8001638 <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 80015d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001704 <FLASH_IF_INT_Write+0x20c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d103      	bne.n	80015e4 <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 80015dc:	23fa      	movs	r3, #250	@ 0xfa
 80015de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80015e2:	e07e      	b.n	80016e2 <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 80015e4:	4b47      	ldr	r3, [pc, #284]	@ (8001704 <FLASH_IF_INT_Write+0x20c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6939      	ldr	r1, [r7, #16]
 80015ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015ee:	4618      	mov	r0, r3
 80015f0:	f000 f88a 	bl	8001708 <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 80015f4:	4b43      	ldr	r3, [pc, #268]	@ (8001704 <FLASH_IF_INT_Write+0x20c>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015fe:	4413      	add	r3, r2
 8001600:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001602:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001604:	b292      	uxth	r2, r2
 8001606:	4618      	mov	r0, r3
 8001608:	f01c fdb2 	bl	801e170 <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001612:	4618      	mov	r0, r3
 8001614:	f000 f896 	bl	8001744 <FLASH_IF_INT_Erase>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 800161e:	23fe      	movs	r3, #254	@ 0xfe
 8001620:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 8001624:	e05d      	b.n	80016e2 <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 800162a:	4b36      	ldr	r3, [pc, #216]	@ (8001704 <FLASH_IF_INT_Write+0x20c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 8001630:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001634:	61fb      	str	r3, [r7, #28]
 8001636:	e005      	b.n	8001644 <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 8001638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = uSource;
 800163c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800163e:	623b      	str	r3, [r7, #32]
          current_length = length;
 8001640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001642:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001644:	2300      	movs	r3, #0
 8001646:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001648:	e026      	b.n	8001698 <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 800164a:	6a3a      	ldr	r2, [r7, #32]
 800164c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800164e:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 8001650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001654:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001656:	2001      	movs	r0, #1
 8001658:	f003 fb02 	bl	8004c60 <HAL_FLASH_Program>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d113      	bne.n	800168a <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001668:	6a3a      	ldr	r2, [r7, #32]
 800166a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800166c:	4413      	add	r3, r2
 800166e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001672:	4299      	cmp	r1, r3
 8001674:	bf08      	it	eq
 8001676:	4290      	cmpeq	r0, r2
 8001678:	d003      	beq.n	8001682 <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 800167a:	23fc      	movs	r3, #252	@ 0xfc
 800167c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              break;
 8001680:	e00e      	b.n	80016a0 <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 8001682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001684:	3308      	adds	r3, #8
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24
 8001688:	e003      	b.n	8001692 <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 800168a:	23fc      	movs	r3, #252	@ 0xfc
 800168c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break;
 8001690:	e006      	b.n	80016a0 <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001694:	3308      	adds	r3, #8
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001698:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	429a      	cmp	r2, r3
 800169e:	d3d4      	bcc.n	800164a <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 80016a0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d11b      	bne.n	80016e0 <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 80016a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80016aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ac:	4413      	add	r3, r2
 80016ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        uSource += length;
 80016b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016b4:	4413      	add	r3, r2
 80016b6:	637b      	str	r3, [r7, #52]	@ 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016c2:	bf28      	it	cs
 80016c4:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 80016c8:	633b      	str	r3, [r7, #48]	@ 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80016ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016cc:	3301      	adds	r3, #1
 80016ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	4413      	add	r3, r2
 80016d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016d8:	429a      	cmp	r2, r3
 80016da:	f4ff af6f 	bcc.w	80015bc <FLASH_IF_INT_Write+0xc4>
 80016de:	e000      	b.n	80016e2 <FLASH_IF_INT_Write+0x1ea>
          break;
 80016e0:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80016e2:	f003 fb23 	bl	8004d2c <HAL_FLASH_Lock>
 80016e6:	e002      	b.n	80016ee <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80016e8:	23fb      	movs	r3, #251	@ 0xfb
 80016ea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80016ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3740      	adds	r7, #64	@ 0x40
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	1fff75e0 	.word	0x1fff75e0
 8001700:	03fffc00 	.word	0x03fffc00
 8001704:	200001d8 	.word	0x200001d8

08001708 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001714:	2300      	movs	r3, #0
 8001716:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d002      	beq.n	8001724 <FLASH_IF_INT_Read+0x1c>
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d102      	bne.n	800172a <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001724:	f06f 0305 	mvn.w	r3, #5
 8001728:	e008      	b.n	800173c <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	b29b      	uxth	r3, r3
 800172e:	461a      	mov	r2, r3
 8001730:	68b9      	ldr	r1, [r7, #8]
 8001732:	68f8      	ldr	r0, [r7, #12]
 8001734:	f01c fd1c 	bl	801e170 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001738:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3718      	adds	r7, #24
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001764:	f06f 0305 	mvn.w	r3, #5
 8001768:	e04e      	b.n	8001808 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 800176a:	f000 f87b 	bl	8001864 <FLASH_IF_INT_Clear_Error>
 800176e:	4603      	mov	r3, r0
 8001770:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001772:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d144      	bne.n	8001804 <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 800177a:	f003 fab5 	bl	8004ce8 <HAL_FLASH_Unlock>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d13d      	bne.n	8001800 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001784:	2302      	movs	r3, #2
 8001786:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 800178e:	4b20      	ldr	r3, [pc, #128]	@ (8001810 <FLASH_IF_INT_Erase+0xcc>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	0299      	lsls	r1, r3, #10
 8001794:	4b1f      	ldr	r3, [pc, #124]	@ (8001814 <FLASH_IF_INT_Erase+0xd0>)
 8001796:	400b      	ands	r3, r1
 8001798:	fbb2 f1f3 	udiv	r1, r2, r3
 800179c:	fb01 f303 	mul.w	r3, r1, r3
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	0adb      	lsrs	r3, r3, #11
 80017a4:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80017b0:	3b01      	subs	r3, #1
 80017b2:	4a17      	ldr	r2, [pc, #92]	@ (8001810 <FLASH_IF_INT_Erase+0xcc>)
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	0291      	lsls	r1, r2, #10
 80017b8:	4a16      	ldr	r2, [pc, #88]	@ (8001814 <FLASH_IF_INT_Erase+0xd0>)
 80017ba:	400a      	ands	r2, r1
 80017bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80017c0:	fb01 f202 	mul.w	r2, r1, r2
 80017c4:	1a9b      	subs	r3, r3, r2
 80017c6:	0ada      	lsrs	r2, r3, #11
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	3301      	adds	r3, #1
 80017ce:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80017d0:	f107 0214 	add.w	r2, r7, #20
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	4611      	mov	r1, r2
 80017da:	4618      	mov	r0, r3
 80017dc:	f003 fb86 	bl	8004eec <HAL_FLASHEx_Erase>
 80017e0:	4603      	mov	r3, r0
 80017e2:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 80017e4:	7fbb      	ldrb	r3, [r7, #30]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d007      	beq.n	80017fa <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 80017ea:	7fbb      	ldrb	r3, [r7, #30]
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d101      	bne.n	80017f4 <FLASH_IF_INT_Erase+0xb0>
 80017f0:	2301      	movs	r3, #1
 80017f2:	e001      	b.n	80017f8 <FLASH_IF_INT_Erase+0xb4>
 80017f4:	f06f 0301 	mvn.w	r3, #1
 80017f8:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80017fa:	f003 fa97 	bl	8004d2c <HAL_FLASH_Lock>
 80017fe:	e001      	b.n	8001804 <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001800:	23fb      	movs	r3, #251	@ 0xfb
 8001802:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001804:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3720      	adds	r7, #32
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	1fff75e0 	.word	0x1fff75e0
 8001814:	03fffc00 	.word	0x03fffc00

08001818 <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 8001826:	2300      	movs	r3, #0
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	e011      	b.n	8001850 <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001836:	bf08      	it	eq
 8001838:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 800183c:	d002      	beq.n	8001844 <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 800183e:	2301      	movs	r3, #1
 8001840:	60fb      	str	r3, [r7, #12]
      break;
 8001842:	e009      	b.n	8001858 <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3308      	adds	r3, #8
 8001848:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	3308      	adds	r3, #8
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68ba      	ldr	r2, [r7, #8]
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	d3e9      	bcc.n	800182c <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001858:	68fb      	ldr	r3, [r7, #12]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 800186a:	23fb      	movs	r3, #251	@ 0xfb
 800186c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800186e:	f003 fa3b 	bl	8004ce8 <HAL_FLASH_Unlock>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d110      	bne.n	800189a <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001878:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <FLASH_IF_INT_Clear_Error+0x44>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	4a0a      	ldr	r2, [pc, #40]	@ (80018a8 <FLASH_IF_INT_Clear_Error+0x44>)
 800187e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001882:	6193      	str	r3, [r2, #24]
 8001884:	4b08      	ldr	r3, [pc, #32]	@ (80018a8 <FLASH_IF_INT_Clear_Error+0x44>)
 8001886:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 800188a:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 800188c:	f003 fa4e 	bl	8004d2c <HAL_FLASH_Lock>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d101      	bne.n	800189a <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	58004000 	.word	0x58004000

080018ac <LL_AHB2_GRP1_EnableClock>:
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4013      	ands	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018d0:	68fb      	ldr	r3, [r7, #12]
}
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr

080018dc <LL_APB1_GRP1_EnableClock>:
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80018e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018e8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80018f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4013      	ands	r3, r2
 80018fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001900:	68fb      	ldr	r3, [r7, #12]
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr

0800190c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001910:	4b1b      	ldr	r3, [pc, #108]	@ (8001980 <MX_I2C2_Init+0x74>)
 8001912:	4a1c      	ldr	r2, [pc, #112]	@ (8001984 <MX_I2C2_Init+0x78>)
 8001914:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10805D88;
 8001916:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <MX_I2C2_Init+0x74>)
 8001918:	4a1b      	ldr	r2, [pc, #108]	@ (8001988 <MX_I2C2_Init+0x7c>)
 800191a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800191c:	4b18      	ldr	r3, [pc, #96]	@ (8001980 <MX_I2C2_Init+0x74>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001922:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <MX_I2C2_Init+0x74>)
 8001924:	2201      	movs	r2, #1
 8001926:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001928:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <MX_I2C2_Init+0x74>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800192e:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <MX_I2C2_Init+0x74>)
 8001930:	2200      	movs	r2, #0
 8001932:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001934:	4b12      	ldr	r3, [pc, #72]	@ (8001980 <MX_I2C2_Init+0x74>)
 8001936:	2200      	movs	r2, #0
 8001938:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800193a:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <MX_I2C2_Init+0x74>)
 800193c:	2200      	movs	r2, #0
 800193e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001940:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <MX_I2C2_Init+0x74>)
 8001942:	2200      	movs	r2, #0
 8001944:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001946:	480e      	ldr	r0, [pc, #56]	@ (8001980 <MX_I2C2_Init+0x74>)
 8001948:	f003 fe1a 	bl	8005580 <HAL_I2C_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001952:	f000 f8f3 	bl	8001b3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001956:	2100      	movs	r1, #0
 8001958:	4809      	ldr	r0, [pc, #36]	@ (8001980 <MX_I2C2_Init+0x74>)
 800195a:	f004 fb5d 	bl	8006018 <HAL_I2CEx_ConfigAnalogFilter>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001964:	f000 f8ea 	bl	8001b3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001968:	2100      	movs	r1, #0
 800196a:	4805      	ldr	r0, [pc, #20]	@ (8001980 <MX_I2C2_Init+0x74>)
 800196c:	f004 fb9e 	bl	80060ac <HAL_I2CEx_ConfigDigitalFilter>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001976:	f000 f8e1 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200001dc 	.word	0x200001dc
 8001984:	40005800 	.word	0x40005800
 8001988:	10805d88 	.word	0x10805d88

0800198c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b096      	sub	sp, #88	@ 0x58
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001994:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	60da      	str	r2, [r3, #12]
 80019a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2238      	movs	r2, #56	@ 0x38
 80019aa:	2100      	movs	r1, #0
 80019ac:	4618      	mov	r0, r3
 80019ae:	f01d fea1 	bl	801f6f4 <memset>
  if(i2cHandle->Instance==I2C2)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a21      	ldr	r2, [pc, #132]	@ (8001a3c <HAL_I2C_MspInit+0xb0>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d13b      	bne.n	8001a34 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80019bc:	2380      	movs	r3, #128	@ 0x80
 80019be:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80019c0:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 80019c4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019c6:	f107 030c 	add.w	r3, r7, #12
 80019ca:	4618      	mov	r0, r3
 80019cc:	f005 fe70 	bl	80076b0 <HAL_RCCEx_PeriphCLKConfig>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80019d6:	f000 f8b1 	bl	8001b3c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	2001      	movs	r0, #1
 80019dc:	f7ff ff66 	bl	80018ac <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e0:	2002      	movs	r0, #2
 80019e2:	f7ff ff63 	bl	80018ac <LL_AHB2_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA15     ------> I2C2_SDA
    PB15     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019ea:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019ec:	2312      	movs	r3, #18
 80019ee:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80019f8:	2304      	movs	r3, #4
 80019fa:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001a00:	4619      	mov	r1, r3
 8001a02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a06:	f003 fb45 	bl	8005094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a0e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a10:	2312      	movs	r3, #18
 8001a12:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a1c:	2304      	movs	r3, #4
 8001a1e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a20:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001a24:	4619      	mov	r1, r3
 8001a26:	4806      	ldr	r0, [pc, #24]	@ (8001a40 <HAL_I2C_MspInit+0xb4>)
 8001a28:	f003 fb34 	bl	8005094 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a2c:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001a30:	f7ff ff54 	bl	80018dc <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001a34:	bf00      	nop
 8001a36:	3758      	adds	r7, #88	@ 0x58
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40005800 	.word	0x40005800
 8001a40:	48000400 	.word	0x48000400

08001a44 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001a4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a54:	f023 0218 	bic.w	r2, r3, #24
 8001a58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr

08001a6e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a72:	f001 faf3 	bl	800305c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a76:	f000 f809 	bl	8001a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_LoRaWAN_Init();
 8001a7a:	f009 f9ff 	bl	800ae7c <MX_LoRaWAN_Init>
  MX_USART1_UART_Init();
 8001a7e:	f000 ff35 	bl	80028ec <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001a82:	f7ff ff43 	bl	800190c <MX_I2C2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001a86:	f009 fa01 	bl	800ae8c <MX_LoRaWAN_Process>
 8001a8a:	e7fc      	b.n	8001a86 <main+0x18>

08001a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b09a      	sub	sp, #104	@ 0x68
 8001a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a92:	f107 0320 	add.w	r3, r7, #32
 8001a96:	2248      	movs	r2, #72	@ 0x48
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f01d fe2a 	bl	801f6f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aa0:	1d3b      	adds	r3, r7, #4
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
 8001aac:	611a      	str	r2, [r3, #16]
 8001aae:	615a      	str	r2, [r3, #20]
 8001ab0:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001ab2:	f004 fb47 	bl	8006144 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f7ff ffc4 	bl	8001a44 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001abc:	4b1e      	ldr	r3, [pc, #120]	@ (8001b38 <SystemClock_Config+0xac>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b38 <SystemClock_Config+0xac>)
 8001ac6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aca:	6013      	str	r3, [r2, #0]
 8001acc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <SystemClock_Config+0xac>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ad4:	603b      	str	r3, [r7, #0]
 8001ad6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001ad8:	2324      	movs	r3, #36	@ 0x24
 8001ada:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001adc:	2381      	movs	r3, #129	@ 0x81
 8001ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001ae8:	23b0      	movs	r3, #176	@ 0xb0
 8001aea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001af0:	f107 0320 	add.w	r3, r7, #32
 8001af4:	4618      	mov	r0, r3
 8001af6:	f004 fe99 	bl	800682c <HAL_RCC_OscConfig>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001b00:	f000 f81c 	bl	8001b3c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001b04:	234f      	movs	r3, #79	@ 0x4f
 8001b06:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b10:	2300      	movs	r3, #0
 8001b12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	2102      	movs	r1, #2
 8001b20:	4618      	mov	r0, r3
 8001b22:	f005 fa05 	bl	8006f30 <HAL_RCC_ClockConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001b2c:	f000 f806 	bl	8001b3c <Error_Handler>
  }
}
 8001b30:	bf00      	nop
 8001b32:	3768      	adds	r7, #104	@ 0x68
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	58000400 	.word	0x58000400

08001b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b40:	b672      	cpsid	i
}
 8001b42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <Error_Handler+0x8>

08001b48 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001b4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <LL_APB1_GRP1_EnableClock>:
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b74:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b84:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
}
 8001b8e:	bf00      	nop
 8001b90:	3714      	adds	r7, #20
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08c      	sub	sp, #48	@ 0x30
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	222c      	movs	r2, #44	@ 0x2c
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f01d fda5 	bl	801f6f4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001baa:	4b22      	ldr	r3, [pc, #136]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bac:	4a22      	ldr	r2, [pc, #136]	@ (8001c38 <MX_RTC_Init+0xa0>)
 8001bae:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001bb0:	4b20      	ldr	r3, [pc, #128]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bb2:	221f      	movs	r2, #31
 8001bb4:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bce:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001bd0:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001bd6:	4b17      	ldr	r3, [pc, #92]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bdc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001bde:	4815      	ldr	r0, [pc, #84]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001be0:	f005 fe80 	bl	80078e4 <HAL_RTC_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001bea:	f7ff ffa7 	bl	8001b3c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001bee:	4811      	ldr	r0, [pc, #68]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001bf0:	f006 f976 	bl	8007ee0 <HAL_RTCEx_SetSSRU_IT>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001bfa:	f7ff ff9f 	bl	8001b3c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001c0a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001c0e:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001c10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	2200      	movs	r2, #0
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <MX_RTC_Init+0x9c>)
 8001c1e:	f005 fee3 	bl	80079e8 <HAL_RTC_SetAlarm_IT>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001c28:	f7ff ff88 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	3730      	adds	r7, #48	@ 0x30
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000230 	.word	0x20000230
 8001c38:	40002800 	.word	0x40002800

08001c3c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b090      	sub	sp, #64	@ 0x40
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c44:	f107 0308 	add.w	r3, r7, #8
 8001c48:	2238      	movs	r2, #56	@ 0x38
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f01d fd51 	bl	801f6f4 <memset>
  if(rtcHandle->Instance==RTC)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a16      	ldr	r2, [pc, #88]	@ (8001cb0 <HAL_RTC_MspInit+0x74>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d125      	bne.n	8001ca8 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c60:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c66:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c68:	f107 0308 	add.w	r3, r7, #8
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f005 fd1f 	bl	80076b0 <HAL_RCCEx_PeriphCLKConfig>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001c78:	f7ff ff60 	bl	8001b3c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c7c:	f7ff ff64 	bl	8001b48 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001c80:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c84:	f7ff ff70 	bl	8001b68 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	2002      	movs	r0, #2
 8001c8e:	f002 fb98 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001c92:	2002      	movs	r0, #2
 8001c94:	f002 fbaf 	bl	80043f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	202a      	movs	r0, #42	@ 0x2a
 8001c9e:	f002 fb90 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001ca2:	202a      	movs	r0, #42	@ 0x2a
 8001ca4:	f002 fba7 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001ca8:	bf00      	nop
 8001caa:	3740      	adds	r7, #64	@ 0x40
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40002800 	.word	0x40002800

08001cb4 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001cb8:	4b03      	ldr	r3, [pc, #12]	@ (8001cc8 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	58000400 	.word	0x58000400

08001ccc <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001ce8:	f001 f9d8 	bl	800309c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001cec:	f7ff ffe2 	bl	8001cb4 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001cf0:	2001      	movs	r0, #1
 8001cf2:	f004 fab9 	bl	8006268 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8001cfe:	f001 f9db 	bl	80030b8 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001d02:	f001 f827 	bl	8002d54 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001d0e:	f001 f9c5 	bl	800309c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001d12:	2101      	movs	r1, #1
 8001d14:	2000      	movs	r0, #0
 8001d16:	f004 fa23 	bl	8006160 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001d22:	f001 f9c9 	bl	80030b8 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr

08001d36 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d3a:	bf00      	nop
 8001d3c:	e7fd      	b.n	8001d3a <NMI_Handler+0x4>

08001d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d42:	bf00      	nop
 8001d44:	e7fd      	b.n	8001d42 <HardFault_Handler+0x4>

08001d46 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d4a:	bf00      	nop
 8001d4c:	e7fd      	b.n	8001d4a <MemManage_Handler+0x4>

08001d4e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d52:	bf00      	nop
 8001d54:	e7fd      	b.n	8001d52 <BusFault_Handler+0x4>

08001d56 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d5a:	bf00      	nop
 8001d5c:	e7fd      	b.n	8001d5a <UsageFault_Handler+0x4>

08001d5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr

08001d6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr

08001d76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d76:	b480      	push	{r7}
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr

08001d82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d82:	b480      	push	{r7}
 8001d84:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr
	...

08001d90 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001d94:	4802      	ldr	r0, [pc, #8]	@ (8001da0 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001d96:	f006 f8df 	bl	8007f58 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000230 	.word	0x20000230

08001da4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8001da8:	2001      	movs	r0, #1
 8001daa:	f003 fbd1 	bl	8005550 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT2_Pin);
 8001db6:	2002      	movs	r0, #2
 8001db8:	f003 fbca 	bl	8005550 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001dc4:	4802      	ldr	r0, [pc, #8]	@ (8001dd0 <DMA1_Channel5_IRQHandler+0x10>)
 8001dc6:	f002 fdad 	bl	8004924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200003a4 	.word	0x200003a4

08001dd4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dd8:	4802      	ldr	r0, [pc, #8]	@ (8001de4 <USART2_IRQHandler+0x10>)
 8001dda:	f006 ff17 	bl	8008c0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000310 	.word	0x20000310

08001de8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001dec:	4802      	ldr	r0, [pc, #8]	@ (8001df8 <RTC_Alarm_IRQHandler+0x10>)
 8001dee:	f005 ff63 	bl	8007cb8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000230 	.word	0x20000230

08001dfc <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001e00:	4802      	ldr	r0, [pc, #8]	@ (8001e0c <SUBGHZ_Radio_IRQHandler+0x10>)
 8001e02:	f006 fc17 	bl	8008634 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000268 	.word	0x20000268

08001e10 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001e18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e1c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e2c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4013      	ands	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e34:	68fb      	ldr	r3, [r7, #12]
}
 8001e36:	bf00      	nop
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr

08001e40 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001e44:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <MX_SUBGHZ_Init+0x20>)
 8001e46:	2208      	movs	r2, #8
 8001e48:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001e4a:	4805      	ldr	r0, [pc, #20]	@ (8001e60 <MX_SUBGHZ_Init+0x20>)
 8001e4c:	f006 f970 	bl	8008130 <HAL_SUBGHZ_Init>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001e56:	f7ff fe71 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000268 	.word	0x20000268

08001e64 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	f7ff ffcf 	bl	8001e10 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	2032      	movs	r0, #50	@ 0x32
 8001e78:	f002 faa3 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001e7c:	2032      	movs	r0, #50	@ 0x32
 8001e7e:	f002 faba 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001e82:	bf00      	nop
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001e92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001e9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	608b      	str	r3, [r1, #8]
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001eb4:	4b02      	ldr	r3, [pc, #8]	@ (8001ec0 <LL_FLASH_GetUDN+0x10>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr
 8001ec0:	1fff7580 	.word	0x1fff7580

08001ec4 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001ec8:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <LL_FLASH_GetDeviceID+0x14>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	b2db      	uxtb	r3, r3
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	1fff7584 	.word	0x1fff7584

08001edc <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001ee0:	4b03      	ldr	r3, [pc, #12]	@ (8001ef0 <LL_FLASH_GetSTCompanyID+0x14>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	0a1b      	lsrs	r3, r3, #8
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	1fff7584 	.word	0x1fff7584

08001ef4 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001ef8:	2000      	movs	r0, #0
 8001efa:	f7ff ffc6 	bl	8001e8a <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001efe:	f01c fec3 	bl	801ec88 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001f02:	4b0e      	ldr	r3, [pc, #56]	@ (8001f3c <SystemApp_Init+0x48>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001f08:	f000 f9a0 	bl	800224c <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001f0c:	f01d f94c 	bl	801f1a8 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001f10:	480b      	ldr	r0, [pc, #44]	@ (8001f40 <SystemApp_Init+0x4c>)
 8001f12:	f01d f9f7 	bl	801f304 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001f16:	4b0b      	ldr	r3, [pc, #44]	@ (8001f44 <SystemApp_Init+0x50>)
 8001f18:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001f1c:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f01d f9fe 	bl	801f320 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001f24:	f7ff f93c 	bl	80011a0 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001f28:	f000 fa26 	bl	8002378 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001f2c:	f01c f87a 	bl	801e024 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001f30:	2101      	movs	r1, #1
 8001f32:	2001      	movs	r0, #1
 8001f34:	f01c f8b6 	bl	801e0a4 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20000274 	.word	0x20000274
 8001f40:	08002115 	.word	0x08002115
 8001f44:	58004000 	.word	0x58004000

08001f48 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001f4c:	f01c f8da 	bl	801e104 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001f5e:	f7ff f99f 	bl	80012a0 <SYS_GetBatteryLevel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001f66:	88bb      	ldrh	r3, [r7, #4]
 8001f68:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d902      	bls.n	8001f76 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001f70:	23fe      	movs	r3, #254	@ 0xfe
 8001f72:	71fb      	strb	r3, [r7, #7]
 8001f74:	e014      	b.n	8001fa0 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001f76:	88bb      	ldrh	r3, [r7, #4]
 8001f78:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8001f7c:	d202      	bcs.n	8001f84 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	71fb      	strb	r3, [r7, #7]
 8001f82:	e00d      	b.n	8001fa0 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001f84:	88bb      	ldrh	r3, [r7, #4]
 8001f86:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	01db      	lsls	r3, r3, #7
 8001f90:	1a9b      	subs	r3, r3, r2
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b05      	ldr	r3, [pc, #20]	@ (8001fac <GetBatteryLevel+0x58>)
 8001f98:	fba3 2302 	umull	r2, r3, r3, r2
 8001f9c:	09db      	lsrs	r3, r3, #7
 8001f9e:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	1b4e81b5 	.word	0x1b4e81b5

08001fb0 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8001fba:	1d3b      	adds	r3, r7, #4
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 f9a9 	bl	8002314 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fe6f 	bl	8000ca8 <__aeabi_f2iz>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001fce:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3720      	adds	r7, #32
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001fda:	b590      	push	{r4, r7, lr}
 8001fdc:	b087      	sub	sp, #28
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001fe6:	f7ff ff63 	bl	8001eb0 <LL_FLASH_GetUDN>
 8001fea:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff2:	d138      	bne.n	8002066 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001ff4:	f001 f86e 	bl	80030d4 <HAL_GetUIDw0>
 8001ff8:	4604      	mov	r4, r0
 8001ffa:	f001 f87f 	bl	80030fc <HAL_GetUIDw2>
 8001ffe:	4603      	mov	r3, r0
 8002000:	4423      	add	r3, r4
 8002002:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8002004:	f001 f870 	bl	80030e8 <HAL_GetUIDw1>
 8002008:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	0e1a      	lsrs	r2, r3, #24
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3307      	adds	r3, #7
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	0c1a      	lsrs	r2, r3, #16
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	3306      	adds	r3, #6
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	0a1a      	lsrs	r2, r3, #8
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3305      	adds	r3, #5
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3304      	adds	r3, #4
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	b2d2      	uxtb	r2, r2
 8002036:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	0e1a      	lsrs	r2, r3, #24
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3303      	adds	r3, #3
 8002040:	b2d2      	uxtb	r2, r2
 8002042:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	0c1a      	lsrs	r2, r3, #16
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3302      	adds	r3, #2
 800204c:	b2d2      	uxtb	r2, r2
 800204e:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	0a1a      	lsrs	r2, r3, #8
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3301      	adds	r3, #1
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	b2da      	uxtb	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8002064:	e031      	b.n	80020ca <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3307      	adds	r3, #7
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	0a1a      	lsrs	r2, r3, #8
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3306      	adds	r3, #6
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	0c1a      	lsrs	r2, r3, #16
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3305      	adds	r3, #5
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	0e1a      	lsrs	r2, r3, #24
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3304      	adds	r3, #4
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8002094:	f7ff ff16 	bl	8001ec4 <LL_FLASH_GetDeviceID>
 8002098:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	3303      	adds	r3, #3
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	b2d2      	uxtb	r2, r2
 80020a2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80020a4:	f7ff ff1a 	bl	8001edc <LL_FLASH_GetSTCompanyID>
 80020a8:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3302      	adds	r3, #2
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	0a1a      	lsrs	r2, r3, #8
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3301      	adds	r3, #1
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	0c1b      	lsrs	r3, r3, #16
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	701a      	strb	r2, [r3, #0]
}
 80020ca:	bf00      	nop
 80020cc:	371c      	adds	r7, #28
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd90      	pop	{r4, r7, pc}

080020d2 <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 80020d2:	b590      	push	{r4, r7, lr}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 80020da:	f7ff fee9 	bl	8001eb0 <LL_FLASH_GetUDN>
 80020de:	4602      	mov	r2, r0
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ec:	d10d      	bne.n	800210a <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 80020ee:	f000 fff1 	bl	80030d4 <HAL_GetUIDw0>
 80020f2:	4604      	mov	r4, r0
 80020f4:	f000 fff8 	bl	80030e8 <HAL_GetUIDw1>
 80020f8:	4603      	mov	r3, r0
 80020fa:	405c      	eors	r4, r3
 80020fc:	f000 fffe 	bl	80030fc <HAL_GetUIDw2>
 8002100:	4603      	mov	r3, r0
 8002102:	ea84 0203 	eor.w	r2, r4, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 800210a:	bf00      	nop
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	bd90      	pop	{r4, r7, pc}
	...

08002114 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af02      	add	r7, sp, #8
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800211e:	f107 0308 	add.w	r3, r7, #8
 8002122:	4618      	mov	r0, r3
 8002124:	f01c f8fe 	bl	801e324 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800212e:	9200      	str	r2, [sp, #0]
 8002130:	4a07      	ldr	r2, [pc, #28]	@ (8002150 <TimestampNow+0x3c>)
 8002132:	2110      	movs	r1, #16
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f81d 	bl	8002174 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7fe f81c 	bl	8000178 <strlen>
 8002140:	4603      	mov	r3, r0
 8002142:	b29a      	uxth	r2, r3
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002148:	bf00      	nop
 800214a:	3710      	adds	r7, #16
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	0801f880 	.word	0x0801f880

08002154 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002158:	2101      	movs	r1, #1
 800215a:	2002      	movs	r0, #2
 800215c:	f01b ff72 	bl	801e044 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8002160:	bf00      	nop
 8002162:	bd80      	pop	{r7, pc}

08002164 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002168:	2100      	movs	r1, #0
 800216a:	2002      	movs	r0, #2
 800216c:	f01b ff6a 	bl	801e044 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}

08002174 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002174:	b40c      	push	{r2, r3}
 8002176:	b580      	push	{r7, lr}
 8002178:	b084      	sub	sp, #16
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002180:	f107 031c 	add.w	r3, r7, #28
 8002184:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002186:	6839      	ldr	r1, [r7, #0]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f01c fa9b 	bl	801e6c8 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8002192:	bf00      	nop
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800219c:	b002      	add	sp, #8
 800219e:	4770      	bx	lr

080021a0 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <HAL_GetTick+0x24>)
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80021c6:	f000 f9a3 	bl	8002510 <TIMER_IF_GetTimerValue>
 80021ca:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80021cc:	687b      	ldr	r3, [r7, #4]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000274 	.word	0x20000274

080021dc <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f000 fa19 	bl	800261e <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <LL_AHB2_GRP1_EnableClock>:
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80021fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002200:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002202:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4313      	orrs	r3, r2
 800220a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800220c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002210:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4013      	ands	r3, r2
 8002216:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002218:	68fb      	ldr	r3, [r7, #12]
}
 800221a:	bf00      	nop
 800221c:	3714      	adds	r7, #20
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800222c:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <LL_EXTI_EnableIT_32_63+0x24>)
 800222e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002232:	4905      	ldr	r1, [pc, #20]	@ (8002248 <LL_EXTI_EnableIT_32_63+0x24>)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4313      	orrs	r3, r2
 8002238:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	58000800 	.word	0x58000800

0800224c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8002252:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002256:	f7ff ffe5 	bl	8002224 <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 800225a:	f000 ff59 	bl	8003110 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 800225e:	f000 ff5d 	bl	800311c <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8002262:	f000 ff61 	bl	8003128 <HAL_DBGMCU_EnableDBGStandbyMode>
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8002274:	2301      	movs	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 800227c:	2303      	movs	r3, #3
 800227e:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 8002280:	2002      	movs	r0, #2
 8002282:	f7ff ffb7 	bl	80021f4 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 8002286:	2002      	movs	r0, #2
 8002288:	f7ff ffb4 	bl	80021f4 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE3_CLK_ENABLE();
 800228c:	2002      	movs	r0, #2
 800228e:	f7ff ffb1 	bl	80021f4 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE4_CLK_ENABLE();
 8002292:	2002      	movs	r0, #2
 8002294:	f7ff ffae 	bl	80021f4 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8002298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800229c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	4619      	mov	r1, r3
 80022a2:	481b      	ldr	r0, [pc, #108]	@ (8002310 <DBG_Init+0xc4>)
 80022a4:	f002 fef6 	bl	8005094 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 80022a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022ac:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 80022ae:	1d3b      	adds	r3, r7, #4
 80022b0:	4619      	mov	r1, r3
 80022b2:	4817      	ldr	r0, [pc, #92]	@ (8002310 <DBG_Init+0xc4>)
 80022b4:	f002 feee 	bl	8005094 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE3_PIN;
 80022b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022bc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE3_PORT, &GPIO_InitStruct);
 80022be:	1d3b      	adds	r3, r7, #4
 80022c0:	4619      	mov	r1, r3
 80022c2:	4813      	ldr	r0, [pc, #76]	@ (8002310 <DBG_Init+0xc4>)
 80022c4:	f002 fee6 	bl	8005094 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE4_PIN;
 80022c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022cc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE4_PORT, &GPIO_InitStruct);
 80022ce:	1d3b      	adds	r3, r7, #4
 80022d0:	4619      	mov	r1, r3
 80022d2:	480f      	ldr	r0, [pc, #60]	@ (8002310 <DBG_Init+0xc4>)
 80022d4:	f002 fede 	bl	8005094 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 80022d8:	2200      	movs	r2, #0
 80022da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022de:	480c      	ldr	r0, [pc, #48]	@ (8002310 <DBG_Init+0xc4>)
 80022e0:	f003 f906 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 80022e4:	2200      	movs	r2, #0
 80022e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022ea:	4809      	ldr	r0, [pc, #36]	@ (8002310 <DBG_Init+0xc4>)
 80022ec:	f003 f900 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE3_PORT, PROBE_LINE3_PIN, GPIO_PIN_RESET);
 80022f0:	2200      	movs	r2, #0
 80022f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022f6:	4806      	ldr	r0, [pc, #24]	@ (8002310 <DBG_Init+0xc4>)
 80022f8:	f003 f8fa 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);
 80022fc:	2200      	movs	r2, #0
 80022fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002302:	4803      	ldr	r0, [pc, #12]	@ (8002310 <DBG_Init+0xc4>)
 8002304:	f003 f8f4 	bl	80054f0 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002308:	bf00      	nop
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	48000400 	.word	0x48000400

08002314 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 800231c:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <EnvSensors_Read+0x50>)
 800231e:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8002320:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <EnvSensors_Read+0x54>)
 8002322:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8002324:	4b11      	ldr	r3, [pc, #68]	@ (800236c <EnvSensors_Read+0x58>)
 8002326:	60fb      	str	r3, [r7, #12]
#if (USE_IKS01A3_ENV_SENSOR_LPS22HH_0 == 1)
  IKS01A3_ENV_SENSOR_GetValue(IKS01A3_LPS22HH_0, ENV_PRESSURE, &PRESSURE_Value);
  IKS01A3_ENV_SENSOR_GetValue(IKS01A3_LPS22HH_0, ENV_TEMPERATURE, &TEMPERATURE_Value);
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#else
  TEMPERATURE_Value = (SYS_GetTemperatureLevel() >> 8);
 8002328:	f7fe ff48 	bl	80011bc <SYS_GetTemperatureLevel>
 800232c:	4603      	mov	r3, r0
 800232e:	121b      	asrs	r3, r3, #8
 8002330:	b21b      	sxth	r3, r3
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe fa9e 	bl	8000874 <__aeabi_i2f>
 8002338:	4603      	mov	r3, r0
 800233a:	613b      	str	r3, [r7, #16]
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a07      	ldr	r2, [pc, #28]	@ (8002370 <EnvSensors_Read+0x5c>)
 8002352:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a07      	ldr	r2, [pc, #28]	@ (8002374 <EnvSensors_Read+0x60>)
 8002358:	611a      	str	r2, [r3, #16]

  return 0;
 800235a:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	42480000 	.word	0x42480000
 8002368:	41900000 	.word	0x41900000
 800236c:	447a0000 	.word	0x447a0000
 8002370:	003e090d 	.word	0x003e090d
 8002374:	000503ab 	.word	0x000503ab

08002378 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	607b      	str	r3, [r7, #4]

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE END EnvSensors_Init */
  return ret;
 8002382:	687b      	ldr	r3, [r7, #4]
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr

0800238e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800238e:	b480      	push	{r7}
 8002390:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002392:	bf00      	nop
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr

0800239a <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 80023ba:	4b14      	ldr	r3, [pc, #80]	@ (800240c <TIMER_IF_Init+0x5c>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	f083 0301 	eor.w	r3, r3, #1
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d01b      	beq.n	8002400 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80023c8:	4b11      	ldr	r3, [pc, #68]	@ (8002410 <TIMER_IF_Init+0x60>)
 80023ca:	f04f 32ff 	mov.w	r2, #4294967295
 80023ce:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80023d0:	f7ff fbe2 	bl	8001b98 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80023d4:	f000 f856 	bl	8002484 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80023d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023dc:	480c      	ldr	r0, [pc, #48]	@ (8002410 <TIMER_IF_Init+0x60>)
 80023de:	f005 fc0f 	bl	8007c00 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <TIMER_IF_Init+0x60>)
 80023e4:	f04f 32ff 	mov.w	r2, #4294967295
 80023e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80023ea:	4809      	ldr	r0, [pc, #36]	@ (8002410 <TIMER_IF_Init+0x60>)
 80023ec:	f005 fd46 	bl	8007e7c <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80023f0:	2000      	movs	r0, #0
 80023f2:	f000 f9d3 	bl	800279c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80023f6:	f000 f85f 	bl	80024b8 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 80023fa:	4b04      	ldr	r3, [pc, #16]	@ (800240c <TIMER_IF_Init+0x5c>)
 80023fc:	2201      	movs	r2, #1
 80023fe:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002400:	79fb      	ldrb	r3, [r7, #7]
}
 8002402:	4618      	mov	r0, r3
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000275 	.word	0x20000275
 8002410:	20000230 	.word	0x20000230

08002414 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b08e      	sub	sp, #56	@ 0x38
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800241c:	2300      	movs	r3, #0
 800241e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002422:	f107 0308 	add.w	r3, r7, #8
 8002426:	222c      	movs	r2, #44	@ 0x2c
 8002428:	2100      	movs	r1, #0
 800242a:	4618      	mov	r0, r3
 800242c:	f01d f962 	bl	801f6f4 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002430:	f000 f828 	bl	8002484 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002434:	4b11      	ldr	r3, [pc, #68]	@ (800247c <TIMER_IF_StartTimer+0x68>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	4413      	add	r3, r2
 800243c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800243e:	2300      	movs	r3, #0
 8002440:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	43db      	mvns	r3, r3
 8002446:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002448:	2300      	movs	r3, #0
 800244a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800244c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002450:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002452:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002456:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002458:	f107 0308 	add.w	r3, r7, #8
 800245c:	2201      	movs	r2, #1
 800245e:	4619      	mov	r1, r3
 8002460:	4807      	ldr	r0, [pc, #28]	@ (8002480 <TIMER_IF_StartTimer+0x6c>)
 8002462:	f005 fac1 	bl	80079e8 <HAL_RTC_SetAlarm_IT>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 800246c:	f7ff fb66 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002470:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002474:	4618      	mov	r0, r3
 8002476:	3738      	adds	r7, #56	@ 0x38
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000278 	.word	0x20000278
 8002480:	20000230 	.word	0x20000230

08002484 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800248a:	2300      	movs	r3, #0
 800248c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800248e:	4b08      	ldr	r3, [pc, #32]	@ (80024b0 <TIMER_IF_StopTimer+0x2c>)
 8002490:	2201      	movs	r2, #1
 8002492:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002494:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002498:	4806      	ldr	r0, [pc, #24]	@ (80024b4 <TIMER_IF_StopTimer+0x30>)
 800249a:	f005 fbb1 	bl	8007c00 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800249e:	4b05      	ldr	r3, [pc, #20]	@ (80024b4 <TIMER_IF_StopTimer+0x30>)
 80024a0:	f04f 32ff 	mov.w	r2, #4294967295
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80024a6:	79fb      	ldrb	r3, [r7, #7]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40002800 	.word	0x40002800
 80024b4:	20000230 	.word	0x20000230

080024b8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80024bc:	f000 f98e 	bl	80027dc <GetTimerTicks>
 80024c0:	4603      	mov	r3, r0
 80024c2:	4a03      	ldr	r2, [pc, #12]	@ (80024d0 <TIMER_IF_SetTimerContext+0x18>)
 80024c4:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80024c6:	4b02      	ldr	r3, [pc, #8]	@ (80024d0 <TIMER_IF_SetTimerContext+0x18>)
 80024c8:	681b      	ldr	r3, [r3, #0]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000278 	.word	0x20000278

080024d4 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80024d8:	4b02      	ldr	r3, [pc, #8]	@ (80024e4 <TIMER_IF_GetTimerContext+0x10>)
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr
 80024e4:	20000278 	.word	0x20000278

080024e8 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80024ee:	2300      	movs	r3, #0
 80024f0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80024f2:	f000 f973 	bl	80027dc <GetTimerTicks>
 80024f6:	4602      	mov	r2, r0
 80024f8:	4b04      	ldr	r3, [pc, #16]	@ (800250c <TIMER_IF_GetTimerElapsedTime+0x24>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002500:	687b      	ldr	r3, [r7, #4]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000278 	.word	0x20000278

08002510 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002516:	2300      	movs	r3, #0
 8002518:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <TIMER_IF_GetTimerValue+0x24>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002522:	f000 f95b 	bl	80027dc <GetTimerTicks>
 8002526:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002528:	687b      	ldr	r3, [r7, #4]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000275 	.word	0x20000275

08002538 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002542:	2303      	movs	r3, #3
 8002544:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002546:	687b      	ldr	r3, [r7, #4]
}
 8002548:	4618      	mov	r0, r3
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr

08002552 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002552:	b5b0      	push	{r4, r5, r7, lr}
 8002554:	b084      	sub	sp, #16
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800255a:	2100      	movs	r1, #0
 800255c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	2000      	movs	r0, #0
 8002562:	460a      	mov	r2, r1
 8002564:	4603      	mov	r3, r0
 8002566:	0d95      	lsrs	r5, r2, #22
 8002568:	0294      	lsls	r4, r2, #10
 800256a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	4620      	mov	r0, r4
 8002574:	4629      	mov	r1, r5
 8002576:	f7fe fbdd 	bl	8000d34 <__aeabi_uldivmod>
 800257a:	4602      	mov	r2, r0
 800257c:	460b      	mov	r3, r1
 800257e:	4613      	mov	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002582:	68fb      	ldr	r3, [r7, #12]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3710      	adds	r7, #16
 8002588:	46bd      	mov	sp, r7
 800258a:	bdb0      	pop	{r4, r5, r7, pc}

0800258c <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 800258c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002590:	b085      	sub	sp, #20
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002596:	2100      	movs	r1, #0
 8002598:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	2000      	movs	r0, #0
 800259e:	460c      	mov	r4, r1
 80025a0:	4605      	mov	r5, r0
 80025a2:	4620      	mov	r0, r4
 80025a4:	4629      	mov	r1, r5
 80025a6:	f04f 0a00 	mov.w	sl, #0
 80025aa:	f04f 0b00 	mov.w	fp, #0
 80025ae:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80025b2:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80025b6:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80025ba:	4650      	mov	r0, sl
 80025bc:	4659      	mov	r1, fp
 80025be:	1b02      	subs	r2, r0, r4
 80025c0:	eb61 0305 	sbc.w	r3, r1, r5
 80025c4:	f04f 0000 	mov.w	r0, #0
 80025c8:	f04f 0100 	mov.w	r1, #0
 80025cc:	0099      	lsls	r1, r3, #2
 80025ce:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80025d2:	0090      	lsls	r0, r2, #2
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	eb12 0804 	adds.w	r8, r2, r4
 80025dc:	eb43 0905 	adc.w	r9, r3, r5
 80025e0:	f04f 0200 	mov.w	r2, #0
 80025e4:	f04f 0300 	mov.w	r3, #0
 80025e8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025ec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025f0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025f4:	4690      	mov	r8, r2
 80025f6:	4699      	mov	r9, r3
 80025f8:	4640      	mov	r0, r8
 80025fa:	4649      	mov	r1, r9
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	f04f 0300 	mov.w	r3, #0
 8002604:	0a82      	lsrs	r2, r0, #10
 8002606:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800260a:	0a8b      	lsrs	r3, r1, #10
 800260c:	4613      	mov	r3, r2
 800260e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002610:	68fb      	ldr	r3, [r7, #12]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800261c:	4770      	bx	lr

0800261e <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b084      	sub	sp, #16
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7ff ff93 	bl	8002552 <TIMER_IF_Convert_ms2Tick>
 800262c:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 800262e:	f000 f8d5 	bl	80027dc <GetTimerTicks>
 8002632:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002634:	e000      	b.n	8002638 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002636:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002638:	f000 f8d0 	bl	80027dc <GetTimerTicks>
 800263c:	4602      	mov	r2, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	429a      	cmp	r2, r3
 8002646:	d8f6      	bhi.n	8002636 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b082      	sub	sp, #8
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 800265a:	f01c fc63 	bl	801ef24 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800266e:	f000 f8a5 	bl	80027bc <TIMER_IF_BkUp_Read_MSBticks>
 8002672:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	3301      	adds	r3, #1
 8002678:	4618      	mov	r0, r3
 800267a:	f000 f88f 	bl	800279c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800267e:	bf00      	nop
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002686:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800268a:	b08c      	sub	sp, #48	@ 0x30
 800268c:	af00      	add	r7, sp, #0
 800268e:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002690:	2300      	movs	r3, #0
 8002692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002694:	f000 f8a2 	bl	80027dc <GetTimerTicks>
 8002698:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 800269a:	f000 f88f 	bl	80027bc <TIMER_IF_BkUp_Read_MSBticks>
 800269e:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80026a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a2:	2200      	movs	r2, #0
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	60fa      	str	r2, [r7, #12]
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	68b9      	ldr	r1, [r7, #8]
 80026b2:	000b      	movs	r3, r1
 80026b4:	2200      	movs	r2, #0
 80026b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026b8:	2000      	movs	r0, #0
 80026ba:	460c      	mov	r4, r1
 80026bc:	4605      	mov	r5, r0
 80026be:	eb12 0804 	adds.w	r8, r2, r4
 80026c2:	eb43 0905 	adc.w	r9, r3, r5
 80026c6:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80026ca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	f04f 0300 	mov.w	r3, #0
 80026d6:	0a82      	lsrs	r2, r0, #10
 80026d8:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80026dc:	0a8b      	lsrs	r3, r1, #10
 80026de:	4613      	mov	r3, r2
 80026e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	2200      	movs	r2, #0
 80026e6:	603b      	str	r3, [r7, #0]
 80026e8:	607a      	str	r2, [r7, #4]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80026f0:	f04f 0b00 	mov.w	fp, #0
 80026f4:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff ff46 	bl	800258c <TIMER_IF_Convert_Tick2ms>
 8002700:	4603      	mov	r3, r0
 8002702:	b29a      	uxth	r2, r3
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800270a:	4618      	mov	r0, r3
 800270c:	3730      	adds	r7, #48	@ 0x30
 800270e:	46bd      	mov	sp, r7
 8002710:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002714 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	2100      	movs	r1, #0
 8002720:	4803      	ldr	r0, [pc, #12]	@ (8002730 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002722:	f005 fc3d 	bl	8007fa0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000230 	.word	0x20000230

08002734 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	2101      	movs	r1, #1
 8002740:	4803      	ldr	r0, [pc, #12]	@ (8002750 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002742:	f005 fc2d 	bl	8007fa0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000230 	.word	0x20000230

08002754 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800275a:	2300      	movs	r3, #0
 800275c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800275e:	2100      	movs	r1, #0
 8002760:	4804      	ldr	r0, [pc, #16]	@ (8002774 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002762:	f005 fc35 	bl	8007fd0 <HAL_RTCEx_BKUPRead>
 8002766:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002768:	687b      	ldr	r3, [r7, #4]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20000230 	.word	0x20000230

08002778 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800277e:	2300      	movs	r3, #0
 8002780:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002782:	2101      	movs	r1, #1
 8002784:	4804      	ldr	r0, [pc, #16]	@ (8002798 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002786:	f005 fc23 	bl	8007fd0 <HAL_RTCEx_BKUPRead>
 800278a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 800278c:	687b      	ldr	r3, [r7, #4]
}
 800278e:	4618      	mov	r0, r3
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000230 	.word	0x20000230

0800279c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	2102      	movs	r1, #2
 80027a8:	4803      	ldr	r0, [pc, #12]	@ (80027b8 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80027aa:	f005 fbf9 	bl	8007fa0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000230 	.word	0x20000230

080027bc <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80027c2:	2102      	movs	r1, #2
 80027c4:	4804      	ldr	r0, [pc, #16]	@ (80027d8 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80027c6:	f005 fc03 	bl	8007fd0 <HAL_RTCEx_BKUPRead>
 80027ca:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80027cc:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000230 	.word	0x20000230

080027dc <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80027e2:	480b      	ldr	r0, [pc, #44]	@ (8002810 <GetTimerTicks+0x34>)
 80027e4:	f7ff fdd9 	bl	800239a <LL_RTC_TIME_GetSubSecond>
 80027e8:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80027ea:	e003      	b.n	80027f4 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80027ec:	4808      	ldr	r0, [pc, #32]	@ (8002810 <GetTimerTicks+0x34>)
 80027ee:	f7ff fdd4 	bl	800239a <LL_RTC_TIME_GetSubSecond>
 80027f2:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80027f4:	4806      	ldr	r0, [pc, #24]	@ (8002810 <GetTimerTicks+0x34>)
 80027f6:	f7ff fdd0 	bl	800239a <LL_RTC_TIME_GetSubSecond>
 80027fa:	4602      	mov	r2, r0
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4293      	cmp	r3, r2
 8002800:	d1f4      	bne.n	80027ec <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40002800 	.word	0x40002800

08002814 <LL_AHB2_GRP1_EnableClock>:
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800281c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002820:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002822:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4313      	orrs	r3, r2
 800282a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800282c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002830:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4013      	ands	r3, r2
 8002836:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002838:	68fb      	ldr	r3, [r7, #12]
}
 800283a:	bf00      	nop
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <LL_APB1_GRP1_EnableClock>:
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800284c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002850:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002852:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4313      	orrs	r3, r2
 800285a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800285c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002860:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4013      	ands	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002868:	68fb      	ldr	r3, [r7, #12]
}
 800286a:	bf00      	nop
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr

08002874 <LL_APB1_GRP1_DisableClock>:
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800287c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002880:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	43db      	mvns	r3, r3
 8002886:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800288a:	4013      	ands	r3, r2
 800288c:	658b      	str	r3, [r1, #88]	@ 0x58
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <LL_APB2_GRP1_EnableClock>:
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80028a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80028b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4013      	ands	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028bc:	68fb      	ldr	r3, [r7, #12]
}
 80028be:	bf00      	nop
 80028c0:	3714      	adds	r7, #20
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <LL_APB2_GRP1_DisableClock>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80028d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	43db      	mvns	r3, r3
 80028da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028de:	4013      	ands	r3, r2
 80028e0:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr

080028ec <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028f0:	4b22      	ldr	r3, [pc, #136]	@ (800297c <MX_USART1_UART_Init+0x90>)
 80028f2:	4a23      	ldr	r2, [pc, #140]	@ (8002980 <MX_USART1_UART_Init+0x94>)
 80028f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028f6:	4b21      	ldr	r3, [pc, #132]	@ (800297c <MX_USART1_UART_Init+0x90>)
 80028f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028fe:	4b1f      	ldr	r3, [pc, #124]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002900:	2200      	movs	r2, #0
 8002902:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002904:	4b1d      	ldr	r3, [pc, #116]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002906:	2200      	movs	r2, #0
 8002908:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800290a:	4b1c      	ldr	r3, [pc, #112]	@ (800297c <MX_USART1_UART_Init+0x90>)
 800290c:	2200      	movs	r2, #0
 800290e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002910:	4b1a      	ldr	r3, [pc, #104]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002912:	220c      	movs	r2, #12
 8002914:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002916:	4b19      	ldr	r3, [pc, #100]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002918:	2200      	movs	r2, #0
 800291a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800291c:	4b17      	ldr	r3, [pc, #92]	@ (800297c <MX_USART1_UART_Init+0x90>)
 800291e:	2200      	movs	r2, #0
 8002920:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002922:	4b16      	ldr	r3, [pc, #88]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002924:	2200      	movs	r2, #0
 8002926:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002928:	4b14      	ldr	r3, [pc, #80]	@ (800297c <MX_USART1_UART_Init+0x90>)
 800292a:	2200      	movs	r2, #0
 800292c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800292e:	4b13      	ldr	r3, [pc, #76]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002930:	2200      	movs	r2, #0
 8002932:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002934:	4811      	ldr	r0, [pc, #68]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002936:	f006 f84c 	bl	80089d2 <HAL_UART_Init>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002940:	f7ff f8fc 	bl	8001b3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002944:	2100      	movs	r1, #0
 8002946:	480d      	ldr	r0, [pc, #52]	@ (800297c <MX_USART1_UART_Init+0x90>)
 8002948:	f008 f9ad 	bl	800aca6 <HAL_UARTEx_SetTxFifoThreshold>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002952:	f7ff f8f3 	bl	8001b3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002956:	2100      	movs	r1, #0
 8002958:	4808      	ldr	r0, [pc, #32]	@ (800297c <MX_USART1_UART_Init+0x90>)
 800295a:	f008 f9e2 	bl	800ad22 <HAL_UARTEx_SetRxFifoThreshold>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002964:	f7ff f8ea 	bl	8001b3c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002968:	4804      	ldr	r0, [pc, #16]	@ (800297c <MX_USART1_UART_Init+0x90>)
 800296a:	f008 f964 	bl	800ac36 <HAL_UARTEx_DisableFifoMode>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002974:	f7ff f8e2 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002978:	bf00      	nop
 800297a:	bd80      	pop	{r7, pc}
 800297c:	2000027c 	.word	0x2000027c
 8002980:	40013800 	.word	0x40013800

08002984 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002988:	4b22      	ldr	r3, [pc, #136]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 800298a:	4a23      	ldr	r2, [pc, #140]	@ (8002a18 <MX_USART2_UART_Init+0x94>)
 800298c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800298e:	4b21      	ldr	r3, [pc, #132]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 8002990:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002994:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002996:	4b1f      	ldr	r3, [pc, #124]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800299c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 800299e:	2200      	movs	r2, #0
 80029a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029aa:	220c      	movs	r2, #12
 80029ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ae:	4b19      	ldr	r3, [pc, #100]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029b4:	4b17      	ldr	r3, [pc, #92]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029ba:	4b16      	ldr	r3, [pc, #88]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029bc:	2200      	movs	r2, #0
 80029be:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029c0:	4b14      	ldr	r3, [pc, #80]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029c6:	4b13      	ldr	r3, [pc, #76]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029cc:	4811      	ldr	r0, [pc, #68]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029ce:	f006 f800 	bl	80089d2 <HAL_UART_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80029d8:	f7ff f8b0 	bl	8001b3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029dc:	2100      	movs	r1, #0
 80029de:	480d      	ldr	r0, [pc, #52]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029e0:	f008 f961 	bl	800aca6 <HAL_UARTEx_SetTxFifoThreshold>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80029ea:	f7ff f8a7 	bl	8001b3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029ee:	2100      	movs	r1, #0
 80029f0:	4808      	ldr	r0, [pc, #32]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 80029f2:	f008 f996 	bl	800ad22 <HAL_UARTEx_SetRxFifoThreshold>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80029fc:	f7ff f89e 	bl	8001b3c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8002a00:	4804      	ldr	r0, [pc, #16]	@ (8002a14 <MX_USART2_UART_Init+0x90>)
 8002a02:	f008 f8dd 	bl	800abc0 <HAL_UARTEx_EnableFifoMode>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002a0c:	f7ff f896 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a10:	bf00      	nop
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20000310 	.word	0x20000310
 8002a18:	40004400 	.word	0x40004400

08002a1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b096      	sub	sp, #88	@ 0x58
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a24:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	60da      	str	r2, [r3, #12]
 8002a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a34:	f107 030c 	add.w	r3, r7, #12
 8002a38:	2238      	movs	r2, #56	@ 0x38
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f01c fe59 	bl	801f6f4 <memset>
  if(uartHandle->Instance==USART1)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a49      	ldr	r2, [pc, #292]	@ (8002b6c <HAL_UART_MspInit+0x150>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d126      	bne.n	8002a9a <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a50:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002a54:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a56:	f107 030c 	add.w	r3, r7, #12
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f004 fe28 	bl	80076b0 <HAL_RCCEx_PeriphCLKConfig>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002a66:	f7ff f869 	bl	8001b3c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a6a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002a6e:	f7ff ff13 	bl	8002898 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a72:	2002      	movs	r0, #2
 8002a74:	f7ff fece 	bl	8002814 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8002a78:	23c0      	movs	r3, #192	@ 0xc0
 8002a7a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a84:	2300      	movs	r3, #0
 8002a86:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a88:	2307      	movs	r3, #7
 8002a8a:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a8c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002a90:	4619      	mov	r1, r3
 8002a92:	4837      	ldr	r0, [pc, #220]	@ (8002b70 <HAL_UART_MspInit+0x154>)
 8002a94:	f002 fafe 	bl	8005094 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a98:	e064      	b.n	8002b64 <HAL_UART_MspInit+0x148>
  else if(uartHandle->Instance==USART2)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a35      	ldr	r2, [pc, #212]	@ (8002b74 <HAL_UART_MspInit+0x158>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d15f      	bne.n	8002b64 <HAL_UART_MspInit+0x148>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8002aa8:	4b33      	ldr	r3, [pc, #204]	@ (8002b78 <HAL_UART_MspInit+0x15c>)
 8002aaa:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aac:	f107 030c 	add.w	r3, r7, #12
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f004 fdfd 	bl	80076b0 <HAL_RCCEx_PeriphCLKConfig>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <HAL_UART_MspInit+0xa4>
      Error_Handler();
 8002abc:	f7ff f83e 	bl	8001b3c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ac0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002ac4:	f7ff febe 	bl	8002844 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac8:	2001      	movs	r0, #1
 8002aca:	f7ff fea3 	bl	8002814 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002ace:	230c      	movs	r3, #12
 8002ad0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ada:	2303      	movs	r3, #3
 8002adc:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ade:	2307      	movs	r3, #7
 8002ae0:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aec:	f002 fad2 	bl	8005094 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8002af0:	4b22      	ldr	r3, [pc, #136]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002af2:	4a23      	ldr	r2, [pc, #140]	@ (8002b80 <HAL_UART_MspInit+0x164>)
 8002af4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002af6:	4b21      	ldr	r3, [pc, #132]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002af8:	2214      	movs	r2, #20
 8002afa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002afc:	4b1f      	ldr	r3, [pc, #124]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002afe:	2210      	movs	r2, #16
 8002b00:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b02:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b08:	4b1c      	ldr	r3, [pc, #112]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b0a:	2280      	movs	r2, #128	@ 0x80
 8002b0c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b14:	4b19      	ldr	r3, [pc, #100]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002b1a:	4b18      	ldr	r3, [pc, #96]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b20:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b26:	4815      	ldr	r0, [pc, #84]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b28:	f001 fc82 	bl	8004430 <HAL_DMA_Init>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_UART_MspInit+0x11a>
      Error_Handler();
 8002b32:	f7ff f803 	bl	8001b3c <Error_Handler>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002b36:	2110      	movs	r1, #16
 8002b38:	4810      	ldr	r0, [pc, #64]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b3a:	f001 ffb9 	bl	8004ab0 <HAL_DMA_ConfigChannelAttributes>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_UART_MspInit+0x12c>
      Error_Handler();
 8002b44:	f7fe fffa 	bl	8001b3c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a0c      	ldr	r2, [pc, #48]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b4c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002b4e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b7c <HAL_UART_MspInit+0x160>)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002b54:	2200      	movs	r2, #0
 8002b56:	2102      	movs	r1, #2
 8002b58:	2025      	movs	r0, #37	@ 0x25
 8002b5a:	f001 fc32 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b5e:	2025      	movs	r0, #37	@ 0x25
 8002b60:	f001 fc49 	bl	80043f6 <HAL_NVIC_EnableIRQ>
}
 8002b64:	bf00      	nop
 8002b66:	3758      	adds	r7, #88	@ 0x58
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40013800 	.word	0x40013800
 8002b70:	48000400 	.word	0x48000400
 8002b74:	40004400 	.word	0x40004400
 8002b78:	000c0004 	.word	0x000c0004
 8002b7c:	200003a4 	.word	0x200003a4
 8002b80:	40020058 	.word	0x40020058

08002b84 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a12      	ldr	r2, [pc, #72]	@ (8002bdc <HAL_UART_MspDeInit+0x58>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d108      	bne.n	8002ba8 <HAL_UART_MspDeInit+0x24>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002b96:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002b9a:	f7ff fe95 	bl	80028c8 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7|GPIO_PIN_6);
 8002b9e:	21c0      	movs	r1, #192	@ 0xc0
 8002ba0:	480f      	ldr	r0, [pc, #60]	@ (8002be0 <HAL_UART_MspDeInit+0x5c>)
 8002ba2:	f002 fbd7 	bl	8005354 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002ba6:	e015      	b.n	8002bd4 <HAL_UART_MspDeInit+0x50>
  else if(uartHandle->Instance==USART2)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0d      	ldr	r2, [pc, #52]	@ (8002be4 <HAL_UART_MspDeInit+0x60>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d110      	bne.n	8002bd4 <HAL_UART_MspDeInit+0x50>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002bb2:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002bb6:	f7ff fe5d 	bl	8002874 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8002bba:	210c      	movs	r1, #12
 8002bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bc0:	f002 fbc8 	bl	8005354 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f001 fcd9 	bl	8004580 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002bce:	2025      	movs	r0, #37	@ 0x25
 8002bd0:	f001 fc1f 	bl	8004412 <HAL_NVIC_DisableIRQ>
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40013800 	.word	0x40013800
 8002be0:	48000400 	.word	0x48000400
 8002be4:	40004400 	.word	0x40004400

08002be8 <LL_APB1_GRP1_ForceReset>:
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002bf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002bf6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr

08002c0a <LL_APB1_GRP1_ReleaseReset>:
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002c12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c20:	4013      	ands	r3, r2
 8002c22:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr
	...

08002c30 <LL_EXTI_EnableIT_0_31>:
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002c38:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <LL_EXTI_EnableIT_0_31+0x24>)
 8002c3a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002c3e:	4905      	ldr	r1, [pc, #20]	@ (8002c54 <LL_EXTI_EnableIT_0_31+0x24>)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	58000800 	.word	0x58000800

08002c58 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002c60:	4a07      	ldr	r2, [pc, #28]	@ (8002c80 <vcom_Init+0x28>)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002c66:	f7fe fbad 	bl	80013c4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002c6a:	f7ff fe8b 	bl	8002984 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8002c6e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8002c72:	f7ff ffdd 	bl	8002c30 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002c76:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	20000408 	.word	0x20000408

08002c84 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8002c88:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002c8c:	f7ff ffac 	bl	8002be8 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8002c90:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002c94:	f7ff ffb9 	bl	8002c0a <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8002c98:	4804      	ldr	r0, [pc, #16]	@ (8002cac <vcom_DeInit+0x28>)
 8002c9a:	f7ff ff73 	bl	8002b84 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002c9e:	200f      	movs	r0, #15
 8002ca0:	f001 fbb7 	bl	8004412 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002ca4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20000310 	.word	0x20000310

08002cb0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8002cbc:	887b      	ldrh	r3, [r7, #2]
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	6879      	ldr	r1, [r7, #4]
 8002cc2:	4804      	ldr	r0, [pc, #16]	@ (8002cd4 <vcom_Trace_DMA+0x24>)
 8002cc4:	f005 ff22 	bl	8008b0c <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002cc8:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20000310 	.word	0x20000310

08002cd8 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002ce0:	4a19      	ldr	r2, [pc, #100]	@ (8002d48 <vcom_ReceiveInit+0x70>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002ce6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002cea:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8002cec:	f107 0308 	add.w	r3, r7, #8
 8002cf0:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002cf4:	4815      	ldr	r0, [pc, #84]	@ (8002d4c <vcom_ReceiveInit+0x74>)
 8002cf6:	f007 fed6 	bl	800aaa6 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8002cfa:	bf00      	nop
 8002cfc:	4b13      	ldr	r3, [pc, #76]	@ (8002d4c <vcom_ReceiveInit+0x74>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d0a:	d0f7      	beq.n	8002cfc <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8002d0c:	bf00      	nop
 8002d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002d4c <vcom_ReceiveInit+0x74>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d1c:	d1f7      	bne.n	8002d0e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8002d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d4c <vcom_ReceiveInit+0x74>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	4b09      	ldr	r3, [pc, #36]	@ (8002d4c <vcom_ReceiveInit+0x74>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002d2c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8002d2e:	4807      	ldr	r0, [pc, #28]	@ (8002d4c <vcom_ReceiveInit+0x74>)
 8002d30:	f007 ff14 	bl	800ab5c <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8002d34:	2201      	movs	r2, #1
 8002d36:	4906      	ldr	r1, [pc, #24]	@ (8002d50 <vcom_ReceiveInit+0x78>)
 8002d38:	4804      	ldr	r0, [pc, #16]	@ (8002d4c <vcom_ReceiveInit+0x74>)
 8002d3a:	f005 fe9b 	bl	8008a74 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002d3e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	2000040c 	.word	0x2000040c
 8002d4c:	20000310 	.word	0x20000310
 8002d50:	20000404 	.word	0x20000404

08002d54 <vcom_Resume>:

void vcom_Resume(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d58:	4808      	ldr	r0, [pc, #32]	@ (8002d7c <vcom_Resume+0x28>)
 8002d5a:	f005 fe3a 	bl	80089d2 <HAL_UART_Init>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002d64:	f7fe feea 	bl	8001b3c <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002d68:	4805      	ldr	r0, [pc, #20]	@ (8002d80 <vcom_Resume+0x2c>)
 8002d6a:	f001 fb61 	bl	8004430 <HAL_DMA_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002d74:	f7fe fee2 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002d78:	bf00      	nop
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20000310 	.word	0x20000310
 8002d80:	200003a4 	.word	0x200003a4

08002d84 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a05      	ldr	r2, [pc, #20]	@ (8002da8 <HAL_UART_TxCpltCallback+0x24>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d103      	bne.n	8002d9e <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8002d96:	4b05      	ldr	r3, [pc, #20]	@ (8002dac <HAL_UART_TxCpltCallback+0x28>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40004400 	.word	0x40004400
 8002dac:	20000408 	.word	0x20000408

08002db0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002df4 <HAL_UART_RxCpltCallback+0x44>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d113      	bne.n	8002dea <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <HAL_UART_RxCpltCallback+0x48>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_UART_RxCpltCallback+0x30>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d105      	bne.n	8002de0 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002dd4:	4b08      	ldr	r3, [pc, #32]	@ (8002df8 <HAL_UART_RxCpltCallback+0x48>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2101      	movs	r1, #1
 8002ddc:	4807      	ldr	r0, [pc, #28]	@ (8002dfc <HAL_UART_RxCpltCallback+0x4c>)
 8002dde:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002de0:	2201      	movs	r2, #1
 8002de2:	4906      	ldr	r1, [pc, #24]	@ (8002dfc <HAL_UART_RxCpltCallback+0x4c>)
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f005 fe45 	bl	8008a74 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40004400 	.word	0x40004400
 8002df8:	2000040c 	.word	0x2000040c
 8002dfc:	20000404 	.word	0x20000404

08002e00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e00:	480d      	ldr	r0, [pc, #52]	@ (8002e38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e04:	f7ff fac3 	bl	800238e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e08:	480c      	ldr	r0, [pc, #48]	@ (8002e3c <LoopForever+0x6>)
  ldr r1, =_edata
 8002e0a:	490d      	ldr	r1, [pc, #52]	@ (8002e40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e44 <LoopForever+0xe>)
  movs r3, #0
 8002e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e10:	e002      	b.n	8002e18 <LoopCopyDataInit>

08002e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e16:	3304      	adds	r3, #4

08002e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e1c:	d3f9      	bcc.n	8002e12 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e20:	4c0a      	ldr	r4, [pc, #40]	@ (8002e4c <LoopForever+0x16>)
  movs r3, #0
 8002e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e24:	e001      	b.n	8002e2a <LoopFillZerobss>

08002e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e28:	3204      	adds	r2, #4

08002e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e2c:	d3fb      	bcc.n	8002e26 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e2e:	f01c fc69 	bl	801f704 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e32:	f7fe fe1c 	bl	8001a6e <main>

08002e36 <LoopForever>:

LoopForever:
    b LoopForever
 8002e36:	e7fe      	b.n	8002e36 <LoopForever>
  ldr   r0, =_estack
 8002e38:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002e3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e40:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8002e44:	08020a08 	.word	0x08020a08
  ldr r2, =_sbss
 8002e48:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8002e4c:	20001e04 	.word	0x20001e04

08002e50 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e50:	e7fe      	b.n	8002e50 <ADC_IRQHandler>

08002e52 <LL_AHB2_GRP1_EnableClock>:
{
 8002e52:	b480      	push	{r7}
 8002e54:	b085      	sub	sp, #20
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002e5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4013      	ands	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e76:	68fb      	ldr	r3, [r7, #12]
}
 8002e78:	bf00      	nop
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr
	...

08002e84 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002e8a:	1d3b      	adds	r3, r7, #4
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	605a      	str	r2, [r3, #4]
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8002e98:	2004      	movs	r0, #4
 8002e9a:	f7ff ffda 	bl	8002e52 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002e9e:	2310      	movs	r3, #16
 8002ea0:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002eae:	1d3b      	adds	r3, r7, #4
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4812      	ldr	r0, [pc, #72]	@ (8002efc <BSP_RADIO_Init+0x78>)
 8002eb4:	f002 f8ee 	bl	8005094 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002eb8:	2320      	movs	r3, #32
 8002eba:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002ebc:	1d3b      	adds	r3, r7, #4
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	480e      	ldr	r0, [pc, #56]	@ (8002efc <BSP_RADIO_Init+0x78>)
 8002ec2:	f002 f8e7 	bl	8005094 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8002ec6:	2308      	movs	r3, #8
 8002ec8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8002eca:	1d3b      	adds	r3, r7, #4
 8002ecc:	4619      	mov	r1, r3
 8002ece:	480b      	ldr	r0, [pc, #44]	@ (8002efc <BSP_RADIO_Init+0x78>)
 8002ed0:	f002 f8e0 	bl	8005094 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	2120      	movs	r1, #32
 8002ed8:	4808      	ldr	r0, [pc, #32]	@ (8002efc <BSP_RADIO_Init+0x78>)
 8002eda:	f002 fb09 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002ede:	2200      	movs	r2, #0
 8002ee0:	2110      	movs	r1, #16
 8002ee2:	4806      	ldr	r0, [pc, #24]	@ (8002efc <BSP_RADIO_Init+0x78>)
 8002ee4:	f002 fb04 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2108      	movs	r1, #8
 8002eec:	4803      	ldr	r0, [pc, #12]	@ (8002efc <BSP_RADIO_Init+0x78>)
 8002eee:	f002 faff 	bl	80054f0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	48000800 	.word	0x48000800

08002f00 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002f0a:	79fb      	ldrb	r3, [r7, #7]
 8002f0c:	2b03      	cmp	r3, #3
 8002f0e:	d84b      	bhi.n	8002fa8 <BSP_RADIO_ConfigRFSwitch+0xa8>
 8002f10:	a201      	add	r2, pc, #4	@ (adr r2, 8002f18 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f16:	bf00      	nop
 8002f18:	08002f29 	.word	0x08002f29
 8002f1c:	08002f49 	.word	0x08002f49
 8002f20:	08002f69 	.word	0x08002f69
 8002f24:	08002f89 	.word	0x08002f89
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8002f28:	2200      	movs	r2, #0
 8002f2a:	2108      	movs	r1, #8
 8002f2c:	4821      	ldr	r0, [pc, #132]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f2e:	f002 fadf 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002f32:	2200      	movs	r2, #0
 8002f34:	2110      	movs	r1, #16
 8002f36:	481f      	ldr	r0, [pc, #124]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f38:	f002 fada 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	2120      	movs	r1, #32
 8002f40:	481c      	ldr	r0, [pc, #112]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f42:	f002 fad5 	bl	80054f0 <HAL_GPIO_WritePin>
      break;      
 8002f46:	e030      	b.n	8002faa <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002f48:	2201      	movs	r2, #1
 8002f4a:	2108      	movs	r1, #8
 8002f4c:	4819      	ldr	r0, [pc, #100]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f4e:	f002 facf 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002f52:	2201      	movs	r2, #1
 8002f54:	2110      	movs	r1, #16
 8002f56:	4817      	ldr	r0, [pc, #92]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f58:	f002 faca 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2120      	movs	r1, #32
 8002f60:	4814      	ldr	r0, [pc, #80]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f62:	f002 fac5 	bl	80054f0 <HAL_GPIO_WritePin>
      break;
 8002f66:	e020      	b.n	8002faa <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002f68:	2201      	movs	r2, #1
 8002f6a:	2108      	movs	r1, #8
 8002f6c:	4811      	ldr	r0, [pc, #68]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f6e:	f002 fabf 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002f72:	2201      	movs	r2, #1
 8002f74:	2110      	movs	r1, #16
 8002f76:	480f      	ldr	r0, [pc, #60]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f78:	f002 faba 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	2120      	movs	r1, #32
 8002f80:	480c      	ldr	r0, [pc, #48]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f82:	f002 fab5 	bl	80054f0 <HAL_GPIO_WritePin>
      break;
 8002f86:	e010      	b.n	8002faa <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002f88:	2201      	movs	r2, #1
 8002f8a:	2108      	movs	r1, #8
 8002f8c:	4809      	ldr	r0, [pc, #36]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f8e:	f002 faaf 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002f92:	2200      	movs	r2, #0
 8002f94:	2110      	movs	r1, #16
 8002f96:	4807      	ldr	r0, [pc, #28]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002f98:	f002 faaa 	bl	80054f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	2120      	movs	r1, #32
 8002fa0:	4804      	ldr	r0, [pc, #16]	@ (8002fb4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8002fa2:	f002 faa5 	bl	80054f0 <HAL_GPIO_WritePin>
      break;
 8002fa6:	e000      	b.n	8002faa <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8002fa8:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	48000800 	.word	0x48000800

08002fb8 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr

08002fc6 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8002fca:	2301      	movs	r3, #1
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8002fd8:	2301      	movs	r3, #1
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr

08002fe2 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b085      	sub	sp, #20
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	4603      	mov	r3, r0
 8002fea:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d102      	bne.n	8002ff8 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8002ff2:	230f      	movs	r3, #15
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	e001      	b.n	8002ffc <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8002ff8:	2316      	movs	r3, #22
 8002ffa:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr

08003008 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800300c:	4b04      	ldr	r3, [pc, #16]	@ (8003020 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	4a03      	ldr	r2, [pc, #12]	@ (8003020 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8003012:	f043 0301 	orr.w	r3, r3, #1
 8003016:	6053      	str	r3, [r2, #4]
}
 8003018:	bf00      	nop
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr
 8003020:	e0042000 	.word	0xe0042000

08003024 <LL_DBGMCU_EnableDBGStopMode>:
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003028:	4b04      	ldr	r3, [pc, #16]	@ (800303c <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	4a03      	ldr	r2, [pc, #12]	@ (800303c <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800302e:	f043 0302 	orr.w	r3, r3, #2
 8003032:	6053      	str	r3, [r2, #4]
}
 8003034:	bf00      	nop
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr
 800303c:	e0042000 	.word	0xe0042000

08003040 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003044:	4b04      	ldr	r3, [pc, #16]	@ (8003058 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	4a03      	ldr	r2, [pc, #12]	@ (8003058 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800304a:	f043 0304 	orr.w	r3, r3, #4
 800304e:	6053      	str	r3, [r2, #4]
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	e0042000 	.word	0xe0042000

0800305c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003066:	2003      	movs	r0, #3
 8003068:	f001 f9a0 	bl	80043ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800306c:	f004 f942 	bl	80072f4 <HAL_RCC_GetHCLKFreq>
 8003070:	4603      	mov	r3, r0
 8003072:	4a09      	ldr	r2, [pc, #36]	@ (8003098 <HAL_Init+0x3c>)
 8003074:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003076:	200f      	movs	r0, #15
 8003078:	f7ff f892 	bl	80021a0 <HAL_InitTick>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	71fb      	strb	r3, [r7, #7]
 8003086:	e001      	b.n	800308c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003088:	f7fe fe4f 	bl	8001d2a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800308c:	79fb      	ldrb	r3, [r7, #7]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	20000000 	.word	0x20000000

0800309c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80030a0:	4b04      	ldr	r3, [pc, #16]	@ (80030b4 <HAL_SuspendTick+0x18>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a03      	ldr	r2, [pc, #12]	@ (80030b4 <HAL_SuspendTick+0x18>)
 80030a6:	f023 0302 	bic.w	r3, r3, #2
 80030aa:	6013      	str	r3, [r2, #0]
}
 80030ac:	bf00      	nop
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr
 80030b4:	e000e010 	.word	0xe000e010

080030b8 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80030bc:	4b04      	ldr	r3, [pc, #16]	@ (80030d0 <HAL_ResumeTick+0x18>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a03      	ldr	r2, [pc, #12]	@ (80030d0 <HAL_ResumeTick+0x18>)
 80030c2:	f043 0302 	orr.w	r3, r3, #2
 80030c6:	6013      	str	r3, [r2, #0]
}
 80030c8:	bf00      	nop
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr
 80030d0:	e000e010 	.word	0xe000e010

080030d4 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80030d8:	4b02      	ldr	r3, [pc, #8]	@ (80030e4 <HAL_GetUIDw0+0x10>)
 80030da:	681b      	ldr	r3, [r3, #0]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr
 80030e4:	1fff7590 	.word	0x1fff7590

080030e8 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80030ec:	4b02      	ldr	r3, [pc, #8]	@ (80030f8 <HAL_GetUIDw1+0x10>)
 80030ee:	681b      	ldr	r3, [r3, #0]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr
 80030f8:	1fff7594 	.word	0x1fff7594

080030fc <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003100:	4b02      	ldr	r3, [pc, #8]	@ (800310c <HAL_GetUIDw2+0x10>)
 8003102:	681b      	ldr	r3, [r3, #0]
}
 8003104:	4618      	mov	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr
 800310c:	1fff7598 	.word	0x1fff7598

08003110 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8003114:	f7ff ff78 	bl	8003008 <LL_DBGMCU_EnableDBGSleepMode>
}
 8003118:	bf00      	nop
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8003120:	f7ff ff80 	bl	8003024 <LL_DBGMCU_EnableDBGStopMode>
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}

08003128 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 800312c:	f7ff ff88 	bl	8003040 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8003130:	bf00      	nop
 8003132:	bd80      	pop	{r7, pc}

08003134 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	431a      	orrs	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	601a      	str	r2, [r3, #0]
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003168:	4618      	mov	r0, r3
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	bc80      	pop	{r7}
 8003170:	4770      	bx	lr

08003172 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003172:	b480      	push	{r7}
 8003174:	b085      	sub	sp, #20
 8003176:	af00      	add	r7, sp, #0
 8003178:	60f8      	str	r0, [r7, #12]
 800317a:	60b9      	str	r1, [r7, #8]
 800317c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	695a      	ldr	r2, [r3, #20]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2107      	movs	r1, #7
 800318a:	fa01 f303 	lsl.w	r3, r1, r3
 800318e:	43db      	mvns	r3, r3
 8003190:	401a      	ands	r2, r3
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	fa01 f303 	lsl.w	r3, r1, r3
 800319e:	431a      	orrs	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80031a4:	bf00      	nop
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	4770      	bx	lr

080031ae <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
 80031b6:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	695a      	ldr	r2, [r3, #20]
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	f003 0304 	and.w	r3, r3, #4
 80031c2:	2107      	movs	r1, #7
 80031c4:	fa01 f303 	lsl.w	r3, r1, r3
 80031c8:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80031d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80031f2:	2301      	movs	r3, #1
 80031f4:	e000      	b.n	80031f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr

08003202 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003202:	b480      	push	{r7}
 8003204:	b085      	sub	sp, #20
 8003206:	af00      	add	r7, sp, #0
 8003208:	60f8      	str	r0, [r7, #12]
 800320a:	60b9      	str	r1, [r7, #8]
 800320c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	210f      	movs	r1, #15
 800321a:	fa01 f303 	lsl.w	r3, r1, r3
 800321e:	43db      	mvns	r3, r3
 8003220:	401a      	ands	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	0e9b      	lsrs	r3, r3, #26
 8003226:	f003 010f 	and.w	r1, r3, #15
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	fa01 f303 	lsl.w	r3, r1, r3
 8003234:	431a      	orrs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800323a:	bf00      	nop
 800323c:	3714      	adds	r7, #20
 800323e:	46bd      	mov	sp, r7
 8003240:	bc80      	pop	{r7}
 8003242:	4770      	bx	lr

08003244 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003258:	431a      	orrs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr

08003268 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800327c:	43db      	mvns	r3, r3
 800327e:	401a      	ands	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr

0800328e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800328e:	b480      	push	{r7}
 8003290:	b085      	sub	sp, #20
 8003292:	af00      	add	r7, sp, #0
 8003294:	60f8      	str	r0, [r7, #12]
 8003296:	60b9      	str	r1, [r7, #8]
 8003298:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	695a      	ldr	r2, [r3, #20]
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	43db      	mvns	r3, r3
 80032a4:	401a      	ands	r2, r3
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	0219      	lsls	r1, r3, #8
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	400b      	ands	r3, r1
 80032ae:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 80032b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032b6:	431a      	orrs	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80032bc:	bf00      	nop
 80032be:	3714      	adds	r7, #20
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr

080032c6 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80032d6:	f023 0317 	bic.w	r3, r3, #23
 80032da:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr

080032ec <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80032fc:	f023 0317 	bic.w	r3, r3, #23
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6093      	str	r3, [r2, #8]
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	bc80      	pop	{r7}
 800330c:	4770      	bx	lr

0800330e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800330e:	b480      	push	{r7}
 8003310:	b083      	sub	sp, #12
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800331e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003322:	d101      	bne.n	8003328 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003324:	2301      	movs	r3, #1
 8003326:	e000      	b.n	800332a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr

08003334 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003344:	f023 0317 	bic.w	r3, r3, #23
 8003348:	f043 0201 	orr.w	r2, r3, #1
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	bc80      	pop	{r7}
 8003358:	4770      	bx	lr

0800335a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800336a:	f023 0317 	bic.w	r3, r3, #23
 800336e:	f043 0202 	orr.w	r2, r3, #2
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b01      	cmp	r3, #1
 8003392:	d101      	bne.n	8003398 <LL_ADC_IsEnabled+0x18>
 8003394:	2301      	movs	r3, #1
 8003396:	e000      	b.n	800339a <LL_ADC_IsEnabled+0x1a>
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	bc80      	pop	{r7}
 80033a2:	4770      	bx	lr

080033a4 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d101      	bne.n	80033bc <LL_ADC_IsDisableOngoing+0x18>
 80033b8:	2301      	movs	r3, #1
 80033ba:	e000      	b.n	80033be <LL_ADC_IsDisableOngoing+0x1a>
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bc80      	pop	{r7}
 80033c6:	4770      	bx	lr

080033c8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033d8:	f023 0317 	bic.w	r3, r3, #23
 80033dc:	f043 0204 	orr.w	r2, r3, #4
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr

080033ee <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033fe:	f023 0317 	bic.w	r3, r3, #23
 8003402:	f043 0210 	orr.w	r2, r3, #16
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f003 0304 	and.w	r3, r3, #4
 8003424:	2b04      	cmp	r3, #4
 8003426:	d101      	bne.n	800342c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003428:	2301      	movs	r3, #1
 800342a:	e000      	b.n	800342e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr

08003438 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b088      	sub	sp, #32
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003440:	2300      	movs	r3, #0
 8003442:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003444:	2300      	movs	r3, #0
 8003446:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800344c:	2300      	movs	r3, #0
 800344e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e17e      	b.n	8003758 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003464:	2b00      	cmp	r3, #0
 8003466:	d109      	bne.n	800347c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7fd fe71 	bl	8001150 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff ff44 	bl	800330e <LL_ADC_IsInternalRegulatorEnabled>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d115      	bne.n	80034b8 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff ff18 	bl	80032c6 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003496:	4b9e      	ldr	r3, [pc, #632]	@ (8003710 <HAL_ADC_Init+0x2d8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	099b      	lsrs	r3, r3, #6
 800349c:	4a9d      	ldr	r2, [pc, #628]	@ (8003714 <HAL_ADC_Init+0x2dc>)
 800349e:	fba2 2303 	umull	r2, r3, r2, r3
 80034a2:	099b      	lsrs	r3, r3, #6
 80034a4:	3301      	adds	r3, #1
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034aa:	e002      	b.n	80034b2 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1f9      	bne.n	80034ac <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff26 	bl	800330e <LL_ADC_IsInternalRegulatorEnabled>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d10d      	bne.n	80034e4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034cc:	f043 0210 	orr.w	r2, r3, #16
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d8:	f043 0201 	orr.w	r2, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff ff93 	bl	8003414 <LL_ADC_REG_IsConversionOngoing>
 80034ee:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f4:	f003 0310 	and.w	r3, r3, #16
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f040 8124 	bne.w	8003746 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b00      	cmp	r3, #0
 8003502:	f040 8120 	bne.w	8003746 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800350e:	f043 0202 	orr.w	r2, r3, #2
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff ff30 	bl	8003380 <LL_ADC_IsEnabled>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	f040 80a7 	bne.w	8003676 <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	7e1b      	ldrb	r3, [r3, #24]
 8003530:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003532:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	7e5b      	ldrb	r3, [r3, #25]
 8003538:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800353a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	7e9b      	ldrb	r3, [r3, #26]
 8003540:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003542:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003548:	2a00      	cmp	r2, #0
 800354a:	d002      	beq.n	8003552 <HAL_ADC_Init+0x11a>
 800354c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003550:	e000      	b.n	8003554 <HAL_ADC_Init+0x11c>
 8003552:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003554:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800355a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	691b      	ldr	r3, [r3, #16]
 8003560:	2b00      	cmp	r3, #0
 8003562:	da04      	bge.n	800356e <HAL_ADC_Init+0x136>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800356c:	e001      	b.n	8003572 <HAL_ADC_Init+0x13a>
 800356e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 8003572:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800357a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800357c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3020 	ldrb.w	r3, [r3, #32]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d114      	bne.n	80035b8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	7e9b      	ldrb	r3, [r3, #26]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d104      	bne.n	80035a0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800359c:	61bb      	str	r3, [r7, #24]
 800359e:	e00b      	b.n	80035b8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a4:	f043 0220 	orr.w	r2, r3, #32
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b0:	f043 0201 	orr.w	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d009      	beq.n	80035d4 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c4:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80035cc:	4313      	orrs	r3, r2
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 80035de:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6812      	ldr	r2, [r2, #0]
 80035e6:	69b9      	ldr	r1, [r7, #24]
 80035e8:	430b      	orrs	r3, r1
 80035ea:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035f8:	4313      	orrs	r3, r2
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003606:	2b01      	cmp	r3, #1
 8003608:	d111      	bne.n	800362e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003616:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 800361c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003622:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	4313      	orrs	r3, r2
 8003628:	f043 0301 	orr.w	r3, r3, #1
 800362c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	4b38      	ldr	r3, [pc, #224]	@ (8003718 <HAL_ADC_Init+0x2e0>)
 8003636:	4013      	ands	r3, r2
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6812      	ldr	r2, [r2, #0]
 800363c:	6979      	ldr	r1, [r7, #20]
 800363e:	430b      	orrs	r3, r1
 8003640:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800364a:	d014      	beq.n	8003676 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003654:	d00f      	beq.n	8003676 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800365a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800365e:	d00a      	beq.n	8003676 <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003660:	4b2e      	ldr	r3, [pc, #184]	@ (800371c <HAL_ADC_Init+0x2e4>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003670:	492a      	ldr	r1, [pc, #168]	@ (800371c <HAL_ADC_Init+0x2e4>)
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800367e:	461a      	mov	r2, r3
 8003680:	2100      	movs	r1, #0
 8003682:	f7ff fd76 	bl	8003172 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6818      	ldr	r0, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800368e:	461a      	mov	r2, r3
 8003690:	4923      	ldr	r1, [pc, #140]	@ (8003720 <HAL_ADC_Init+0x2e8>)
 8003692:	f7ff fd6e 	bl	8003172 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d108      	bne.n	80036b0 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f062 020f 	orn	r2, r2, #15
 80036ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80036ae:	e017      	b.n	80036e0 <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036b8:	d112      	bne.n	80036e0 <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	69db      	ldr	r3, [r3, #28]
 80036c4:	3b01      	subs	r3, #1
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	f003 031c 	and.w	r3, r3, #28
 80036cc:	f06f 020f 	mvn.w	r2, #15
 80036d0:	fa02 f103 	lsl.w	r1, r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2100      	movs	r1, #0
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff fd61 	bl	80031ae <LL_ADC_GetSamplingTimeCommonChannels>
 80036ec:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d116      	bne.n	8003724 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003700:	f023 0303 	bic.w	r3, r3, #3
 8003704:	f043 0201 	orr.w	r2, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800370c:	e023      	b.n	8003756 <HAL_ADC_Init+0x31e>
 800370e:	bf00      	nop
 8003710:	20000000 	.word	0x20000000
 8003714:	053e2d63 	.word	0x053e2d63
 8003718:	1ffffc02 	.word	0x1ffffc02
 800371c:	40012708 	.word	0x40012708
 8003720:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003728:	f023 0312 	bic.w	r3, r3, #18
 800372c:	f043 0210 	orr.w	r2, r3, #16
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003738:	f043 0201 	orr.w	r2, r3, #1
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003744:	e007      	b.n	8003756 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374a:	f043 0210 	orr.w	r2, r3, #16
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003756:	7ffb      	ldrb	r3, [r7, #31]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3720      	adds	r7, #32
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e07a      	b.n	8003868 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003776:	f043 0202 	orr.w	r2, r3, #2
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 face 	bl	8003d20 <ADC_ConversionStop>
 8003784:	4603      	mov	r3, r0
 8003786:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10f      	bne.n	80037ae <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 fb92 	bl	8003eb8 <ADC_Disable>
 8003794:	4603      	mov	r3, r0
 8003796:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d102      	bne.n	80037a4 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff fd9f 	bl	80032ec <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6812      	ldr	r2, [r2, #0]
 80037b8:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 80037bc:	f023 0303 	bic.w	r3, r3, #3
 80037c0:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f240 329f 	movw	r2, #927	@ 0x39f
 80037ca:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68d9      	ldr	r1, [r3, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	4b26      	ldr	r3, [pc, #152]	@ (8003870 <HAL_ADC_DeInit+0x110>)
 80037d8:	400b      	ands	r3, r1
 80037da:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695a      	ldr	r2, [r3, #20]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0207 	bic.w	r2, r2, #7
 80037ea:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2200      	movs	r2, #0
 80037f8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6a1a      	ldr	r2, [r3, #32]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003808:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003818:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003828:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003838:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800383a:	4b0e      	ldr	r3, [pc, #56]	@ (8003874 <HAL_ADC_DeInit+0x114>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a0d      	ldr	r2, [pc, #52]	@ (8003874 <HAL_ADC_DeInit+0x114>)
 8003840:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003844:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7fd fc96 	bl	8001178 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003866:	7bfb      	ldrb	r3, [r7, #15]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	833e0200 	.word	0x833e0200
 8003874:	40012708 	.word	0x40012708

08003878 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4618      	mov	r0, r3
 8003886:	f7ff fdc5 	bl	8003414 <LL_ADC_REG_IsConversionOngoing>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d132      	bne.n	80038f6 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_ADC_Start+0x26>
 800389a:	2302      	movs	r3, #2
 800389c:	e02e      	b.n	80038fc <HAL_ADC_Start+0x84>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 fa80 	bl	8003dac <ADC_Enable>
 80038ac:	4603      	mov	r3, r0
 80038ae:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d11a      	bne.n	80038ec <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038be:	f023 0301 	bic.w	r3, r3, #1
 80038c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	221c      	movs	r2, #28
 80038d6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff fd6f 	bl	80033c8 <LL_ADC_REG_StartConversion>
 80038ea:	e006      	b.n	80038fa <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80038f4:	e001      	b.n	80038fa <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80038f6:	2302      	movs	r3, #2
 80038f8:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3710      	adds	r7, #16
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003912:	2b01      	cmp	r3, #1
 8003914:	d101      	bne.n	800391a <HAL_ADC_Stop+0x16>
 8003916:	2302      	movs	r3, #2
 8003918:	e022      	b.n	8003960 <HAL_ADC_Stop+0x5c>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f9fc 	bl	8003d20 <ADC_ConversionStop>
 8003928:	4603      	mov	r3, r0
 800392a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800392c:	7bfb      	ldrb	r3, [r7, #15]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d111      	bne.n	8003956 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 fac0 	bl	8003eb8 <ADC_Disable>
 8003938:	4603      	mov	r3, r0
 800393a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800393c:	7bfb      	ldrb	r3, [r7, #15]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d109      	bne.n	8003956 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003946:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800394a:	f023 0301 	bic.w	r3, r3, #1
 800394e:	f043 0201 	orr.w	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800395e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	2b08      	cmp	r3, #8
 8003978:	d102      	bne.n	8003980 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800397a:	2308      	movs	r3, #8
 800397c:	60fb      	str	r3, [r7, #12]
 800397e:	e010      	b.n	80039a2 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d007      	beq.n	800399e <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003992:	f043 0220 	orr.w	r2, r3, #32
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e077      	b.n	8003a8e <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800399e:	2304      	movs	r3, #4
 80039a0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80039a2:	f7fe fc07 	bl	80021b4 <HAL_GetTick>
 80039a6:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039a8:	e021      	b.n	80039ee <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d01d      	beq.n	80039ee <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80039b2:	f7fe fbff 	bl	80021b4 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d302      	bcc.n	80039c8 <HAL_ADC_PollForConversion+0x60>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d112      	bne.n	80039ee <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10b      	bne.n	80039ee <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039da:	f043 0204 	orr.w	r2, r3, #4
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e04f      	b.n	8003a8e <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	4013      	ands	r3, r2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d0d6      	beq.n	80039aa <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff fbe6 	bl	80031de <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d031      	beq.n	8003a7c <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	7e9b      	ldrb	r3, [r3, #26]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d12d      	bne.n	8003a7c <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d126      	bne.n	8003a7c <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7ff fcee 	bl	8003414 <LL_ADC_REG_IsConversionOngoing>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d112      	bne.n	8003a64 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 020c 	bic.w	r2, r2, #12
 8003a4c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a56:	f023 0301 	bic.w	r3, r3, #1
 8003a5a:	f043 0201 	orr.w	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a62:	e00b      	b.n	8003a7c <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a68:	f043 0220 	orr.w	r2, r3, #32
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a74:	f043 0201 	orr.w	r2, r3, #1
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	7e1b      	ldrb	r3, [r3, #24]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d103      	bne.n	8003a8c <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	220c      	movs	r2, #12
 8003a8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b083      	sub	sp, #12
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bc80      	pop	{r7}
 8003aac:	4770      	bx	lr
	...

08003ab0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b088      	sub	sp, #32
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003aba:	2300      	movs	r3, #0
 8003abc:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_ADC_ConfigChannel+0x28>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e110      	b.n	8003cfa <HAL_ADC_ConfigChannel+0x24a>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7ff fc95 	bl	8003414 <LL_ADC_REG_IsConversionOngoing>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f040 80f7 	bne.w	8003ce0 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	f000 80b1 	beq.w	8003c5e <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b04:	d004      	beq.n	8003b10 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003b0a:	4a7e      	ldr	r2, [pc, #504]	@ (8003d04 <HAL_ADC_ConfigChannel+0x254>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d108      	bne.n	8003b22 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4619      	mov	r1, r3
 8003b1a:	4610      	mov	r0, r2
 8003b1c:	f7ff fb92 	bl	8003244 <LL_ADC_REG_SetSequencerChAdd>
 8003b20:	e041      	b.n	8003ba6 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f003 031f 	and.w	r3, r3, #31
 8003b2e:	210f      	movs	r1, #15
 8003b30:	fa01 f303 	lsl.w	r3, r1, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	401a      	ands	r2, r3
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d105      	bne.n	8003b50 <HAL_ADC_ConfigChannel+0xa0>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	0e9b      	lsrs	r3, r3, #26
 8003b4a:	f003 031f 	and.w	r3, r3, #31
 8003b4e:	e011      	b.n	8003b74 <HAL_ADC_ConfigChannel+0xc4>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	fa93 f3a3 	rbit	r3, r3
 8003b5c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003b68:	2320      	movs	r3, #32
 8003b6a:	e003      	b.n	8003b74 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	fab3 f383 	clz	r3, r3
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	6839      	ldr	r1, [r7, #0]
 8003b76:	6849      	ldr	r1, [r1, #4]
 8003b78:	f001 011f 	and.w	r1, r1, #31
 8003b7c:	408b      	lsls	r3, r1
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	089b      	lsrs	r3, r3, #2
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d808      	bhi.n	8003ba6 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	6859      	ldr	r1, [r3, #4]
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	f7ff fb2e 	bl	8003202 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6818      	ldr	r0, [r3, #0]
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	6819      	ldr	r1, [r3, #0]
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	f7ff fb6b 	bl	800328e <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f280 8097 	bge.w	8003cf0 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bc2:	4851      	ldr	r0, [pc, #324]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003bc4:	f7ff fac8 	bl	8003158 <LL_ADC_GetCommonPathInternalCh>
 8003bc8:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a4f      	ldr	r2, [pc, #316]	@ (8003d0c <HAL_ADC_ConfigChannel+0x25c>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d120      	bne.n	8003c16 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d11b      	bne.n	8003c16 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003be4:	4619      	mov	r1, r3
 8003be6:	4848      	ldr	r0, [pc, #288]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003be8:	f7ff faa4 	bl	8003134 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bec:	4b48      	ldr	r3, [pc, #288]	@ (8003d10 <HAL_ADC_ConfigChannel+0x260>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	099b      	lsrs	r3, r3, #6
 8003bf2:	4a48      	ldr	r2, [pc, #288]	@ (8003d14 <HAL_ADC_ConfigChannel+0x264>)
 8003bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf8:	099b      	lsrs	r3, r3, #6
 8003bfa:	1c5a      	adds	r2, r3, #1
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	4413      	add	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003c06:	e002      	b.n	8003c0e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1f9      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003c14:	e06c      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a3f      	ldr	r2, [pc, #252]	@ (8003d18 <HAL_ADC_ConfigChannel+0x268>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d10c      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d107      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c30:	4619      	mov	r1, r3
 8003c32:	4835      	ldr	r0, [pc, #212]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003c34:	f7ff fa7e 	bl	8003134 <LL_ADC_SetCommonPathInternalCh>
 8003c38:	e05a      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a37      	ldr	r2, [pc, #220]	@ (8003d1c <HAL_ADC_ConfigChannel+0x26c>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d155      	bne.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d150      	bne.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c54:	4619      	mov	r1, r3
 8003c56:	482c      	ldr	r0, [pc, #176]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003c58:	f7ff fa6c 	bl	8003134 <LL_ADC_SetCommonPathInternalCh>
 8003c5c:	e048      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c66:	d004      	beq.n	8003c72 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c6c:	4a25      	ldr	r2, [pc, #148]	@ (8003d04 <HAL_ADC_ConfigChannel+0x254>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d107      	bne.n	8003c82 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	f7ff faf3 	bl	8003268 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	da32      	bge.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c8a:	481f      	ldr	r0, [pc, #124]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003c8c:	f7ff fa64 	bl	8003158 <LL_ADC_GetCommonPathInternalCh>
 8003c90:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1d      	ldr	r2, [pc, #116]	@ (8003d0c <HAL_ADC_ConfigChannel+0x25c>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d107      	bne.n	8003cac <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4818      	ldr	r0, [pc, #96]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003ca6:	f7ff fa45 	bl	8003134 <LL_ADC_SetCommonPathInternalCh>
 8003caa:	e021      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a19      	ldr	r2, [pc, #100]	@ (8003d18 <HAL_ADC_ConfigChannel+0x268>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d107      	bne.n	8003cc6 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4812      	ldr	r0, [pc, #72]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003cc0:	f7ff fa38 	bl	8003134 <LL_ADC_SetCommonPathInternalCh>
 8003cc4:	e014      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a14      	ldr	r2, [pc, #80]	@ (8003d1c <HAL_ADC_ConfigChannel+0x26c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d10f      	bne.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	480b      	ldr	r0, [pc, #44]	@ (8003d08 <HAL_ADC_ConfigChannel+0x258>)
 8003cda:	f7ff fa2b 	bl	8003134 <LL_ADC_SetCommonPathInternalCh>
 8003cde:	e007      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce4:	f043 0220 	orr.w	r2, r3, #32
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003cf8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3720      	adds	r7, #32
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	80000004 	.word	0x80000004
 8003d08:	40012708 	.word	0x40012708
 8003d0c:	b0001000 	.word	0xb0001000
 8003d10:	20000000 	.word	0x20000000
 8003d14:	053e2d63 	.word	0x053e2d63
 8003d18:	b8004000 	.word	0xb8004000
 8003d1c:	b4002000 	.word	0xb4002000

08003d20 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff fb71 	bl	8003414 <LL_ADC_REG_IsConversionOngoing>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d033      	beq.n	8003da0 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff fb31 	bl	80033a4 <LL_ADC_IsDisableOngoing>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d104      	bne.n	8003d52 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff fb4e 	bl	80033ee <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d52:	f7fe fa2f 	bl	80021b4 <HAL_GetTick>
 8003d56:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d58:	e01b      	b.n	8003d92 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003d5a:	f7fe fa2b 	bl	80021b4 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d914      	bls.n	8003d92 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00d      	beq.n	8003d92 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7a:	f043 0210 	orr.w	r2, r3, #16
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d86:	f043 0201 	orr.w	r2, r3, #1
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e007      	b.n	8003da2 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d1dc      	bne.n	8003d5a <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003db4:	2300      	movs	r3, #0
 8003db6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff fadf 	bl	8003380 <LL_ADC_IsEnabled>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d169      	bne.n	8003e9c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	4b36      	ldr	r3, [pc, #216]	@ (8003ea8 <ADC_Enable+0xfc>)
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00d      	beq.n	8003df2 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dda:	f043 0210 	orr.w	r2, r3, #16
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003de6:	f043 0201 	orr.w	r2, r3, #1
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e055      	b.n	8003e9e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff fa9c 	bl	8003334 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8003dfc:	482b      	ldr	r0, [pc, #172]	@ (8003eac <ADC_Enable+0x100>)
 8003dfe:	f7ff f9ab 	bl	8003158 <LL_ADC_GetCommonPathInternalCh>
 8003e02:	4603      	mov	r3, r0
 8003e04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00f      	beq.n	8003e2c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e0c:	4b28      	ldr	r3, [pc, #160]	@ (8003eb0 <ADC_Enable+0x104>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	099b      	lsrs	r3, r3, #6
 8003e12:	4a28      	ldr	r2, [pc, #160]	@ (8003eb4 <ADC_Enable+0x108>)
 8003e14:	fba2 2303 	umull	r2, r3, r2, r3
 8003e18:	099b      	lsrs	r3, r3, #6
 8003e1a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8003e1c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e1e:	e002      	b.n	8003e26 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1f9      	bne.n	8003e20 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	7e5b      	ldrb	r3, [r3, #25]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d033      	beq.n	8003e9c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003e34:	f7fe f9be 	bl	80021b4 <HAL_GetTick>
 8003e38:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e3a:	e028      	b.n	8003e8e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff fa9d 	bl	8003380 <LL_ADC_IsEnabled>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d104      	bne.n	8003e56 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7ff fa6f 	bl	8003334 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e56:	f7fe f9ad 	bl	80021b4 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d914      	bls.n	8003e8e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d00d      	beq.n	8003e8e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e76:	f043 0210 	orr.w	r2, r3, #16
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e82:	f043 0201 	orr.w	r2, r3, #1
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e007      	b.n	8003e9e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d1cf      	bne.n	8003e3c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	80000017 	.word	0x80000017
 8003eac:	40012708 	.word	0x40012708
 8003eb0:	20000000 	.word	0x20000000
 8003eb4:	053e2d63 	.word	0x053e2d63

08003eb8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7ff fa6d 	bl	80033a4 <LL_ADC_IsDisableOngoing>
 8003eca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7ff fa55 	bl	8003380 <LL_ADC_IsEnabled>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d047      	beq.n	8003f6c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d144      	bne.n	8003f6c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 0305 	and.w	r3, r3, #5
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d10c      	bne.n	8003f0a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff fa30 	bl	800335a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2203      	movs	r2, #3
 8003f00:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f02:	f7fe f957 	bl	80021b4 <HAL_GetTick>
 8003f06:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f08:	e029      	b.n	8003f5e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0e:	f043 0210 	orr.w	r2, r3, #16
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f1a:	f043 0201 	orr.w	r2, r3, #1
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e023      	b.n	8003f6e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f26:	f7fe f945 	bl	80021b4 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d914      	bls.n	8003f5e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00d      	beq.n	8003f5e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f46:	f043 0210 	orr.w	r2, r3, #16
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f52:	f043 0201 	orr.w	r2, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e007      	b.n	8003f6e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1dc      	bne.n	8003f26 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <LL_ADC_SetCalibrationFactor>:
{
 8003f76:	b480      	push	{r7}
 8003f78:	b083      	sub	sp, #12
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
 8003f7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f86:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bc80      	pop	{r7}
 8003f9c:	4770      	bx	lr

08003f9e <LL_ADC_GetCalibrationFactor>:
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b083      	sub	sp, #12
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bc80      	pop	{r7}
 8003fb8:	4770      	bx	lr

08003fba <LL_ADC_Enable>:
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fca:	f023 0317 	bic.w	r3, r3, #23
 8003fce:	f043 0201 	orr.w	r2, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	609a      	str	r2, [r3, #8]
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bc80      	pop	{r7}
 8003fde:	4770      	bx	lr

08003fe0 <LL_ADC_Disable>:
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ff0:	f023 0317 	bic.w	r3, r3, #23
 8003ff4:	f043 0202 	orr.w	r2, r3, #2
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	609a      	str	r2, [r3, #8]
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	bc80      	pop	{r7}
 8004004:	4770      	bx	lr

08004006 <LL_ADC_IsEnabled>:
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <LL_ADC_IsEnabled+0x18>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <LL_ADC_IsEnabled+0x1a>
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	bc80      	pop	{r7}
 8004028:	4770      	bx	lr

0800402a <LL_ADC_StartCalibration>:
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800403a:	f023 0317 	bic.w	r3, r3, #23
 800403e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	609a      	str	r2, [r3, #8]
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	bc80      	pop	{r7}
 800404e:	4770      	bx	lr

08004050 <LL_ADC_IsCalibrationOnGoing>:
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004060:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004064:	d101      	bne.n	800406a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	bc80      	pop	{r7}
 8004074:	4770      	bx	lr

08004076 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b088      	sub	sp, #32
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800407e:	2300      	movs	r3, #0
 8004080:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004082:	2300      	movs	r3, #0
 8004084:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_ADCEx_Calibration_Start+0x1e>
 8004090:	2302      	movs	r3, #2
 8004092:	e0b9      	b.n	8004208 <HAL_ADCEx_Calibration_Start+0x192>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f7ff ff0b 	bl	8003eb8 <ADC_Disable>
 80040a2:	4603      	mov	r3, r0
 80040a4:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7ff ffab 	bl	8004006 <LL_ADC_IsEnabled>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f040 809d 	bne.w	80041f2 <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040bc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80040c0:	f043 0202 	orr.w	r2, r3, #2
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	f248 0303 	movw	r3, #32771	@ 0x8003
 80040d2:	4013      	ands	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6812      	ldr	r2, [r2, #0]
 80040e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80040e4:	f023 0303 	bic.w	r3, r3, #3
 80040e8:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80040ea:	2300      	movs	r3, #0
 80040ec:	61fb      	str	r3, [r7, #28]
 80040ee:	e02e      	b.n	800414e <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff ff98 	bl	800402a <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80040fa:	e014      	b.n	8004126 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	3301      	adds	r3, #1
 8004100:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8004108:	d30d      	bcc.n	8004126 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410e:	f023 0312 	bic.w	r3, r3, #18
 8004112:	f043 0210 	orr.w	r2, r3, #16
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e070      	b.n	8004208 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff ff90 	bl	8004050 <LL_ADC_IsCalibrationOnGoing>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1e2      	bne.n	80040fc <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4618      	mov	r0, r3
 800413c:	f7ff ff2f 	bl	8003f9e <LL_ADC_GetCalibrationFactor>
 8004140:	4602      	mov	r2, r0
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	4413      	add	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	3301      	adds	r3, #1
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	2b07      	cmp	r3, #7
 8004152:	d9cd      	bls.n	80040f0 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	fbb2 f3f3 	udiv	r3, r2, r3
 800415c:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff ff29 	bl	8003fba <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	69b9      	ldr	r1, [r7, #24]
 800416e:	4618      	mov	r0, r3
 8004170:	f7ff ff01 	bl	8003f76 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff ff31 	bl	8003fe0 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800417e:	f7fe f819 	bl	80021b4 <HAL_GetTick>
 8004182:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004184:	e01c      	b.n	80041c0 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004186:	f7fe f815 	bl	80021b4 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d915      	bls.n	80041c0 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff ff34 	bl	8004006 <LL_ADC_IsEnabled>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00d      	beq.n	80041c0 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a8:	f043 0210 	orr.w	r2, r3, #16
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b4:	f043 0201 	orr.w	r2, r3, #1
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e023      	b.n	8004208 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff ff1e 	bl	8004006 <LL_ADC_IsEnabled>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1da      	bne.n	8004186 <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68d9      	ldr	r1, [r3, #12]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	430a      	orrs	r2, r1
 80041de:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e4:	f023 0303 	bic.w	r3, r3, #3
 80041e8:	f043 0201 	orr.w	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80041f0:	e005      	b.n	80041fe <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f6:	f043 0210 	orr.w	r2, r3, #16
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004206:	7dfb      	ldrb	r3, [r7, #23]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3720      	adds	r7, #32
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004220:	4b0c      	ldr	r3, [pc, #48]	@ (8004254 <__NVIC_SetPriorityGrouping+0x44>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800422c:	4013      	ands	r3, r2
 800422e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800423c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004242:	4a04      	ldr	r2, [pc, #16]	@ (8004254 <__NVIC_SetPriorityGrouping+0x44>)
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	60d3      	str	r3, [r2, #12]
}
 8004248:	bf00      	nop
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	e000ed00 	.word	0xe000ed00

08004258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800425c:	4b04      	ldr	r3, [pc, #16]	@ (8004270 <__NVIC_GetPriorityGrouping+0x18>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	0a1b      	lsrs	r3, r3, #8
 8004262:	f003 0307 	and.w	r3, r3, #7
}
 8004266:	4618      	mov	r0, r3
 8004268:	46bd      	mov	sp, r7
 800426a:	bc80      	pop	{r7}
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	e000ed00 	.word	0xe000ed00

08004274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800427e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004282:	2b00      	cmp	r3, #0
 8004284:	db0b      	blt.n	800429e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	f003 021f 	and.w	r2, r3, #31
 800428c:	4906      	ldr	r1, [pc, #24]	@ (80042a8 <__NVIC_EnableIRQ+0x34>)
 800428e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004292:	095b      	lsrs	r3, r3, #5
 8004294:	2001      	movs	r0, #1
 8004296:	fa00 f202 	lsl.w	r2, r0, r2
 800429a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr
 80042a8:	e000e100 	.word	0xe000e100

080042ac <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	db12      	blt.n	80042e4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042be:	79fb      	ldrb	r3, [r7, #7]
 80042c0:	f003 021f 	and.w	r2, r3, #31
 80042c4:	490a      	ldr	r1, [pc, #40]	@ (80042f0 <__NVIC_DisableIRQ+0x44>)
 80042c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	2001      	movs	r0, #1
 80042ce:	fa00 f202 	lsl.w	r2, r0, r2
 80042d2:	3320      	adds	r3, #32
 80042d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80042d8:	f3bf 8f4f 	dsb	sy
}
 80042dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80042de:	f3bf 8f6f 	isb	sy
}
 80042e2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bc80      	pop	{r7}
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	e000e100 	.word	0xe000e100

080042f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	4603      	mov	r3, r0
 80042fc:	6039      	str	r1, [r7, #0]
 80042fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004304:	2b00      	cmp	r3, #0
 8004306:	db0a      	blt.n	800431e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	b2da      	uxtb	r2, r3
 800430c:	490c      	ldr	r1, [pc, #48]	@ (8004340 <__NVIC_SetPriority+0x4c>)
 800430e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004312:	0112      	lsls	r2, r2, #4
 8004314:	b2d2      	uxtb	r2, r2
 8004316:	440b      	add	r3, r1
 8004318:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800431c:	e00a      	b.n	8004334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	b2da      	uxtb	r2, r3
 8004322:	4908      	ldr	r1, [pc, #32]	@ (8004344 <__NVIC_SetPriority+0x50>)
 8004324:	79fb      	ldrb	r3, [r7, #7]
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	3b04      	subs	r3, #4
 800432c:	0112      	lsls	r2, r2, #4
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	440b      	add	r3, r1
 8004332:	761a      	strb	r2, [r3, #24]
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	bc80      	pop	{r7}
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	e000e100 	.word	0xe000e100
 8004344:	e000ed00 	.word	0xe000ed00

08004348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004348:	b480      	push	{r7}
 800434a:	b089      	sub	sp, #36	@ 0x24
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f003 0307 	and.w	r3, r3, #7
 800435a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	f1c3 0307 	rsb	r3, r3, #7
 8004362:	2b04      	cmp	r3, #4
 8004364:	bf28      	it	cs
 8004366:	2304      	movcs	r3, #4
 8004368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	3304      	adds	r3, #4
 800436e:	2b06      	cmp	r3, #6
 8004370:	d902      	bls.n	8004378 <NVIC_EncodePriority+0x30>
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	3b03      	subs	r3, #3
 8004376:	e000      	b.n	800437a <NVIC_EncodePriority+0x32>
 8004378:	2300      	movs	r3, #0
 800437a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800437c:	f04f 32ff 	mov.w	r2, #4294967295
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	43da      	mvns	r2, r3
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	401a      	ands	r2, r3
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004390:	f04f 31ff 	mov.w	r1, #4294967295
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	fa01 f303 	lsl.w	r3, r1, r3
 800439a:	43d9      	mvns	r1, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043a0:	4313      	orrs	r3, r2
         );
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3724      	adds	r7, #36	@ 0x24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr

080043ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f7ff ff2b 	bl	8004210 <__NVIC_SetPriorityGrouping>
}
 80043ba:	bf00      	nop
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b086      	sub	sp, #24
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	4603      	mov	r3, r0
 80043ca:	60b9      	str	r1, [r7, #8]
 80043cc:	607a      	str	r2, [r7, #4]
 80043ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80043d0:	f7ff ff42 	bl	8004258 <__NVIC_GetPriorityGrouping>
 80043d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	68b9      	ldr	r1, [r7, #8]
 80043da:	6978      	ldr	r0, [r7, #20]
 80043dc:	f7ff ffb4 	bl	8004348 <NVIC_EncodePriority>
 80043e0:	4602      	mov	r2, r0
 80043e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043e6:	4611      	mov	r1, r2
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7ff ff83 	bl	80042f4 <__NVIC_SetPriority>
}
 80043ee:	bf00      	nop
 80043f0:	3718      	adds	r7, #24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b082      	sub	sp, #8
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	4603      	mov	r3, r0
 80043fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ff35 	bl	8004274 <__NVIC_EnableIRQ>
}
 800440a:	bf00      	nop
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b082      	sub	sp, #8
 8004416:	af00      	add	r7, sp, #0
 8004418:	4603      	mov	r3, r0
 800441a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800441c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff ff43 	bl	80042ac <__NVIC_DisableIRQ>
}
 8004426:	bf00      	nop
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
	...

08004430 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e08e      	b.n	8004560 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	461a      	mov	r2, r3
 8004448:	4b47      	ldr	r3, [pc, #284]	@ (8004568 <HAL_DMA_Init+0x138>)
 800444a:	429a      	cmp	r2, r3
 800444c:	d80f      	bhi.n	800446e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	4b45      	ldr	r3, [pc, #276]	@ (800456c <HAL_DMA_Init+0x13c>)
 8004456:	4413      	add	r3, r2
 8004458:	4a45      	ldr	r2, [pc, #276]	@ (8004570 <HAL_DMA_Init+0x140>)
 800445a:	fba2 2303 	umull	r2, r3, r2, r3
 800445e:	091b      	lsrs	r3, r3, #4
 8004460:	009a      	lsls	r2, r3, #2
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a42      	ldr	r2, [pc, #264]	@ (8004574 <HAL_DMA_Init+0x144>)
 800446a:	641a      	str	r2, [r3, #64]	@ 0x40
 800446c:	e00e      	b.n	800448c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	4b40      	ldr	r3, [pc, #256]	@ (8004578 <HAL_DMA_Init+0x148>)
 8004476:	4413      	add	r3, r2
 8004478:	4a3d      	ldr	r2, [pc, #244]	@ (8004570 <HAL_DMA_Init+0x140>)
 800447a:	fba2 2303 	umull	r2, r3, r2, r3
 800447e:	091b      	lsrs	r3, r3, #4
 8004480:	009a      	lsls	r2, r3, #2
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a3c      	ldr	r2, [pc, #240]	@ (800457c <HAL_DMA_Init+0x14c>)
 800448a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6812      	ldr	r2, [r2, #0]
 800449e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80044a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044a6:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6819      	ldr	r1, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	689a      	ldr	r2, [r3, #8]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	431a      	orrs	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	431a      	orrs	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	431a      	orrs	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 fb52 	bl	8004b88 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044ec:	d102      	bne.n	80044f4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004500:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800450a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d010      	beq.n	8004536 <HAL_DMA_Init+0x106>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b04      	cmp	r3, #4
 800451a:	d80c      	bhi.n	8004536 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 fb7b 	bl	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004532:	605a      	str	r2, [r3, #4]
 8004534:	e008      	b.n	8004548 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3708      	adds	r7, #8
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	40020407 	.word	0x40020407
 800456c:	bffdfff8 	.word	0xbffdfff8
 8004570:	cccccccd 	.word	0xcccccccd
 8004574:	40020000 	.word	0x40020000
 8004578:	bffdfbf8 	.word	0xbffdfbf8
 800457c:	40020400 	.word	0x40020400

08004580 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e07b      	b.n	800468a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0201 	bic.w	r2, r2, #1
 80045a0:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	461a      	mov	r2, r3
 80045a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004694 <HAL_DMA_DeInit+0x114>)
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d80f      	bhi.n	80045ce <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	4b38      	ldr	r3, [pc, #224]	@ (8004698 <HAL_DMA_DeInit+0x118>)
 80045b6:	4413      	add	r3, r2
 80045b8:	4a38      	ldr	r2, [pc, #224]	@ (800469c <HAL_DMA_DeInit+0x11c>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	091b      	lsrs	r3, r3, #4
 80045c0:	009a      	lsls	r2, r3, #2
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a35      	ldr	r2, [pc, #212]	@ (80046a0 <HAL_DMA_DeInit+0x120>)
 80045ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80045cc:	e00e      	b.n	80045ec <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	4b33      	ldr	r3, [pc, #204]	@ (80046a4 <HAL_DMA_DeInit+0x124>)
 80045d6:	4413      	add	r3, r2
 80045d8:	4a30      	ldr	r2, [pc, #192]	@ (800469c <HAL_DMA_DeInit+0x11c>)
 80045da:	fba2 2303 	umull	r2, r3, r2, r3
 80045de:	091b      	lsrs	r3, r3, #4
 80045e0:	009a      	lsls	r2, r3, #2
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a2f      	ldr	r2, [pc, #188]	@ (80046a8 <HAL_DMA_DeInit+0x128>)
 80045ea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2200      	movs	r2, #0
 80045f2:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f8:	f003 021c 	and.w	r2, r3, #28
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004600:	2101      	movs	r1, #1
 8004602:	fa01 f202 	lsl.w	r2, r1, r2
 8004606:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 fabd 	bl	8004b88 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800461e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d00f      	beq.n	8004648 <HAL_DMA_DeInit+0xc8>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b04      	cmp	r3, #4
 800462e:	d80b      	bhi.n	8004648 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 faf1 	bl	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800463a:	2200      	movs	r2, #0
 800463c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004646:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40020407 	.word	0x40020407
 8004698:	bffdfff8 	.word	0xbffdfff8
 800469c:	cccccccd 	.word	0xcccccccd
 80046a0:	40020000 	.word	0x40020000
 80046a4:	bffdfbf8 	.word	0xbffdfbf8
 80046a8:	40020400 	.word	0x40020400

080046ac <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b086      	sub	sp, #24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ba:	2300      	movs	r3, #0
 80046bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d101      	bne.n	80046cc <HAL_DMA_Start_IT+0x20>
 80046c8:	2302      	movs	r3, #2
 80046ca:	e069      	b.n	80047a0 <HAL_DMA_Start_IT+0xf4>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d155      	bne.n	800478c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2202      	movs	r2, #2
 80046e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0201 	bic.w	r2, r2, #1
 80046fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	68b9      	ldr	r1, [r7, #8]
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 fa02 	bl	8004b0e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470e:	2b00      	cmp	r3, #0
 8004710:	d008      	beq.n	8004724 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f042 020e 	orr.w	r2, r2, #14
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	e00f      	b.n	8004744 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0204 	bic.w	r2, r2, #4
 8004732:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 020a 	orr.w	r2, r2, #10
 8004742:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d007      	beq.n	8004762 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800475c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004760:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004766:	2b00      	cmp	r3, #0
 8004768:	d007      	beq.n	800477a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004774:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004778:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f042 0201 	orr.w	r2, r2, #1
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	e008      	b.n	800479e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2280      	movs	r2, #128	@ 0x80
 8004790:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800479e:	7dfb      	ldrb	r3, [r7, #23]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3718      	adds	r7, #24
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e04f      	b.n	800485a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d008      	beq.n	80047d8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2204      	movs	r2, #4
 80047ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e040      	b.n	800485a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 020e 	bic.w	r2, r2, #14
 80047e6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0201 	bic.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480c:	f003 021c 	and.w	r2, r3, #28
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004814:	2101      	movs	r1, #1
 8004816:	fa01 f202 	lsl.w	r2, r1, r2
 800481a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004824:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00c      	beq.n	8004848 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004838:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800483c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004846:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	bc80      	pop	{r7}
 8004862:	4770      	bx	lr

08004864 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d005      	beq.n	8004888 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2204      	movs	r2, #4
 8004880:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	73fb      	strb	r3, [r7, #15]
 8004886:	e047      	b.n	8004918 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f022 020e 	bic.w	r2, r2, #14
 8004896:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0201 	bic.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048bc:	f003 021c 	and.w	r2, r3, #28
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c4:	2101      	movs	r1, #1
 80048c6:	fa01 f202 	lsl.w	r2, r1, r2
 80048ca:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048d4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00c      	beq.n	80048f8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048ec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048f6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490c:	2b00      	cmp	r3, #0
 800490e:	d003      	beq.n	8004918 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	4798      	blx	r3
    }
  }
  return status;
 8004918:	7bfb      	ldrb	r3, [r7, #15]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004940:	f003 031c 	and.w	r3, r3, #28
 8004944:	2204      	movs	r2, #4
 8004946:	409a      	lsls	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	4013      	ands	r3, r2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d027      	beq.n	80049a0 <HAL_DMA_IRQHandler+0x7c>
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f003 0304 	and.w	r3, r3, #4
 8004956:	2b00      	cmp	r3, #0
 8004958:	d022      	beq.n	80049a0 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0320 	and.w	r3, r3, #32
 8004964:	2b00      	cmp	r3, #0
 8004966:	d107      	bne.n	8004978 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0204 	bic.w	r2, r2, #4
 8004976:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497c:	f003 021c 	and.w	r2, r3, #28
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004984:	2104      	movs	r1, #4
 8004986:	fa01 f202 	lsl.w	r2, r1, r2
 800498a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 8081 	beq.w	8004a98 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800499e:	e07b      	b.n	8004a98 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a4:	f003 031c 	and.w	r3, r3, #28
 80049a8:	2202      	movs	r2, #2
 80049aa:	409a      	lsls	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d03d      	beq.n	8004a30 <HAL_DMA_IRQHandler+0x10c>
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f003 0302 	and.w	r3, r3, #2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d038      	beq.n	8004a30 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0320 	and.w	r3, r3, #32
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10b      	bne.n	80049e4 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 020a 	bic.w	r2, r2, #10
 80049da:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	461a      	mov	r2, r3
 80049ea:	4b2e      	ldr	r3, [pc, #184]	@ (8004aa4 <HAL_DMA_IRQHandler+0x180>)
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d909      	bls.n	8004a04 <HAL_DMA_IRQHandler+0xe0>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f4:	f003 031c 	and.w	r3, r3, #28
 80049f8:	4a2b      	ldr	r2, [pc, #172]	@ (8004aa8 <HAL_DMA_IRQHandler+0x184>)
 80049fa:	2102      	movs	r1, #2
 80049fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004a00:	6053      	str	r3, [r2, #4]
 8004a02:	e008      	b.n	8004a16 <HAL_DMA_IRQHandler+0xf2>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a08:	f003 031c 	and.w	r3, r3, #28
 8004a0c:	4a27      	ldr	r2, [pc, #156]	@ (8004aac <HAL_DMA_IRQHandler+0x188>)
 8004a0e:	2102      	movs	r1, #2
 8004a10:	fa01 f303 	lsl.w	r3, r1, r3
 8004a14:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d038      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004a2e:	e033      	b.n	8004a98 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a34:	f003 031c 	and.w	r3, r3, #28
 8004a38:	2208      	movs	r2, #8
 8004a3a:	409a      	lsls	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d02a      	beq.n	8004a9a <HAL_DMA_IRQHandler+0x176>
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d025      	beq.n	8004a9a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 020e 	bic.w	r2, r2, #14
 8004a5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a62:	f003 021c 	and.w	r2, r3, #28
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a70:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d004      	beq.n	8004a9a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004a98:	bf00      	nop
 8004a9a:	bf00      	nop
}
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40020080 	.word	0x40020080
 8004aa8:	40020400 	.word	0x40020400
 8004aac:	40020000 	.word	0x40020000

08004ab0 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004aba:	2300      	movs	r3, #0
 8004abc:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d103      	bne.n	8004acc <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	72fb      	strb	r3, [r7, #11]
    return status;
 8004ac8:	7afb      	ldrb	r3, [r7, #11]
 8004aca:	e01b      	b.n	8004b04 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	f003 0310 	and.w	r3, r3, #16
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00d      	beq.n	8004afa <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d004      	beq.n	8004af2 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	e003      	b.n	8004afa <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004af8:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	601a      	str	r2, [r3, #0]

  return status;
 8004b02:	7afb      	ldrb	r3, [r7, #11]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bc80      	pop	{r7}
 8004b0c:	4770      	bx	lr

08004b0e <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b085      	sub	sp, #20
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	60f8      	str	r0, [r7, #12]
 8004b16:	60b9      	str	r1, [r7, #8]
 8004b18:	607a      	str	r2, [r7, #4]
 8004b1a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b24:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d004      	beq.n	8004b38 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b36:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b3c:	f003 021c 	and.w	r2, r3, #28
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b44:	2101      	movs	r1, #1
 8004b46:	fa01 f202 	lsl.w	r2, r1, r2
 8004b4a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	2b10      	cmp	r3, #16
 8004b5a:	d108      	bne.n	8004b6e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b6c:	e007      	b.n	8004b7e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	60da      	str	r2, [r3, #12]
}
 8004b7e:	bf00      	nop
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bc80      	pop	{r7}
 8004b86:	4770      	bx	lr

08004b88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	461a      	mov	r2, r3
 8004b96:	4b1c      	ldr	r3, [pc, #112]	@ (8004c08 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d813      	bhi.n	8004bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba0:	089b      	lsrs	r3, r3, #2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ba8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	3b08      	subs	r3, #8
 8004bb8:	4a14      	ldr	r2, [pc, #80]	@ (8004c0c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004bba:	fba2 2303 	umull	r2, r3, r2, r3
 8004bbe:	091b      	lsrs	r3, r3, #4
 8004bc0:	60fb      	str	r3, [r7, #12]
 8004bc2:	e011      	b.n	8004be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc8:	089b      	lsrs	r3, r3, #2
 8004bca:	009a      	lsls	r2, r3, #2
 8004bcc:	4b10      	ldr	r3, [pc, #64]	@ (8004c10 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004bce:	4413      	add	r3, r2
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	3b08      	subs	r3, #8
 8004bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8004c0c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004bde:	fba2 2303 	umull	r2, r3, r2, r3
 8004be2:	091b      	lsrs	r3, r3, #4
 8004be4:	3307      	adds	r3, #7
 8004be6:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a0a      	ldr	r2, [pc, #40]	@ (8004c14 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004bec:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f003 031f 	and.w	r3, r3, #31
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	409a      	lsls	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004bfc:	bf00      	nop
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	40020407 	.word	0x40020407
 8004c0c:	cccccccd 	.word	0xcccccccd
 8004c10:	4002081c 	.word	0x4002081c
 8004c14:	40020880 	.word	0x40020880

08004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c28:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004c2e:	4413      	add	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	461a      	mov	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a08      	ldr	r2, [pc, #32]	@ (8004c5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c3c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	2201      	movs	r2, #1
 8004c48:	409a      	lsls	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004c4e:	bf00      	nop
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bc80      	pop	{r7}
 8004c56:	4770      	bx	lr
 8004c58:	1000823f 	.word	0x1000823f
 8004c5c:	40020940 	.word	0x40020940

08004c60 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004c6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ce0 <HAL_FLASH_Program+0x80>)
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d101      	bne.n	8004c7a <HAL_FLASH_Program+0x1a>
 8004c76:	2302      	movs	r3, #2
 8004c78:	e02d      	b.n	8004cd6 <HAL_FLASH_Program+0x76>
 8004c7a:	4b19      	ldr	r3, [pc, #100]	@ (8004ce0 <HAL_FLASH_Program+0x80>)
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004c80:	4b17      	ldr	r3, [pc, #92]	@ (8004ce0 <HAL_FLASH_Program+0x80>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004c86:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c8a:	f000 f869 	bl	8004d60 <FLASH_WaitForLastOperation>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004c92:	7dfb      	ldrb	r3, [r7, #23]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d11a      	bne.n	8004cce <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d105      	bne.n	8004caa <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004c9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ca2:	68b8      	ldr	r0, [r7, #8]
 8004ca4:	f000 f8be 	bl	8004e24 <FLASH_Program_DoubleWord>
 8004ca8:	e004      	b.n	8004cb4 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	4619      	mov	r1, r3
 8004cae:	68b8      	ldr	r0, [r7, #8]
 8004cb0:	f000 f8de 	bl	8004e70 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004cb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004cb8:	f000 f852 	bl	8004d60 <FLASH_WaitForLastOperation>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8004cc0:	4b08      	ldr	r3, [pc, #32]	@ (8004ce4 <HAL_FLASH_Program+0x84>)
 8004cc2:	695a      	ldr	r2, [r3, #20]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	43db      	mvns	r3, r3
 8004cc8:	4906      	ldr	r1, [pc, #24]	@ (8004ce4 <HAL_FLASH_Program+0x84>)
 8004cca:	4013      	ands	r3, r2
 8004ccc:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004cce:	4b04      	ldr	r3, [pc, #16]	@ (8004ce0 <HAL_FLASH_Program+0x80>)
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3718      	adds	r7, #24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000410 	.word	0x20000410
 8004ce4:	58004000 	.word	0x58004000

08004ce8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8004d20 <HAL_FLASH_Unlock+0x38>)
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	da0b      	bge.n	8004d12 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004cfa:	4b09      	ldr	r3, [pc, #36]	@ (8004d20 <HAL_FLASH_Unlock+0x38>)
 8004cfc:	4a09      	ldr	r2, [pc, #36]	@ (8004d24 <HAL_FLASH_Unlock+0x3c>)
 8004cfe:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004d00:	4b07      	ldr	r3, [pc, #28]	@ (8004d20 <HAL_FLASH_Unlock+0x38>)
 8004d02:	4a09      	ldr	r2, [pc, #36]	@ (8004d28 <HAL_FLASH_Unlock+0x40>)
 8004d04:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d06:	4b06      	ldr	r3, [pc, #24]	@ (8004d20 <HAL_FLASH_Unlock+0x38>)
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	da01      	bge.n	8004d12 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004d12:	79fb      	ldrb	r3, [r7, #7]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bc80      	pop	{r7}
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	58004000 	.word	0x58004000
 8004d24:	45670123 	.word	0x45670123
 8004d28:	cdef89ab 	.word	0xcdef89ab

08004d2c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004d32:	2300      	movs	r3, #0
 8004d34:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004d36:	4b09      	ldr	r3, [pc, #36]	@ (8004d5c <HAL_FLASH_Lock+0x30>)
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	4a08      	ldr	r2, [pc, #32]	@ (8004d5c <HAL_FLASH_Lock+0x30>)
 8004d3c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d40:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8004d42:	4b06      	ldr	r3, [pc, #24]	@ (8004d5c <HAL_FLASH_Lock+0x30>)
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	db01      	blt.n	8004d4e <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004d4e:	79fb      	ldrb	r3, [r7, #7]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	58004000 	.word	0x58004000

08004d60 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8004d68:	f7fd fa24 	bl	80021b4 <HAL_GetTick>
 8004d6c:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004d6e:	e009      	b.n	8004d84 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004d70:	f7fd fa20 	bl	80021b4 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d801      	bhi.n	8004d84 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e046      	b.n	8004e12 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004d84:	4b25      	ldr	r3, [pc, #148]	@ (8004e1c <FLASH_WaitForLastOperation+0xbc>)
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d90:	d0ee      	beq.n	8004d70 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8004d92:	4b22      	ldr	r3, [pc, #136]	@ (8004e1c <FLASH_WaitForLastOperation+0xbc>)
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004da2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e1c <FLASH_WaitForLastOperation+0xbc>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8004dae:	4013      	ands	r3, r2
 8004db0:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004db8:	d307      	bcc.n	8004dca <FLASH_WaitForLastOperation+0x6a>
 8004dba:	4b18      	ldr	r3, [pc, #96]	@ (8004e1c <FLASH_WaitForLastOperation+0xbc>)
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004dc4:	4915      	ldr	r1, [pc, #84]	@ (8004e1c <FLASH_WaitForLastOperation+0xbc>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	618b      	str	r3, [r1, #24]
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d004      	beq.n	8004dde <FLASH_WaitForLastOperation+0x7e>
 8004dd4:	4a11      	ldr	r2, [pc, #68]	@ (8004e1c <FLASH_WaitForLastOperation+0xbc>)
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004ddc:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00e      	beq.n	8004e02 <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004de4:	4a0e      	ldr	r2, [pc, #56]	@ (8004e20 <FLASH_WaitForLastOperation+0xc0>)
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e011      	b.n	8004e12 <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004dee:	f7fd f9e1 	bl	80021b4 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d801      	bhi.n	8004e02 <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e007      	b.n	8004e12 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004e02:	4b06      	ldr	r3, [pc, #24]	@ (8004e1c <FLASH_WaitForLastOperation+0xbc>)
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e0e:	d0ee      	beq.n	8004dee <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	58004000 	.word	0x58004000
 8004e20:	20000410 	.word	0x20000410

08004e24 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004e30:	4b0e      	ldr	r3, [pc, #56]	@ (8004e6c <FLASH_Program_DoubleWord+0x48>)
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	4a0d      	ldr	r2, [pc, #52]	@ (8004e6c <FLASH_Program_DoubleWord+0x48>)
 8004e36:	f043 0301 	orr.w	r3, r3, #1
 8004e3a:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004e42:	f3bf 8f6f 	isb	sy
}
 8004e46:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004e48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e4c:	f04f 0200 	mov.w	r2, #0
 8004e50:	f04f 0300 	mov.w	r3, #0
 8004e54:	000a      	movs	r2, r1
 8004e56:	2300      	movs	r3, #0
 8004e58:	68f9      	ldr	r1, [r7, #12]
 8004e5a:	3104      	adds	r1, #4
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	600b      	str	r3, [r1, #0]
}
 8004e60:	bf00      	nop
 8004e62:	3714      	adds	r7, #20
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bc80      	pop	{r7}
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	58004000 	.word	0x58004000

08004e70 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8004e70:	b480      	push	{r7}
 8004e72:	b089      	sub	sp, #36	@ 0x24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004e7a:	2340      	movs	r3, #64	@ 0x40
 8004e7c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004e86:	4b18      	ldr	r3, [pc, #96]	@ (8004ee8 <FLASH_Program_Fast+0x78>)
 8004e88:	695b      	ldr	r3, [r3, #20]
 8004e8a:	4a17      	ldr	r2, [pc, #92]	@ (8004ee8 <FLASH_Program_Fast+0x78>)
 8004e8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e90:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e92:	f3ef 8310 	mrs	r3, PRIMASK
 8004e96:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e98:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8004e9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e9c:	b672      	cpsid	i
}
 8004e9e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	3304      	adds	r3, #4
 8004eb2:	617b      	str	r3, [r7, #20]
    row_index--;
 8004eb4:	7ffb      	ldrb	r3, [r7, #31]
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8004eba:	7ffb      	ldrb	r3, [r7, #31]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1ef      	bne.n	8004ea0 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8004ec0:	bf00      	nop
 8004ec2:	4b09      	ldr	r3, [pc, #36]	@ (8004ee8 <FLASH_Program_Fast+0x78>)
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ece:	d0f8      	beq.n	8004ec2 <FLASH_Program_Fast+0x52>
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	f383 8810 	msr	PRIMASK, r3
}
 8004eda:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8004edc:	bf00      	nop
 8004ede:	3724      	adds	r7, #36	@ 0x24
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bc80      	pop	{r7}
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	58004000 	.word	0x58004000

08004eec <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004ef6:	4b28      	ldr	r3, [pc, #160]	@ (8004f98 <HAL_FLASHEx_Erase+0xac>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d101      	bne.n	8004f02 <HAL_FLASHEx_Erase+0x16>
 8004efe:	2302      	movs	r3, #2
 8004f00:	e046      	b.n	8004f90 <HAL_FLASHEx_Erase+0xa4>
 8004f02:	4b25      	ldr	r3, [pc, #148]	@ (8004f98 <HAL_FLASHEx_Erase+0xac>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f08:	4b23      	ldr	r3, [pc, #140]	@ (8004f98 <HAL_FLASHEx_Erase+0xac>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004f0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f12:	f7ff ff25 	bl	8004d60 <FLASH_WaitForLastOperation>
 8004f16:	4603      	mov	r3, r0
 8004f18:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004f1a:	7bfb      	ldrb	r3, [r7, #15]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d133      	bne.n	8004f88 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b04      	cmp	r3, #4
 8004f26:	d108      	bne.n	8004f3a <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8004f28:	f000 f838 	bl	8004f9c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004f2c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f30:	f7ff ff16 	bl	8004d60 <FLASH_WaitForLastOperation>
 8004f34:	4603      	mov	r3, r0
 8004f36:	73fb      	strb	r3, [r7, #15]
 8004f38:	e024      	b.n	8004f84 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f40:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60bb      	str	r3, [r7, #8]
 8004f48:	e012      	b.n	8004f70 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8004f4a:	68b8      	ldr	r0, [r7, #8]
 8004f4c:	f000 f836 	bl	8004fbc <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004f50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f54:	f7ff ff04 	bl	8004d60 <FLASH_WaitForLastOperation>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8004f5c:	7bfb      	ldrb	r3, [r7, #15]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	601a      	str	r2, [r3, #0]
          break;
 8004f68:	e00a      	b.n	8004f80 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	60bb      	str	r3, [r7, #8]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	4413      	add	r3, r2
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d3e4      	bcc.n	8004f4a <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8004f80:	f000 f878 	bl	8005074 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004f84:	f000 f832 	bl	8004fec <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004f88:	4b03      	ldr	r3, [pc, #12]	@ (8004f98 <HAL_FLASHEx_Erase+0xac>)
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	701a      	strb	r2, [r3, #0]

  return status;
 8004f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	20000410 	.word	0x20000410

08004f9c <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8004fa0:	4b05      	ldr	r3, [pc, #20]	@ (8004fb8 <FLASH_MassErase+0x1c>)
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	4a04      	ldr	r2, [pc, #16]	@ (8004fb8 <FLASH_MassErase+0x1c>)
 8004fa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004faa:	f043 0304 	orr.w	r3, r3, #4
 8004fae:	6153      	str	r3, [r2, #20]
#endif
}
 8004fb0:	bf00      	nop
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr
 8004fb8:	58004000 	.word	0x58004000

08004fbc <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004fc4:	4b08      	ldr	r3, [pc, #32]	@ (8004fe8 <FLASH_PageErase+0x2c>)
 8004fc6:	695b      	ldr	r3, [r3, #20]
 8004fc8:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	00db      	lsls	r3, r3, #3
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	4a05      	ldr	r2, [pc, #20]	@ (8004fe8 <FLASH_PageErase+0x2c>)
 8004fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd8:	f043 0302 	orr.w	r3, r3, #2
 8004fdc:	6153      	str	r3, [r2, #20]
#endif
}
 8004fde:	bf00      	nop
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bc80      	pop	{r7}
 8004fe6:	4770      	bx	lr
 8004fe8:	58004000 	.word	0x58004000

08004fec <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004fec:	b480      	push	{r7}
 8004fee:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8004ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d117      	bne.n	800502c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a1b      	ldr	r2, [pc, #108]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005002:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005006:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005008:	4b19      	ldr	r3, [pc, #100]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a18      	ldr	r2, [pc, #96]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800500e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005012:	6013      	str	r3, [r2, #0]
 8005014:	4b16      	ldr	r3, [pc, #88]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a15      	ldr	r2, [pc, #84]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800501a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800501e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005020:	4b13      	ldr	r3, [pc, #76]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a12      	ldr	r2, [pc, #72]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005026:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800502a:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 800502c:	4b10      	ldr	r3, [pc, #64]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005034:	2b01      	cmp	r3, #1
 8005036:	d117      	bne.n	8005068 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005038:	4b0d      	ldr	r3, [pc, #52]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a0c      	ldr	r2, [pc, #48]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800503e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005042:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005044:	4b0a      	ldr	r3, [pc, #40]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a09      	ldr	r2, [pc, #36]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800504a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800504e:	6013      	str	r3, [r2, #0]
 8005050:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a06      	ldr	r2, [pc, #24]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005056:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800505a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800505c:	4b04      	ldr	r3, [pc, #16]	@ (8005070 <FLASH_FlushCaches+0x84>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a03      	ldr	r2, [pc, #12]	@ (8005070 <FLASH_FlushCaches+0x84>)
 8005062:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005066:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8005068:	bf00      	nop
 800506a:	46bd      	mov	sp, r7
 800506c:	bc80      	pop	{r7}
 800506e:	4770      	bx	lr
 8005070:	58004000 	.word	0x58004000

08005074 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005078:	4b05      	ldr	r3, [pc, #20]	@ (8005090 <FLASH_AcknowledgePageErase+0x1c>)
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	4a04      	ldr	r2, [pc, #16]	@ (8005090 <FLASH_AcknowledgePageErase+0x1c>)
 800507e:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8005082:	f023 0302 	bic.w	r3, r3, #2
 8005086:	6153      	str	r3, [r2, #20]
#endif
}
 8005088:	bf00      	nop
 800508a:	46bd      	mov	sp, r7
 800508c:	bc80      	pop	{r7}
 800508e:	4770      	bx	lr
 8005090:	58004000 	.word	0x58004000

08005094 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005094:	b480      	push	{r7}
 8005096:	b087      	sub	sp, #28
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800509e:	2300      	movs	r3, #0
 80050a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050a2:	e140      	b.n	8005326 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	2101      	movs	r1, #1
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	fa01 f303 	lsl.w	r3, r1, r3
 80050b0:	4013      	ands	r3, r2
 80050b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 8132 	beq.w	8005320 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f003 0303 	and.w	r3, r3, #3
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d005      	beq.n	80050d4 <HAL_GPIO_Init+0x40>
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f003 0303 	and.w	r3, r3, #3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d130      	bne.n	8005136 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	2203      	movs	r2, #3
 80050e0:	fa02 f303 	lsl.w	r3, r2, r3
 80050e4:	43db      	mvns	r3, r3
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	4013      	ands	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68da      	ldr	r2, [r3, #12]
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	005b      	lsls	r3, r3, #1
 80050f4:	fa02 f303 	lsl.w	r3, r2, r3
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800510a:	2201      	movs	r2, #1
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	43db      	mvns	r3, r3
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	4013      	ands	r3, r2
 8005118:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	091b      	lsrs	r3, r3, #4
 8005120:	f003 0201 	and.w	r2, r3, #1
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	4313      	orrs	r3, r2
 800512e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f003 0303 	and.w	r3, r3, #3
 800513e:	2b03      	cmp	r3, #3
 8005140:	d017      	beq.n	8005172 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	2203      	movs	r2, #3
 800514e:	fa02 f303 	lsl.w	r3, r2, r3
 8005152:	43db      	mvns	r3, r3
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4013      	ands	r3, r2
 8005158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	689a      	ldr	r2, [r3, #8]
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	fa02 f303 	lsl.w	r3, r2, r3
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	4313      	orrs	r3, r2
 800516a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	2b02      	cmp	r3, #2
 800517c:	d123      	bne.n	80051c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	08da      	lsrs	r2, r3, #3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	3208      	adds	r2, #8
 8005186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800518a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	f003 0307 	and.w	r3, r3, #7
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	220f      	movs	r2, #15
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	43db      	mvns	r3, r3
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	4013      	ands	r3, r2
 80051a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	691a      	ldr	r2, [r3, #16]
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	fa02 f303 	lsl.w	r3, r2, r3
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	08da      	lsrs	r2, r3, #3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3208      	adds	r2, #8
 80051c0:	6939      	ldr	r1, [r7, #16]
 80051c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	005b      	lsls	r3, r3, #1
 80051d0:	2203      	movs	r2, #3
 80051d2:	fa02 f303 	lsl.w	r3, r2, r3
 80051d6:	43db      	mvns	r3, r3
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	4013      	ands	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f003 0203 	and.w	r2, r3, #3
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	693a      	ldr	r2, [r7, #16]
 80051f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 808c 	beq.w	8005320 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005208:	4a4e      	ldr	r2, [pc, #312]	@ (8005344 <HAL_GPIO_Init+0x2b0>)
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	089b      	lsrs	r3, r3, #2
 800520e:	3302      	adds	r3, #2
 8005210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005214:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f003 0303 	and.w	r3, r3, #3
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	2207      	movs	r2, #7
 8005220:	fa02 f303 	lsl.w	r3, r2, r3
 8005224:	43db      	mvns	r3, r3
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	4013      	ands	r3, r2
 800522a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005232:	d00d      	beq.n	8005250 <HAL_GPIO_Init+0x1bc>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a44      	ldr	r2, [pc, #272]	@ (8005348 <HAL_GPIO_Init+0x2b4>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d007      	beq.n	800524c <HAL_GPIO_Init+0x1b8>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a43      	ldr	r2, [pc, #268]	@ (800534c <HAL_GPIO_Init+0x2b8>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d101      	bne.n	8005248 <HAL_GPIO_Init+0x1b4>
 8005244:	2302      	movs	r3, #2
 8005246:	e004      	b.n	8005252 <HAL_GPIO_Init+0x1be>
 8005248:	2307      	movs	r3, #7
 800524a:	e002      	b.n	8005252 <HAL_GPIO_Init+0x1be>
 800524c:	2301      	movs	r3, #1
 800524e:	e000      	b.n	8005252 <HAL_GPIO_Init+0x1be>
 8005250:	2300      	movs	r3, #0
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	f002 0203 	and.w	r2, r2, #3
 8005258:	0092      	lsls	r2, r2, #2
 800525a:	4093      	lsls	r3, r2
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	4313      	orrs	r3, r2
 8005260:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005262:	4938      	ldr	r1, [pc, #224]	@ (8005344 <HAL_GPIO_Init+0x2b0>)
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	089b      	lsrs	r3, r3, #2
 8005268:	3302      	adds	r3, #2
 800526a:	693a      	ldr	r2, [r7, #16]
 800526c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005270:	4b37      	ldr	r3, [pc, #220]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	43db      	mvns	r3, r3
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4013      	ands	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d003      	beq.n	8005294 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005294:	4a2e      	ldr	r2, [pc, #184]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800529a:	4b2d      	ldr	r3, [pc, #180]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	43db      	mvns	r3, r3
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	4013      	ands	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80052be:	4a24      	ldr	r2, [pc, #144]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80052c4:	4b22      	ldr	r3, [pc, #136]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 80052c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052ca:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	43db      	mvns	r3, r3
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	4013      	ands	r3, r2
 80052d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80052ea:	4a19      	ldr	r2, [pc, #100]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80052f2:	4b17      	ldr	r3, [pc, #92]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 80052f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052f8:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	43db      	mvns	r3, r3
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	4013      	ands	r3, r2
 8005302:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800530c:	2b00      	cmp	r3, #0
 800530e:	d003      	beq.n	8005318 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	4313      	orrs	r3, r2
 8005316:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005318:	4a0d      	ldr	r2, [pc, #52]	@ (8005350 <HAL_GPIO_Init+0x2bc>)
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	3301      	adds	r3, #1
 8005324:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	fa22 f303 	lsr.w	r3, r2, r3
 8005330:	2b00      	cmp	r3, #0
 8005332:	f47f aeb7 	bne.w	80050a4 <HAL_GPIO_Init+0x10>
  }
}
 8005336:	bf00      	nop
 8005338:	bf00      	nop
 800533a:	371c      	adds	r7, #28
 800533c:	46bd      	mov	sp, r7
 800533e:	bc80      	pop	{r7}
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	40010000 	.word	0x40010000
 8005348:	48000400 	.word	0x48000400
 800534c:	48000800 	.word	0x48000800
 8005350:	58000800 	.word	0x58000800

08005354 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005354:	b480      	push	{r7}
 8005356:	b087      	sub	sp, #28
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800535e:	2300      	movs	r3, #0
 8005360:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005362:	e0af      	b.n	80054c4 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005364:	2201      	movs	r2, #1
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	fa02 f303 	lsl.w	r3, r2, r3
 800536c:	683a      	ldr	r2, [r7, #0]
 800536e:	4013      	ands	r3, r2
 8005370:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 80a2 	beq.w	80054be <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800537a:	4a59      	ldr	r2, [pc, #356]	@ (80054e0 <HAL_GPIO_DeInit+0x18c>)
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	089b      	lsrs	r3, r3, #2
 8005380:	3302      	adds	r3, #2
 8005382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005386:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f003 0303 	and.w	r3, r3, #3
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	2207      	movs	r2, #7
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4013      	ands	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80053a2:	d00d      	beq.n	80053c0 <HAL_GPIO_DeInit+0x6c>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a4f      	ldr	r2, [pc, #316]	@ (80054e4 <HAL_GPIO_DeInit+0x190>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d007      	beq.n	80053bc <HAL_GPIO_DeInit+0x68>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a4e      	ldr	r2, [pc, #312]	@ (80054e8 <HAL_GPIO_DeInit+0x194>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d101      	bne.n	80053b8 <HAL_GPIO_DeInit+0x64>
 80053b4:	2302      	movs	r3, #2
 80053b6:	e004      	b.n	80053c2 <HAL_GPIO_DeInit+0x6e>
 80053b8:	2307      	movs	r3, #7
 80053ba:	e002      	b.n	80053c2 <HAL_GPIO_DeInit+0x6e>
 80053bc:	2301      	movs	r3, #1
 80053be:	e000      	b.n	80053c2 <HAL_GPIO_DeInit+0x6e>
 80053c0:	2300      	movs	r3, #0
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	f002 0203 	and.w	r2, r2, #3
 80053c8:	0092      	lsls	r2, r2, #2
 80053ca:	4093      	lsls	r3, r2
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d136      	bne.n	8005440 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80053d2:	4b46      	ldr	r3, [pc, #280]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 80053d4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	43db      	mvns	r3, r3
 80053dc:	4943      	ldr	r1, [pc, #268]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 80053de:	4013      	ands	r3, r2
 80053e0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80053e4:	4b41      	ldr	r3, [pc, #260]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 80053e6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	43db      	mvns	r3, r3
 80053ee:	493f      	ldr	r1, [pc, #252]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80053f6:	4b3d      	ldr	r3, [pc, #244]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	43db      	mvns	r3, r3
 80053fe:	493b      	ldr	r1, [pc, #236]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 8005400:	4013      	ands	r3, r2
 8005402:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005404:	4b39      	ldr	r3, [pc, #228]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 8005406:	685a      	ldr	r2, [r3, #4]
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	43db      	mvns	r3, r3
 800540c:	4937      	ldr	r1, [pc, #220]	@ (80054ec <HAL_GPIO_DeInit+0x198>)
 800540e:	4013      	ands	r3, r2
 8005410:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f003 0303 	and.w	r3, r3, #3
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	2207      	movs	r2, #7
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005422:	4a2f      	ldr	r2, [pc, #188]	@ (80054e0 <HAL_GPIO_DeInit+0x18c>)
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	089b      	lsrs	r3, r3, #2
 8005428:	3302      	adds	r3, #2
 800542a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	43da      	mvns	r2, r3
 8005432:	482b      	ldr	r0, [pc, #172]	@ (80054e0 <HAL_GPIO_DeInit+0x18c>)
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	089b      	lsrs	r3, r3, #2
 8005438:	400a      	ands	r2, r1
 800543a:	3302      	adds	r3, #2
 800543c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	2103      	movs	r1, #3
 800544a:	fa01 f303 	lsl.w	r3, r1, r3
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	08da      	lsrs	r2, r3, #3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	3208      	adds	r2, #8
 800545c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f003 0307 	and.w	r3, r3, #7
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	220f      	movs	r2, #15
 800546a:	fa02 f303 	lsl.w	r3, r2, r3
 800546e:	43db      	mvns	r3, r3
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	08d2      	lsrs	r2, r2, #3
 8005474:	4019      	ands	r1, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	3208      	adds	r2, #8
 800547a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689a      	ldr	r2, [r3, #8]
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	005b      	lsls	r3, r3, #1
 8005486:	2103      	movs	r1, #3
 8005488:	fa01 f303 	lsl.w	r3, r1, r3
 800548c:	43db      	mvns	r3, r3
 800548e:	401a      	ands	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	2101      	movs	r1, #1
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	fa01 f303 	lsl.w	r3, r1, r3
 80054a0:	43db      	mvns	r3, r3
 80054a2:	401a      	ands	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	2103      	movs	r1, #3
 80054b2:	fa01 f303 	lsl.w	r3, r1, r3
 80054b6:	43db      	mvns	r3, r3
 80054b8:	401a      	ands	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	60da      	str	r2, [r3, #12]
    }

    position++;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	3301      	adds	r3, #1
 80054c2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80054c4:	683a      	ldr	r2, [r7, #0]
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	fa22 f303 	lsr.w	r3, r2, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f47f af49 	bne.w	8005364 <HAL_GPIO_DeInit+0x10>
  }
}
 80054d2:	bf00      	nop
 80054d4:	bf00      	nop
 80054d6:	371c      	adds	r7, #28
 80054d8:	46bd      	mov	sp, r7
 80054da:	bc80      	pop	{r7}
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	40010000 	.word	0x40010000
 80054e4:	48000400 	.word	0x48000400
 80054e8:	48000800 	.word	0x48000800
 80054ec:	58000800 	.word	0x58000800

080054f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	460b      	mov	r3, r1
 80054fa:	807b      	strh	r3, [r7, #2]
 80054fc:	4613      	mov	r3, r2
 80054fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005500:	787b      	ldrb	r3, [r7, #1]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d003      	beq.n	800550e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005506:	887a      	ldrh	r2, [r7, #2]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800550c:	e002      	b.n	8005514 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800550e:	887a      	ldrh	r2, [r7, #2]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005514:	bf00      	nop
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	bc80      	pop	{r7}
 800551c:	4770      	bx	lr

0800551e <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800551e:	b480      	push	{r7}
 8005520:	b085      	sub	sp, #20
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
 8005526:	460b      	mov	r3, r1
 8005528:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005530:	887a      	ldrh	r2, [r7, #2]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	4013      	ands	r3, r2
 8005536:	041a      	lsls	r2, r3, #16
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	43d9      	mvns	r1, r3
 800553c:	887b      	ldrh	r3, [r7, #2]
 800553e:	400b      	ands	r3, r1
 8005540:	431a      	orrs	r2, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	619a      	str	r2, [r3, #24]
}
 8005546:	bf00      	nop
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	bc80      	pop	{r7}
 800554e:	4770      	bx	lr

08005550 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	4603      	mov	r3, r0
 8005558:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800555a:	4b08      	ldr	r3, [pc, #32]	@ (800557c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800555c:	68da      	ldr	r2, [r3, #12]
 800555e:	88fb      	ldrh	r3, [r7, #6]
 8005560:	4013      	ands	r3, r2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d006      	beq.n	8005574 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005566:	4a05      	ldr	r2, [pc, #20]	@ (800557c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005568:	88fb      	ldrh	r3, [r7, #6]
 800556a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800556c:	88fb      	ldrh	r3, [r7, #6]
 800556e:	4618      	mov	r0, r3
 8005570:	f005 fda4 	bl	800b0bc <HAL_GPIO_EXTI_Callback>
  }
}
 8005574:	bf00      	nop
 8005576:	3708      	adds	r7, #8
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	58000800 	.word	0x58000800

08005580 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e08d      	b.n	80056ae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005598:	b2db      	uxtb	r3, r3
 800559a:	2b00      	cmp	r3, #0
 800559c:	d106      	bne.n	80055ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7fc f9f0 	bl	800198c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2224      	movs	r2, #36	@ 0x24
 80055b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f022 0201 	bic.w	r2, r2, #1
 80055c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80055d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	689a      	ldr	r2, [r3, #8]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d107      	bne.n	80055fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689a      	ldr	r2, [r3, #8]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055f6:	609a      	str	r2, [r3, #8]
 80055f8:	e006      	b.n	8005608 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	689a      	ldr	r2, [r3, #8]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005606:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	2b02      	cmp	r3, #2
 800560e:	d108      	bne.n	8005622 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800561e:	605a      	str	r2, [r3, #4]
 8005620:	e007      	b.n	8005632 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005630:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	6812      	ldr	r2, [r2, #0]
 800563c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005640:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005644:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68da      	ldr	r2, [r3, #12]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005654:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	430a      	orrs	r2, r1
 800566e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	69d9      	ldr	r1, [r3, #28]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1a      	ldr	r2, [r3, #32]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2220      	movs	r2, #32
 800569a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80056ac:	2300      	movs	r3, #0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3708      	adds	r7, #8
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
	...

080056b8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b088      	sub	sp, #32
 80056bc:	af02      	add	r7, sp, #8
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	607a      	str	r2, [r7, #4]
 80056c2:	461a      	mov	r2, r3
 80056c4:	460b      	mov	r3, r1
 80056c6:	817b      	strh	r3, [r7, #10]
 80056c8:	4613      	mov	r3, r2
 80056ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b20      	cmp	r3, #32
 80056d6:	f040 80fd 	bne.w	80058d4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d101      	bne.n	80056e8 <HAL_I2C_Master_Transmit+0x30>
 80056e4:	2302      	movs	r3, #2
 80056e6:	e0f6      	b.n	80058d6 <HAL_I2C_Master_Transmit+0x21e>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80056f0:	f7fc fd60 	bl	80021b4 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	2319      	movs	r3, #25
 80056fc:	2201      	movs	r2, #1
 80056fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 fa09 	bl	8005b1a <I2C_WaitOnFlagUntilTimeout>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e0e1      	b.n	80058d6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2221      	movs	r2, #33	@ 0x21
 8005716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2210      	movs	r2, #16
 800571e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2200      	movs	r2, #0
 8005726:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	893a      	ldrh	r2, [r7, #8]
 8005732:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573e:	b29b      	uxth	r3, r3
 8005740:	2bff      	cmp	r3, #255	@ 0xff
 8005742:	d906      	bls.n	8005752 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	22ff      	movs	r2, #255	@ 0xff
 8005748:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800574a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	e007      	b.n	8005762 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005756:	b29a      	uxth	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800575c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005760:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005766:	2b00      	cmp	r3, #0
 8005768:	d024      	beq.n	80057b4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576e:	781a      	ldrb	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005784:	b29b      	uxth	r3, r3
 8005786:	3b01      	subs	r3, #1
 8005788:	b29a      	uxth	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005792:	3b01      	subs	r3, #1
 8005794:	b29a      	uxth	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	3301      	adds	r3, #1
 80057a2:	b2da      	uxtb	r2, r3
 80057a4:	8979      	ldrh	r1, [r7, #10]
 80057a6:	4b4e      	ldr	r3, [pc, #312]	@ (80058e0 <HAL_I2C_Master_Transmit+0x228>)
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f000 fc03 	bl	8005fb8 <I2C_TransferConfig>
 80057b2:	e066      	b.n	8005882 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	8979      	ldrh	r1, [r7, #10]
 80057bc:	4b48      	ldr	r3, [pc, #288]	@ (80058e0 <HAL_I2C_Master_Transmit+0x228>)
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f000 fbf8 	bl	8005fb8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80057c8:	e05b      	b.n	8005882 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	6a39      	ldr	r1, [r7, #32]
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f000 f9fc 	bl	8005bcc <I2C_WaitOnTXISFlagUntilTimeout>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e07b      	b.n	80058d6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e2:	781a      	ldrb	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005806:	3b01      	subs	r3, #1
 8005808:	b29a      	uxth	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005812:	b29b      	uxth	r3, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	d034      	beq.n	8005882 <HAL_I2C_Master_Transmit+0x1ca>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800581c:	2b00      	cmp	r3, #0
 800581e:	d130      	bne.n	8005882 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	9300      	str	r3, [sp, #0]
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	2200      	movs	r2, #0
 8005828:	2180      	movs	r1, #128	@ 0x80
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 f975 	bl	8005b1a <I2C_WaitOnFlagUntilTimeout>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e04d      	b.n	80058d6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583e:	b29b      	uxth	r3, r3
 8005840:	2bff      	cmp	r3, #255	@ 0xff
 8005842:	d90e      	bls.n	8005862 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	22ff      	movs	r2, #255	@ 0xff
 8005848:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800584e:	b2da      	uxtb	r2, r3
 8005850:	8979      	ldrh	r1, [r7, #10]
 8005852:	2300      	movs	r3, #0
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 fbac 	bl	8005fb8 <I2C_TransferConfig>
 8005860:	e00f      	b.n	8005882 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005866:	b29a      	uxth	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005870:	b2da      	uxtb	r2, r3
 8005872:	8979      	ldrh	r1, [r7, #10]
 8005874:	2300      	movs	r3, #0
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800587c:	68f8      	ldr	r0, [r7, #12]
 800587e:	f000 fb9b 	bl	8005fb8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d19e      	bne.n	80057ca <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	6a39      	ldr	r1, [r7, #32]
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f000 f9e2 	bl	8005c5a <I2C_WaitOnSTOPFlagUntilTimeout>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d001      	beq.n	80058a0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e01a      	b.n	80058d6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2220      	movs	r2, #32
 80058a6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	6859      	ldr	r1, [r3, #4]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	4b0c      	ldr	r3, [pc, #48]	@ (80058e4 <HAL_I2C_Master_Transmit+0x22c>)
 80058b4:	400b      	ands	r3, r1
 80058b6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2220      	movs	r2, #32
 80058bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	e000      	b.n	80058d6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80058d4:	2302      	movs	r3, #2
  }
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	80002000 	.word	0x80002000
 80058e4:	fe00e800 	.word	0xfe00e800

080058e8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af02      	add	r7, sp, #8
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	607a      	str	r2, [r7, #4]
 80058f2:	461a      	mov	r2, r3
 80058f4:	460b      	mov	r3, r1
 80058f6:	817b      	strh	r3, [r7, #10]
 80058f8:	4613      	mov	r3, r2
 80058fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b20      	cmp	r3, #32
 8005906:	f040 80db 	bne.w	8005ac0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005910:	2b01      	cmp	r3, #1
 8005912:	d101      	bne.n	8005918 <HAL_I2C_Master_Receive+0x30>
 8005914:	2302      	movs	r3, #2
 8005916:	e0d4      	b.n	8005ac2 <HAL_I2C_Master_Receive+0x1da>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005920:	f7fc fc48 	bl	80021b4 <HAL_GetTick>
 8005924:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	2319      	movs	r3, #25
 800592c:	2201      	movs	r2, #1
 800592e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f000 f8f1 	bl	8005b1a <I2C_WaitOnFlagUntilTimeout>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e0bf      	b.n	8005ac2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2222      	movs	r2, #34	@ 0x22
 8005946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2210      	movs	r2, #16
 800594e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	893a      	ldrh	r2, [r7, #8]
 8005962:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800596e:	b29b      	uxth	r3, r3
 8005970:	2bff      	cmp	r3, #255	@ 0xff
 8005972:	d90e      	bls.n	8005992 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	22ff      	movs	r2, #255	@ 0xff
 8005978:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800597e:	b2da      	uxtb	r2, r3
 8005980:	8979      	ldrh	r1, [r7, #10]
 8005982:	4b52      	ldr	r3, [pc, #328]	@ (8005acc <HAL_I2C_Master_Receive+0x1e4>)
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 fb14 	bl	8005fb8 <I2C_TransferConfig>
 8005990:	e06d      	b.n	8005a6e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005996:	b29a      	uxth	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	8979      	ldrh	r1, [r7, #10]
 80059a4:	4b49      	ldr	r3, [pc, #292]	@ (8005acc <HAL_I2C_Master_Receive+0x1e4>)
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f000 fb03 	bl	8005fb8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80059b2:	e05c      	b.n	8005a6e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	6a39      	ldr	r1, [r7, #32]
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 f991 	bl	8005ce0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e07c      	b.n	8005ac2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d2:	b2d2      	uxtb	r2, r2
 80059d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059da:	1c5a      	adds	r2, r3, #1
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d034      	beq.n	8005a6e <HAL_I2C_Master_Receive+0x186>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d130      	bne.n	8005a6e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	9300      	str	r3, [sp, #0]
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	2200      	movs	r2, #0
 8005a14:	2180      	movs	r1, #128	@ 0x80
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f000 f87f 	bl	8005b1a <I2C_WaitOnFlagUntilTimeout>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e04d      	b.n	8005ac2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	2bff      	cmp	r3, #255	@ 0xff
 8005a2e:	d90e      	bls.n	8005a4e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	22ff      	movs	r2, #255	@ 0xff
 8005a34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	8979      	ldrh	r1, [r7, #10]
 8005a3e:	2300      	movs	r3, #0
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f000 fab6 	bl	8005fb8 <I2C_TransferConfig>
 8005a4c:	e00f      	b.n	8005a6e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	8979      	ldrh	r1, [r7, #10]
 8005a60:	2300      	movs	r3, #0
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f000 faa5 	bl	8005fb8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d19d      	bne.n	80059b4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	6a39      	ldr	r1, [r7, #32]
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 f8ec 	bl	8005c5a <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e01a      	b.n	8005ac2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2220      	movs	r2, #32
 8005a92:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6859      	ldr	r1, [r3, #4]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad0 <HAL_I2C_Master_Receive+0x1e8>)
 8005aa0:	400b      	ands	r3, r1
 8005aa2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005abc:	2300      	movs	r3, #0
 8005abe:	e000      	b.n	8005ac2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005ac0:	2302      	movs	r3, #2
  }
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3718      	adds	r7, #24
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	80002400 	.word	0x80002400
 8005ad0:	fe00e800 	.word	0xfe00e800

08005ad4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	f003 0302 	and.w	r3, r3, #2
 8005ae6:	2b02      	cmp	r3, #2
 8005ae8:	d103      	bne.n	8005af2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2200      	movs	r2, #0
 8005af0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	699b      	ldr	r3, [r3, #24]
 8005af8:	f003 0301 	and.w	r3, r3, #1
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d007      	beq.n	8005b10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	699a      	ldr	r2, [r3, #24]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0201 	orr.w	r2, r2, #1
 8005b0e:	619a      	str	r2, [r3, #24]
  }
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr

08005b1a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b084      	sub	sp, #16
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	60f8      	str	r0, [r7, #12]
 8005b22:	60b9      	str	r1, [r7, #8]
 8005b24:	603b      	str	r3, [r7, #0]
 8005b26:	4613      	mov	r3, r2
 8005b28:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b2a:	e03b      	b.n	8005ba4 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	6839      	ldr	r1, [r7, #0]
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f000 f961 	bl	8005df8 <I2C_IsErrorOccurred>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d001      	beq.n	8005b40 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e041      	b.n	8005bc4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b46:	d02d      	beq.n	8005ba4 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b48:	f7fc fb34 	bl	80021b4 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	683a      	ldr	r2, [r7, #0]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d302      	bcc.n	8005b5e <I2C_WaitOnFlagUntilTimeout+0x44>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d122      	bne.n	8005ba4 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	699a      	ldr	r2, [r3, #24]
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	4013      	ands	r3, r2
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	bf0c      	ite	eq
 8005b6e:	2301      	moveq	r3, #1
 8005b70:	2300      	movne	r3, #0
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	461a      	mov	r2, r3
 8005b76:	79fb      	ldrb	r3, [r7, #7]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d113      	bne.n	8005ba4 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b80:	f043 0220 	orr.w	r2, r3, #32
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2220      	movs	r2, #32
 8005b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e00f      	b.n	8005bc4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	699a      	ldr	r2, [r3, #24]
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	4013      	ands	r3, r2
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	bf0c      	ite	eq
 8005bb4:	2301      	moveq	r3, #1
 8005bb6:	2300      	movne	r3, #0
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	461a      	mov	r2, r3
 8005bbc:	79fb      	ldrb	r3, [r7, #7]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d0b4      	beq.n	8005b2c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005bd8:	e033      	b.n	8005c42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 f90a 	bl	8005df8 <I2C_IsErrorOccurred>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e031      	b.n	8005c52 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf4:	d025      	beq.n	8005c42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bf6:	f7fc fadd 	bl	80021b4 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	68ba      	ldr	r2, [r7, #8]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d302      	bcc.n	8005c0c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d11a      	bne.n	8005c42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d013      	beq.n	8005c42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c1e:	f043 0220 	orr.w	r2, r3, #32
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e007      	b.n	8005c52 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d1c4      	bne.n	8005bda <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b084      	sub	sp, #16
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	60f8      	str	r0, [r7, #12]
 8005c62:	60b9      	str	r1, [r7, #8]
 8005c64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c66:	e02f      	b.n	8005cc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	68b9      	ldr	r1, [r7, #8]
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f000 f8c3 	bl	8005df8 <I2C_IsErrorOccurred>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d001      	beq.n	8005c7c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e02d      	b.n	8005cd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7c:	f7fc fa9a 	bl	80021b4 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d302      	bcc.n	8005c92 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d11a      	bne.n	8005cc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	f003 0320 	and.w	r3, r3, #32
 8005c9c:	2b20      	cmp	r3, #32
 8005c9e:	d013      	beq.n	8005cc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca4:	f043 0220 	orr.w	r2, r3, #32
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e007      	b.n	8005cd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	f003 0320 	and.w	r3, r3, #32
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d1c8      	bne.n	8005c68 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cec:	2300      	movs	r3, #0
 8005cee:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005cf0:	e071      	b.n	8005dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	68b9      	ldr	r1, [r7, #8]
 8005cf6:	68f8      	ldr	r0, [r7, #12]
 8005cf8:	f000 f87e 	bl	8005df8 <I2C_IsErrorOccurred>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d001      	beq.n	8005d06 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	f003 0320 	and.w	r3, r3, #32
 8005d10:	2b20      	cmp	r3, #32
 8005d12:	d13b      	bne.n	8005d8c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005d14:	7dfb      	ldrb	r3, [r7, #23]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d138      	bne.n	8005d8c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	699b      	ldr	r3, [r3, #24]
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	d105      	bne.n	8005d34 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d001      	beq.n	8005d34 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005d30:	2300      	movs	r3, #0
 8005d32:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	f003 0310 	and.w	r3, r3, #16
 8005d3e:	2b10      	cmp	r3, #16
 8005d40:	d121      	bne.n	8005d86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2210      	movs	r2, #16
 8005d48:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2204      	movs	r2, #4
 8005d4e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2220      	movs	r2, #32
 8005d56:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6859      	ldr	r1, [r3, #4]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	4b24      	ldr	r3, [pc, #144]	@ (8005df4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005d64:	400b      	ands	r3, r1
 8005d66:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	75fb      	strb	r3, [r7, #23]
 8005d84:	e002      	b.n	8005d8c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8005d8c:	f7fc fa12 	bl	80021b4 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d302      	bcc.n	8005da2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d119      	bne.n	8005dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005da2:	7dfb      	ldrb	r3, [r7, #23]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d116      	bne.n	8005dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	f003 0304 	and.w	r3, r3, #4
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d00f      	beq.n	8005dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dba:	f043 0220 	orr.w	r2, r3, #32
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	699b      	ldr	r3, [r3, #24]
 8005ddc:	f003 0304 	and.w	r3, r3, #4
 8005de0:	2b04      	cmp	r3, #4
 8005de2:	d002      	beq.n	8005dea <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005de4:	7dfb      	ldrb	r3, [r7, #23]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d083      	beq.n	8005cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8005dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3718      	adds	r7, #24
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	fe00e800 	.word	0xfe00e800

08005df8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b08a      	sub	sp, #40	@ 0x28
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e04:	2300      	movs	r3, #0
 8005e06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005e12:	2300      	movs	r3, #0
 8005e14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	f003 0310 	and.w	r3, r3, #16
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d068      	beq.n	8005ef6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2210      	movs	r2, #16
 8005e2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005e2c:	e049      	b.n	8005ec2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e34:	d045      	beq.n	8005ec2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005e36:	f7fc f9bd 	bl	80021b4 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d302      	bcc.n	8005e4c <I2C_IsErrorOccurred+0x54>
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d13a      	bne.n	8005ec2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e6e:	d121      	bne.n	8005eb4 <I2C_IsErrorOccurred+0xbc>
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e76:	d01d      	beq.n	8005eb4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005e78:	7cfb      	ldrb	r3, [r7, #19]
 8005e7a:	2b20      	cmp	r3, #32
 8005e7c:	d01a      	beq.n	8005eb4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e8c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005e8e:	f7fc f991 	bl	80021b4 <HAL_GetTick>
 8005e92:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e94:	e00e      	b.n	8005eb4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005e96:	f7fc f98d 	bl	80021b4 <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	2b19      	cmp	r3, #25
 8005ea2:	d907      	bls.n	8005eb4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005ea4:	6a3b      	ldr	r3, [r7, #32]
 8005ea6:	f043 0320 	orr.w	r3, r3, #32
 8005eaa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005eb2:	e006      	b.n	8005ec2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	f003 0320 	and.w	r3, r3, #32
 8005ebe:	2b20      	cmp	r3, #32
 8005ec0:	d1e9      	bne.n	8005e96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	699b      	ldr	r3, [r3, #24]
 8005ec8:	f003 0320 	and.w	r3, r3, #32
 8005ecc:	2b20      	cmp	r3, #32
 8005ece:	d003      	beq.n	8005ed8 <I2C_IsErrorOccurred+0xe0>
 8005ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d0aa      	beq.n	8005e2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d103      	bne.n	8005ee8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	f043 0304 	orr.w	r3, r3, #4
 8005eee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d00b      	beq.n	8005f20 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005f08:	6a3b      	ldr	r3, [r7, #32]
 8005f0a:	f043 0301 	orr.w	r3, r3, #1
 8005f0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00b      	beq.n	8005f42 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005f2a:	6a3b      	ldr	r3, [r7, #32]
 8005f2c:	f043 0308 	orr.w	r3, r3, #8
 8005f30:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00b      	beq.n	8005f64 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005f4c:	6a3b      	ldr	r3, [r7, #32]
 8005f4e:	f043 0302 	orr.w	r3, r3, #2
 8005f52:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d01c      	beq.n	8005fa6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	f7ff fdb1 	bl	8005ad4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6859      	ldr	r1, [r3, #4]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8005fb4 <I2C_IsErrorOccurred+0x1bc>)
 8005f7e:	400b      	ands	r3, r1
 8005f80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f86:	6a3b      	ldr	r3, [r7, #32]
 8005f88:	431a      	orrs	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2220      	movs	r2, #32
 8005f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3728      	adds	r7, #40	@ 0x28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	fe00e800 	.word	0xfe00e800

08005fb8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	607b      	str	r3, [r7, #4]
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	817b      	strh	r3, [r7, #10]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005fca:	897b      	ldrh	r3, [r7, #10]
 8005fcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005fd0:	7a7b      	ldrb	r3, [r7, #9]
 8005fd2:	041b      	lsls	r3, r3, #16
 8005fd4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005fd8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005fde:	6a3b      	ldr	r3, [r7, #32]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005fe6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	6a3b      	ldr	r3, [r7, #32]
 8005ff0:	0d5b      	lsrs	r3, r3, #21
 8005ff2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005ff6:	4b07      	ldr	r3, [pc, #28]	@ (8006014 <I2C_TransferConfig+0x5c>)
 8005ff8:	430b      	orrs	r3, r1
 8005ffa:	43db      	mvns	r3, r3
 8005ffc:	ea02 0103 	and.w	r1, r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	430a      	orrs	r2, r1
 8006008:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr
 8006014:	03ff63ff 	.word	0x03ff63ff

08006018 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b20      	cmp	r3, #32
 800602c:	d138      	bne.n	80060a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006034:	2b01      	cmp	r3, #1
 8006036:	d101      	bne.n	800603c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006038:	2302      	movs	r3, #2
 800603a:	e032      	b.n	80060a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2224      	movs	r2, #36	@ 0x24
 8006048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0201 	bic.w	r2, r2, #1
 800605a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800606a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6819      	ldr	r1, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	430a      	orrs	r2, r1
 800607a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0201 	orr.w	r2, r2, #1
 800608a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2220      	movs	r2, #32
 8006090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800609c:	2300      	movs	r3, #0
 800609e:	e000      	b.n	80060a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80060a0:	2302      	movs	r3, #2
  }
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr

080060ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b20      	cmp	r3, #32
 80060c0:	d139      	bne.n	8006136 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e033      	b.n	8006138 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2224      	movs	r2, #36	@ 0x24
 80060dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 0201 	bic.w	r2, r2, #1
 80060ee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80060fe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	021b      	lsls	r3, r3, #8
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	4313      	orrs	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f042 0201 	orr.w	r2, r2, #1
 8006120:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2220      	movs	r2, #32
 8006126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	e000      	b.n	8006138 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006136:	2302      	movs	r3, #2
  }
}
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	bc80      	pop	{r7}
 8006140:	4770      	bx	lr
	...

08006144 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006148:	4b04      	ldr	r3, [pc, #16]	@ (800615c <HAL_PWR_EnableBkUpAccess+0x18>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a03      	ldr	r2, [pc, #12]	@ (800615c <HAL_PWR_EnableBkUpAccess+0x18>)
 800614e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006152:	6013      	str	r3, [r2, #0]
}
 8006154:	bf00      	nop
 8006156:	46bd      	mov	sp, r7
 8006158:	bc80      	pop	{r7}
 800615a:	4770      	bx	lr
 800615c:	58000400 	.word	0x58000400

08006160 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10c      	bne.n	800618c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8006172:	4b13      	ldr	r3, [pc, #76]	@ (80061c0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800617a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800617e:	d10d      	bne.n	800619c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8006180:	f000 f83c 	bl	80061fc <HAL_PWREx_DisableLowPowerRunMode>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d008      	beq.n	800619c <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800618a:	e015      	b.n	80061b8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 800618c:	4b0c      	ldr	r3, [pc, #48]	@ (80061c0 <HAL_PWR_EnterSLEEPMode+0x60>)
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006194:	2b00      	cmp	r3, #0
 8006196:	d101      	bne.n	800619c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8006198:	f000 f822 	bl	80061e0 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800619c:	4b09      	ldr	r3, [pc, #36]	@ (80061c4 <HAL_PWR_EnterSLEEPMode+0x64>)
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	4a08      	ldr	r2, [pc, #32]	@ (80061c4 <HAL_PWR_EnterSLEEPMode+0x64>)
 80061a2:	f023 0304 	bic.w	r3, r3, #4
 80061a6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80061a8:	78fb      	ldrb	r3, [r7, #3]
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d101      	bne.n	80061b2 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80061ae:	bf30      	wfi
 80061b0:	e002      	b.n	80061b8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80061b2:	bf40      	sev
    __WFE();
 80061b4:	bf20      	wfe
    __WFE();
 80061b6:	bf20      	wfe
  }
}
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	58000400 	.word	0x58000400
 80061c4:	e000ed00 	.word	0xe000ed00

080061c8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80061cc:	4b03      	ldr	r3, [pc, #12]	@ (80061dc <HAL_PWREx_GetVoltageRange+0x14>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bc80      	pop	{r7}
 80061da:	4770      	bx	lr
 80061dc:	58000400 	.word	0x58000400

080061e0 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80061e0:	b480      	push	{r7}
 80061e2:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80061e4:	4b04      	ldr	r3, [pc, #16]	@ (80061f8 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a03      	ldr	r2, [pc, #12]	@ (80061f8 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80061ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061ee:	6013      	str	r3, [r2, #0]
}
 80061f0:	bf00      	nop
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bc80      	pop	{r7}
 80061f6:	4770      	bx	lr
 80061f8:	58000400 	.word	0x58000400

080061fc <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8006202:	4b16      	ldr	r3, [pc, #88]	@ (800625c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a15      	ldr	r2, [pc, #84]	@ (800625c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8006208:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800620c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800620e:	4b14      	ldr	r3, [pc, #80]	@ (8006260 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2232      	movs	r2, #50	@ 0x32
 8006214:	fb02 f303 	mul.w	r3, r2, r3
 8006218:	4a12      	ldr	r2, [pc, #72]	@ (8006264 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800621a:	fba2 2303 	umull	r2, r3, r2, r3
 800621e:	0c9b      	lsrs	r3, r3, #18
 8006220:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8006222:	e002      	b.n	800622a <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	3b01      	subs	r3, #1
 8006228:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800622a:	4b0c      	ldr	r3, [pc, #48]	@ (800625c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006232:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006236:	d102      	bne.n	800623e <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1f2      	bne.n	8006224 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800623e:	4b07      	ldr	r3, [pc, #28]	@ (800625c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800624a:	d101      	bne.n	8006250 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e000      	b.n	8006252 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	bc80      	pop	{r7}
 800625a:	4770      	bx	lr
 800625c:	58000400 	.word	0x58000400
 8006260:	20000000 	.word	0x20000000
 8006264:	431bde83 	.word	0x431bde83

08006268 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	4603      	mov	r3, r0
 8006270:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8006272:	4b10      	ldr	r3, [pc, #64]	@ (80062b4 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f023 0307 	bic.w	r3, r3, #7
 800627a:	4a0e      	ldr	r2, [pc, #56]	@ (80062b4 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800627c:	f043 0302 	orr.w	r3, r3, #2
 8006280:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006282:	4b0d      	ldr	r3, [pc, #52]	@ (80062b8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	4a0c      	ldr	r2, [pc, #48]	@ (80062b8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006288:	f043 0304 	orr.w	r3, r3, #4
 800628c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800628e:	79fb      	ldrb	r3, [r7, #7]
 8006290:	2b01      	cmp	r3, #1
 8006292:	d101      	bne.n	8006298 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006294:	bf30      	wfi
 8006296:	e002      	b.n	800629e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006298:	bf40      	sev
    __WFE();
 800629a:	bf20      	wfe
    __WFE();
 800629c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800629e:	4b06      	ldr	r3, [pc, #24]	@ (80062b8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	4a05      	ldr	r2, [pc, #20]	@ (80062b8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80062a4:	f023 0304 	bic.w	r3, r3, #4
 80062a8:	6113      	str	r3, [r2, #16]
}
 80062aa:	bf00      	nop
 80062ac:	370c      	adds	r7, #12
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bc80      	pop	{r7}
 80062b2:	4770      	bx	lr
 80062b4:	58000400 	.word	0x58000400
 80062b8:	e000ed00 	.word	0xe000ed00

080062bc <LL_PWR_IsEnabledBkUpAccess>:
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80062c0:	4b06      	ldr	r3, [pc, #24]	@ (80062dc <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062cc:	d101      	bne.n	80062d2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 80062ce:	2301      	movs	r3, #1
 80062d0:	e000      	b.n	80062d4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bc80      	pop	{r7}
 80062da:	4770      	bx	lr
 80062dc:	58000400 	.word	0x58000400

080062e0 <LL_RCC_HSE_EnableTcxo>:
{
 80062e0:	b480      	push	{r7}
 80062e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80062e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80062f2:	6013      	str	r3, [r2, #0]
}
 80062f4:	bf00      	nop
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bc80      	pop	{r7}
 80062fa:	4770      	bx	lr

080062fc <LL_RCC_HSE_DisableTcxo>:
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8006300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800630a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800630e:	6013      	str	r3, [r2, #0]
}
 8006310:	bf00      	nop
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr

08006318 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8006318:	b480      	push	{r7}
 800631a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800631c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006326:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800632a:	d101      	bne.n	8006330 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800632c:	2301      	movs	r3, #1
 800632e:	e000      	b.n	8006332 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	46bd      	mov	sp, r7
 8006336:	bc80      	pop	{r7}
 8006338:	4770      	bx	lr

0800633a <LL_RCC_HSE_Enable>:
{
 800633a:	b480      	push	{r7}
 800633c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800633e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800634c:	6013      	str	r3, [r2, #0]
}
 800634e:	bf00      	nop
 8006350:	46bd      	mov	sp, r7
 8006352:	bc80      	pop	{r7}
 8006354:	4770      	bx	lr

08006356 <LL_RCC_HSE_Disable>:
{
 8006356:	b480      	push	{r7}
 8006358:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800635a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006364:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006368:	6013      	str	r3, [r2, #0]
}
 800636a:	bf00      	nop
 800636c:	46bd      	mov	sp, r7
 800636e:	bc80      	pop	{r7}
 8006370:	4770      	bx	lr

08006372 <LL_RCC_HSE_IsReady>:
{
 8006372:	b480      	push	{r7}
 8006374:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006380:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006384:	d101      	bne.n	800638a <LL_RCC_HSE_IsReady+0x18>
 8006386:	2301      	movs	r3, #1
 8006388:	e000      	b.n	800638c <LL_RCC_HSE_IsReady+0x1a>
 800638a:	2300      	movs	r3, #0
}
 800638c:	4618      	mov	r0, r3
 800638e:	46bd      	mov	sp, r7
 8006390:	bc80      	pop	{r7}
 8006392:	4770      	bx	lr

08006394 <LL_RCC_HSI_Enable>:
{
 8006394:	b480      	push	{r7}
 8006396:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063a6:	6013      	str	r3, [r2, #0]
}
 80063a8:	bf00      	nop
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr

080063b0 <LL_RCC_HSI_Disable>:
{
 80063b0:	b480      	push	{r7}
 80063b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80063b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063c2:	6013      	str	r3, [r2, #0]
}
 80063c4:	bf00      	nop
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bc80      	pop	{r7}
 80063ca:	4770      	bx	lr

080063cc <LL_RCC_HSI_IsReady>:
{
 80063cc:	b480      	push	{r7}
 80063ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80063d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063de:	d101      	bne.n	80063e4 <LL_RCC_HSI_IsReady+0x18>
 80063e0:	2301      	movs	r3, #1
 80063e2:	e000      	b.n	80063e6 <LL_RCC_HSI_IsReady+0x1a>
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr

080063ee <LL_RCC_HSI_SetCalibTrimming>:
{
 80063ee:	b480      	push	{r7}
 80063f0:	b083      	sub	sp, #12
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80063f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	061b      	lsls	r3, r3, #24
 8006404:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006408:	4313      	orrs	r3, r2
 800640a:	604b      	str	r3, [r1, #4]
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	bc80      	pop	{r7}
 8006414:	4770      	bx	lr

08006416 <LL_RCC_LSE_IsReady>:
{
 8006416:	b480      	push	{r7}
 8006418:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800641a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800641e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006422:	f003 0302 	and.w	r3, r3, #2
 8006426:	2b02      	cmp	r3, #2
 8006428:	d101      	bne.n	800642e <LL_RCC_LSE_IsReady+0x18>
 800642a:	2301      	movs	r3, #1
 800642c:	e000      	b.n	8006430 <LL_RCC_LSE_IsReady+0x1a>
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	46bd      	mov	sp, r7
 8006434:	bc80      	pop	{r7}
 8006436:	4770      	bx	lr

08006438 <LL_RCC_LSI_Enable>:
{
 8006438:	b480      	push	{r7}
 800643a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800643c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006440:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006444:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006448:	f043 0301 	orr.w	r3, r3, #1
 800644c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006450:	bf00      	nop
 8006452:	46bd      	mov	sp, r7
 8006454:	bc80      	pop	{r7}
 8006456:	4770      	bx	lr

08006458 <LL_RCC_LSI_Disable>:
{
 8006458:	b480      	push	{r7}
 800645a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800645c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006464:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006468:	f023 0301 	bic.w	r3, r3, #1
 800646c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006470:	bf00      	nop
 8006472:	46bd      	mov	sp, r7
 8006474:	bc80      	pop	{r7}
 8006476:	4770      	bx	lr

08006478 <LL_RCC_LSI_IsReady>:
{
 8006478:	b480      	push	{r7}
 800647a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800647c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006480:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006484:	f003 0302 	and.w	r3, r3, #2
 8006488:	2b02      	cmp	r3, #2
 800648a:	d101      	bne.n	8006490 <LL_RCC_LSI_IsReady+0x18>
 800648c:	2301      	movs	r3, #1
 800648e:	e000      	b.n	8006492 <LL_RCC_LSI_IsReady+0x1a>
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	46bd      	mov	sp, r7
 8006496:	bc80      	pop	{r7}
 8006498:	4770      	bx	lr

0800649a <LL_RCC_MSI_Enable>:
{
 800649a:	b480      	push	{r7}
 800649c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800649e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064a8:	f043 0301 	orr.w	r3, r3, #1
 80064ac:	6013      	str	r3, [r2, #0]
}
 80064ae:	bf00      	nop
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bc80      	pop	{r7}
 80064b4:	4770      	bx	lr

080064b6 <LL_RCC_MSI_Disable>:
{
 80064b6:	b480      	push	{r7}
 80064b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80064ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064c4:	f023 0301 	bic.w	r3, r3, #1
 80064c8:	6013      	str	r3, [r2, #0]
}
 80064ca:	bf00      	nop
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bc80      	pop	{r7}
 80064d0:	4770      	bx	lr

080064d2 <LL_RCC_MSI_IsReady>:
{
 80064d2:	b480      	push	{r7}
 80064d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80064d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d101      	bne.n	80064e8 <LL_RCC_MSI_IsReady+0x16>
 80064e4:	2301      	movs	r3, #1
 80064e6:	e000      	b.n	80064ea <LL_RCC_MSI_IsReady+0x18>
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bc80      	pop	{r7}
 80064f0:	4770      	bx	lr

080064f2 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80064f2:	b480      	push	{r7}
 80064f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80064f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0308 	and.w	r3, r3, #8
 8006500:	2b08      	cmp	r3, #8
 8006502:	d101      	bne.n	8006508 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8006504:	2301      	movs	r3, #1
 8006506:	e000      	b.n	800650a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	46bd      	mov	sp, r7
 800650e:	bc80      	pop	{r7}
 8006510:	4770      	bx	lr

08006512 <LL_RCC_MSI_GetRange>:
{
 8006512:	b480      	push	{r7}
 8006514:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8006516:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006520:	4618      	mov	r0, r3
 8006522:	46bd      	mov	sp, r7
 8006524:	bc80      	pop	{r7}
 8006526:	4770      	bx	lr

08006528 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8006528:	b480      	push	{r7}
 800652a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800652c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006530:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006534:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8006538:	4618      	mov	r0, r3
 800653a:	46bd      	mov	sp, r7
 800653c:	bc80      	pop	{r7}
 800653e:	4770      	bx	lr

08006540 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006548:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	021b      	lsls	r3, r3, #8
 8006556:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800655a:	4313      	orrs	r3, r2
 800655c:	604b      	str	r3, [r1, #4]
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	bc80      	pop	{r7}
 8006566:	4770      	bx	lr

08006568 <LL_RCC_SetSysClkSource>:
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006570:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f023 0203 	bic.w	r2, r3, #3
 800657a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4313      	orrs	r3, r2
 8006582:	608b      	str	r3, [r1, #8]
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	bc80      	pop	{r7}
 800658c:	4770      	bx	lr

0800658e <LL_RCC_GetSysClkSource>:
{
 800658e:	b480      	push	{r7}
 8006590:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006592:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f003 030c 	and.w	r3, r3, #12
}
 800659c:	4618      	mov	r0, r3
 800659e:	46bd      	mov	sp, r7
 80065a0:	bc80      	pop	{r7}
 80065a2:	4770      	bx	lr

080065a4 <LL_RCC_SetAHBPrescaler>:
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80065ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4313      	orrs	r3, r2
 80065be:	608b      	str	r3, [r1, #8]
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr

080065ca <LL_C2_RCC_SetAHBPrescaler>:
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80065d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065d6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80065da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80065ea:	bf00      	nop
 80065ec:	370c      	adds	r7, #12
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bc80      	pop	{r7}
 80065f2:	4770      	bx	lr

080065f4 <LL_RCC_SetAHB3Prescaler>:
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80065fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006600:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006604:	f023 020f 	bic.w	r2, r3, #15
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	091b      	lsrs	r3, r3, #4
 800660c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006610:	4313      	orrs	r3, r2
 8006612:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006616:	bf00      	nop
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	bc80      	pop	{r7}
 800661e:	4770      	bx	lr

08006620 <LL_RCC_SetAPB1Prescaler>:
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006628:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006632:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4313      	orrs	r3, r2
 800663a:	608b      	str	r3, [r1, #8]
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	bc80      	pop	{r7}
 8006644:	4770      	bx	lr

08006646 <LL_RCC_SetAPB2Prescaler>:
{
 8006646:	b480      	push	{r7}
 8006648:	b083      	sub	sp, #12
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800664e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006658:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4313      	orrs	r3, r2
 8006660:	608b      	str	r3, [r1, #8]
}
 8006662:	bf00      	nop
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	bc80      	pop	{r7}
 800666a:	4770      	bx	lr

0800666c <LL_RCC_GetAHBPrescaler>:
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006670:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800667a:	4618      	mov	r0, r3
 800667c:	46bd      	mov	sp, r7
 800667e:	bc80      	pop	{r7}
 8006680:	4770      	bx	lr

08006682 <LL_RCC_GetAHB3Prescaler>:
{
 8006682:	b480      	push	{r7}
 8006684:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800668a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800668e:	011b      	lsls	r3, r3, #4
 8006690:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006694:	4618      	mov	r0, r3
 8006696:	46bd      	mov	sp, r7
 8006698:	bc80      	pop	{r7}
 800669a:	4770      	bx	lr

0800669c <LL_RCC_GetAPB1Prescaler>:
{
 800669c:	b480      	push	{r7}
 800669e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80066a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bc80      	pop	{r7}
 80066b0:	4770      	bx	lr

080066b2 <LL_RCC_GetAPB2Prescaler>:
{
 80066b2:	b480      	push	{r7}
 80066b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80066b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bc80      	pop	{r7}
 80066c6:	4770      	bx	lr

080066c8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80066c8:	b480      	push	{r7}
 80066ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80066cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066da:	6013      	str	r3, [r2, #0]
}
 80066dc:	bf00      	nop
 80066de:	46bd      	mov	sp, r7
 80066e0:	bc80      	pop	{r7}
 80066e2:	4770      	bx	lr

080066e4 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80066e4:	b480      	push	{r7}
 80066e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80066e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066f6:	6013      	str	r3, [r2, #0]
}
 80066f8:	bf00      	nop
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bc80      	pop	{r7}
 80066fe:	4770      	bx	lr

08006700 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006700:	b480      	push	{r7}
 8006702:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006704:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800670e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006712:	d101      	bne.n	8006718 <LL_RCC_PLL_IsReady+0x18>
 8006714:	2301      	movs	r3, #1
 8006716:	e000      	b.n	800671a <LL_RCC_PLL_IsReady+0x1a>
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	46bd      	mov	sp, r7
 800671e:	bc80      	pop	{r7}
 8006720:	4770      	bx	lr

08006722 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006722:	b480      	push	{r7}
 8006724:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	0a1b      	lsrs	r3, r3, #8
 800672e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006732:	4618      	mov	r0, r3
 8006734:	46bd      	mov	sp, r7
 8006736:	bc80      	pop	{r7}
 8006738:	4770      	bx	lr

0800673a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800673a:	b480      	push	{r7}
 800673c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800673e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006748:	4618      	mov	r0, r3
 800674a:	46bd      	mov	sp, r7
 800674c:	bc80      	pop	{r7}
 800674e:	4770      	bx	lr

08006750 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006750:	b480      	push	{r7}
 8006752:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800675e:	4618      	mov	r0, r3
 8006760:	46bd      	mov	sp, r7
 8006762:	bc80      	pop	{r7}
 8006764:	4770      	bx	lr

08006766 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006766:	b480      	push	{r7}
 8006768:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800676a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	f003 0303 	and.w	r3, r3, #3
}
 8006774:	4618      	mov	r0, r3
 8006776:	46bd      	mov	sp, r7
 8006778:	bc80      	pop	{r7}
 800677a:	4770      	bx	lr

0800677c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800677c:	b480      	push	{r7}
 800677e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006780:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800678a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800678e:	d101      	bne.n	8006794 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006790:	2301      	movs	r3, #1
 8006792:	e000      	b.n	8006796 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	46bd      	mov	sp, r7
 800679a:	bc80      	pop	{r7}
 800679c:	4770      	bx	lr

0800679e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800679e:	b480      	push	{r7}
 80067a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80067a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80067aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067b2:	d101      	bne.n	80067b8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80067b4:	2301      	movs	r3, #1
 80067b6:	e000      	b.n	80067ba <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr

080067c2 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80067c2:	b480      	push	{r7}
 80067c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80067c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80067ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067d6:	d101      	bne.n	80067dc <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80067d8:	2301      	movs	r3, #1
 80067da:	e000      	b.n	80067de <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bc80      	pop	{r7}
 80067e4:	4770      	bx	lr

080067e6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80067e6:	b480      	push	{r7}
 80067e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80067ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067f8:	d101      	bne.n	80067fe <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80067fa:	2301      	movs	r3, #1
 80067fc:	e000      	b.n	8006800 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	46bd      	mov	sp, r7
 8006804:	bc80      	pop	{r7}
 8006806:	4770      	bx	lr

08006808 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800680c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006816:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800681a:	d101      	bne.n	8006820 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800681c:	2301      	movs	r3, #1
 800681e:	e000      	b.n	8006822 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr
	...

0800682c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b088      	sub	sp, #32
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e36f      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800683e:	f7ff fea6 	bl	800658e <LL_RCC_GetSysClkSource>
 8006842:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006844:	f7ff ff8f 	bl	8006766 <LL_RCC_PLL_GetMainSource>
 8006848:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0320 	and.w	r3, r3, #32
 8006852:	2b00      	cmp	r3, #0
 8006854:	f000 80c4 	beq.w	80069e0 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d005      	beq.n	800686a <HAL_RCC_OscConfig+0x3e>
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	2b0c      	cmp	r3, #12
 8006862:	d176      	bne.n	8006952 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d173      	bne.n	8006952 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e353      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800687a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0308 	and.w	r3, r3, #8
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <HAL_RCC_OscConfig+0x68>
 8006888:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006892:	e006      	b.n	80068a2 <HAL_RCC_OscConfig+0x76>
 8006894:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006898:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800689c:	091b      	lsrs	r3, r3, #4
 800689e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d222      	bcs.n	80068ec <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068aa:	4618      	mov	r0, r3
 80068ac:	f000 fd5a 	bl	8007364 <RCC_SetFlashLatencyFromMSIRange>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	e331      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80068ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068c4:	f043 0308 	orr.w	r3, r3, #8
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068dc:	4313      	orrs	r3, r2
 80068de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e4:	4618      	mov	r0, r3
 80068e6:	f7ff fe2b 	bl	8006540 <LL_RCC_MSI_SetCalibTrimming>
 80068ea:	e021      	b.n	8006930 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80068ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068f6:	f043 0308 	orr.w	r3, r3, #8
 80068fa:	6013      	str	r3, [r2, #0]
 80068fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800690e:	4313      	orrs	r3, r2
 8006910:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006916:	4618      	mov	r0, r3
 8006918:	f7ff fe12 	bl	8006540 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006920:	4618      	mov	r0, r3
 8006922:	f000 fd1f 	bl	8007364 <RCC_SetFlashLatencyFromMSIRange>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e2f6      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006930:	f000 fce0 	bl	80072f4 <HAL_RCC_GetHCLKFreq>
 8006934:	4603      	mov	r3, r0
 8006936:	4aa7      	ldr	r2, [pc, #668]	@ (8006bd4 <HAL_RCC_OscConfig+0x3a8>)
 8006938:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800693a:	4ba7      	ldr	r3, [pc, #668]	@ (8006bd8 <HAL_RCC_OscConfig+0x3ac>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4618      	mov	r0, r3
 8006940:	f7fb fc2e 	bl	80021a0 <HAL_InitTick>
 8006944:	4603      	mov	r3, r0
 8006946:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006948:	7cfb      	ldrb	r3, [r7, #19]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d047      	beq.n	80069de <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800694e:	7cfb      	ldrb	r3, [r7, #19]
 8006950:	e2e5      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6a1b      	ldr	r3, [r3, #32]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d02c      	beq.n	80069b4 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800695a:	f7ff fd9e 	bl	800649a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800695e:	f7fb fc29 	bl	80021b4 <HAL_GetTick>
 8006962:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006964:	e008      	b.n	8006978 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006966:	f7fb fc25 	bl	80021b4 <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	2b02      	cmp	r3, #2
 8006972:	d901      	bls.n	8006978 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8006974:	2303      	movs	r3, #3
 8006976:	e2d2      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006978:	f7ff fdab 	bl	80064d2 <LL_RCC_MSI_IsReady>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	d0f1      	beq.n	8006966 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006982:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800698c:	f043 0308 	orr.w	r3, r3, #8
 8006990:	6013      	str	r3, [r2, #0]
 8006992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80069a4:	4313      	orrs	r3, r2
 80069a6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff fdc7 	bl	8006540 <LL_RCC_MSI_SetCalibTrimming>
 80069b2:	e015      	b.n	80069e0 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80069b4:	f7ff fd7f 	bl	80064b6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80069b8:	f7fb fbfc 	bl	80021b4 <HAL_GetTick>
 80069bc:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80069be:	e008      	b.n	80069d2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80069c0:	f7fb fbf8 	bl	80021b4 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e2a5      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80069d2:	f7ff fd7e 	bl	80064d2 <LL_RCC_MSI_IsReady>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1f1      	bne.n	80069c0 <HAL_RCC_OscConfig+0x194>
 80069dc:	e000      	b.n	80069e0 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80069de:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d058      	beq.n	8006a9e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	2b08      	cmp	r3, #8
 80069f0:	d005      	beq.n	80069fe <HAL_RCC_OscConfig+0x1d2>
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	2b0c      	cmp	r3, #12
 80069f6:	d108      	bne.n	8006a0a <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	2b03      	cmp	r3, #3
 80069fc:	d105      	bne.n	8006a0a <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d14b      	bne.n	8006a9e <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e289      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8006a0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a28:	d102      	bne.n	8006a30 <HAL_RCC_OscConfig+0x204>
 8006a2a:	f7ff fc86 	bl	800633a <LL_RCC_HSE_Enable>
 8006a2e:	e00d      	b.n	8006a4c <HAL_RCC_OscConfig+0x220>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8006a38:	d104      	bne.n	8006a44 <HAL_RCC_OscConfig+0x218>
 8006a3a:	f7ff fc51 	bl	80062e0 <LL_RCC_HSE_EnableTcxo>
 8006a3e:	f7ff fc7c 	bl	800633a <LL_RCC_HSE_Enable>
 8006a42:	e003      	b.n	8006a4c <HAL_RCC_OscConfig+0x220>
 8006a44:	f7ff fc87 	bl	8006356 <LL_RCC_HSE_Disable>
 8006a48:	f7ff fc58 	bl	80062fc <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d012      	beq.n	8006a7a <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a54:	f7fb fbae 	bl	80021b4 <HAL_GetTick>
 8006a58:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006a5a:	e008      	b.n	8006a6e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a5c:	f7fb fbaa 	bl	80021b4 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	2b64      	cmp	r3, #100	@ 0x64
 8006a68:	d901      	bls.n	8006a6e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	e257      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006a6e:	f7ff fc80 	bl	8006372 <LL_RCC_HSE_IsReady>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d0f1      	beq.n	8006a5c <HAL_RCC_OscConfig+0x230>
 8006a78:	e011      	b.n	8006a9e <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a7a:	f7fb fb9b 	bl	80021b4 <HAL_GetTick>
 8006a7e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006a80:	e008      	b.n	8006a94 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a82:	f7fb fb97 	bl	80021b4 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	2b64      	cmp	r3, #100	@ 0x64
 8006a8e:	d901      	bls.n	8006a94 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8006a90:	2303      	movs	r3, #3
 8006a92:	e244      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006a94:	f7ff fc6d 	bl	8006372 <LL_RCC_HSE_IsReady>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1f1      	bne.n	8006a82 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0302 	and.w	r3, r3, #2
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d046      	beq.n	8006b38 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	2b04      	cmp	r3, #4
 8006aae:	d005      	beq.n	8006abc <HAL_RCC_OscConfig+0x290>
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	2b0c      	cmp	r3, #12
 8006ab4:	d10e      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d10b      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d101      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e22a      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f7ff fc8e 	bl	80063ee <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006ad2:	e031      	b.n	8006b38 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d019      	beq.n	8006b10 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006adc:	f7ff fc5a 	bl	8006394 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae0:	f7fb fb68 	bl	80021b4 <HAL_GetTick>
 8006ae4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006ae6:	e008      	b.n	8006afa <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ae8:	f7fb fb64 	bl	80021b4 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	2b02      	cmp	r3, #2
 8006af4:	d901      	bls.n	8006afa <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e211      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006afa:	f7ff fc67 	bl	80063cc <LL_RCC_HSI_IsReady>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d0f1      	beq.n	8006ae8 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	695b      	ldr	r3, [r3, #20]
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7ff fc70 	bl	80063ee <LL_RCC_HSI_SetCalibTrimming>
 8006b0e:	e013      	b.n	8006b38 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b10:	f7ff fc4e 	bl	80063b0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b14:	f7fb fb4e 	bl	80021b4 <HAL_GetTick>
 8006b18:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006b1a:	e008      	b.n	8006b2e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b1c:	f7fb fb4a 	bl	80021b4 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e1f7      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006b2e:	f7ff fc4d 	bl	80063cc <LL_RCC_HSI_IsReady>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1f1      	bne.n	8006b1c <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0308 	and.w	r3, r3, #8
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d06e      	beq.n	8006c22 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d056      	beq.n	8006bfa <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8006b4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b54:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	69da      	ldr	r2, [r3, #28]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f003 0310 	and.w	r3, r3, #16
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d031      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d006      	beq.n	8006b7c <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e1d0      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d013      	beq.n	8006bae <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8006b86:	f7ff fc67 	bl	8006458 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006b8a:	f7fb fb13 	bl	80021b4 <HAL_GetTick>
 8006b8e:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8006b90:	e008      	b.n	8006ba4 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b92:	f7fb fb0f 	bl	80021b4 <HAL_GetTick>
 8006b96:	4602      	mov	r2, r0
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	1ad3      	subs	r3, r2, r3
 8006b9c:	2b11      	cmp	r3, #17
 8006b9e:	d901      	bls.n	8006ba4 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	e1bc      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8006ba4:	f7ff fc68 	bl	8006478 <LL_RCC_LSI_IsReady>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1f1      	bne.n	8006b92 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006bae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bb6:	f023 0210 	bic.w	r2, r3, #16
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006bc8:	f7ff fc36 	bl	8006438 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bcc:	f7fb faf2 	bl	80021b4 <HAL_GetTick>
 8006bd0:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006bd2:	e00c      	b.n	8006bee <HAL_RCC_OscConfig+0x3c2>
 8006bd4:	20000000 	.word	0x20000000
 8006bd8:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bdc:	f7fb faea 	bl	80021b4 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b11      	cmp	r3, #17
 8006be8:	d901      	bls.n	8006bee <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e197      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006bee:	f7ff fc43 	bl	8006478 <LL_RCC_LSI_IsReady>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d0f1      	beq.n	8006bdc <HAL_RCC_OscConfig+0x3b0>
 8006bf8:	e013      	b.n	8006c22 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bfa:	f7ff fc2d 	bl	8006458 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bfe:	f7fb fad9 	bl	80021b4 <HAL_GetTick>
 8006c02:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006c04:	e008      	b.n	8006c18 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c06:	f7fb fad5 	bl	80021b4 <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	2b11      	cmp	r3, #17
 8006c12:	d901      	bls.n	8006c18 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e182      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006c18:	f7ff fc2e 	bl	8006478 <LL_RCC_LSI_IsReady>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1f1      	bne.n	8006c06 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0304 	and.w	r3, r3, #4
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f000 80d8 	beq.w	8006de0 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006c30:	f7ff fb44 	bl	80062bc <LL_PWR_IsEnabledBkUpAccess>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d113      	bne.n	8006c62 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006c3a:	f7ff fa83 	bl	8006144 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c3e:	f7fb fab9 	bl	80021b4 <HAL_GetTick>
 8006c42:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006c44:	e008      	b.n	8006c58 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c46:	f7fb fab5 	bl	80021b4 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d901      	bls.n	8006c58 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e162      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006c58:	f7ff fb30 	bl	80062bc <LL_PWR_IsEnabledBkUpAccess>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d0f1      	beq.n	8006c46 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d07b      	beq.n	8006d62 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	2b85      	cmp	r3, #133	@ 0x85
 8006c70:	d003      	beq.n	8006c7a <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	2b05      	cmp	r3, #5
 8006c78:	d109      	bne.n	8006c8e <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006c7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c82:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c86:	f043 0304 	orr.w	r3, r3, #4
 8006c8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c8e:	f7fb fa91 	bl	80021b4 <HAL_GetTick>
 8006c92:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006c94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ca0:	f043 0301 	orr.w	r3, r3, #1
 8006ca4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006ca8:	e00a      	b.n	8006cc0 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006caa:	f7fb fa83 	bl	80021b4 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d901      	bls.n	8006cc0 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e12e      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006cc0:	f7ff fba9 	bl	8006416 <LL_RCC_LSE_IsReady>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d0ef      	beq.n	8006caa <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	2b81      	cmp	r3, #129	@ 0x81
 8006cd0:	d003      	beq.n	8006cda <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	2b85      	cmp	r3, #133	@ 0x85
 8006cd8:	d121      	bne.n	8006d1e <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cda:	f7fb fa6b 	bl	80021b4 <HAL_GetTick>
 8006cde:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006ce0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006cec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006cf4:	e00a      	b.n	8006d0c <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cf6:	f7fb fa5d 	bl	80021b4 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d901      	bls.n	8006d0c <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e108      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0ec      	beq.n	8006cf6 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006d1c:	e060      	b.n	8006de0 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d1e:	f7fb fa49 	bl	80021b4 <HAL_GetTick>
 8006d22:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d38:	e00a      	b.n	8006d50 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d3a:	f7fb fa3b 	bl	80021b4 <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d901      	bls.n	8006d50 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e0e6      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1ec      	bne.n	8006d3a <HAL_RCC_OscConfig+0x50e>
 8006d60:	e03e      	b.n	8006de0 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d62:	f7fb fa27 	bl	80021b4 <HAL_GetTick>
 8006d66:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006d68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d7c:	e00a      	b.n	8006d94 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d7e:	f7fb fa19 	bl	80021b4 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d901      	bls.n	8006d94 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e0c4      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1ec      	bne.n	8006d7e <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006da4:	f7fb fa06 	bl	80021b4 <HAL_GetTick>
 8006da8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006daa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006db6:	f023 0301 	bic.w	r3, r3, #1
 8006dba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006dbe:	e00a      	b.n	8006dd6 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dc0:	f7fb f9f8 	bl	80021b4 <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e0a3      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8006dd6:	f7ff fb1e 	bl	8006416 <LL_RCC_LSE_IsReady>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1ef      	bne.n	8006dc0 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 8099 	beq.w	8006f1c <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	2b0c      	cmp	r3, #12
 8006dee:	d06c      	beq.n	8006eca <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df4:	2b02      	cmp	r3, #2
 8006df6:	d14b      	bne.n	8006e90 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006df8:	f7ff fc74 	bl	80066e4 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dfc:	f7fb f9da 	bl	80021b4 <HAL_GetTick>
 8006e00:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006e02:	e008      	b.n	8006e16 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e04:	f7fb f9d6 	bl	80021b4 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	2b0a      	cmp	r3, #10
 8006e10:	d901      	bls.n	8006e16 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e083      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006e16:	f7ff fc73 	bl	8006700 <LL_RCC_PLL_IsReady>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1f1      	bne.n	8006e04 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e24:	68da      	ldr	r2, [r3, #12]
 8006e26:	4b40      	ldr	r3, [pc, #256]	@ (8006f28 <HAL_RCC_OscConfig+0x6fc>)
 8006e28:	4013      	ands	r3, r2
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006e32:	4311      	orrs	r1, r2
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006e38:	0212      	lsls	r2, r2, #8
 8006e3a:	4311      	orrs	r1, r2
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006e40:	4311      	orrs	r1, r2
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006e46:	4311      	orrs	r1, r2
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006e52:	4313      	orrs	r3, r2
 8006e54:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e56:	f7ff fc37 	bl	80066c8 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e68:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e6a:	f7fb f9a3 	bl	80021b4 <HAL_GetTick>
 8006e6e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006e70:	e008      	b.n	8006e84 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e72:	f7fb f99f 	bl	80021b4 <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	2b0a      	cmp	r3, #10
 8006e7e:	d901      	bls.n	8006e84 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8006e80:	2303      	movs	r3, #3
 8006e82:	e04c      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006e84:	f7ff fc3c 	bl	8006700 <LL_RCC_PLL_IsReady>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d0f1      	beq.n	8006e72 <HAL_RCC_OscConfig+0x646>
 8006e8e:	e045      	b.n	8006f1c <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e90:	f7ff fc28 	bl	80066e4 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e94:	f7fb f98e 	bl	80021b4 <HAL_GetTick>
 8006e98:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006e9a:	e008      	b.n	8006eae <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e9c:	f7fb f98a 	bl	80021b4 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	2b0a      	cmp	r3, #10
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e037      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006eae:	f7ff fc27 	bl	8006700 <LL_RCC_PLL_IsReady>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1f1      	bne.n	8006e9c <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006eb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ebc:	68da      	ldr	r2, [r3, #12]
 8006ebe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8006f2c <HAL_RCC_OscConfig+0x700>)
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	60cb      	str	r3, [r1, #12]
 8006ec8:	e028      	b.n	8006f1c <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d101      	bne.n	8006ed6 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e023      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	f003 0203 	and.w	r2, r3, #3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d115      	bne.n	8006f18 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006eec:	69bb      	ldr	r3, [r7, #24]
 8006eee:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d10e      	bne.n	8006f18 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f04:	021b      	lsls	r3, r3, #8
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d106      	bne.n	8006f18 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d001      	beq.n	8006f1c <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e000      	b.n	8006f1e <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3720      	adds	r7, #32
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	11c1808c 	.word	0x11c1808c
 8006f2c:	eefefffc 	.word	0xeefefffc

08006f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d101      	bne.n	8006f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e12c      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f44:	4b98      	ldr	r3, [pc, #608]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 0307 	and.w	r3, r3, #7
 8006f4c:	683a      	ldr	r2, [r7, #0]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d91b      	bls.n	8006f8a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f52:	4b95      	ldr	r3, [pc, #596]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f023 0207 	bic.w	r2, r3, #7
 8006f5a:	4993      	ldr	r1, [pc, #588]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f62:	f7fb f927 	bl	80021b4 <HAL_GetTick>
 8006f66:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f68:	e008      	b.n	8006f7c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006f6a:	f7fb f923 	bl	80021b4 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d901      	bls.n	8006f7c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e110      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f7c:	4b8a      	ldr	r3, [pc, #552]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0307 	and.w	r3, r3, #7
 8006f84:	683a      	ldr	r2, [r7, #0]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d1ef      	bne.n	8006f6a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0302 	and.w	r3, r3, #2
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d016      	beq.n	8006fc4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7ff fb02 	bl	80065a4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006fa0:	f7fb f908 	bl	80021b4 <HAL_GetTick>
 8006fa4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006fa6:	e008      	b.n	8006fba <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006fa8:	f7fb f904 	bl	80021b4 <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d901      	bls.n	8006fba <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e0f1      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006fba:	f7ff fbdf 	bl	800677c <LL_RCC_IsActiveFlag_HPRE>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d0f1      	beq.n	8006fa8 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0320 	and.w	r3, r3, #32
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d016      	beq.n	8006ffe <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	695b      	ldr	r3, [r3, #20]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7ff faf8 	bl	80065ca <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006fda:	f7fb f8eb 	bl	80021b4 <HAL_GetTick>
 8006fde:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006fe0:	e008      	b.n	8006ff4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006fe2:	f7fb f8e7 	bl	80021b4 <HAL_GetTick>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d901      	bls.n	8006ff4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e0d4      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006ff4:	f7ff fbd3 	bl	800679e <LL_RCC_IsActiveFlag_C2HPRE>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d0f1      	beq.n	8006fe2 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007006:	2b00      	cmp	r3, #0
 8007008:	d016      	beq.n	8007038 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	699b      	ldr	r3, [r3, #24]
 800700e:	4618      	mov	r0, r3
 8007010:	f7ff faf0 	bl	80065f4 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007014:	f7fb f8ce 	bl	80021b4 <HAL_GetTick>
 8007018:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800701a:	e008      	b.n	800702e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800701c:	f7fb f8ca 	bl	80021b4 <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b02      	cmp	r3, #2
 8007028:	d901      	bls.n	800702e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e0b7      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800702e:	f7ff fbc8 	bl	80067c2 <LL_RCC_IsActiveFlag_SHDHPRE>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d0f1      	beq.n	800701c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 0304 	and.w	r3, r3, #4
 8007040:	2b00      	cmp	r3, #0
 8007042:	d016      	beq.n	8007072 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	4618      	mov	r0, r3
 800704a:	f7ff fae9 	bl	8006620 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800704e:	f7fb f8b1 	bl	80021b4 <HAL_GetTick>
 8007052:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007054:	e008      	b.n	8007068 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007056:	f7fb f8ad 	bl	80021b4 <HAL_GetTick>
 800705a:	4602      	mov	r2, r0
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	2b02      	cmp	r3, #2
 8007062:	d901      	bls.n	8007068 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8007064:	2303      	movs	r3, #3
 8007066:	e09a      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007068:	f7ff fbbd 	bl	80067e6 <LL_RCC_IsActiveFlag_PPRE1>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d0f1      	beq.n	8007056 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0308 	and.w	r3, r3, #8
 800707a:	2b00      	cmp	r3, #0
 800707c:	d017      	beq.n	80070ae <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	00db      	lsls	r3, r3, #3
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff fade 	bl	8006646 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800708a:	f7fb f893 	bl	80021b4 <HAL_GetTick>
 800708e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007090:	e008      	b.n	80070a4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007092:	f7fb f88f 	bl	80021b4 <HAL_GetTick>
 8007096:	4602      	mov	r2, r0
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	2b02      	cmp	r3, #2
 800709e:	d901      	bls.n	80070a4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80070a0:	2303      	movs	r3, #3
 80070a2:	e07c      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80070a4:	f7ff fbb0 	bl	8006808 <LL_RCC_IsActiveFlag_PPRE2>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d0f1      	beq.n	8007092 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 0301 	and.w	r3, r3, #1
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d043      	beq.n	8007142 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d106      	bne.n	80070d0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80070c2:	f7ff f956 	bl	8006372 <LL_RCC_HSE_IsReady>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d11e      	bne.n	800710a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e066      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	2b03      	cmp	r3, #3
 80070d6:	d106      	bne.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80070d8:	f7ff fb12 	bl	8006700 <LL_RCC_PLL_IsReady>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d113      	bne.n	800710a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e05b      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d106      	bne.n	80070fc <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80070ee:	f7ff f9f0 	bl	80064d2 <LL_RCC_MSI_IsReady>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d108      	bne.n	800710a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e050      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80070fc:	f7ff f966 	bl	80063cc <LL_RCC_HSI_IsReady>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e049      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	4618      	mov	r0, r3
 8007110:	f7ff fa2a 	bl	8006568 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007114:	f7fb f84e 	bl	80021b4 <HAL_GetTick>
 8007118:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800711a:	e00a      	b.n	8007132 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800711c:	f7fb f84a 	bl	80021b4 <HAL_GetTick>
 8007120:	4602      	mov	r2, r0
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	1ad3      	subs	r3, r2, r3
 8007126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800712a:	4293      	cmp	r3, r2
 800712c:	d901      	bls.n	8007132 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e035      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007132:	f7ff fa2c 	bl	800658e <LL_RCC_GetSysClkSource>
 8007136:	4602      	mov	r2, r0
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	429a      	cmp	r2, r3
 8007140:	d1ec      	bne.n	800711c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007142:	4b19      	ldr	r3, [pc, #100]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f003 0307 	and.w	r3, r3, #7
 800714a:	683a      	ldr	r2, [r7, #0]
 800714c:	429a      	cmp	r2, r3
 800714e:	d21b      	bcs.n	8007188 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007150:	4b15      	ldr	r3, [pc, #84]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f023 0207 	bic.w	r2, r3, #7
 8007158:	4913      	ldr	r1, [pc, #76]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	4313      	orrs	r3, r2
 800715e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007160:	f7fb f828 	bl	80021b4 <HAL_GetTick>
 8007164:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007166:	e008      	b.n	800717a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007168:	f7fb f824 	bl	80021b4 <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e011      	b.n	800719e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800717a:	4b0b      	ldr	r3, [pc, #44]	@ (80071a8 <HAL_RCC_ClockConfig+0x278>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	683a      	ldr	r2, [r7, #0]
 8007184:	429a      	cmp	r2, r3
 8007186:	d1ef      	bne.n	8007168 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007188:	f000 f8b4 	bl	80072f4 <HAL_RCC_GetHCLKFreq>
 800718c:	4603      	mov	r3, r0
 800718e:	4a07      	ldr	r2, [pc, #28]	@ (80071ac <HAL_RCC_ClockConfig+0x27c>)
 8007190:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8007192:	4b07      	ldr	r3, [pc, #28]	@ (80071b0 <HAL_RCC_ClockConfig+0x280>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4618      	mov	r0, r3
 8007198:	f7fb f802 	bl	80021a0 <HAL_InitTick>
 800719c:	4603      	mov	r3, r0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	58004000 	.word	0x58004000
 80071ac:	20000000 	.word	0x20000000
 80071b0:	20000004 	.word	0x20000004

080071b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071b4:	b590      	push	{r4, r7, lr}
 80071b6:	b087      	sub	sp, #28
 80071b8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80071ba:	2300      	movs	r3, #0
 80071bc:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80071c2:	f7ff f9e4 	bl	800658e <LL_RCC_GetSysClkSource>
 80071c6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80071c8:	f7ff facd 	bl	8006766 <LL_RCC_PLL_GetMainSource>
 80071cc:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d005      	beq.n	80071e0 <HAL_RCC_GetSysClockFreq+0x2c>
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2b0c      	cmp	r3, #12
 80071d8:	d139      	bne.n	800724e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d136      	bne.n	800724e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80071e0:	f7ff f987 	bl	80064f2 <LL_RCC_MSI_IsEnabledRangeSelect>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d115      	bne.n	8007216 <HAL_RCC_GetSysClockFreq+0x62>
 80071ea:	f7ff f982 	bl	80064f2 <LL_RCC_MSI_IsEnabledRangeSelect>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d106      	bne.n	8007202 <HAL_RCC_GetSysClockFreq+0x4e>
 80071f4:	f7ff f98d 	bl	8006512 <LL_RCC_MSI_GetRange>
 80071f8:	4603      	mov	r3, r0
 80071fa:	0a1b      	lsrs	r3, r3, #8
 80071fc:	f003 030f 	and.w	r3, r3, #15
 8007200:	e005      	b.n	800720e <HAL_RCC_GetSysClockFreq+0x5a>
 8007202:	f7ff f991 	bl	8006528 <LL_RCC_MSI_GetRangeAfterStandby>
 8007206:	4603      	mov	r3, r0
 8007208:	0a1b      	lsrs	r3, r3, #8
 800720a:	f003 030f 	and.w	r3, r3, #15
 800720e:	4a36      	ldr	r2, [pc, #216]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x134>)
 8007210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007214:	e014      	b.n	8007240 <HAL_RCC_GetSysClockFreq+0x8c>
 8007216:	f7ff f96c 	bl	80064f2 <LL_RCC_MSI_IsEnabledRangeSelect>
 800721a:	4603      	mov	r3, r0
 800721c:	2b01      	cmp	r3, #1
 800721e:	d106      	bne.n	800722e <HAL_RCC_GetSysClockFreq+0x7a>
 8007220:	f7ff f977 	bl	8006512 <LL_RCC_MSI_GetRange>
 8007224:	4603      	mov	r3, r0
 8007226:	091b      	lsrs	r3, r3, #4
 8007228:	f003 030f 	and.w	r3, r3, #15
 800722c:	e005      	b.n	800723a <HAL_RCC_GetSysClockFreq+0x86>
 800722e:	f7ff f97b 	bl	8006528 <LL_RCC_MSI_GetRangeAfterStandby>
 8007232:	4603      	mov	r3, r0
 8007234:	091b      	lsrs	r3, r3, #4
 8007236:	f003 030f 	and.w	r3, r3, #15
 800723a:	4a2b      	ldr	r2, [pc, #172]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x134>)
 800723c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007240:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d115      	bne.n	8007274 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800724c:	e012      	b.n	8007274 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	2b04      	cmp	r3, #4
 8007252:	d102      	bne.n	800725a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007254:	4b25      	ldr	r3, [pc, #148]	@ (80072ec <HAL_RCC_GetSysClockFreq+0x138>)
 8007256:	617b      	str	r3, [r7, #20]
 8007258:	e00c      	b.n	8007274 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	2b08      	cmp	r3, #8
 800725e:	d109      	bne.n	8007274 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007260:	f7ff f85a 	bl	8006318 <LL_RCC_HSE_IsEnabledDiv2>
 8007264:	4603      	mov	r3, r0
 8007266:	2b01      	cmp	r3, #1
 8007268:	d102      	bne.n	8007270 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800726a:	4b20      	ldr	r3, [pc, #128]	@ (80072ec <HAL_RCC_GetSysClockFreq+0x138>)
 800726c:	617b      	str	r3, [r7, #20]
 800726e:	e001      	b.n	8007274 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8007270:	4b1f      	ldr	r3, [pc, #124]	@ (80072f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8007272:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007274:	f7ff f98b 	bl	800658e <LL_RCC_GetSysClkSource>
 8007278:	4603      	mov	r3, r0
 800727a:	2b0c      	cmp	r3, #12
 800727c:	d12f      	bne.n	80072de <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800727e:	f7ff fa72 	bl	8006766 <LL_RCC_PLL_GetMainSource>
 8007282:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b02      	cmp	r3, #2
 8007288:	d003      	beq.n	8007292 <HAL_RCC_GetSysClockFreq+0xde>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b03      	cmp	r3, #3
 800728e:	d003      	beq.n	8007298 <HAL_RCC_GetSysClockFreq+0xe4>
 8007290:	e00d      	b.n	80072ae <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007292:	4b16      	ldr	r3, [pc, #88]	@ (80072ec <HAL_RCC_GetSysClockFreq+0x138>)
 8007294:	60fb      	str	r3, [r7, #12]
        break;
 8007296:	e00d      	b.n	80072b4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007298:	f7ff f83e 	bl	8006318 <LL_RCC_HSE_IsEnabledDiv2>
 800729c:	4603      	mov	r3, r0
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d102      	bne.n	80072a8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80072a2:	4b12      	ldr	r3, [pc, #72]	@ (80072ec <HAL_RCC_GetSysClockFreq+0x138>)
 80072a4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80072a6:	e005      	b.n	80072b4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80072a8:	4b11      	ldr	r3, [pc, #68]	@ (80072f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80072aa:	60fb      	str	r3, [r7, #12]
        break;
 80072ac:	e002      	b.n	80072b4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	60fb      	str	r3, [r7, #12]
        break;
 80072b2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80072b4:	f7ff fa35 	bl	8006722 <LL_RCC_PLL_GetN>
 80072b8:	4602      	mov	r2, r0
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	fb03 f402 	mul.w	r4, r3, r2
 80072c0:	f7ff fa46 	bl	8006750 <LL_RCC_PLL_GetDivider>
 80072c4:	4603      	mov	r3, r0
 80072c6:	091b      	lsrs	r3, r3, #4
 80072c8:	3301      	adds	r3, #1
 80072ca:	fbb4 f4f3 	udiv	r4, r4, r3
 80072ce:	f7ff fa34 	bl	800673a <LL_RCC_PLL_GetR>
 80072d2:	4603      	mov	r3, r0
 80072d4:	0f5b      	lsrs	r3, r3, #29
 80072d6:	3301      	adds	r3, #1
 80072d8:	fbb4 f3f3 	udiv	r3, r4, r3
 80072dc:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80072de:	697b      	ldr	r3, [r7, #20]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	371c      	adds	r7, #28
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd90      	pop	{r4, r7, pc}
 80072e8:	080202c8 	.word	0x080202c8
 80072ec:	00f42400 	.word	0x00f42400
 80072f0:	01e84800 	.word	0x01e84800

080072f4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072f4:	b598      	push	{r3, r4, r7, lr}
 80072f6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80072f8:	f7ff ff5c 	bl	80071b4 <HAL_RCC_GetSysClockFreq>
 80072fc:	4604      	mov	r4, r0
 80072fe:	f7ff f9b5 	bl	800666c <LL_RCC_GetAHBPrescaler>
 8007302:	4603      	mov	r3, r0
 8007304:	091b      	lsrs	r3, r3, #4
 8007306:	f003 030f 	and.w	r3, r3, #15
 800730a:	4a03      	ldr	r2, [pc, #12]	@ (8007318 <HAL_RCC_GetHCLKFreq+0x24>)
 800730c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007310:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8007314:	4618      	mov	r0, r3
 8007316:	bd98      	pop	{r3, r4, r7, pc}
 8007318:	08020268 	.word	0x08020268

0800731c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800731c:	b598      	push	{r3, r4, r7, lr}
 800731e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8007320:	f7ff ffe8 	bl	80072f4 <HAL_RCC_GetHCLKFreq>
 8007324:	4604      	mov	r4, r0
 8007326:	f7ff f9b9 	bl	800669c <LL_RCC_GetAPB1Prescaler>
 800732a:	4603      	mov	r3, r0
 800732c:	0a1b      	lsrs	r3, r3, #8
 800732e:	4a03      	ldr	r2, [pc, #12]	@ (800733c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007334:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007338:	4618      	mov	r0, r3
 800733a:	bd98      	pop	{r3, r4, r7, pc}
 800733c:	080202a8 	.word	0x080202a8

08007340 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007340:	b598      	push	{r3, r4, r7, lr}
 8007342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8007344:	f7ff ffd6 	bl	80072f4 <HAL_RCC_GetHCLKFreq>
 8007348:	4604      	mov	r4, r0
 800734a:	f7ff f9b2 	bl	80066b2 <LL_RCC_GetAPB2Prescaler>
 800734e:	4603      	mov	r3, r0
 8007350:	0adb      	lsrs	r3, r3, #11
 8007352:	4a03      	ldr	r2, [pc, #12]	@ (8007360 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007358:	fa24 f303 	lsr.w	r3, r4, r3
}
 800735c:	4618      	mov	r0, r3
 800735e:	bd98      	pop	{r3, r4, r7, pc}
 8007360:	080202a8 	.word	0x080202a8

08007364 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8007364:	b590      	push	{r4, r7, lr}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	091b      	lsrs	r3, r3, #4
 8007370:	f003 030f 	and.w	r3, r3, #15
 8007374:	4a10      	ldr	r2, [pc, #64]	@ (80073b8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8007376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800737a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800737c:	f7ff f981 	bl	8006682 <LL_RCC_GetAHB3Prescaler>
 8007380:	4603      	mov	r3, r0
 8007382:	091b      	lsrs	r3, r3, #4
 8007384:	f003 030f 	and.w	r3, r3, #15
 8007388:	4a0c      	ldr	r2, [pc, #48]	@ (80073bc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800738a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800738e:	68fa      	ldr	r2, [r7, #12]
 8007390:	fbb2 f3f3 	udiv	r3, r2, r3
 8007394:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	4a09      	ldr	r2, [pc, #36]	@ (80073c0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800739a:	fba2 2303 	umull	r2, r3, r2, r3
 800739e:	0c9c      	lsrs	r4, r3, #18
 80073a0:	f7fe ff12 	bl	80061c8 <HAL_PWREx_GetVoltageRange>
 80073a4:	4603      	mov	r3, r0
 80073a6:	4619      	mov	r1, r3
 80073a8:	4620      	mov	r0, r4
 80073aa:	f000 f80b 	bl	80073c4 <RCC_SetFlashLatency>
 80073ae:	4603      	mov	r3, r0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3714      	adds	r7, #20
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd90      	pop	{r4, r7, pc}
 80073b8:	080202c8 	.word	0x080202c8
 80073bc:	08020268 	.word	0x08020268
 80073c0:	431bde83 	.word	0x431bde83

080073c4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b08e      	sub	sp, #56	@ 0x38
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80073ce:	4a3a      	ldr	r2, [pc, #232]	@ (80074b8 <RCC_SetFlashLatency+0xf4>)
 80073d0:	f107 0320 	add.w	r3, r7, #32
 80073d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80073d8:	6018      	str	r0, [r3, #0]
 80073da:	3304      	adds	r3, #4
 80073dc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80073de:	4a37      	ldr	r2, [pc, #220]	@ (80074bc <RCC_SetFlashLatency+0xf8>)
 80073e0:	f107 0318 	add.w	r3, r7, #24
 80073e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80073e8:	6018      	str	r0, [r3, #0]
 80073ea:	3304      	adds	r3, #4
 80073ec:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80073ee:	4a34      	ldr	r2, [pc, #208]	@ (80074c0 <RCC_SetFlashLatency+0xfc>)
 80073f0:	f107 030c 	add.w	r3, r7, #12
 80073f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80073f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80073fa:	2300      	movs	r3, #0
 80073fc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007404:	d11b      	bne.n	800743e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007406:	2300      	movs	r3, #0
 8007408:	633b      	str	r3, [r7, #48]	@ 0x30
 800740a:	e014      	b.n	8007436 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800740c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740e:	005b      	lsls	r3, r3, #1
 8007410:	3338      	adds	r3, #56	@ 0x38
 8007412:	443b      	add	r3, r7
 8007414:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8007418:	461a      	mov	r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4293      	cmp	r3, r2
 800741e:	d807      	bhi.n	8007430 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	3338      	adds	r3, #56	@ 0x38
 8007426:	443b      	add	r3, r7
 8007428:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800742c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800742e:	e021      	b.n	8007474 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007432:	3301      	adds	r3, #1
 8007434:	633b      	str	r3, [r7, #48]	@ 0x30
 8007436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007438:	2b02      	cmp	r3, #2
 800743a:	d9e7      	bls.n	800740c <RCC_SetFlashLatency+0x48>
 800743c:	e01a      	b.n	8007474 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800743e:	2300      	movs	r3, #0
 8007440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007442:	e014      	b.n	800746e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8007444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007446:	005b      	lsls	r3, r3, #1
 8007448:	3338      	adds	r3, #56	@ 0x38
 800744a:	443b      	add	r3, r7
 800744c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8007450:	461a      	mov	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4293      	cmp	r3, r2
 8007456:	d807      	bhi.n	8007468 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	3338      	adds	r3, #56	@ 0x38
 800745e:	443b      	add	r3, r7
 8007460:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007464:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007466:	e005      	b.n	8007474 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800746a:	3301      	adds	r3, #1
 800746c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800746e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007470:	2b02      	cmp	r3, #2
 8007472:	d9e7      	bls.n	8007444 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007474:	4b13      	ldr	r3, [pc, #76]	@ (80074c4 <RCC_SetFlashLatency+0x100>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f023 0207 	bic.w	r2, r3, #7
 800747c:	4911      	ldr	r1, [pc, #68]	@ (80074c4 <RCC_SetFlashLatency+0x100>)
 800747e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007480:	4313      	orrs	r3, r2
 8007482:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007484:	f7fa fe96 	bl	80021b4 <HAL_GetTick>
 8007488:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800748a:	e008      	b.n	800749e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800748c:	f7fa fe92 	bl	80021b4 <HAL_GetTick>
 8007490:	4602      	mov	r2, r0
 8007492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007494:	1ad3      	subs	r3, r2, r3
 8007496:	2b02      	cmp	r3, #2
 8007498:	d901      	bls.n	800749e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e007      	b.n	80074ae <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800749e:	4b09      	ldr	r3, [pc, #36]	@ (80074c4 <RCC_SetFlashLatency+0x100>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 0307 	and.w	r3, r3, #7
 80074a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d1ef      	bne.n	800748c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3738      	adds	r7, #56	@ 0x38
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	0801f88c 	.word	0x0801f88c
 80074bc:	0801f894 	.word	0x0801f894
 80074c0:	0801f89c 	.word	0x0801f89c
 80074c4:	58004000 	.word	0x58004000

080074c8 <LL_RCC_LSE_IsReady>:
{
 80074c8:	b480      	push	{r7}
 80074ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80074cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d4:	f003 0302 	and.w	r3, r3, #2
 80074d8:	2b02      	cmp	r3, #2
 80074da:	d101      	bne.n	80074e0 <LL_RCC_LSE_IsReady+0x18>
 80074dc:	2301      	movs	r3, #1
 80074de:	e000      	b.n	80074e2 <LL_RCC_LSE_IsReady+0x1a>
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bc80      	pop	{r7}
 80074e8:	4770      	bx	lr

080074ea <LL_RCC_SetUSARTClockSource>:
{
 80074ea:	b480      	push	{r7}
 80074ec:	b083      	sub	sp, #12
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80074f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	0c1b      	lsrs	r3, r3, #16
 80074fe:	43db      	mvns	r3, r3
 8007500:	401a      	ands	r2, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	b29b      	uxth	r3, r3
 8007506:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800750a:	4313      	orrs	r3, r2
 800750c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007510:	bf00      	nop
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	bc80      	pop	{r7}
 8007518:	4770      	bx	lr

0800751a <LL_RCC_SetI2SClockSource>:
{
 800751a:	b480      	push	{r7}
 800751c:	b083      	sub	sp, #12
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8007522:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800752a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800752e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4313      	orrs	r3, r2
 8007536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800753a:	bf00      	nop
 800753c:	370c      	adds	r7, #12
 800753e:	46bd      	mov	sp, r7
 8007540:	bc80      	pop	{r7}
 8007542:	4770      	bx	lr

08007544 <LL_RCC_SetLPUARTClockSource>:
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800754c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007554:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007558:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4313      	orrs	r3, r2
 8007560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007564:	bf00      	nop
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	bc80      	pop	{r7}
 800756c:	4770      	bx	lr

0800756e <LL_RCC_SetI2CClockSource>:
{
 800756e:	b480      	push	{r7}
 8007570:	b083      	sub	sp, #12
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007576:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800757a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	091b      	lsrs	r3, r3, #4
 8007582:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007586:	43db      	mvns	r3, r3
 8007588:	401a      	ands	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	011b      	lsls	r3, r3, #4
 800758e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007592:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007596:	4313      	orrs	r3, r2
 8007598:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bc80      	pop	{r7}
 80075a4:	4770      	bx	lr

080075a6 <LL_RCC_SetLPTIMClockSource>:
{
 80075a6:	b480      	push	{r7}
 80075a8:	b083      	sub	sp, #12
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80075ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	0c1b      	lsrs	r3, r3, #16
 80075ba:	041b      	lsls	r3, r3, #16
 80075bc:	43db      	mvns	r3, r3
 80075be:	401a      	ands	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	041b      	lsls	r3, r3, #16
 80075c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075c8:	4313      	orrs	r3, r2
 80075ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80075ce:	bf00      	nop
 80075d0:	370c      	adds	r7, #12
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bc80      	pop	{r7}
 80075d6:	4770      	bx	lr

080075d8 <LL_RCC_SetRNGClockSource>:
{
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80075e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075e8:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80075ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bc80      	pop	{r7}
 8007600:	4770      	bx	lr

08007602 <LL_RCC_SetADCClockSource>:
{
 8007602:	b480      	push	{r7}
 8007604:	b083      	sub	sp, #12
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800760a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800760e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007612:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007616:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4313      	orrs	r3, r2
 800761e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007622:	bf00      	nop
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	bc80      	pop	{r7}
 800762a:	4770      	bx	lr

0800762c <LL_RCC_SetRTCClockSource>:
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800763c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007640:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4313      	orrs	r3, r2
 8007648:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800764c:	bf00      	nop
 800764e:	370c      	adds	r7, #12
 8007650:	46bd      	mov	sp, r7
 8007652:	bc80      	pop	{r7}
 8007654:	4770      	bx	lr

08007656 <LL_RCC_GetRTCClockSource>:
{
 8007656:	b480      	push	{r7}
 8007658:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800765a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800765e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007662:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8007666:	4618      	mov	r0, r3
 8007668:	46bd      	mov	sp, r7
 800766a:	bc80      	pop	{r7}
 800766c:	4770      	bx	lr

0800766e <LL_RCC_ForceBackupDomainReset>:
{
 800766e:	b480      	push	{r7}
 8007670:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007672:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800767a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800767e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007682:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007686:	bf00      	nop
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr

0800768e <LL_RCC_ReleaseBackupDomainReset>:
{
 800768e:	b480      	push	{r7}
 8007690:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800769a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800769e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80076a6:	bf00      	nop
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bc80      	pop	{r7}
 80076ac:	4770      	bx	lr
	...

080076b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b086      	sub	sp, #24
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80076b8:	2300      	movs	r3, #0
 80076ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80076bc:	2300      	movs	r3, #0
 80076be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80076c0:	2300      	movs	r3, #0
 80076c2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d058      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80076d0:	f7fe fd38 	bl	8006144 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076d4:	f7fa fd6e 	bl	80021b4 <HAL_GetTick>
 80076d8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80076da:	e009      	b.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076dc:	f7fa fd6a 	bl	80021b4 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	2b02      	cmp	r3, #2
 80076e8:	d902      	bls.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	74fb      	strb	r3, [r7, #19]
        break;
 80076ee:	e006      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80076f0:	4b7b      	ldr	r3, [pc, #492]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076fc:	d1ee      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80076fe:	7cfb      	ldrb	r3, [r7, #19]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d13c      	bne.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8007704:	f7ff ffa7 	bl	8007656 <LL_RCC_GetRTCClockSource>
 8007708:	4602      	mov	r2, r0
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800770e:	429a      	cmp	r2, r3
 8007710:	d00f      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007712:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800771a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800771e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007720:	f7ff ffa5 	bl	800766e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007724:	f7ff ffb3 	bl	800768e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007728:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b00      	cmp	r3, #0
 800773a:	d014      	beq.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800773c:	f7fa fd3a 	bl	80021b4 <HAL_GetTick>
 8007740:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8007742:	e00b      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007744:	f7fa fd36 	bl	80021b4 <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007752:	4293      	cmp	r3, r2
 8007754:	d902      	bls.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	74fb      	strb	r3, [r7, #19]
            break;
 800775a:	e004      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800775c:	f7ff feb4 	bl	80074c8 <LL_RCC_LSE_IsReady>
 8007760:	4603      	mov	r3, r0
 8007762:	2b01      	cmp	r3, #1
 8007764:	d1ee      	bne.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8007766:	7cfb      	ldrb	r3, [r7, #19]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d105      	bne.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007770:	4618      	mov	r0, r3
 8007772:	f7ff ff5b 	bl	800762c <LL_RCC_SetRTCClockSource>
 8007776:	e004      	b.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007778:	7cfb      	ldrb	r3, [r7, #19]
 800777a:	74bb      	strb	r3, [r7, #18]
 800777c:	e001      	b.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800777e:	7cfb      	ldrb	r3, [r7, #19]
 8007780:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	2b00      	cmp	r3, #0
 800778c:	d004      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff fea9 	bl	80074ea <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0302 	and.w	r3, r3, #2
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d004      	beq.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	4618      	mov	r0, r3
 80077aa:	f7ff fe9e 	bl	80074ea <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f003 0320 	and.w	r3, r3, #32
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d004      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	4618      	mov	r0, r3
 80077c0:	f7ff fec0 	bl	8007544 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d004      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a1b      	ldr	r3, [r3, #32]
 80077d4:	4618      	mov	r0, r3
 80077d6:	f7ff fee6 	bl	80075a6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d004      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7ff fedb 	bl	80075a6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d004      	beq.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007800:	4618      	mov	r0, r3
 8007802:	f7ff fed0 	bl	80075a6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800780e:	2b00      	cmp	r3, #0
 8007810:	d004      	beq.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	4618      	mov	r0, r3
 8007818:	f7ff fea9 	bl	800756e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007824:	2b00      	cmp	r3, #0
 8007826:	d004      	beq.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	699b      	ldr	r3, [r3, #24]
 800782c:	4618      	mov	r0, r3
 800782e:	f7ff fe9e 	bl	800756e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800783a:	2b00      	cmp	r3, #0
 800783c:	d004      	beq.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	69db      	ldr	r3, [r3, #28]
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff fe93 	bl	800756e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0310 	and.w	r3, r3, #16
 8007850:	2b00      	cmp	r3, #0
 8007852:	d011      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	4618      	mov	r0, r3
 800785a:	f7ff fe5e 	bl	800751a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007866:	d107      	bne.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007868:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007872:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007876:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007880:	2b00      	cmp	r3, #0
 8007882:	d010      	beq.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007888:	4618      	mov	r0, r3
 800788a:	f7ff fea5 	bl	80075d8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007892:	2b00      	cmp	r3, #0
 8007894:	d107      	bne.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007896:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80078a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80078a4:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d011      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b6:	4618      	mov	r0, r3
 80078b8:	f7ff fea3 	bl	8007602 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078c4:	d107      	bne.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80078c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80078d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078d4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80078d6:	7cbb      	ldrb	r3, [r7, #18]
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3718      	adds	r7, #24
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	58000400 	.word	0x58000400

080078e4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d071      	beq.n	80079da <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d106      	bne.n	8007910 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f7fa f996 	bl	8001c3c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2202      	movs	r2, #2
 8007914:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007918:	4b32      	ldr	r3, [pc, #200]	@ (80079e4 <HAL_RTC_Init+0x100>)
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	f003 0310 	and.w	r3, r3, #16
 8007920:	2b10      	cmp	r3, #16
 8007922:	d051      	beq.n	80079c8 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007924:	4b2f      	ldr	r3, [pc, #188]	@ (80079e4 <HAL_RTC_Init+0x100>)
 8007926:	22ca      	movs	r2, #202	@ 0xca
 8007928:	625a      	str	r2, [r3, #36]	@ 0x24
 800792a:	4b2e      	ldr	r3, [pc, #184]	@ (80079e4 <HAL_RTC_Init+0x100>)
 800792c:	2253      	movs	r2, #83	@ 0x53
 800792e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f000 fa11 	bl	8007d58 <RTC_EnterInitMode>
 8007936:	4603      	mov	r3, r0
 8007938:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800793a:	7bfb      	ldrb	r3, [r7, #15]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d13f      	bne.n	80079c0 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8007940:	4b28      	ldr	r3, [pc, #160]	@ (80079e4 <HAL_RTC_Init+0x100>)
 8007942:	699b      	ldr	r3, [r3, #24]
 8007944:	4a27      	ldr	r2, [pc, #156]	@ (80079e4 <HAL_RTC_Init+0x100>)
 8007946:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800794a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800794e:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8007950:	4b24      	ldr	r3, [pc, #144]	@ (80079e4 <HAL_RTC_Init+0x100>)
 8007952:	699a      	ldr	r2, [r3, #24]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6859      	ldr	r1, [r3, #4]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	4319      	orrs	r1, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	430b      	orrs	r3, r1
 8007964:	491f      	ldr	r1, [pc, #124]	@ (80079e4 <HAL_RTC_Init+0x100>)
 8007966:	4313      	orrs	r3, r2
 8007968:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	68da      	ldr	r2, [r3, #12]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	041b      	lsls	r3, r3, #16
 8007974:	491b      	ldr	r1, [pc, #108]	@ (80079e4 <HAL_RTC_Init+0x100>)
 8007976:	4313      	orrs	r3, r2
 8007978:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800797a:	4b1a      	ldr	r3, [pc, #104]	@ (80079e4 <HAL_RTC_Init+0x100>)
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798a:	430b      	orrs	r3, r1
 800798c:	4915      	ldr	r1, [pc, #84]	@ (80079e4 <HAL_RTC_Init+0x100>)
 800798e:	4313      	orrs	r3, r2
 8007990:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 fa14 	bl	8007dc0 <RTC_ExitInitMode>
 8007998:	4603      	mov	r3, r0
 800799a:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 800799c:	7bfb      	ldrb	r3, [r7, #15]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10e      	bne.n	80079c0 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 80079a2:	4b10      	ldr	r3, [pc, #64]	@ (80079e4 <HAL_RTC_Init+0x100>)
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a19      	ldr	r1, [r3, #32]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	69db      	ldr	r3, [r3, #28]
 80079b2:	4319      	orrs	r1, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	695b      	ldr	r3, [r3, #20]
 80079b8:	430b      	orrs	r3, r1
 80079ba:	490a      	ldr	r1, [pc, #40]	@ (80079e4 <HAL_RTC_Init+0x100>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079c0:	4b08      	ldr	r3, [pc, #32]	@ (80079e4 <HAL_RTC_Init+0x100>)
 80079c2:	22ff      	movs	r2, #255	@ 0xff
 80079c4:	625a      	str	r2, [r3, #36]	@ 0x24
 80079c6:	e001      	b.n	80079cc <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 80079c8:	2300      	movs	r3, #0
 80079ca:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80079cc:	7bfb      	ldrb	r3, [r7, #15]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d103      	bne.n	80079da <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2201      	movs	r2, #1
 80079d6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 80079da:	7bfb      	ldrb	r3, [r7, #15]
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3710      	adds	r7, #16
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	40002800 	.word	0x40002800

080079e8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80079e8:	b590      	push	{r4, r7, lr}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80079f4:	2300      	movs	r3, #0
 80079f6:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d101      	bne.n	8007a06 <HAL_RTC_SetAlarm_IT+0x1e>
 8007a02:	2302      	movs	r3, #2
 8007a04:	e0f3      	b.n	8007bee <HAL_RTC_SetAlarm_IT+0x206>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2202      	movs	r2, #2
 8007a12:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8007a16:	4b78      	ldr	r3, [pc, #480]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a1e:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a26:	d06a      	beq.n	8007afe <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d13a      	bne.n	8007aa4 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007a2e:	4b72      	ldr	r3, [pc, #456]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007a30:	699b      	ldr	r3, [r3, #24]
 8007a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d102      	bne.n	8007a40 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	695b      	ldr	r3, [r3, #20]
 8007a44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f000 f9f5 	bl	8007e3c <RTC_ByteToBcd2>
 8007a52:	4603      	mov	r3, r0
 8007a54:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	785b      	ldrb	r3, [r3, #1]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f000 f9ee 	bl	8007e3c <RTC_ByteToBcd2>
 8007a60:	4603      	mov	r3, r0
 8007a62:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a64:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	789b      	ldrb	r3, [r3, #2]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 f9e6 	bl	8007e3c <RTC_ByteToBcd2>
 8007a70:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007a72:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	78db      	ldrb	r3, [r3, #3]
 8007a7a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007a7c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007a86:	4618      	mov	r0, r3
 8007a88:	f000 f9d8 	bl	8007e3c <RTC_ByteToBcd2>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007a90:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007a98:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	617b      	str	r3, [r7, #20]
 8007aa2:	e02c      	b.n	8007afe <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8007aac:	d00d      	beq.n	8007aca <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ab6:	d008      	beq.n	8007aca <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007ab8:	4b4f      	ldr	r3, [pc, #316]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d102      	bne.n	8007aca <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	785b      	ldrb	r3, [r3, #1]
 8007ad4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007ad6:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007adc:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	78db      	ldrb	r3, [r3, #3]
 8007ae2:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007ae4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007aec:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007aee:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007af4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007afa:	4313      	orrs	r3, r2
 8007afc:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007afe:	4b3e      	ldr	r3, [pc, #248]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b00:	22ca      	movs	r2, #202	@ 0xca
 8007b02:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b04:	4b3c      	ldr	r3, [pc, #240]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b06:	2253      	movs	r2, #83	@ 0x53
 8007b08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b12:	d12c      	bne.n	8007b6e <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007b14:	4b38      	ldr	r3, [pc, #224]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	4a37      	ldr	r2, [pc, #220]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b1a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007b1e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007b20:	4b35      	ldr	r3, [pc, #212]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b22:	2201      	movs	r2, #1
 8007b24:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b2c:	d107      	bne.n	8007b3e <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	699a      	ldr	r2, [r3, #24]
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	69db      	ldr	r3, [r3, #28]
 8007b36:	4930      	ldr	r1, [pc, #192]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	644b      	str	r3, [r1, #68]	@ 0x44
 8007b3c:	e006      	b.n	8007b4c <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007b3e:	4a2e      	ldr	r2, [pc, #184]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007b44:	4a2c      	ldr	r2, [pc, #176]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	699b      	ldr	r3, [r3, #24]
 8007b4a:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b58:	f043 0201 	orr.w	r2, r3, #1
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007b60:	4b25      	ldr	r3, [pc, #148]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b62:	699b      	ldr	r3, [r3, #24]
 8007b64:	4a24      	ldr	r2, [pc, #144]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b66:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8007b6a:	6193      	str	r3, [r2, #24]
 8007b6c:	e02b      	b.n	8007bc6 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007b6e:	4b22      	ldr	r3, [pc, #136]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b70:	699b      	ldr	r3, [r3, #24]
 8007b72:	4a21      	ldr	r2, [pc, #132]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b74:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007b78:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b86:	d107      	bne.n	8007b98 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	699a      	ldr	r2, [r3, #24]
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	69db      	ldr	r3, [r3, #28]
 8007b90:	4919      	ldr	r1, [pc, #100]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8007b96:	e006      	b.n	8007ba6 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007b98:	4a17      	ldr	r2, [pc, #92]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8007b9e:	4a16      	ldr	r2, [pc, #88]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007ba6:	4a14      	ldr	r2, [pc, #80]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb2:	f043 0202 	orr.w	r2, r3, #2
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007bba:	4b0f      	ldr	r3, [pc, #60]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007bc0:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8007bc4:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007bfc <HAL_RTC_SetAlarm_IT+0x214>)
 8007bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bcc:	4a0b      	ldr	r2, [pc, #44]	@ (8007bfc <HAL_RTC_SetAlarm_IT+0x214>)
 8007bce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bd2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bd6:	4b08      	ldr	r3, [pc, #32]	@ (8007bf8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007bd8:	22ff      	movs	r2, #255	@ 0xff
 8007bda:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	371c      	adds	r7, #28
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd90      	pop	{r4, r7, pc}
 8007bf6:	bf00      	nop
 8007bf8:	40002800 	.word	0x40002800
 8007bfc:	58000800 	.word	0x58000800

08007c00 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d101      	bne.n	8007c18 <HAL_RTC_DeactivateAlarm+0x18>
 8007c14:	2302      	movs	r3, #2
 8007c16:	e048      	b.n	8007caa <HAL_RTC_DeactivateAlarm+0xaa>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2202      	movs	r2, #2
 8007c24:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c28:	4b22      	ldr	r3, [pc, #136]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c2a:	22ca      	movs	r2, #202	@ 0xca
 8007c2c:	625a      	str	r2, [r3, #36]	@ 0x24
 8007c2e:	4b21      	ldr	r3, [pc, #132]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c30:	2253      	movs	r2, #83	@ 0x53
 8007c32:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c3a:	d115      	bne.n	8007c68 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	4a1c      	ldr	r2, [pc, #112]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c42:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007c46:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007c48:	4b1a      	ldr	r3, [pc, #104]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c4c:	4a19      	ldr	r2, [pc, #100]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c52:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c58:	f023 0201 	bic.w	r2, r3, #1
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007c60:	4b14      	ldr	r3, [pc, #80]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c62:	2201      	movs	r2, #1
 8007c64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007c66:	e014      	b.n	8007c92 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007c68:	4b12      	ldr	r3, [pc, #72]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	4a11      	ldr	r2, [pc, #68]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c6e:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007c72:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007c74:	4b0f      	ldr	r3, [pc, #60]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c78:	4a0e      	ldr	r2, [pc, #56]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c84:	f023 0202 	bic.w	r2, r3, #2
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007c8c:	4b09      	ldr	r3, [pc, #36]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c8e:	2202      	movs	r2, #2
 8007c90:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c92:	4b08      	ldr	r3, [pc, #32]	@ (8007cb4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007c94:	22ff      	movs	r2, #255	@ 0xff
 8007c96:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	370c      	adds	r7, #12
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bc80      	pop	{r7}
 8007cb2:	4770      	bx	lr
 8007cb4:	40002800 	.word	0x40002800

08007cb8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007cc0:	4b11      	ldr	r3, [pc, #68]	@ (8007d08 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007cc2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cc8:	4013      	ands	r3, r2
 8007cca:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f003 0301 	and.w	r3, r3, #1
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d005      	beq.n	8007ce2 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8007d08 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007cd8:	2201      	movs	r2, #1
 8007cda:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f7fa fcb8 	bl	8002652 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f003 0302 	and.w	r3, r3, #2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d005      	beq.n	8007cf8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007cec:	4b06      	ldr	r3, [pc, #24]	@ (8007d08 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007cee:	2202      	movs	r2, #2
 8007cf0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 f94a 	bl	8007f8c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007d00:	bf00      	nop
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	40002800 	.word	0x40002800

08007d0c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007d14:	4b0f      	ldr	r3, [pc, #60]	@ (8007d54 <HAL_RTC_WaitForSynchro+0x48>)
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	4a0e      	ldr	r2, [pc, #56]	@ (8007d54 <HAL_RTC_WaitForSynchro+0x48>)
 8007d1a:	f023 0320 	bic.w	r3, r3, #32
 8007d1e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007d20:	f7fa fa48 	bl	80021b4 <HAL_GetTick>
 8007d24:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007d26:	e009      	b.n	8007d3c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007d28:	f7fa fa44 	bl	80021b4 <HAL_GetTick>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d36:	d901      	bls.n	8007d3c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e006      	b.n	8007d4a <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007d3c:	4b05      	ldr	r3, [pc, #20]	@ (8007d54 <HAL_RTC_WaitForSynchro+0x48>)
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	f003 0320 	and.w	r3, r3, #32
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d0ef      	beq.n	8007d28 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3710      	adds	r7, #16
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	40002800 	.word	0x40002800

08007d58 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007d60:	2300      	movs	r3, #0
 8007d62:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007d64:	4b15      	ldr	r3, [pc, #84]	@ (8007dbc <RTC_EnterInitMode+0x64>)
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d120      	bne.n	8007db2 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007d70:	4b12      	ldr	r3, [pc, #72]	@ (8007dbc <RTC_EnterInitMode+0x64>)
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	4a11      	ldr	r2, [pc, #68]	@ (8007dbc <RTC_EnterInitMode+0x64>)
 8007d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d7a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007d7c:	f7fa fa1a 	bl	80021b4 <HAL_GetTick>
 8007d80:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007d82:	e00d      	b.n	8007da0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007d84:	f7fa fa16 	bl	80021b4 <HAL_GetTick>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d92:	d905      	bls.n	8007da0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007d94:	2303      	movs	r3, #3
 8007d96:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2203      	movs	r2, #3
 8007d9c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007da0:	4b06      	ldr	r3, [pc, #24]	@ (8007dbc <RTC_EnterInitMode+0x64>)
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d102      	bne.n	8007db2 <RTC_EnterInitMode+0x5a>
 8007dac:	7bfb      	ldrb	r3, [r7, #15]
 8007dae:	2b03      	cmp	r3, #3
 8007db0:	d1e8      	bne.n	8007d84 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3710      	adds	r7, #16
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	40002800 	.word	0x40002800

08007dc0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8007e38 <RTC_ExitInitMode+0x78>)
 8007dce:	68db      	ldr	r3, [r3, #12]
 8007dd0:	4a19      	ldr	r2, [pc, #100]	@ (8007e38 <RTC_ExitInitMode+0x78>)
 8007dd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dd6:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007dd8:	4b17      	ldr	r3, [pc, #92]	@ (8007e38 <RTC_ExitInitMode+0x78>)
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	f003 0320 	and.w	r3, r3, #32
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d10c      	bne.n	8007dfe <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f7ff ff91 	bl	8007d0c <HAL_RTC_WaitForSynchro>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d01e      	beq.n	8007e2e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2203      	movs	r2, #3
 8007df4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	73fb      	strb	r3, [r7, #15]
 8007dfc:	e017      	b.n	8007e2e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8007e38 <RTC_ExitInitMode+0x78>)
 8007e00:	699b      	ldr	r3, [r3, #24]
 8007e02:	4a0d      	ldr	r2, [pc, #52]	@ (8007e38 <RTC_ExitInitMode+0x78>)
 8007e04:	f023 0320 	bic.w	r3, r3, #32
 8007e08:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7ff ff7e 	bl	8007d0c <HAL_RTC_WaitForSynchro>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d005      	beq.n	8007e22 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2203      	movs	r2, #3
 8007e1a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007e1e:	2303      	movs	r3, #3
 8007e20:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007e22:	4b05      	ldr	r3, [pc, #20]	@ (8007e38 <RTC_ExitInitMode+0x78>)
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	4a04      	ldr	r2, [pc, #16]	@ (8007e38 <RTC_ExitInitMode+0x78>)
 8007e28:	f043 0320 	orr.w	r3, r3, #32
 8007e2c:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3710      	adds	r7, #16
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	40002800 	.word	0x40002800

08007e3c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b085      	sub	sp, #20
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	4603      	mov	r3, r0
 8007e44:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007e4a:	79fb      	ldrb	r3, [r7, #7]
 8007e4c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007e4e:	e005      	b.n	8007e5c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	3301      	adds	r3, #1
 8007e54:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007e56:	7afb      	ldrb	r3, [r7, #11]
 8007e58:	3b0a      	subs	r3, #10
 8007e5a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007e5c:	7afb      	ldrb	r3, [r7, #11]
 8007e5e:	2b09      	cmp	r3, #9
 8007e60:	d8f6      	bhi.n	8007e50 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	011b      	lsls	r3, r3, #4
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	7afb      	ldrb	r3, [r7, #11]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	b2db      	uxtb	r3, r3
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bc80      	pop	{r7}
 8007e78:	4770      	bx	lr
	...

08007e7c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d101      	bne.n	8007e92 <HAL_RTCEx_EnableBypassShadow+0x16>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e01f      	b.n	8007ed2 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2202      	movs	r2, #2
 8007e9e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8007edc <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007ea4:	22ca      	movs	r2, #202	@ 0xca
 8007ea6:	625a      	str	r2, [r3, #36]	@ 0x24
 8007ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8007edc <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007eaa:	2253      	movs	r2, #83	@ 0x53
 8007eac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007eae:	4b0b      	ldr	r3, [pc, #44]	@ (8007edc <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8007edc <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007eb4:	f043 0320 	orr.w	r3, r3, #32
 8007eb8:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007eba:	4b08      	ldr	r3, [pc, #32]	@ (8007edc <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007ebc:	22ff      	movs	r2, #255	@ 0xff
 8007ebe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	370c      	adds	r7, #12
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bc80      	pop	{r7}
 8007eda:	4770      	bx	lr
 8007edc:	40002800 	.word	0x40002800

08007ee0 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d101      	bne.n	8007ef6 <HAL_RTCEx_SetSSRU_IT+0x16>
 8007ef2:	2302      	movs	r3, #2
 8007ef4:	e027      	b.n	8007f46 <HAL_RTCEx_SetSSRU_IT+0x66>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2202      	movs	r2, #2
 8007f02:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f06:	4b12      	ldr	r3, [pc, #72]	@ (8007f50 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007f08:	22ca      	movs	r2, #202	@ 0xca
 8007f0a:	625a      	str	r2, [r3, #36]	@ 0x24
 8007f0c:	4b10      	ldr	r3, [pc, #64]	@ (8007f50 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007f0e:	2253      	movs	r2, #83	@ 0x53
 8007f10:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007f12:	4b0f      	ldr	r3, [pc, #60]	@ (8007f50 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007f14:	699b      	ldr	r3, [r3, #24]
 8007f16:	4a0e      	ldr	r2, [pc, #56]	@ (8007f50 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f1c:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f54 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f24:	4a0b      	ldr	r2, [pc, #44]	@ (8007f54 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007f26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007f2a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007f2e:	4b08      	ldr	r3, [pc, #32]	@ (8007f50 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007f30:	22ff      	movs	r2, #255	@ 0xff
 8007f32:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	370c      	adds	r7, #12
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bc80      	pop	{r7}
 8007f4e:	4770      	bx	lr
 8007f50:	40002800 	.word	0x40002800
 8007f54:	58000800 	.word	0x58000800

08007f58 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b082      	sub	sp, #8
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007f60:	4b09      	ldr	r3, [pc, #36]	@ (8007f88 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d005      	beq.n	8007f78 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007f6c:	4b06      	ldr	r3, [pc, #24]	@ (8007f88 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007f6e:	2240      	movs	r2, #64	@ 0x40
 8007f70:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f7fa fb77 	bl	8002666 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007f80:	bf00      	nop
 8007f82:	3708      	adds	r7, #8
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	40002800 	.word	0x40002800

08007f8c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bc80      	pop	{r7}
 8007f9c:	4770      	bx	lr
	...

08007fa0 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007fac:	4b07      	ldr	r3, [pc, #28]	@ (8007fcc <HAL_RTCEx_BKUPWrite+0x2c>)
 8007fae:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	697a      	ldr	r2, [r7, #20]
 8007fb6:	4413      	add	r3, r2
 8007fb8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	601a      	str	r2, [r3, #0]
}
 8007fc0:	bf00      	nop
 8007fc2:	371c      	adds	r7, #28
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bc80      	pop	{r7}
 8007fc8:	4770      	bx	lr
 8007fca:	bf00      	nop
 8007fcc:	4000b100 	.word	0x4000b100

08007fd0 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b085      	sub	sp, #20
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007fda:	4b07      	ldr	r3, [pc, #28]	@ (8007ff8 <HAL_RTCEx_BKUPRead+0x28>)
 8007fdc:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3714      	adds	r7, #20
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bc80      	pop	{r7}
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	4000b100 	.word	0x4000b100

08007ffc <LL_PWR_SetRadioBusyTrigger>:
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8008004:	4b06      	ldr	r3, [pc, #24]	@ (8008020 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800800c:	4904      	ldr	r1, [pc, #16]	@ (8008020 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4313      	orrs	r3, r2
 8008012:	608b      	str	r3, [r1, #8]
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	bc80      	pop	{r7}
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	58000400 	.word	0x58000400

08008024 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8008024:	b480      	push	{r7}
 8008026:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8008028:	4b05      	ldr	r3, [pc, #20]	@ (8008040 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800802a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800802e:	4a04      	ldr	r2, [pc, #16]	@ (8008040 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8008030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008034:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008038:	bf00      	nop
 800803a:	46bd      	mov	sp, r7
 800803c:	bc80      	pop	{r7}
 800803e:	4770      	bx	lr
 8008040:	58000400 	.word	0x58000400

08008044 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8008044:	b480      	push	{r7}
 8008046:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8008048:	4b05      	ldr	r3, [pc, #20]	@ (8008060 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800804a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800804e:	4a04      	ldr	r2, [pc, #16]	@ (8008060 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8008050:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008054:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008058:	bf00      	nop
 800805a:	46bd      	mov	sp, r7
 800805c:	bc80      	pop	{r7}
 800805e:	4770      	bx	lr
 8008060:	58000400 	.word	0x58000400

08008064 <LL_PWR_ClearFlag_RFBUSY>:
{
 8008064:	b480      	push	{r7}
 8008066:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8008068:	4b03      	ldr	r3, [pc, #12]	@ (8008078 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800806a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800806e:	619a      	str	r2, [r3, #24]
}
 8008070:	bf00      	nop
 8008072:	46bd      	mov	sp, r7
 8008074:	bc80      	pop	{r7}
 8008076:	4770      	bx	lr
 8008078:	58000400 	.word	0x58000400

0800807c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800807c:	b480      	push	{r7}
 800807e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8008080:	4b06      	ldr	r3, [pc, #24]	@ (800809c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8008082:	695b      	ldr	r3, [r3, #20]
 8008084:	f003 0302 	and.w	r3, r3, #2
 8008088:	2b02      	cmp	r3, #2
 800808a:	d101      	bne.n	8008090 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800808c:	2301      	movs	r3, #1
 800808e:	e000      	b.n	8008092 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	46bd      	mov	sp, r7
 8008096:	bc80      	pop	{r7}
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	58000400 	.word	0x58000400

080080a0 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 80080a0:	b480      	push	{r7}
 80080a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80080a4:	4b06      	ldr	r3, [pc, #24]	@ (80080c0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80080a6:	695b      	ldr	r3, [r3, #20]
 80080a8:	f003 0304 	and.w	r3, r3, #4
 80080ac:	2b04      	cmp	r3, #4
 80080ae:	d101      	bne.n	80080b4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80080b0:	2301      	movs	r3, #1
 80080b2:	e000      	b.n	80080b6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bc80      	pop	{r7}
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	58000400 	.word	0x58000400

080080c4 <LL_RCC_RF_DisableReset>:
{
 80080c4:	b480      	push	{r7}
 80080c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80080c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80080d4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80080d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80080dc:	bf00      	nop
 80080de:	46bd      	mov	sp, r7
 80080e0:	bc80      	pop	{r7}
 80080e2:	4770      	bx	lr

080080e4 <LL_RCC_IsRFUnderReset>:
{
 80080e4:	b480      	push	{r7}
 80080e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80080e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080f8:	d101      	bne.n	80080fe <LL_RCC_IsRFUnderReset+0x1a>
 80080fa:	2301      	movs	r3, #1
 80080fc:	e000      	b.n	8008100 <LL_RCC_IsRFUnderReset+0x1c>
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	46bd      	mov	sp, r7
 8008104:	bc80      	pop	{r7}
 8008106:	4770      	bx	lr

08008108 <LL_EXTI_EnableIT_32_63>:
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8008110:	4b06      	ldr	r3, [pc, #24]	@ (800812c <LL_EXTI_EnableIT_32_63+0x24>)
 8008112:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8008116:	4905      	ldr	r1, [pc, #20]	@ (800812c <LL_EXTI_EnableIT_32_63+0x24>)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4313      	orrs	r3, r2
 800811c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8008120:	bf00      	nop
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	bc80      	pop	{r7}
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop
 800812c:	58000800 	.word	0x58000800

08008130 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d103      	bne.n	8008146 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	73fb      	strb	r3, [r7, #15]
    return status;
 8008142:	7bfb      	ldrb	r3, [r7, #15]
 8008144:	e052      	b.n	80081ec <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	799b      	ldrb	r3, [r3, #6]
 800814e:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8008150:	7bbb      	ldrb	r3, [r7, #14]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d002      	beq.n	800815c <HAL_SUBGHZ_Init+0x2c>
 8008156:	7bbb      	ldrb	r3, [r7, #14]
 8008158:	2b03      	cmp	r3, #3
 800815a:	d109      	bne.n	8008170 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f7f9 fe7e 	bl	8001e64 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8008168:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800816c:	f7ff ffcc 	bl	8008108 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8008170:	7bbb      	ldrb	r3, [r7, #14]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d126      	bne.n	80081c4 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2202      	movs	r2, #2
 800817a:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 800817c:	f7ff ffa2 	bl	80080c4 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008180:	4b1c      	ldr	r3, [pc, #112]	@ (80081f4 <HAL_SUBGHZ_Init+0xc4>)
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	4613      	mov	r3, r2
 8008186:	00db      	lsls	r3, r3, #3
 8008188:	1a9b      	subs	r3, r3, r2
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	0cdb      	lsrs	r3, r3, #19
 800818e:	2264      	movs	r2, #100	@ 0x64
 8008190:	fb02 f303 	mul.w	r3, r2, r3
 8008194:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d105      	bne.n	80081a8 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	609a      	str	r2, [r3, #8]
        break;
 80081a6:	e007      	b.n	80081b8 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	3b01      	subs	r3, #1
 80081ac:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 80081ae:	f7ff ff99 	bl	80080e4 <LL_RCC_IsRFUnderReset>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1ee      	bne.n	8008196 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80081b8:	f7ff ff34 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80081bc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80081c0:	f7ff ff1c 	bl	8007ffc <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80081c4:	f7ff ff4e 	bl	8008064 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80081c8:	7bfb      	ldrb	r3, [r7, #15]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10a      	bne.n	80081e4 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 fabc 	bl	8008750 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	719a      	strb	r2, [r3, #6]

  return status;
 80081ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}
 80081f4:	20000000 	.word	0x20000000

080081f8 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	607a      	str	r2, [r7, #4]
 8008202:	461a      	mov	r2, r3
 8008204:	460b      	mov	r3, r1
 8008206:	817b      	strh	r3, [r7, #10]
 8008208:	4613      	mov	r3, r2
 800820a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	799b      	ldrb	r3, [r3, #6]
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b01      	cmp	r3, #1
 8008214:	d14a      	bne.n	80082ac <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	795b      	ldrb	r3, [r3, #5]
 800821a:	2b01      	cmp	r3, #1
 800821c:	d101      	bne.n	8008222 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800821e:	2302      	movs	r3, #2
 8008220:	e045      	b.n	80082ae <HAL_SUBGHZ_WriteRegisters+0xb6>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2201      	movs	r2, #1
 8008226:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2202      	movs	r2, #2
 800822c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800822e:	68f8      	ldr	r0, [r7, #12]
 8008230:	f000 fb5c 	bl	80088ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008234:	f7ff ff06 	bl	8008044 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8008238:	210d      	movs	r1, #13
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f000 faa8 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8008240:	897b      	ldrh	r3, [r7, #10]
 8008242:	0a1b      	lsrs	r3, r3, #8
 8008244:	b29b      	uxth	r3, r3
 8008246:	b2db      	uxtb	r3, r3
 8008248:	4619      	mov	r1, r3
 800824a:	68f8      	ldr	r0, [r7, #12]
 800824c:	f000 faa0 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8008250:	897b      	ldrh	r3, [r7, #10]
 8008252:	b2db      	uxtb	r3, r3
 8008254:	4619      	mov	r1, r3
 8008256:	68f8      	ldr	r0, [r7, #12]
 8008258:	f000 fa9a 	bl	8008790 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800825c:	2300      	movs	r3, #0
 800825e:	82bb      	strh	r3, [r7, #20]
 8008260:	e00a      	b.n	8008278 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8008262:	8abb      	ldrh	r3, [r7, #20]
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	4413      	add	r3, r2
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	4619      	mov	r1, r3
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 fa8f 	bl	8008790 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008272:	8abb      	ldrh	r3, [r7, #20]
 8008274:	3301      	adds	r3, #1
 8008276:	82bb      	strh	r3, [r7, #20]
 8008278:	8aba      	ldrh	r2, [r7, #20]
 800827a:	893b      	ldrh	r3, [r7, #8]
 800827c:	429a      	cmp	r2, r3
 800827e:	d3f0      	bcc.n	8008262 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008280:	f7ff fed0 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f000 fb55 	bl	8008934 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d002      	beq.n	8008298 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	75fb      	strb	r3, [r7, #23]
 8008296:	e001      	b.n	800829c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8008298:	2300      	movs	r3, #0
 800829a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2201      	movs	r2, #1
 80082a0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	715a      	strb	r2, [r3, #5]

    return status;
 80082a8:	7dfb      	ldrb	r3, [r7, #23]
 80082aa:	e000      	b.n	80082ae <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80082ac:	2302      	movs	r3, #2
  }
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b088      	sub	sp, #32
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	60f8      	str	r0, [r7, #12]
 80082be:	607a      	str	r2, [r7, #4]
 80082c0:	461a      	mov	r2, r3
 80082c2:	460b      	mov	r3, r1
 80082c4:	817b      	strh	r3, [r7, #10]
 80082c6:	4613      	mov	r3, r2
 80082c8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	799b      	ldrb	r3, [r3, #6]
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d14a      	bne.n	800836e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	795b      	ldrb	r3, [r3, #5]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d101      	bne.n	80082e4 <HAL_SUBGHZ_ReadRegisters+0x2e>
 80082e0:	2302      	movs	r3, #2
 80082e2:	e045      	b.n	8008370 <HAL_SUBGHZ_ReadRegisters+0xba>
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2201      	movs	r2, #1
 80082e8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80082ea:	68f8      	ldr	r0, [r7, #12]
 80082ec:	f000 fafe 	bl	80088ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80082f0:	f7ff fea8 	bl	8008044 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 80082f4:	211d      	movs	r1, #29
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f000 fa4a 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80082fc:	897b      	ldrh	r3, [r7, #10]
 80082fe:	0a1b      	lsrs	r3, r3, #8
 8008300:	b29b      	uxth	r3, r3
 8008302:	b2db      	uxtb	r3, r3
 8008304:	4619      	mov	r1, r3
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f000 fa42 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800830c:	897b      	ldrh	r3, [r7, #10]
 800830e:	b2db      	uxtb	r3, r3
 8008310:	4619      	mov	r1, r3
 8008312:	68f8      	ldr	r0, [r7, #12]
 8008314:	f000 fa3c 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8008318:	2100      	movs	r1, #0
 800831a:	68f8      	ldr	r0, [r7, #12]
 800831c:	f000 fa38 	bl	8008790 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8008320:	2300      	movs	r3, #0
 8008322:	82fb      	strh	r3, [r7, #22]
 8008324:	e009      	b.n	800833a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8008326:	69b9      	ldr	r1, [r7, #24]
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f000 fa87 	bl	800883c <SUBGHZSPI_Receive>
      pData++;
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	3301      	adds	r3, #1
 8008332:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8008334:	8afb      	ldrh	r3, [r7, #22]
 8008336:	3301      	adds	r3, #1
 8008338:	82fb      	strh	r3, [r7, #22]
 800833a:	8afa      	ldrh	r2, [r7, #22]
 800833c:	893b      	ldrh	r3, [r7, #8]
 800833e:	429a      	cmp	r2, r3
 8008340:	d3f1      	bcc.n	8008326 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008342:	f7ff fe6f 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008346:	68f8      	ldr	r0, [r7, #12]
 8008348:	f000 faf4 	bl	8008934 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d002      	beq.n	800835a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	77fb      	strb	r3, [r7, #31]
 8008358:	e001      	b.n	800835e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800835a:	2300      	movs	r3, #0
 800835c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2201      	movs	r2, #1
 8008362:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2200      	movs	r2, #0
 8008368:	715a      	strb	r2, [r3, #5]

    return status;
 800836a:	7ffb      	ldrb	r3, [r7, #31]
 800836c:	e000      	b.n	8008370 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800836e:	2302      	movs	r3, #2
  }
}
 8008370:	4618      	mov	r0, r3
 8008372:	3720      	adds	r7, #32
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b086      	sub	sp, #24
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	607a      	str	r2, [r7, #4]
 8008382:	461a      	mov	r2, r3
 8008384:	460b      	mov	r3, r1
 8008386:	72fb      	strb	r3, [r7, #11]
 8008388:	4613      	mov	r3, r2
 800838a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	799b      	ldrb	r3, [r3, #6]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b01      	cmp	r3, #1
 8008394:	d14a      	bne.n	800842c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	795b      	ldrb	r3, [r3, #5]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d101      	bne.n	80083a2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800839e:	2302      	movs	r3, #2
 80083a0:	e045      	b.n	800842e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2201      	movs	r2, #1
 80083a6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 fa9f 	bl	80088ec <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80083ae:	7afb      	ldrb	r3, [r7, #11]
 80083b0:	2b84      	cmp	r3, #132	@ 0x84
 80083b2:	d002      	beq.n	80083ba <HAL_SUBGHZ_ExecSetCmd+0x42>
 80083b4:	7afb      	ldrb	r3, [r7, #11]
 80083b6:	2b94      	cmp	r3, #148	@ 0x94
 80083b8:	d103      	bne.n	80083c2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2201      	movs	r2, #1
 80083be:	711a      	strb	r2, [r3, #4]
 80083c0:	e002      	b.n	80083c8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80083c8:	f7ff fe3c 	bl	8008044 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80083cc:	7afb      	ldrb	r3, [r7, #11]
 80083ce:	4619      	mov	r1, r3
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f000 f9dd 	bl	8008790 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80083d6:	2300      	movs	r3, #0
 80083d8:	82bb      	strh	r3, [r7, #20]
 80083da:	e00a      	b.n	80083f2 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80083dc:	8abb      	ldrh	r3, [r7, #20]
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	4413      	add	r3, r2
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	4619      	mov	r1, r3
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f000 f9d2 	bl	8008790 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80083ec:	8abb      	ldrh	r3, [r7, #20]
 80083ee:	3301      	adds	r3, #1
 80083f0:	82bb      	strh	r3, [r7, #20]
 80083f2:	8aba      	ldrh	r2, [r7, #20]
 80083f4:	893b      	ldrh	r3, [r7, #8]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d3f0      	bcc.n	80083dc <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80083fa:	f7ff fe13 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 80083fe:	7afb      	ldrb	r3, [r7, #11]
 8008400:	2b84      	cmp	r3, #132	@ 0x84
 8008402:	d002      	beq.n	800840a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f000 fa95 	bl	8008934 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d002      	beq.n	8008418 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	75fb      	strb	r3, [r7, #23]
 8008416:	e001      	b.n	800841c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8008418:	2300      	movs	r3, #0
 800841a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2201      	movs	r2, #1
 8008420:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2200      	movs	r2, #0
 8008426:	715a      	strb	r2, [r3, #5]

    return status;
 8008428:	7dfb      	ldrb	r3, [r7, #23]
 800842a:	e000      	b.n	800842e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800842c:	2302      	movs	r3, #2
  }
}
 800842e:	4618      	mov	r0, r3
 8008430:	3718      	adds	r7, #24
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b088      	sub	sp, #32
 800843a:	af00      	add	r7, sp, #0
 800843c:	60f8      	str	r0, [r7, #12]
 800843e:	607a      	str	r2, [r7, #4]
 8008440:	461a      	mov	r2, r3
 8008442:	460b      	mov	r3, r1
 8008444:	72fb      	strb	r3, [r7, #11]
 8008446:	4613      	mov	r3, r2
 8008448:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	799b      	ldrb	r3, [r3, #6]
 8008452:	b2db      	uxtb	r3, r3
 8008454:	2b01      	cmp	r3, #1
 8008456:	d13d      	bne.n	80084d4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	795b      	ldrb	r3, [r3, #5]
 800845c:	2b01      	cmp	r3, #1
 800845e:	d101      	bne.n	8008464 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8008460:	2302      	movs	r3, #2
 8008462:	e038      	b.n	80084d6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2201      	movs	r2, #1
 8008468:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800846a:	68f8      	ldr	r0, [r7, #12]
 800846c:	f000 fa3e 	bl	80088ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008470:	f7ff fde8 	bl	8008044 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8008474:	7afb      	ldrb	r3, [r7, #11]
 8008476:	4619      	mov	r1, r3
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f000 f989 	bl	8008790 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800847e:	2100      	movs	r1, #0
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f000 f985 	bl	8008790 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8008486:	2300      	movs	r3, #0
 8008488:	82fb      	strh	r3, [r7, #22]
 800848a:	e009      	b.n	80084a0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800848c:	69b9      	ldr	r1, [r7, #24]
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f000 f9d4 	bl	800883c <SUBGHZSPI_Receive>
      pData++;
 8008494:	69bb      	ldr	r3, [r7, #24]
 8008496:	3301      	adds	r3, #1
 8008498:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800849a:	8afb      	ldrh	r3, [r7, #22]
 800849c:	3301      	adds	r3, #1
 800849e:	82fb      	strh	r3, [r7, #22]
 80084a0:	8afa      	ldrh	r2, [r7, #22]
 80084a2:	893b      	ldrh	r3, [r7, #8]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d3f1      	bcc.n	800848c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80084a8:	f7ff fdbc 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80084ac:	68f8      	ldr	r0, [r7, #12]
 80084ae:	f000 fa41 	bl	8008934 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d002      	beq.n	80084c0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	77fb      	strb	r3, [r7, #31]
 80084be:	e001      	b.n	80084c4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80084c0:	2300      	movs	r3, #0
 80084c2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2201      	movs	r2, #1
 80084c8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	715a      	strb	r2, [r3, #5]

    return status;
 80084d0:	7ffb      	ldrb	r3, [r7, #31]
 80084d2:	e000      	b.n	80084d6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80084d4:	2302      	movs	r3, #2
  }
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3720      	adds	r7, #32
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}

080084de <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80084de:	b580      	push	{r7, lr}
 80084e0:	b086      	sub	sp, #24
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	60f8      	str	r0, [r7, #12]
 80084e6:	607a      	str	r2, [r7, #4]
 80084e8:	461a      	mov	r2, r3
 80084ea:	460b      	mov	r3, r1
 80084ec:	72fb      	strb	r3, [r7, #11]
 80084ee:	4613      	mov	r3, r2
 80084f0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	799b      	ldrb	r3, [r3, #6]
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d13e      	bne.n	800857a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	795b      	ldrb	r3, [r3, #5]
 8008500:	2b01      	cmp	r3, #1
 8008502:	d101      	bne.n	8008508 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8008504:	2302      	movs	r3, #2
 8008506:	e039      	b.n	800857c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2201      	movs	r2, #1
 800850c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f000 f9ec 	bl	80088ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008514:	f7ff fd96 	bl	8008044 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8008518:	210e      	movs	r1, #14
 800851a:	68f8      	ldr	r0, [r7, #12]
 800851c:	f000 f938 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8008520:	7afb      	ldrb	r3, [r7, #11]
 8008522:	4619      	mov	r1, r3
 8008524:	68f8      	ldr	r0, [r7, #12]
 8008526:	f000 f933 	bl	8008790 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800852a:	2300      	movs	r3, #0
 800852c:	82bb      	strh	r3, [r7, #20]
 800852e:	e00a      	b.n	8008546 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8008530:	8abb      	ldrh	r3, [r7, #20]
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	4413      	add	r3, r2
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	4619      	mov	r1, r3
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f000 f928 	bl	8008790 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008540:	8abb      	ldrh	r3, [r7, #20]
 8008542:	3301      	adds	r3, #1
 8008544:	82bb      	strh	r3, [r7, #20]
 8008546:	8aba      	ldrh	r2, [r7, #20]
 8008548:	893b      	ldrh	r3, [r7, #8]
 800854a:	429a      	cmp	r2, r3
 800854c:	d3f0      	bcc.n	8008530 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800854e:	f7ff fd69 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f000 f9ee 	bl	8008934 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d002      	beq.n	8008566 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	75fb      	strb	r3, [r7, #23]
 8008564:	e001      	b.n	800856a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8008566:	2300      	movs	r3, #0
 8008568:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2201      	movs	r2, #1
 800856e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	715a      	strb	r2, [r3, #5]

    return status;
 8008576:	7dfb      	ldrb	r3, [r7, #23]
 8008578:	e000      	b.n	800857c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800857a:	2302      	movs	r3, #2
  }
}
 800857c:	4618      	mov	r0, r3
 800857e:	3718      	adds	r7, #24
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b088      	sub	sp, #32
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	607a      	str	r2, [r7, #4]
 800858e:	461a      	mov	r2, r3
 8008590:	460b      	mov	r3, r1
 8008592:	72fb      	strb	r3, [r7, #11]
 8008594:	4613      	mov	r3, r2
 8008596:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	799b      	ldrb	r3, [r3, #6]
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d141      	bne.n	800862a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	795b      	ldrb	r3, [r3, #5]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d101      	bne.n	80085b2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 80085ae:	2302      	movs	r3, #2
 80085b0:	e03c      	b.n	800862c <HAL_SUBGHZ_ReadBuffer+0xa8>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2201      	movs	r2, #1
 80085b6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f000 f997 	bl	80088ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80085be:	f7ff fd41 	bl	8008044 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80085c2:	211e      	movs	r1, #30
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f000 f8e3 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80085ca:	7afb      	ldrb	r3, [r7, #11]
 80085cc:	4619      	mov	r1, r3
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f000 f8de 	bl	8008790 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80085d4:	2100      	movs	r1, #0
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 f8da 	bl	8008790 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80085dc:	2300      	movs	r3, #0
 80085de:	82fb      	strh	r3, [r7, #22]
 80085e0:	e009      	b.n	80085f6 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80085e2:	69b9      	ldr	r1, [r7, #24]
 80085e4:	68f8      	ldr	r0, [r7, #12]
 80085e6:	f000 f929 	bl	800883c <SUBGHZSPI_Receive>
      pData++;
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	3301      	adds	r3, #1
 80085ee:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80085f0:	8afb      	ldrh	r3, [r7, #22]
 80085f2:	3301      	adds	r3, #1
 80085f4:	82fb      	strh	r3, [r7, #22]
 80085f6:	8afa      	ldrh	r2, [r7, #22]
 80085f8:	893b      	ldrh	r3, [r7, #8]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d3f1      	bcc.n	80085e2 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80085fe:	f7ff fd11 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008602:	68f8      	ldr	r0, [r7, #12]
 8008604:	f000 f996 	bl	8008934 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d002      	beq.n	8008616 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	77fb      	strb	r3, [r7, #31]
 8008614:	e001      	b.n	800861a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8008616:	2300      	movs	r3, #0
 8008618:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2201      	movs	r2, #1
 800861e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	715a      	strb	r2, [r3, #5]

    return status;
 8008626:	7ffb      	ldrb	r3, [r7, #31]
 8008628:	e000      	b.n	800862c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800862a:	2302      	movs	r3, #2
  }
}
 800862c:	4618      	mov	r0, r3
 800862e:	3720      	adds	r7, #32
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 800863c:	2300      	movs	r3, #0
 800863e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8008640:	f107 020c 	add.w	r2, r7, #12
 8008644:	2302      	movs	r3, #2
 8008646:	2112      	movs	r1, #18
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f7ff fef4 	bl	8008436 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 800864e:	7b3b      	ldrb	r3, [r7, #12]
 8008650:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8008652:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008656:	021b      	lsls	r3, r3, #8
 8008658:	b21a      	sxth	r2, r3
 800865a:	7b7b      	ldrb	r3, [r7, #13]
 800865c:	b21b      	sxth	r3, r3
 800865e:	4313      	orrs	r3, r2
 8008660:	b21b      	sxth	r3, r3
 8008662:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8008664:	f107 020c 	add.w	r2, r7, #12
 8008668:	2302      	movs	r3, #2
 800866a:	2102      	movs	r1, #2
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f7ff fe83 	bl	8008378 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8008672:	89fb      	ldrh	r3, [r7, #14]
 8008674:	f003 0301 	and.w	r3, r3, #1
 8008678:	2b00      	cmp	r3, #0
 800867a:	d002      	beq.n	8008682 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f015 fb03 	bl	801dc88 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8008682:	89fb      	ldrh	r3, [r7, #14]
 8008684:	085b      	lsrs	r3, r3, #1
 8008686:	f003 0301 	and.w	r3, r3, #1
 800868a:	2b00      	cmp	r3, #0
 800868c:	d008      	beq.n	80086a0 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 800868e:	89fb      	ldrh	r3, [r7, #14]
 8008690:	099b      	lsrs	r3, r3, #6
 8008692:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8008696:	2b00      	cmp	r3, #0
 8008698:	d102      	bne.n	80086a0 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f015 fb02 	bl	801dca4 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80086a0:	89fb      	ldrh	r3, [r7, #14]
 80086a2:	089b      	lsrs	r3, r3, #2
 80086a4:	f003 0301 	and.w	r3, r3, #1
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d002      	beq.n	80086b2 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f015 fb51 	bl	801dd54 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80086b2:	89fb      	ldrh	r3, [r7, #14]
 80086b4:	08db      	lsrs	r3, r3, #3
 80086b6:	f003 0301 	and.w	r3, r3, #1
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d002      	beq.n	80086c4 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f015 fb56 	bl	801dd70 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80086c4:	89fb      	ldrh	r3, [r7, #14]
 80086c6:	091b      	lsrs	r3, r3, #4
 80086c8:	f003 0301 	and.w	r3, r3, #1
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d002      	beq.n	80086d6 <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f015 fb5b 	bl	801dd8c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80086d6:	89fb      	ldrh	r3, [r7, #14]
 80086d8:	095b      	lsrs	r3, r3, #5
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d002      	beq.n	80086e8 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f015 fb28 	bl	801dd38 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80086e8:	89fb      	ldrh	r3, [r7, #14]
 80086ea:	099b      	lsrs	r3, r3, #6
 80086ec:	f003 0301 	and.w	r3, r3, #1
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d002      	beq.n	80086fa <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f015 fae3 	bl	801dcc0 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80086fa:	89fb      	ldrh	r3, [r7, #14]
 80086fc:	09db      	lsrs	r3, r3, #7
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	2b00      	cmp	r3, #0
 8008704:	d00e      	beq.n	8008724 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8008706:	89fb      	ldrh	r3, [r7, #14]
 8008708:	0a1b      	lsrs	r3, r3, #8
 800870a:	f003 0301 	and.w	r3, r3, #1
 800870e:	2b00      	cmp	r3, #0
 8008710:	d004      	beq.n	800871c <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8008712:	2101      	movs	r1, #1
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f015 fae1 	bl	801dcdc <HAL_SUBGHZ_CADStatusCallback>
 800871a:	e003      	b.n	8008724 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800871c:	2100      	movs	r1, #0
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f015 fadc 	bl	801dcdc <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8008724:	89fb      	ldrh	r3, [r7, #14]
 8008726:	0a5b      	lsrs	r3, r3, #9
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	d002      	beq.n	8008736 <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f015 faf1 	bl	801dd18 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8008736:	89fb      	ldrh	r3, [r7, #14]
 8008738:	0b9b      	lsrs	r3, r3, #14
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	2b00      	cmp	r3, #0
 8008740:	d002      	beq.n	8008748 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f015 fb30 	bl	801dda8 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8008748:	bf00      	nop
 800874a:	3710      	adds	r7, #16
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008758:	4b0c      	ldr	r3, [pc, #48]	@ (800878c <SUBGHZSPI_Init+0x3c>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a0b      	ldr	r2, [pc, #44]	@ (800878c <SUBGHZSPI_Init+0x3c>)
 800875e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008762:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8008764:	4a09      	ldr	r2, [pc, #36]	@ (800878c <SUBGHZSPI_Init+0x3c>)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 800876c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800876e:	4b07      	ldr	r3, [pc, #28]	@ (800878c <SUBGHZSPI_Init+0x3c>)
 8008770:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8008774:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008776:	4b05      	ldr	r3, [pc, #20]	@ (800878c <SUBGHZSPI_Init+0x3c>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a04      	ldr	r2, [pc, #16]	@ (800878c <SUBGHZSPI_Init+0x3c>)
 800877c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008780:	6013      	str	r3, [r2, #0]
}
 8008782:	bf00      	nop
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	bc80      	pop	{r7}
 800878a:	4770      	bx	lr
 800878c:	58010000 	.word	0x58010000

08008790 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	460b      	mov	r3, r1
 800879a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800879c:	2300      	movs	r3, #0
 800879e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80087a0:	4b23      	ldr	r3, [pc, #140]	@ (8008830 <SUBGHZSPI_Transmit+0xa0>)
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	4613      	mov	r3, r2
 80087a6:	00db      	lsls	r3, r3, #3
 80087a8:	1a9b      	subs	r3, r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	0cdb      	lsrs	r3, r3, #19
 80087ae:	2264      	movs	r2, #100	@ 0x64
 80087b0:	fb02 f303 	mul.w	r3, r2, r3
 80087b4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d105      	bne.n	80087c8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	609a      	str	r2, [r3, #8]
      break;
 80087c6:	e008      	b.n	80087da <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	3b01      	subs	r3, #1
 80087cc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80087ce:	4b19      	ldr	r3, [pc, #100]	@ (8008834 <SUBGHZSPI_Transmit+0xa4>)
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	f003 0302 	and.w	r3, r3, #2
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d1ed      	bne.n	80087b6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80087da:	4b17      	ldr	r3, [pc, #92]	@ (8008838 <SUBGHZSPI_Transmit+0xa8>)
 80087dc:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	78fa      	ldrb	r2, [r7, #3]
 80087e2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80087e4:	4b12      	ldr	r3, [pc, #72]	@ (8008830 <SUBGHZSPI_Transmit+0xa0>)
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	4613      	mov	r3, r2
 80087ea:	00db      	lsls	r3, r3, #3
 80087ec:	1a9b      	subs	r3, r3, r2
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	0cdb      	lsrs	r3, r3, #19
 80087f2:	2264      	movs	r2, #100	@ 0x64
 80087f4:	fb02 f303 	mul.w	r3, r2, r3
 80087f8:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d105      	bne.n	800880c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8008800:	2301      	movs	r3, #1
 8008802:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	609a      	str	r2, [r3, #8]
      break;
 800880a:	e008      	b.n	800881e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	3b01      	subs	r3, #1
 8008810:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008812:	4b08      	ldr	r3, [pc, #32]	@ (8008834 <SUBGHZSPI_Transmit+0xa4>)
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	f003 0301 	and.w	r3, r3, #1
 800881a:	2b01      	cmp	r3, #1
 800881c:	d1ed      	bne.n	80087fa <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800881e:	4b05      	ldr	r3, [pc, #20]	@ (8008834 <SUBGHZSPI_Transmit+0xa4>)
 8008820:	68db      	ldr	r3, [r3, #12]

  return status;
 8008822:	7dfb      	ldrb	r3, [r7, #23]
}
 8008824:	4618      	mov	r0, r3
 8008826:	371c      	adds	r7, #28
 8008828:	46bd      	mov	sp, r7
 800882a:	bc80      	pop	{r7}
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	20000000 	.word	0x20000000
 8008834:	58010000 	.word	0x58010000
 8008838:	5801000c 	.word	0x5801000c

0800883c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800883c:	b480      	push	{r7}
 800883e:	b087      	sub	sp, #28
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008846:	2300      	movs	r3, #0
 8008848:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800884a:	4b25      	ldr	r3, [pc, #148]	@ (80088e0 <SUBGHZSPI_Receive+0xa4>)
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	4613      	mov	r3, r2
 8008850:	00db      	lsls	r3, r3, #3
 8008852:	1a9b      	subs	r3, r3, r2
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	0cdb      	lsrs	r3, r3, #19
 8008858:	2264      	movs	r2, #100	@ 0x64
 800885a:	fb02 f303 	mul.w	r3, r2, r3
 800885e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d105      	bne.n	8008872 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2201      	movs	r2, #1
 800886e:	609a      	str	r2, [r3, #8]
      break;
 8008870:	e008      	b.n	8008884 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	3b01      	subs	r3, #1
 8008876:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008878:	4b1a      	ldr	r3, [pc, #104]	@ (80088e4 <SUBGHZSPI_Receive+0xa8>)
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	f003 0302 	and.w	r3, r3, #2
 8008880:	2b02      	cmp	r3, #2
 8008882:	d1ed      	bne.n	8008860 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008884:	4b18      	ldr	r3, [pc, #96]	@ (80088e8 <SUBGHZSPI_Receive+0xac>)
 8008886:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	22ff      	movs	r2, #255	@ 0xff
 800888c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800888e:	4b14      	ldr	r3, [pc, #80]	@ (80088e0 <SUBGHZSPI_Receive+0xa4>)
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	4613      	mov	r3, r2
 8008894:	00db      	lsls	r3, r3, #3
 8008896:	1a9b      	subs	r3, r3, r2
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	0cdb      	lsrs	r3, r3, #19
 800889c:	2264      	movs	r2, #100	@ 0x64
 800889e:	fb02 f303 	mul.w	r3, r2, r3
 80088a2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d105      	bne.n	80088b6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	609a      	str	r2, [r3, #8]
      break;
 80088b4:	e008      	b.n	80088c8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	3b01      	subs	r3, #1
 80088ba:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80088bc:	4b09      	ldr	r3, [pc, #36]	@ (80088e4 <SUBGHZSPI_Receive+0xa8>)
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	f003 0301 	and.w	r3, r3, #1
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d1ed      	bne.n	80088a4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80088c8:	4b06      	ldr	r3, [pc, #24]	@ (80088e4 <SUBGHZSPI_Receive+0xa8>)
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	b2da      	uxtb	r2, r3
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	701a      	strb	r2, [r3, #0]

  return status;
 80088d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	371c      	adds	r7, #28
 80088d8:	46bd      	mov	sp, r7
 80088da:	bc80      	pop	{r7}
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	20000000 	.word	0x20000000
 80088e4:	58010000 	.word	0x58010000
 80088e8:	5801000c 	.word	0x5801000c

080088ec <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	791b      	ldrb	r3, [r3, #4]
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d111      	bne.n	8008920 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80088fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008930 <SUBGHZ_CheckDeviceReady+0x44>)
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	4613      	mov	r3, r2
 8008902:	005b      	lsls	r3, r3, #1
 8008904:	4413      	add	r3, r2
 8008906:	00db      	lsls	r3, r3, #3
 8008908:	0c1b      	lsrs	r3, r3, #16
 800890a:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800890c:	f7ff fb9a 	bl	8008044 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	3b01      	subs	r3, #1
 8008914:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1f9      	bne.n	8008910 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800891c:	f7ff fb82 	bl	8008024 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 f807 	bl	8008934 <SUBGHZ_WaitOnBusy>
 8008926:	4603      	mov	r3, r0
}
 8008928:	4618      	mov	r0, r3
 800892a:	3710      	adds	r7, #16
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}
 8008930:	20000000 	.word	0x20000000

08008934 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b086      	sub	sp, #24
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800893c:	2300      	movs	r3, #0
 800893e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8008940:	4b12      	ldr	r3, [pc, #72]	@ (800898c <SUBGHZ_WaitOnBusy+0x58>)
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	4613      	mov	r3, r2
 8008946:	005b      	lsls	r3, r3, #1
 8008948:	4413      	add	r3, r2
 800894a:	00db      	lsls	r3, r3, #3
 800894c:	0d1b      	lsrs	r3, r3, #20
 800894e:	2264      	movs	r2, #100	@ 0x64
 8008950:	fb02 f303 	mul.w	r3, r2, r3
 8008954:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8008956:	f7ff fba3 	bl	80080a0 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800895a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d105      	bne.n	800896e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2202      	movs	r2, #2
 800896a:	609a      	str	r2, [r3, #8]
      break;
 800896c:	e009      	b.n	8008982 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	3b01      	subs	r3, #1
 8008972:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8008974:	f7ff fb82 	bl	800807c <LL_PWR_IsActiveFlag_RFBUSYS>
 8008978:	4602      	mov	r2, r0
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	4013      	ands	r3, r2
 800897e:	2b01      	cmp	r3, #1
 8008980:	d0e9      	beq.n	8008956 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8008982:	7dfb      	ldrb	r3, [r7, #23]
}
 8008984:	4618      	mov	r0, r3
 8008986:	3718      	adds	r7, #24
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}
 800898c:	20000000 	.word	0x20000000

08008990 <LL_RCC_GetUSARTClockSource>:
{
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800899c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	401a      	ands	r2, r3
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	041b      	lsls	r3, r3, #16
 80089a8:	4313      	orrs	r3, r2
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	370c      	adds	r7, #12
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bc80      	pop	{r7}
 80089b2:	4770      	bx	lr

080089b4 <LL_RCC_GetLPUARTClockSource>:
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80089bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4013      	ands	r3, r2
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bc80      	pop	{r7}
 80089d0:	4770      	bx	lr

080089d2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089d2:	b580      	push	{r7, lr}
 80089d4:	b082      	sub	sp, #8
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d101      	bne.n	80089e4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	e042      	b.n	8008a6a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d106      	bne.n	80089fc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7fa f810 	bl	8002a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2224      	movs	r2, #36	@ 0x24
 8008a00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f022 0201 	bic.w	r2, r2, #1
 8008a12:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d002      	beq.n	8008a22 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 feab 	bl	8009778 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fc34 	bl	8009290 <UART_SetConfig>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d101      	bne.n	8008a32 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e01b      	b.n	8008a6a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	685a      	ldr	r2, [r3, #4]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a40:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	689a      	ldr	r2, [r3, #8]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008a50:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f042 0201 	orr.w	r2, r2, #1
 8008a60:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 ff29 	bl	80098ba <UART_CheckIdleState>
 8008a68:	4603      	mov	r3, r0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3708      	adds	r7, #8
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
	...

08008a74 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b08a      	sub	sp, #40	@ 0x28
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	4613      	mov	r3, r2
 8008a80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a88:	2b20      	cmp	r3, #32
 8008a8a:	d137      	bne.n	8008afc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d002      	beq.n	8008a98 <HAL_UART_Receive_IT+0x24>
 8008a92:	88fb      	ldrh	r3, [r7, #6]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d101      	bne.n	8008a9c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e030      	b.n	8008afe <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a18      	ldr	r2, [pc, #96]	@ (8008b08 <HAL_UART_Receive_IT+0x94>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d01f      	beq.n	8008aec <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d018      	beq.n	8008aec <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	e853 3f00 	ldrex	r3, [r3]
 8008ac6:	613b      	str	r3, [r7, #16]
   return(result);
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008ace:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad8:	623b      	str	r3, [r7, #32]
 8008ada:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008adc:	69f9      	ldr	r1, [r7, #28]
 8008ade:	6a3a      	ldr	r2, [r7, #32]
 8008ae0:	e841 2300 	strex	r3, r2, [r1]
 8008ae4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1e6      	bne.n	8008aba <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008aec:	88fb      	ldrh	r3, [r7, #6]
 8008aee:	461a      	mov	r2, r3
 8008af0:	68b9      	ldr	r1, [r7, #8]
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f000 fffe 	bl	8009af4 <UART_Start_Receive_IT>
 8008af8:	4603      	mov	r3, r0
 8008afa:	e000      	b.n	8008afe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008afc:	2302      	movs	r3, #2
  }
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3728      	adds	r7, #40	@ 0x28
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	40008000 	.word	0x40008000

08008b0c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b08a      	sub	sp, #40	@ 0x28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	60b9      	str	r1, [r7, #8]
 8008b16:	4613      	mov	r3, r2
 8008b18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b20:	2b20      	cmp	r3, #32
 8008b22:	d167      	bne.n	8008bf4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d002      	beq.n	8008b30 <HAL_UART_Transmit_DMA+0x24>
 8008b2a:	88fb      	ldrh	r3, [r7, #6]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	e060      	b.n	8008bf6 <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	68ba      	ldr	r2, [r7, #8]
 8008b38:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	88fa      	ldrh	r2, [r7, #6]
 8008b3e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	88fa      	ldrh	r2, [r7, #6]
 8008b46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2221      	movs	r2, #33	@ 0x21
 8008b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d028      	beq.n	8008bb4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b66:	4a26      	ldr	r2, [pc, #152]	@ (8008c00 <HAL_UART_Transmit_DMA+0xf4>)
 8008b68:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b6e:	4a25      	ldr	r2, [pc, #148]	@ (8008c04 <HAL_UART_Transmit_DMA+0xf8>)
 8008b70:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b76:	4a24      	ldr	r2, [pc, #144]	@ (8008c08 <HAL_UART_Transmit_DMA+0xfc>)
 8008b78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b7e:	2200      	movs	r2, #0
 8008b80:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	3328      	adds	r3, #40	@ 0x28
 8008b92:	461a      	mov	r2, r3
 8008b94:	88fb      	ldrh	r3, [r7, #6]
 8008b96:	f7fb fd89 	bl	80046ac <HAL_DMA_Start_IT>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d009      	beq.n	8008bb4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2210      	movs	r2, #16
 8008ba4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2220      	movs	r2, #32
 8008bac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	e020      	b.n	8008bf6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	2240      	movs	r2, #64	@ 0x40
 8008bba:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	3308      	adds	r3, #8
 8008bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	e853 3f00 	ldrex	r3, [r3]
 8008bca:	613b      	str	r3, [r7, #16]
   return(result);
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	3308      	adds	r3, #8
 8008bda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bdc:	623a      	str	r2, [r7, #32]
 8008bde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be0:	69f9      	ldr	r1, [r7, #28]
 8008be2:	6a3a      	ldr	r2, [r7, #32]
 8008be4:	e841 2300 	strex	r3, r2, [r1]
 8008be8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bea:	69bb      	ldr	r3, [r7, #24]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d1e5      	bne.n	8008bbc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	e000      	b.n	8008bf6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008bf4:	2302      	movs	r3, #2
  }
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3728      	adds	r7, #40	@ 0x28
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	08009e7f 	.word	0x08009e7f
 8008c04:	08009f19 	.word	0x08009f19
 8008c08:	08009f35 	.word	0x08009f35

08008c0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b0ba      	sub	sp, #232	@ 0xe8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	69db      	ldr	r3, [r3, #28]
 8008c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008c32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008c36:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008c40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d11b      	bne.n	8008c80 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c4c:	f003 0320 	and.w	r3, r3, #32
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d015      	beq.n	8008c80 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c58:	f003 0320 	and.w	r3, r3, #32
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d105      	bne.n	8008c6c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d009      	beq.n	8008c80 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f000 82e3 	beq.w	800923c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	4798      	blx	r3
      }
      return;
 8008c7e:	e2dd      	b.n	800923c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f000 8123 	beq.w	8008ed0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008c8a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c8e:	4b8d      	ldr	r3, [pc, #564]	@ (8008ec4 <HAL_UART_IRQHandler+0x2b8>)
 8008c90:	4013      	ands	r3, r2
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d106      	bne.n	8008ca4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008c96:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c9a:	4b8b      	ldr	r3, [pc, #556]	@ (8008ec8 <HAL_UART_IRQHandler+0x2bc>)
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	f000 8116 	beq.w	8008ed0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ca8:	f003 0301 	and.w	r3, r3, #1
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d011      	beq.n	8008cd4 <HAL_UART_IRQHandler+0xc8>
 8008cb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d00b      	beq.n	8008cd4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cca:	f043 0201 	orr.w	r2, r3, #1
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd8:	f003 0302 	and.w	r3, r3, #2
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d011      	beq.n	8008d04 <HAL_UART_IRQHandler+0xf8>
 8008ce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ce4:	f003 0301 	and.w	r3, r3, #1
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00b      	beq.n	8008d04 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2202      	movs	r2, #2
 8008cf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cfa:	f043 0204 	orr.w	r2, r3, #4
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d08:	f003 0304 	and.w	r3, r3, #4
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d011      	beq.n	8008d34 <HAL_UART_IRQHandler+0x128>
 8008d10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d14:	f003 0301 	and.w	r3, r3, #1
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00b      	beq.n	8008d34 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2204      	movs	r2, #4
 8008d22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d2a:	f043 0202 	orr.w	r2, r3, #2
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d38:	f003 0308 	and.w	r3, r3, #8
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d017      	beq.n	8008d70 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d44:	f003 0320 	and.w	r3, r3, #32
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d105      	bne.n	8008d58 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008d4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008d50:	4b5c      	ldr	r3, [pc, #368]	@ (8008ec4 <HAL_UART_IRQHandler+0x2b8>)
 8008d52:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d00b      	beq.n	8008d70 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2208      	movs	r2, #8
 8008d5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d66:	f043 0208 	orr.w	r2, r3, #8
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d012      	beq.n	8008da2 <HAL_UART_IRQHandler+0x196>
 8008d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d00c      	beq.n	8008da2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d98:	f043 0220 	orr.w	r2, r3, #32
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	f000 8249 	beq.w	8009240 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008db2:	f003 0320 	and.w	r3, r3, #32
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d013      	beq.n	8008de2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dbe:	f003 0320 	and.w	r3, r3, #32
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d105      	bne.n	8008dd2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008dc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d007      	beq.n	8008de2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d003      	beq.n	8008de2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008de8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df6:	2b40      	cmp	r3, #64	@ 0x40
 8008df8:	d005      	beq.n	8008e06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008dfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008dfe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d054      	beq.n	8008eb0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 ffd4 	bl	8009db4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	689b      	ldr	r3, [r3, #8]
 8008e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e16:	2b40      	cmp	r3, #64	@ 0x40
 8008e18:	d146      	bne.n	8008ea8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	3308      	adds	r3, #8
 8008e20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008e28:	e853 3f00 	ldrex	r3, [r3]
 8008e2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008e30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	3308      	adds	r3, #8
 8008e42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008e46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008e52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008e56:	e841 2300 	strex	r3, r2, [r1]
 8008e5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008e5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1d9      	bne.n	8008e1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d017      	beq.n	8008ea0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e76:	4a15      	ldr	r2, [pc, #84]	@ (8008ecc <HAL_UART_IRQHandler+0x2c0>)
 8008e78:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7fb fcef 	bl	8004864 <HAL_DMA_Abort_IT>
 8008e86:	4603      	mov	r3, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d019      	beq.n	8008ec0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008e9a:	4610      	mov	r0, r2
 8008e9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e9e:	e00f      	b.n	8008ec0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f000 f9e0 	bl	8009266 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ea6:	e00b      	b.n	8008ec0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 f9dc 	bl	8009266 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008eae:	e007      	b.n	8008ec0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 f9d8 	bl	8009266 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008ebe:	e1bf      	b.n	8009240 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ec0:	bf00      	nop
    return;
 8008ec2:	e1bd      	b.n	8009240 <HAL_UART_IRQHandler+0x634>
 8008ec4:	10000001 	.word	0x10000001
 8008ec8:	04000120 	.word	0x04000120
 8008ecc:	08009fb5 	.word	0x08009fb5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	f040 8153 	bne.w	8009180 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ede:	f003 0310 	and.w	r3, r3, #16
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f000 814c 	beq.w	8009180 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008eec:	f003 0310 	and.w	r3, r3, #16
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	f000 8145 	beq.w	8009180 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	2210      	movs	r2, #16
 8008efc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f08:	2b40      	cmp	r3, #64	@ 0x40
 8008f0a:	f040 80bb 	bne.w	8009084 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008f1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f000 818f 	beq.w	8009244 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f30:	429a      	cmp	r2, r3
 8008f32:	f080 8187 	bcs.w	8009244 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f003 0320 	and.w	r3, r3, #32
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f040 8087 	bne.w	8009062 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f60:	e853 3f00 	ldrex	r3, [r3]
 8008f64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008f68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	461a      	mov	r2, r3
 8008f7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008f7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f82:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f86:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008f8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008f96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1da      	bne.n	8008f54 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	3308      	adds	r3, #8
 8008fa4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008fa8:	e853 3f00 	ldrex	r3, [r3]
 8008fac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008fae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008fb0:	f023 0301 	bic.w	r3, r3, #1
 8008fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	3308      	adds	r3, #8
 8008fbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008fc2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008fc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008fca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008fce:	e841 2300 	strex	r3, r2, [r1]
 8008fd2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008fd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d1e1      	bne.n	8008f9e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	3308      	adds	r3, #8
 8008fe0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008fe4:	e853 3f00 	ldrex	r3, [r3]
 8008fe8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008fea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ff0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3308      	adds	r3, #8
 8008ffa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008ffe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009000:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009002:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009004:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009006:	e841 2300 	strex	r3, r2, [r1]
 800900a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800900c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800900e:	2b00      	cmp	r3, #0
 8009010:	d1e3      	bne.n	8008fda <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2220      	movs	r2, #32
 8009016:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009028:	e853 3f00 	ldrex	r3, [r3]
 800902c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800902e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009030:	f023 0310 	bic.w	r3, r3, #16
 8009034:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	461a      	mov	r2, r3
 800903e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009042:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009044:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009046:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009048:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800904a:	e841 2300 	strex	r3, r2, [r1]
 800904e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1e4      	bne.n	8009020 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800905c:	4618      	mov	r0, r3
 800905e:	f7fb fba3 	bl	80047a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2202      	movs	r2, #2
 8009066:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009074:	b29b      	uxth	r3, r3
 8009076:	1ad3      	subs	r3, r2, r3
 8009078:	b29b      	uxth	r3, r3
 800907a:	4619      	mov	r1, r3
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f8fb 	bl	8009278 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009082:	e0df      	b.n	8009244 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009090:	b29b      	uxth	r3, r3
 8009092:	1ad3      	subs	r3, r2, r3
 8009094:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800909e:	b29b      	uxth	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f000 80d1 	beq.w	8009248 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80090a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 80cc 	beq.w	8009248 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b8:	e853 3f00 	ldrex	r3, [r3]
 80090bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80090be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	461a      	mov	r2, r3
 80090ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80090d4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090da:	e841 2300 	strex	r3, r2, [r1]
 80090de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d1e4      	bne.n	80090b0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	3308      	adds	r3, #8
 80090ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f0:	e853 3f00 	ldrex	r3, [r3]
 80090f4:	623b      	str	r3, [r7, #32]
   return(result);
 80090f6:	6a3b      	ldr	r3, [r7, #32]
 80090f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090fc:	f023 0301 	bic.w	r3, r3, #1
 8009100:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	3308      	adds	r3, #8
 800910a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800910e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009110:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009112:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009114:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009116:	e841 2300 	strex	r3, r2, [r1]
 800911a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800911c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800911e:	2b00      	cmp	r3, #0
 8009120:	d1e1      	bne.n	80090e6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2220      	movs	r2, #32
 8009126:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	e853 3f00 	ldrex	r3, [r3]
 8009142:	60fb      	str	r3, [r7, #12]
   return(result);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f023 0310 	bic.w	r3, r3, #16
 800914a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	461a      	mov	r2, r3
 8009154:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009158:	61fb      	str	r3, [r7, #28]
 800915a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915c:	69b9      	ldr	r1, [r7, #24]
 800915e:	69fa      	ldr	r2, [r7, #28]
 8009160:	e841 2300 	strex	r3, r2, [r1]
 8009164:	617b      	str	r3, [r7, #20]
   return(result);
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1e4      	bne.n	8009136 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2202      	movs	r2, #2
 8009170:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009172:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009176:	4619      	mov	r1, r3
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f87d 	bl	8009278 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800917e:	e063      	b.n	8009248 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009184:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009188:	2b00      	cmp	r3, #0
 800918a:	d00e      	beq.n	80091aa <HAL_UART_IRQHandler+0x59e>
 800918c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009190:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009194:	2b00      	cmp	r3, #0
 8009196:	d008      	beq.n	80091aa <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80091a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f001 fc64 	bl	800aa70 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091a8:	e051      	b.n	800924e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80091aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d014      	beq.n	80091e0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80091b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d105      	bne.n	80091ce <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80091c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d008      	beq.n	80091e0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d03a      	beq.n	800924c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	4798      	blx	r3
    }
    return;
 80091de:	e035      	b.n	800924c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80091e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d009      	beq.n	8009200 <HAL_UART_IRQHandler+0x5f4>
 80091ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d003      	beq.n	8009200 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fef1 	bl	8009fe0 <UART_EndTransmit_IT>
    return;
 80091fe:	e026      	b.n	800924e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009204:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009208:	2b00      	cmp	r3, #0
 800920a:	d009      	beq.n	8009220 <HAL_UART_IRQHandler+0x614>
 800920c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009210:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009214:	2b00      	cmp	r3, #0
 8009216:	d003      	beq.n	8009220 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f001 fc3b 	bl	800aa94 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800921e:	e016      	b.n	800924e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009224:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009228:	2b00      	cmp	r3, #0
 800922a:	d010      	beq.n	800924e <HAL_UART_IRQHandler+0x642>
 800922c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009230:	2b00      	cmp	r3, #0
 8009232:	da0c      	bge.n	800924e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f001 fc24 	bl	800aa82 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800923a:	e008      	b.n	800924e <HAL_UART_IRQHandler+0x642>
      return;
 800923c:	bf00      	nop
 800923e:	e006      	b.n	800924e <HAL_UART_IRQHandler+0x642>
    return;
 8009240:	bf00      	nop
 8009242:	e004      	b.n	800924e <HAL_UART_IRQHandler+0x642>
      return;
 8009244:	bf00      	nop
 8009246:	e002      	b.n	800924e <HAL_UART_IRQHandler+0x642>
      return;
 8009248:	bf00      	nop
 800924a:	e000      	b.n	800924e <HAL_UART_IRQHandler+0x642>
    return;
 800924c:	bf00      	nop
  }
}
 800924e:	37e8      	adds	r7, #232	@ 0xe8
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800925c:	bf00      	nop
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	bc80      	pop	{r7}
 8009264:	4770      	bx	lr

08009266 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009266:	b480      	push	{r7}
 8009268:	b083      	sub	sp, #12
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800926e:	bf00      	nop
 8009270:	370c      	adds	r7, #12
 8009272:	46bd      	mov	sp, r7
 8009274:	bc80      	pop	{r7}
 8009276:	4770      	bx	lr

08009278 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	460b      	mov	r3, r1
 8009282:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009284:	bf00      	nop
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	bc80      	pop	{r7}
 800928c:	4770      	bx	lr
	...

08009290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009294:	b08c      	sub	sp, #48	@ 0x30
 8009296:	af00      	add	r7, sp, #0
 8009298:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800929a:	2300      	movs	r3, #0
 800929c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	689a      	ldr	r2, [r3, #8]
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	691b      	ldr	r3, [r3, #16]
 80092a8:	431a      	orrs	r2, r3
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	695b      	ldr	r3, [r3, #20]
 80092ae:	431a      	orrs	r2, r3
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	69db      	ldr	r3, [r3, #28]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	681a      	ldr	r2, [r3, #0]
 80092be:	4b94      	ldr	r3, [pc, #592]	@ (8009510 <UART_SetConfig+0x280>)
 80092c0:	4013      	ands	r3, r2
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	6812      	ldr	r2, [r2, #0]
 80092c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092c8:	430b      	orrs	r3, r1
 80092ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	68da      	ldr	r2, [r3, #12]
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	430a      	orrs	r2, r1
 80092e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	699b      	ldr	r3, [r3, #24]
 80092e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a89      	ldr	r2, [pc, #548]	@ (8009514 <UART_SetConfig+0x284>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d004      	beq.n	80092fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	6a1b      	ldr	r3, [r3, #32]
 80092f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092f8:	4313      	orrs	r3, r2
 80092fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009306:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800930a:	697a      	ldr	r2, [r7, #20]
 800930c:	6812      	ldr	r2, [r2, #0]
 800930e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009310:	430b      	orrs	r3, r1
 8009312:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931a:	f023 010f 	bic.w	r1, r3, #15
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	430a      	orrs	r2, r1
 8009328:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a7a      	ldr	r2, [pc, #488]	@ (8009518 <UART_SetConfig+0x288>)
 8009330:	4293      	cmp	r3, r2
 8009332:	d127      	bne.n	8009384 <UART_SetConfig+0xf4>
 8009334:	2003      	movs	r0, #3
 8009336:	f7ff fb2b 	bl	8008990 <LL_RCC_GetUSARTClockSource>
 800933a:	4603      	mov	r3, r0
 800933c:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8009340:	2b03      	cmp	r3, #3
 8009342:	d81b      	bhi.n	800937c <UART_SetConfig+0xec>
 8009344:	a201      	add	r2, pc, #4	@ (adr r2, 800934c <UART_SetConfig+0xbc>)
 8009346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800934a:	bf00      	nop
 800934c:	0800935d 	.word	0x0800935d
 8009350:	0800936d 	.word	0x0800936d
 8009354:	08009365 	.word	0x08009365
 8009358:	08009375 	.word	0x08009375
 800935c:	2301      	movs	r3, #1
 800935e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009362:	e080      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009364:	2302      	movs	r3, #2
 8009366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800936a:	e07c      	b.n	8009466 <UART_SetConfig+0x1d6>
 800936c:	2304      	movs	r3, #4
 800936e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009372:	e078      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009374:	2308      	movs	r3, #8
 8009376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800937a:	e074      	b.n	8009466 <UART_SetConfig+0x1d6>
 800937c:	2310      	movs	r3, #16
 800937e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009382:	e070      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	4a64      	ldr	r2, [pc, #400]	@ (800951c <UART_SetConfig+0x28c>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d138      	bne.n	8009400 <UART_SetConfig+0x170>
 800938e:	200c      	movs	r0, #12
 8009390:	f7ff fafe 	bl	8008990 <LL_RCC_GetUSARTClockSource>
 8009394:	4603      	mov	r3, r0
 8009396:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 800939a:	2b0c      	cmp	r3, #12
 800939c:	d82c      	bhi.n	80093f8 <UART_SetConfig+0x168>
 800939e:	a201      	add	r2, pc, #4	@ (adr r2, 80093a4 <UART_SetConfig+0x114>)
 80093a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a4:	080093d9 	.word	0x080093d9
 80093a8:	080093f9 	.word	0x080093f9
 80093ac:	080093f9 	.word	0x080093f9
 80093b0:	080093f9 	.word	0x080093f9
 80093b4:	080093e9 	.word	0x080093e9
 80093b8:	080093f9 	.word	0x080093f9
 80093bc:	080093f9 	.word	0x080093f9
 80093c0:	080093f9 	.word	0x080093f9
 80093c4:	080093e1 	.word	0x080093e1
 80093c8:	080093f9 	.word	0x080093f9
 80093cc:	080093f9 	.word	0x080093f9
 80093d0:	080093f9 	.word	0x080093f9
 80093d4:	080093f1 	.word	0x080093f1
 80093d8:	2300      	movs	r3, #0
 80093da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093de:	e042      	b.n	8009466 <UART_SetConfig+0x1d6>
 80093e0:	2302      	movs	r3, #2
 80093e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093e6:	e03e      	b.n	8009466 <UART_SetConfig+0x1d6>
 80093e8:	2304      	movs	r3, #4
 80093ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ee:	e03a      	b.n	8009466 <UART_SetConfig+0x1d6>
 80093f0:	2308      	movs	r3, #8
 80093f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093f6:	e036      	b.n	8009466 <UART_SetConfig+0x1d6>
 80093f8:	2310      	movs	r3, #16
 80093fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093fe:	e032      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a43      	ldr	r2, [pc, #268]	@ (8009514 <UART_SetConfig+0x284>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d12a      	bne.n	8009460 <UART_SetConfig+0x1d0>
 800940a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800940e:	f7ff fad1 	bl	80089b4 <LL_RCC_GetLPUARTClockSource>
 8009412:	4603      	mov	r3, r0
 8009414:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009418:	d01a      	beq.n	8009450 <UART_SetConfig+0x1c0>
 800941a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800941e:	d81b      	bhi.n	8009458 <UART_SetConfig+0x1c8>
 8009420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009424:	d00c      	beq.n	8009440 <UART_SetConfig+0x1b0>
 8009426:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800942a:	d815      	bhi.n	8009458 <UART_SetConfig+0x1c8>
 800942c:	2b00      	cmp	r3, #0
 800942e:	d003      	beq.n	8009438 <UART_SetConfig+0x1a8>
 8009430:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009434:	d008      	beq.n	8009448 <UART_SetConfig+0x1b8>
 8009436:	e00f      	b.n	8009458 <UART_SetConfig+0x1c8>
 8009438:	2300      	movs	r3, #0
 800943a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800943e:	e012      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009440:	2302      	movs	r3, #2
 8009442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009446:	e00e      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009448:	2304      	movs	r3, #4
 800944a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800944e:	e00a      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009450:	2308      	movs	r3, #8
 8009452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009456:	e006      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009458:	2310      	movs	r3, #16
 800945a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800945e:	e002      	b.n	8009466 <UART_SetConfig+0x1d6>
 8009460:	2310      	movs	r3, #16
 8009462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a2a      	ldr	r2, [pc, #168]	@ (8009514 <UART_SetConfig+0x284>)
 800946c:	4293      	cmp	r3, r2
 800946e:	f040 80a4 	bne.w	80095ba <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009472:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009476:	2b08      	cmp	r3, #8
 8009478:	d823      	bhi.n	80094c2 <UART_SetConfig+0x232>
 800947a:	a201      	add	r2, pc, #4	@ (adr r2, 8009480 <UART_SetConfig+0x1f0>)
 800947c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009480:	080094a5 	.word	0x080094a5
 8009484:	080094c3 	.word	0x080094c3
 8009488:	080094ad 	.word	0x080094ad
 800948c:	080094c3 	.word	0x080094c3
 8009490:	080094b3 	.word	0x080094b3
 8009494:	080094c3 	.word	0x080094c3
 8009498:	080094c3 	.word	0x080094c3
 800949c:	080094c3 	.word	0x080094c3
 80094a0:	080094bb 	.word	0x080094bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094a4:	f7fd ff3a 	bl	800731c <HAL_RCC_GetPCLK1Freq>
 80094a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80094aa:	e010      	b.n	80094ce <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094ac:	4b1c      	ldr	r3, [pc, #112]	@ (8009520 <UART_SetConfig+0x290>)
 80094ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80094b0:	e00d      	b.n	80094ce <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094b2:	f7fd fe7f 	bl	80071b4 <HAL_RCC_GetSysClockFreq>
 80094b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80094b8:	e009      	b.n	80094ce <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80094c0:	e005      	b.n	80094ce <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80094c2:	2300      	movs	r3, #0
 80094c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80094cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80094ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	f000 8137 	beq.w	8009744 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094da:	4a12      	ldr	r2, [pc, #72]	@ (8009524 <UART_SetConfig+0x294>)
 80094dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094e0:	461a      	mov	r2, r3
 80094e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80094e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	685a      	ldr	r2, [r3, #4]
 80094ee:	4613      	mov	r3, r2
 80094f0:	005b      	lsls	r3, r3, #1
 80094f2:	4413      	add	r3, r2
 80094f4:	69ba      	ldr	r2, [r7, #24]
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d305      	bcc.n	8009506 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009500:	69ba      	ldr	r2, [r7, #24]
 8009502:	429a      	cmp	r2, r3
 8009504:	d910      	bls.n	8009528 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8009506:	2301      	movs	r3, #1
 8009508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800950c:	e11a      	b.n	8009744 <UART_SetConfig+0x4b4>
 800950e:	bf00      	nop
 8009510:	cfff69f3 	.word	0xcfff69f3
 8009514:	40008000 	.word	0x40008000
 8009518:	40013800 	.word	0x40013800
 800951c:	40004400 	.word	0x40004400
 8009520:	00f42400 	.word	0x00f42400
 8009524:	08020358 	.word	0x08020358
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952a:	2200      	movs	r2, #0
 800952c:	60bb      	str	r3, [r7, #8]
 800952e:	60fa      	str	r2, [r7, #12]
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009534:	4a8e      	ldr	r2, [pc, #568]	@ (8009770 <UART_SetConfig+0x4e0>)
 8009536:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800953a:	b29b      	uxth	r3, r3
 800953c:	2200      	movs	r2, #0
 800953e:	603b      	str	r3, [r7, #0]
 8009540:	607a      	str	r2, [r7, #4]
 8009542:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009546:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800954a:	f7f7 fbf3 	bl	8000d34 <__aeabi_uldivmod>
 800954e:	4602      	mov	r2, r0
 8009550:	460b      	mov	r3, r1
 8009552:	4610      	mov	r0, r2
 8009554:	4619      	mov	r1, r3
 8009556:	f04f 0200 	mov.w	r2, #0
 800955a:	f04f 0300 	mov.w	r3, #0
 800955e:	020b      	lsls	r3, r1, #8
 8009560:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009564:	0202      	lsls	r2, r0, #8
 8009566:	6979      	ldr	r1, [r7, #20]
 8009568:	6849      	ldr	r1, [r1, #4]
 800956a:	0849      	lsrs	r1, r1, #1
 800956c:	2000      	movs	r0, #0
 800956e:	460c      	mov	r4, r1
 8009570:	4605      	mov	r5, r0
 8009572:	eb12 0804 	adds.w	r8, r2, r4
 8009576:	eb43 0905 	adc.w	r9, r3, r5
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	469a      	mov	sl, r3
 8009582:	4693      	mov	fp, r2
 8009584:	4652      	mov	r2, sl
 8009586:	465b      	mov	r3, fp
 8009588:	4640      	mov	r0, r8
 800958a:	4649      	mov	r1, r9
 800958c:	f7f7 fbd2 	bl	8000d34 <__aeabi_uldivmod>
 8009590:	4602      	mov	r2, r0
 8009592:	460b      	mov	r3, r1
 8009594:	4613      	mov	r3, r2
 8009596:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009598:	6a3b      	ldr	r3, [r7, #32]
 800959a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800959e:	d308      	bcc.n	80095b2 <UART_SetConfig+0x322>
 80095a0:	6a3b      	ldr	r3, [r7, #32]
 80095a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095a6:	d204      	bcs.n	80095b2 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	6a3a      	ldr	r2, [r7, #32]
 80095ae:	60da      	str	r2, [r3, #12]
 80095b0:	e0c8      	b.n	8009744 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095b8:	e0c4      	b.n	8009744 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	69db      	ldr	r3, [r3, #28]
 80095be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095c2:	d167      	bne.n	8009694 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80095c4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80095c8:	2b08      	cmp	r3, #8
 80095ca:	d828      	bhi.n	800961e <UART_SetConfig+0x38e>
 80095cc:	a201      	add	r2, pc, #4	@ (adr r2, 80095d4 <UART_SetConfig+0x344>)
 80095ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d2:	bf00      	nop
 80095d4:	080095f9 	.word	0x080095f9
 80095d8:	08009601 	.word	0x08009601
 80095dc:	08009609 	.word	0x08009609
 80095e0:	0800961f 	.word	0x0800961f
 80095e4:	0800960f 	.word	0x0800960f
 80095e8:	0800961f 	.word	0x0800961f
 80095ec:	0800961f 	.word	0x0800961f
 80095f0:	0800961f 	.word	0x0800961f
 80095f4:	08009617 	.word	0x08009617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095f8:	f7fd fe90 	bl	800731c <HAL_RCC_GetPCLK1Freq>
 80095fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80095fe:	e014      	b.n	800962a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009600:	f7fd fe9e 	bl	8007340 <HAL_RCC_GetPCLK2Freq>
 8009604:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009606:	e010      	b.n	800962a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009608:	4b5a      	ldr	r3, [pc, #360]	@ (8009774 <UART_SetConfig+0x4e4>)
 800960a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800960c:	e00d      	b.n	800962a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800960e:	f7fd fdd1 	bl	80071b4 <HAL_RCC_GetSysClockFreq>
 8009612:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009614:	e009      	b.n	800962a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800961a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800961c:	e005      	b.n	800962a <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800961e:	2300      	movs	r3, #0
 8009620:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800962a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962c:	2b00      	cmp	r3, #0
 800962e:	f000 8089 	beq.w	8009744 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009636:	4a4e      	ldr	r2, [pc, #312]	@ (8009770 <UART_SetConfig+0x4e0>)
 8009638:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800963c:	461a      	mov	r2, r3
 800963e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009640:	fbb3 f3f2 	udiv	r3, r3, r2
 8009644:	005a      	lsls	r2, r3, #1
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	085b      	lsrs	r3, r3, #1
 800964c:	441a      	add	r2, r3
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	fbb2 f3f3 	udiv	r3, r2, r3
 8009656:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009658:	6a3b      	ldr	r3, [r7, #32]
 800965a:	2b0f      	cmp	r3, #15
 800965c:	d916      	bls.n	800968c <UART_SetConfig+0x3fc>
 800965e:	6a3b      	ldr	r3, [r7, #32]
 8009660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009664:	d212      	bcs.n	800968c <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009666:	6a3b      	ldr	r3, [r7, #32]
 8009668:	b29b      	uxth	r3, r3
 800966a:	f023 030f 	bic.w	r3, r3, #15
 800966e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009670:	6a3b      	ldr	r3, [r7, #32]
 8009672:	085b      	lsrs	r3, r3, #1
 8009674:	b29b      	uxth	r3, r3
 8009676:	f003 0307 	and.w	r3, r3, #7
 800967a:	b29a      	uxth	r2, r3
 800967c:	8bfb      	ldrh	r3, [r7, #30]
 800967e:	4313      	orrs	r3, r2
 8009680:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	8bfa      	ldrh	r2, [r7, #30]
 8009688:	60da      	str	r2, [r3, #12]
 800968a:	e05b      	b.n	8009744 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800968c:	2301      	movs	r3, #1
 800968e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009692:	e057      	b.n	8009744 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009694:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009698:	2b08      	cmp	r3, #8
 800969a:	d828      	bhi.n	80096ee <UART_SetConfig+0x45e>
 800969c:	a201      	add	r2, pc, #4	@ (adr r2, 80096a4 <UART_SetConfig+0x414>)
 800969e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a2:	bf00      	nop
 80096a4:	080096c9 	.word	0x080096c9
 80096a8:	080096d1 	.word	0x080096d1
 80096ac:	080096d9 	.word	0x080096d9
 80096b0:	080096ef 	.word	0x080096ef
 80096b4:	080096df 	.word	0x080096df
 80096b8:	080096ef 	.word	0x080096ef
 80096bc:	080096ef 	.word	0x080096ef
 80096c0:	080096ef 	.word	0x080096ef
 80096c4:	080096e7 	.word	0x080096e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096c8:	f7fd fe28 	bl	800731c <HAL_RCC_GetPCLK1Freq>
 80096cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096ce:	e014      	b.n	80096fa <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096d0:	f7fd fe36 	bl	8007340 <HAL_RCC_GetPCLK2Freq>
 80096d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096d6:	e010      	b.n	80096fa <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096d8:	4b26      	ldr	r3, [pc, #152]	@ (8009774 <UART_SetConfig+0x4e4>)
 80096da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096dc:	e00d      	b.n	80096fa <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096de:	f7fd fd69 	bl	80071b4 <HAL_RCC_GetSysClockFreq>
 80096e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096e4:	e009      	b.n	80096fa <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096ec:	e005      	b.n	80096fa <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80096ee:	2300      	movs	r3, #0
 80096f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80096f2:	2301      	movs	r3, #1
 80096f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80096f8:	bf00      	nop
    }

    if (pclk != 0U)
 80096fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d021      	beq.n	8009744 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009704:	4a1a      	ldr	r2, [pc, #104]	@ (8009770 <UART_SetConfig+0x4e0>)
 8009706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800970a:	461a      	mov	r2, r3
 800970c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	085b      	lsrs	r3, r3, #1
 8009718:	441a      	add	r2, r3
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009722:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009724:	6a3b      	ldr	r3, [r7, #32]
 8009726:	2b0f      	cmp	r3, #15
 8009728:	d909      	bls.n	800973e <UART_SetConfig+0x4ae>
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009730:	d205      	bcs.n	800973e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009732:	6a3b      	ldr	r3, [r7, #32]
 8009734:	b29a      	uxth	r2, r3
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	60da      	str	r2, [r3, #12]
 800973c:	e002      	b.n	8009744 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800973e:	2301      	movs	r3, #1
 8009740:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	2201      	movs	r2, #1
 8009748:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	2201      	movs	r2, #1
 8009750:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	2200      	movs	r2, #0
 8009758:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	2200      	movs	r2, #0
 800975e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009760:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009764:	4618      	mov	r0, r3
 8009766:	3730      	adds	r7, #48	@ 0x30
 8009768:	46bd      	mov	sp, r7
 800976a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800976e:	bf00      	nop
 8009770:	08020358 	.word	0x08020358
 8009774:	00f42400 	.word	0x00f42400

08009778 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009784:	f003 0308 	and.w	r3, r3, #8
 8009788:	2b00      	cmp	r3, #0
 800978a:	d00a      	beq.n	80097a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	430a      	orrs	r2, r1
 80097a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a6:	f003 0301 	and.w	r3, r3, #1
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00a      	beq.n	80097c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	430a      	orrs	r2, r1
 80097c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c8:	f003 0302 	and.w	r3, r3, #2
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d00a      	beq.n	80097e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	430a      	orrs	r2, r1
 80097e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ea:	f003 0304 	and.w	r3, r3, #4
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d00a      	beq.n	8009808 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	685b      	ldr	r3, [r3, #4]
 80097f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	430a      	orrs	r2, r1
 8009806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800980c:	f003 0310 	and.w	r3, r3, #16
 8009810:	2b00      	cmp	r3, #0
 8009812:	d00a      	beq.n	800982a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	430a      	orrs	r2, r1
 8009828:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800982e:	f003 0320 	and.w	r3, r3, #32
 8009832:	2b00      	cmp	r3, #0
 8009834:	d00a      	beq.n	800984c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	430a      	orrs	r2, r1
 800984a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009854:	2b00      	cmp	r3, #0
 8009856:	d01a      	beq.n	800988e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	430a      	orrs	r2, r1
 800986c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009876:	d10a      	bne.n	800988e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	430a      	orrs	r2, r1
 800988c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009896:	2b00      	cmp	r3, #0
 8009898:	d00a      	beq.n	80098b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	430a      	orrs	r2, r1
 80098ae:	605a      	str	r2, [r3, #4]
  }
}
 80098b0:	bf00      	nop
 80098b2:	370c      	adds	r7, #12
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bc80      	pop	{r7}
 80098b8:	4770      	bx	lr

080098ba <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b086      	sub	sp, #24
 80098be:	af02      	add	r7, sp, #8
 80098c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80098ca:	f7f8 fc73 	bl	80021b4 <HAL_GetTick>
 80098ce:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f003 0308 	and.w	r3, r3, #8
 80098da:	2b08      	cmp	r3, #8
 80098dc:	d10e      	bne.n	80098fc <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2200      	movs	r2, #0
 80098e8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 f832 	bl	8009956 <UART_WaitOnFlagUntilTimeout>
 80098f2:	4603      	mov	r3, r0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d001      	beq.n	80098fc <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098f8:	2303      	movs	r3, #3
 80098fa:	e028      	b.n	800994e <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f003 0304 	and.w	r3, r3, #4
 8009906:	2b04      	cmp	r3, #4
 8009908:	d10e      	bne.n	8009928 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800990a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2200      	movs	r2, #0
 8009914:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f000 f81c 	bl	8009956 <UART_WaitOnFlagUntilTimeout>
 800991e:	4603      	mov	r3, r0
 8009920:	2b00      	cmp	r3, #0
 8009922:	d001      	beq.n	8009928 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009924:	2303      	movs	r3, #3
 8009926:	e012      	b.n	800994e <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2220      	movs	r2, #32
 800992c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2220      	movs	r2, #32
 8009934:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2200      	movs	r2, #0
 800993c:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2200      	movs	r2, #0
 8009948:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800994c:	2300      	movs	r3, #0
}
 800994e:	4618      	mov	r0, r3
 8009950:	3710      	adds	r7, #16
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}

08009956 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009956:	b580      	push	{r7, lr}
 8009958:	b09c      	sub	sp, #112	@ 0x70
 800995a:	af00      	add	r7, sp, #0
 800995c:	60f8      	str	r0, [r7, #12]
 800995e:	60b9      	str	r1, [r7, #8]
 8009960:	603b      	str	r3, [r7, #0]
 8009962:	4613      	mov	r3, r2
 8009964:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009966:	e0af      	b.n	8009ac8 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009968:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800996a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800996e:	f000 80ab 	beq.w	8009ac8 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009972:	f7f8 fc1f 	bl	80021b4 <HAL_GetTick>
 8009976:	4602      	mov	r2, r0
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	1ad3      	subs	r3, r2, r3
 800997c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800997e:	429a      	cmp	r2, r3
 8009980:	d302      	bcc.n	8009988 <UART_WaitOnFlagUntilTimeout+0x32>
 8009982:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009984:	2b00      	cmp	r3, #0
 8009986:	d140      	bne.n	8009a0a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009990:	e853 3f00 	ldrex	r3, [r3]
 8009994:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009996:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009998:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800999c:	667b      	str	r3, [r7, #100]	@ 0x64
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	461a      	mov	r2, r3
 80099a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80099a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099a8:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099aa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80099ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80099ae:	e841 2300 	strex	r3, r2, [r1]
 80099b2:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80099b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d1e6      	bne.n	8009988 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	3308      	adds	r3, #8
 80099c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c4:	e853 3f00 	ldrex	r3, [r3]
 80099c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80099ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099cc:	f023 0301 	bic.w	r3, r3, #1
 80099d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	3308      	adds	r3, #8
 80099d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80099da:	64ba      	str	r2, [r7, #72]	@ 0x48
 80099dc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80099e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099e2:	e841 2300 	strex	r3, r2, [r1]
 80099e6:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80099e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d1e5      	bne.n	80099ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2220      	movs	r2, #32
 80099f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2200      	movs	r2, #0
 8009a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8009a06:	2303      	movs	r3, #3
 8009a08:	e06f      	b.n	8009aea <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f003 0304 	and.w	r3, r3, #4
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d057      	beq.n	8009ac8 <UART_WaitOnFlagUntilTimeout+0x172>
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	2b80      	cmp	r3, #128	@ 0x80
 8009a1c:	d054      	beq.n	8009ac8 <UART_WaitOnFlagUntilTimeout+0x172>
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	2b40      	cmp	r3, #64	@ 0x40
 8009a22:	d051      	beq.n	8009ac8 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	69db      	ldr	r3, [r3, #28]
 8009a2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a32:	d149      	bne.n	8009ac8 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a3c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a46:	e853 3f00 	ldrex	r3, [r3]
 8009a4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009a52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	461a      	mov	r2, r3
 8009a5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a5e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009a62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a64:	e841 2300 	strex	r3, r2, [r1]
 8009a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1e6      	bne.n	8009a3e <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	3308      	adds	r3, #8
 8009a76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	e853 3f00 	ldrex	r3, [r3]
 8009a7e:	613b      	str	r3, [r7, #16]
   return(result);
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	f023 0301 	bic.w	r3, r3, #1
 8009a86:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	3308      	adds	r3, #8
 8009a8e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009a90:	623a      	str	r2, [r7, #32]
 8009a92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a94:	69f9      	ldr	r1, [r7, #28]
 8009a96:	6a3a      	ldr	r2, [r7, #32]
 8009a98:	e841 2300 	strex	r3, r2, [r1]
 8009a9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a9e:	69bb      	ldr	r3, [r7, #24]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1e5      	bne.n	8009a70 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2220      	movs	r2, #32
 8009aa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2220      	movs	r2, #32
 8009ab0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2220      	movs	r2, #32
 8009ab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009ac4:	2303      	movs	r3, #3
 8009ac6:	e010      	b.n	8009aea <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	69da      	ldr	r2, [r3, #28]
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	4013      	ands	r3, r2
 8009ad2:	68ba      	ldr	r2, [r7, #8]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	bf0c      	ite	eq
 8009ad8:	2301      	moveq	r3, #1
 8009ada:	2300      	movne	r3, #0
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	461a      	mov	r2, r3
 8009ae0:	79fb      	ldrb	r3, [r7, #7]
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	f43f af40 	beq.w	8009968 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3770      	adds	r7, #112	@ 0x70
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
	...

08009af4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b0a3      	sub	sp, #140	@ 0x8c
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	4613      	mov	r3, r2
 8009b00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	88fa      	ldrh	r2, [r7, #6]
 8009b0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	88fa      	ldrh	r2, [r7, #6]
 8009b14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b26:	d10e      	bne.n	8009b46 <UART_Start_Receive_IT+0x52>
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	691b      	ldr	r3, [r3, #16]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d105      	bne.n	8009b3c <UART_Start_Receive_IT+0x48>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009b36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b3a:	e02d      	b.n	8009b98 <UART_Start_Receive_IT+0xa4>
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	22ff      	movs	r2, #255	@ 0xff
 8009b40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b44:	e028      	b.n	8009b98 <UART_Start_Receive_IT+0xa4>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	689b      	ldr	r3, [r3, #8]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d10d      	bne.n	8009b6a <UART_Start_Receive_IT+0x76>
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	691b      	ldr	r3, [r3, #16]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d104      	bne.n	8009b60 <UART_Start_Receive_IT+0x6c>
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	22ff      	movs	r2, #255	@ 0xff
 8009b5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b5e:	e01b      	b.n	8009b98 <UART_Start_Receive_IT+0xa4>
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	227f      	movs	r2, #127	@ 0x7f
 8009b64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b68:	e016      	b.n	8009b98 <UART_Start_Receive_IT+0xa4>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	689b      	ldr	r3, [r3, #8]
 8009b6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b72:	d10d      	bne.n	8009b90 <UART_Start_Receive_IT+0x9c>
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	691b      	ldr	r3, [r3, #16]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d104      	bne.n	8009b86 <UART_Start_Receive_IT+0x92>
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	227f      	movs	r2, #127	@ 0x7f
 8009b80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b84:	e008      	b.n	8009b98 <UART_Start_Receive_IT+0xa4>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	223f      	movs	r2, #63	@ 0x3f
 8009b8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b8e:	e003      	b.n	8009b98 <UART_Start_Receive_IT+0xa4>
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2200      	movs	r2, #0
 8009b94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2222      	movs	r2, #34	@ 0x22
 8009ba4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	3308      	adds	r3, #8
 8009bae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009bb2:	e853 3f00 	ldrex	r3, [r3]
 8009bb6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009bb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009bba:	f043 0301 	orr.w	r3, r3, #1
 8009bbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	3308      	adds	r3, #8
 8009bc8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009bcc:	673a      	str	r2, [r7, #112]	@ 0x70
 8009bce:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009bd2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009bd4:	e841 2300 	strex	r3, r2, [r1]
 8009bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009bda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d1e3      	bne.n	8009ba8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009be4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009be8:	d14f      	bne.n	8009c8a <UART_Start_Receive_IT+0x196>
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009bf0:	88fa      	ldrh	r2, [r7, #6]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d349      	bcc.n	8009c8a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bfe:	d107      	bne.n	8009c10 <UART_Start_Receive_IT+0x11c>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	691b      	ldr	r3, [r3, #16]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d103      	bne.n	8009c10 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	4a46      	ldr	r2, [pc, #280]	@ (8009d24 <UART_Start_Receive_IT+0x230>)
 8009c0c:	675a      	str	r2, [r3, #116]	@ 0x74
 8009c0e:	e002      	b.n	8009c16 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	4a45      	ldr	r2, [pc, #276]	@ (8009d28 <UART_Start_Receive_IT+0x234>)
 8009c14:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	691b      	ldr	r3, [r3, #16]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d01a      	beq.n	8009c54 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c26:	e853 3f00 	ldrex	r3, [r3]
 8009c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009c2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c42:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c44:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009c46:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009c48:	e841 2300 	strex	r3, r2, [r1]
 8009c4c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009c4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1e4      	bne.n	8009c1e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	3308      	adds	r3, #8
 8009c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c5e:	e853 3f00 	ldrex	r3, [r3]
 8009c62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	3308      	adds	r3, #8
 8009c72:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009c74:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009c76:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c78:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009c7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c7c:	e841 2300 	strex	r3, r2, [r1]
 8009c80:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009c82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1e5      	bne.n	8009c54 <UART_Start_Receive_IT+0x160>
 8009c88:	e046      	b.n	8009d18 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c92:	d107      	bne.n	8009ca4 <UART_Start_Receive_IT+0x1b0>
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	691b      	ldr	r3, [r3, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d103      	bne.n	8009ca4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	4a23      	ldr	r2, [pc, #140]	@ (8009d2c <UART_Start_Receive_IT+0x238>)
 8009ca0:	675a      	str	r2, [r3, #116]	@ 0x74
 8009ca2:	e002      	b.n	8009caa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	4a22      	ldr	r2, [pc, #136]	@ (8009d30 <UART_Start_Receive_IT+0x23c>)
 8009ca8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	691b      	ldr	r3, [r3, #16]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d019      	beq.n	8009ce6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cba:	e853 3f00 	ldrex	r3, [r3]
 8009cbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009cc6:	677b      	str	r3, [r7, #116]	@ 0x74
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cd2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009cd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009cd8:	e841 2300 	strex	r3, r2, [r1]
 8009cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1e6      	bne.n	8009cb2 <UART_Start_Receive_IT+0x1be>
 8009ce4:	e018      	b.n	8009d18 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	e853 3f00 	ldrex	r3, [r3]
 8009cf2:	613b      	str	r3, [r7, #16]
   return(result);
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	f043 0320 	orr.w	r3, r3, #32
 8009cfa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	461a      	mov	r2, r3
 8009d02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d04:	623b      	str	r3, [r7, #32]
 8009d06:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d08:	69f9      	ldr	r1, [r7, #28]
 8009d0a:	6a3a      	ldr	r2, [r7, #32]
 8009d0c:	e841 2300 	strex	r3, r2, [r1]
 8009d10:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d12:	69bb      	ldr	r3, [r7, #24]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d1e6      	bne.n	8009ce6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	378c      	adds	r7, #140	@ 0x8c
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bc80      	pop	{r7}
 8009d22:	4770      	bx	lr
 8009d24:	0800a709 	.word	0x0800a709
 8009d28:	0800a3a9 	.word	0x0800a3a9
 8009d2c:	0800a1f1 	.word	0x0800a1f1
 8009d30:	0800a039 	.word	0x0800a039

08009d34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b08f      	sub	sp, #60	@ 0x3c
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d42:	6a3b      	ldr	r3, [r7, #32]
 8009d44:	e853 3f00 	ldrex	r3, [r3]
 8009d48:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	461a      	mov	r2, r3
 8009d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d5c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d62:	e841 2300 	strex	r3, r2, [r1]
 8009d66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1e6      	bne.n	8009d3c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	3308      	adds	r3, #8
 8009d74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	e853 3f00 	ldrex	r3, [r3]
 8009d7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009d84:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	3308      	adds	r3, #8
 8009d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d8e:	61ba      	str	r2, [r7, #24]
 8009d90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d92:	6979      	ldr	r1, [r7, #20]
 8009d94:	69ba      	ldr	r2, [r7, #24]
 8009d96:	e841 2300 	strex	r3, r2, [r1]
 8009d9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d1e5      	bne.n	8009d6e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2220      	movs	r2, #32
 8009da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009daa:	bf00      	nop
 8009dac:	373c      	adds	r7, #60	@ 0x3c
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bc80      	pop	{r7}
 8009db2:	4770      	bx	lr

08009db4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b095      	sub	sp, #84	@ 0x54
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dc4:	e853 3f00 	ldrex	r3, [r3]
 8009dc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dda:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ddc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009de0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009de2:	e841 2300 	strex	r3, r2, [r1]
 8009de6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1e6      	bne.n	8009dbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3308      	adds	r3, #8
 8009df4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df6:	6a3b      	ldr	r3, [r7, #32]
 8009df8:	e853 3f00 	ldrex	r3, [r3]
 8009dfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e04:	f023 0301 	bic.w	r3, r3, #1
 8009e08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	3308      	adds	r3, #8
 8009e10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e1a:	e841 2300 	strex	r3, r2, [r1]
 8009e1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1e3      	bne.n	8009dee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d118      	bne.n	8009e60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	e853 3f00 	ldrex	r3, [r3]
 8009e3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	f023 0310 	bic.w	r3, r3, #16
 8009e42:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	461a      	mov	r2, r3
 8009e4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e4c:	61bb      	str	r3, [r7, #24]
 8009e4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e50:	6979      	ldr	r1, [r7, #20]
 8009e52:	69ba      	ldr	r2, [r7, #24]
 8009e54:	e841 2300 	strex	r3, r2, [r1]
 8009e58:	613b      	str	r3, [r7, #16]
   return(result);
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d1e6      	bne.n	8009e2e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2220      	movs	r2, #32
 8009e64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009e74:	bf00      	nop
 8009e76:	3754      	adds	r7, #84	@ 0x54
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bc80      	pop	{r7}
 8009e7c:	4770      	bx	lr

08009e7e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b090      	sub	sp, #64	@ 0x40
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 0320 	and.w	r3, r3, #32
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d137      	bne.n	8009f0a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8009e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	3308      	adds	r3, #8
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eac:	e853 3f00 	ldrex	r3, [r3]
 8009eb0:	623b      	str	r3, [r7, #32]
   return(result);
 8009eb2:	6a3b      	ldr	r3, [r7, #32]
 8009eb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	3308      	adds	r3, #8
 8009ec0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ec2:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eca:	e841 2300 	strex	r3, r2, [r1]
 8009ece:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1e5      	bne.n	8009ea2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	e853 3f00 	ldrex	r3, [r3]
 8009ee2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ef4:	61fb      	str	r3, [r7, #28]
 8009ef6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef8:	69b9      	ldr	r1, [r7, #24]
 8009efa:	69fa      	ldr	r2, [r7, #28]
 8009efc:	e841 2300 	strex	r3, r2, [r1]
 8009f00:	617b      	str	r3, [r7, #20]
   return(result);
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d1e6      	bne.n	8009ed6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f08:	e002      	b.n	8009f10 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009f0a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009f0c:	f7f8 ff3a 	bl	8002d84 <HAL_UART_TxCpltCallback>
}
 8009f10:	bf00      	nop
 8009f12:	3740      	adds	r7, #64	@ 0x40
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f24:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f7ff f994 	bl	8009254 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f2c:	bf00      	nop
 8009f2e:	3710      	adds	r7, #16
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b086      	sub	sp, #24
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f40:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f48:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f50:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	689b      	ldr	r3, [r3, #8]
 8009f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f5c:	2b80      	cmp	r3, #128	@ 0x80
 8009f5e:	d109      	bne.n	8009f74 <UART_DMAError+0x40>
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	2b21      	cmp	r3, #33	@ 0x21
 8009f64:	d106      	bne.n	8009f74 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009f6e:	6978      	ldr	r0, [r7, #20]
 8009f70:	f7ff fee0 	bl	8009d34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f7e:	2b40      	cmp	r3, #64	@ 0x40
 8009f80:	d109      	bne.n	8009f96 <UART_DMAError+0x62>
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2b22      	cmp	r3, #34	@ 0x22
 8009f86:	d106      	bne.n	8009f96 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009f90:	6978      	ldr	r0, [r7, #20]
 8009f92:	f7ff ff0f 	bl	8009db4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f9c:	f043 0210 	orr.w	r2, r3, #16
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fa6:	6978      	ldr	r0, [r7, #20]
 8009fa8:	f7ff f95d 	bl	8009266 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fac:	bf00      	nop
 8009fae:	3718      	adds	r7, #24
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	f7ff f947 	bl	8009266 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fd8:	bf00      	nop
 8009fda:	3710      	adds	r7, #16
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b088      	sub	sp, #32
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	e853 3f00 	ldrex	r3, [r3]
 8009ff4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ffc:	61fb      	str	r3, [r7, #28]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	461a      	mov	r2, r3
 800a004:	69fb      	ldr	r3, [r7, #28]
 800a006:	61bb      	str	r3, [r7, #24]
 800a008:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a00a:	6979      	ldr	r1, [r7, #20]
 800a00c:	69ba      	ldr	r2, [r7, #24]
 800a00e:	e841 2300 	strex	r3, r2, [r1]
 800a012:	613b      	str	r3, [r7, #16]
   return(result);
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d1e6      	bne.n	8009fe8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2220      	movs	r2, #32
 800a01e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f7f8 feab 	bl	8002d84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a02e:	bf00      	nop
 800a030:	3720      	adds	r7, #32
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}
	...

0800a038 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b09c      	sub	sp, #112	@ 0x70
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a046:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a050:	2b22      	cmp	r3, #34	@ 0x22
 800a052:	f040 80be 	bne.w	800a1d2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a05c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a060:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a064:	b2d9      	uxtb	r1, r3
 800a066:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a070:	400a      	ands	r2, r1
 800a072:	b2d2      	uxtb	r2, r2
 800a074:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a07a:	1c5a      	adds	r2, r3, #1
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a086:	b29b      	uxth	r3, r3
 800a088:	3b01      	subs	r3, #1
 800a08a:	b29a      	uxth	r2, r3
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a098:	b29b      	uxth	r3, r3
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f040 80a1 	bne.w	800a1e2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0a8:	e853 3f00 	ldrex	r3, [r3]
 800a0ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a0ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a0be:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a0c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a0c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0c6:	e841 2300 	strex	r3, r2, [r1]
 800a0ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a0cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d1e6      	bne.n	800a0a0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	3308      	adds	r3, #8
 800a0d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0dc:	e853 3f00 	ldrex	r3, [r3]
 800a0e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a0e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0e4:	f023 0301 	bic.w	r3, r3, #1
 800a0e8:	667b      	str	r3, [r7, #100]	@ 0x64
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	3308      	adds	r3, #8
 800a0f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a0f2:	647a      	str	r2, [r7, #68]	@ 0x44
 800a0f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a0f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0fa:	e841 2300 	strex	r3, r2, [r1]
 800a0fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1e5      	bne.n	800a0d2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2220      	movs	r2, #32
 800a10a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a33      	ldr	r2, [pc, #204]	@ (800a1ec <UART_RxISR_8BIT+0x1b4>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d01f      	beq.n	800a164 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d018      	beq.n	800a164 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13a:	e853 3f00 	ldrex	r3, [r3]
 800a13e:	623b      	str	r3, [r7, #32]
   return(result);
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a146:	663b      	str	r3, [r7, #96]	@ 0x60
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	461a      	mov	r2, r3
 800a14e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a150:	633b      	str	r3, [r7, #48]	@ 0x30
 800a152:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a154:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a156:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a158:	e841 2300 	strex	r3, r2, [r1]
 800a15c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a160:	2b00      	cmp	r3, #0
 800a162:	d1e6      	bne.n	800a132 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d12e      	bne.n	800a1ca <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2200      	movs	r2, #0
 800a170:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	e853 3f00 	ldrex	r3, [r3]
 800a17e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f023 0310 	bic.w	r3, r3, #16
 800a186:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	461a      	mov	r2, r3
 800a18e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a190:	61fb      	str	r3, [r7, #28]
 800a192:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a194:	69b9      	ldr	r1, [r7, #24]
 800a196:	69fa      	ldr	r2, [r7, #28]
 800a198:	e841 2300 	strex	r3, r2, [r1]
 800a19c:	617b      	str	r3, [r7, #20]
   return(result);
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d1e6      	bne.n	800a172 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	69db      	ldr	r3, [r3, #28]
 800a1aa:	f003 0310 	and.w	r3, r3, #16
 800a1ae:	2b10      	cmp	r3, #16
 800a1b0:	d103      	bne.n	800a1ba <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	2210      	movs	r2, #16
 800a1b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f7ff f858 	bl	8009278 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a1c8:	e00b      	b.n	800a1e2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f7f8 fdf0 	bl	8002db0 <HAL_UART_RxCpltCallback>
}
 800a1d0:	e007      	b.n	800a1e2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	699a      	ldr	r2, [r3, #24]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f042 0208 	orr.w	r2, r2, #8
 800a1e0:	619a      	str	r2, [r3, #24]
}
 800a1e2:	bf00      	nop
 800a1e4:	3770      	adds	r7, #112	@ 0x70
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	bf00      	nop
 800a1ec:	40008000 	.word	0x40008000

0800a1f0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b09c      	sub	sp, #112	@ 0x70
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a1fe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a208:	2b22      	cmp	r3, #34	@ 0x22
 800a20a:	f040 80be 	bne.w	800a38a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a214:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a21c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a21e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a222:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a226:	4013      	ands	r3, r2
 800a228:	b29a      	uxth	r2, r3
 800a22a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a22c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a232:	1c9a      	adds	r2, r3, #2
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a23e:	b29b      	uxth	r3, r3
 800a240:	3b01      	subs	r3, #1
 800a242:	b29a      	uxth	r2, r3
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a250:	b29b      	uxth	r3, r3
 800a252:	2b00      	cmp	r3, #0
 800a254:	f040 80a1 	bne.w	800a39a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a260:	e853 3f00 	ldrex	r3, [r3]
 800a264:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a266:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a268:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a26c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	461a      	mov	r2, r3
 800a274:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a276:	657b      	str	r3, [r7, #84]	@ 0x54
 800a278:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a27c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a27e:	e841 2300 	strex	r3, r2, [r1]
 800a282:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1e6      	bne.n	800a258 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	3308      	adds	r3, #8
 800a290:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a294:	e853 3f00 	ldrex	r3, [r3]
 800a298:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a29c:	f023 0301 	bic.w	r3, r3, #1
 800a2a0:	663b      	str	r3, [r7, #96]	@ 0x60
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	3308      	adds	r3, #8
 800a2a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a2aa:	643a      	str	r2, [r7, #64]	@ 0x40
 800a2ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2b2:	e841 2300 	strex	r3, r2, [r1]
 800a2b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1e5      	bne.n	800a28a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2220      	movs	r2, #32
 800a2c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4a33      	ldr	r2, [pc, #204]	@ (800a3a4 <UART_RxISR_16BIT+0x1b4>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d01f      	beq.n	800a31c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	685b      	ldr	r3, [r3, #4]
 800a2e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d018      	beq.n	800a31c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f0:	6a3b      	ldr	r3, [r7, #32]
 800a2f2:	e853 3f00 	ldrex	r3, [r3]
 800a2f6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2f8:	69fb      	ldr	r3, [r7, #28]
 800a2fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a2fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	461a      	mov	r2, r3
 800a306:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a30a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a30c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a30e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a310:	e841 2300 	strex	r3, r2, [r1]
 800a314:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d1e6      	bne.n	800a2ea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a320:	2b01      	cmp	r3, #1
 800a322:	d12e      	bne.n	800a382 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	e853 3f00 	ldrex	r3, [r3]
 800a336:	60bb      	str	r3, [r7, #8]
   return(result);
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	f023 0310 	bic.w	r3, r3, #16
 800a33e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	461a      	mov	r2, r3
 800a346:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a348:	61bb      	str	r3, [r7, #24]
 800a34a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a34c:	6979      	ldr	r1, [r7, #20]
 800a34e:	69ba      	ldr	r2, [r7, #24]
 800a350:	e841 2300 	strex	r3, r2, [r1]
 800a354:	613b      	str	r3, [r7, #16]
   return(result);
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d1e6      	bne.n	800a32a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	69db      	ldr	r3, [r3, #28]
 800a362:	f003 0310 	and.w	r3, r3, #16
 800a366:	2b10      	cmp	r3, #16
 800a368:	d103      	bne.n	800a372 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2210      	movs	r2, #16
 800a370:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a378:	4619      	mov	r1, r3
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f7fe ff7c 	bl	8009278 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a380:	e00b      	b.n	800a39a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f7f8 fd14 	bl	8002db0 <HAL_UART_RxCpltCallback>
}
 800a388:	e007      	b.n	800a39a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	699a      	ldr	r2, [r3, #24]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f042 0208 	orr.w	r2, r2, #8
 800a398:	619a      	str	r2, [r3, #24]
}
 800a39a:	bf00      	nop
 800a39c:	3770      	adds	r7, #112	@ 0x70
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	40008000 	.word	0x40008000

0800a3a8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b0ac      	sub	sp, #176	@ 0xb0
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a3b6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	69db      	ldr	r3, [r3, #28]
 800a3c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	689b      	ldr	r3, [r3, #8]
 800a3d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a3de:	2b22      	cmp	r3, #34	@ 0x22
 800a3e0:	f040 8182 	bne.w	800a6e8 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a3ea:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a3ee:	e125      	b.n	800a63c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a3fa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a3fe:	b2d9      	uxtb	r1, r3
 800a400:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a404:	b2da      	uxtb	r2, r3
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a40a:	400a      	ands	r2, r1
 800a40c:	b2d2      	uxtb	r2, r2
 800a40e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a414:	1c5a      	adds	r2, r3, #1
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a420:	b29b      	uxth	r3, r3
 800a422:	3b01      	subs	r3, #1
 800a424:	b29a      	uxth	r2, r3
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	69db      	ldr	r3, [r3, #28]
 800a432:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a436:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a43a:	f003 0307 	and.w	r3, r3, #7
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d053      	beq.n	800a4ea <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a442:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a446:	f003 0301 	and.w	r3, r3, #1
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d011      	beq.n	800a472 <UART_RxISR_8BIT_FIFOEN+0xca>
 800a44e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a456:	2b00      	cmp	r3, #0
 800a458:	d00b      	beq.n	800a472 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	2201      	movs	r2, #1
 800a460:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a468:	f043 0201 	orr.w	r2, r3, #1
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a476:	f003 0302 	and.w	r3, r3, #2
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d011      	beq.n	800a4a2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a47e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a482:	f003 0301 	and.w	r3, r3, #1
 800a486:	2b00      	cmp	r3, #0
 800a488:	d00b      	beq.n	800a4a2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	2202      	movs	r2, #2
 800a490:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a498:	f043 0204 	orr.w	r2, r3, #4
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4a6:	f003 0304 	and.w	r3, r3, #4
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d011      	beq.n	800a4d2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a4ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a4b2:	f003 0301 	and.w	r3, r3, #1
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d00b      	beq.n	800a4d2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	2204      	movs	r2, #4
 800a4c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4c8:	f043 0202 	orr.w	r2, r3, #2
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d006      	beq.n	800a4ea <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f7fe fec2 	bl	8009266 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	f040 80a2 	bne.w	800a63c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a500:	e853 3f00 	ldrex	r3, [r3]
 800a504:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a50c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	461a      	mov	r2, r3
 800a516:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a51a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a51c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a520:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a522:	e841 2300 	strex	r3, r2, [r1]
 800a526:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a528:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d1e4      	bne.n	800a4f8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	3308      	adds	r3, #8
 800a534:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a536:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a538:	e853 3f00 	ldrex	r3, [r3]
 800a53c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a53e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a540:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a544:	f023 0301 	bic.w	r3, r3, #1
 800a548:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	3308      	adds	r3, #8
 800a552:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a556:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a558:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a55a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a55c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a55e:	e841 2300 	strex	r3, r2, [r1]
 800a562:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a564:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a566:	2b00      	cmp	r3, #0
 800a568:	d1e1      	bne.n	800a52e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2220      	movs	r2, #32
 800a56e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2200      	movs	r2, #0
 800a576:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2200      	movs	r2, #0
 800a57c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4a5f      	ldr	r2, [pc, #380]	@ (800a700 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d021      	beq.n	800a5cc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a592:	2b00      	cmp	r3, #0
 800a594:	d01a      	beq.n	800a5cc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a59c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a59e:	e853 3f00 	ldrex	r3, [r3]
 800a5a2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a5a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a5aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a5b8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5ba:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5bc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a5be:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a5c0:	e841 2300 	strex	r3, r2, [r1]
 800a5c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a5c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1e4      	bne.n	800a596 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5d0:	2b01      	cmp	r3, #1
 800a5d2:	d130      	bne.n	800a636 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5e2:	e853 3f00 	ldrex	r3, [r3]
 800a5e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ea:	f023 0310 	bic.w	r3, r3, #16
 800a5ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a5fc:	643b      	str	r3, [r7, #64]	@ 0x40
 800a5fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a600:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a602:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a604:	e841 2300 	strex	r3, r2, [r1]
 800a608:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a60a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d1e4      	bne.n	800a5da <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	69db      	ldr	r3, [r3, #28]
 800a616:	f003 0310 	and.w	r3, r3, #16
 800a61a:	2b10      	cmp	r3, #16
 800a61c:	d103      	bne.n	800a626 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	2210      	movs	r2, #16
 800a624:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a62c:	4619      	mov	r1, r3
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f7fe fe22 	bl	8009278 <HAL_UARTEx_RxEventCallback>
 800a634:	e002      	b.n	800a63c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f7f8 fbba 	bl	8002db0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a63c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a640:	2b00      	cmp	r3, #0
 800a642:	d006      	beq.n	800a652 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800a644:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a648:	f003 0320 	and.w	r3, r3, #32
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	f47f aecf 	bne.w	800a3f0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a658:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a65c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a660:	2b00      	cmp	r3, #0
 800a662:	d049      	beq.n	800a6f8 <UART_RxISR_8BIT_FIFOEN+0x350>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a66a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a66e:	429a      	cmp	r2, r3
 800a670:	d242      	bcs.n	800a6f8 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	3308      	adds	r3, #8
 800a678:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67a:	6a3b      	ldr	r3, [r7, #32]
 800a67c:	e853 3f00 	ldrex	r3, [r3]
 800a680:	61fb      	str	r3, [r7, #28]
   return(result);
 800a682:	69fb      	ldr	r3, [r7, #28]
 800a684:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a688:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	3308      	adds	r3, #8
 800a692:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a696:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a698:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a69a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a69c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a69e:	e841 2300 	strex	r3, r2, [r1]
 800a6a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d1e3      	bne.n	800a672 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	4a15      	ldr	r2, [pc, #84]	@ (800a704 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a6ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	e853 3f00 	ldrex	r3, [r3]
 800a6bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	f043 0320 	orr.w	r3, r3, #32
 800a6c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a6d2:	61bb      	str	r3, [r7, #24]
 800a6d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6d6:	6979      	ldr	r1, [r7, #20]
 800a6d8:	69ba      	ldr	r2, [r7, #24]
 800a6da:	e841 2300 	strex	r3, r2, [r1]
 800a6de:	613b      	str	r3, [r7, #16]
   return(result);
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d1e4      	bne.n	800a6b0 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a6e6:	e007      	b.n	800a6f8 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	699a      	ldr	r2, [r3, #24]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f042 0208 	orr.w	r2, r2, #8
 800a6f6:	619a      	str	r2, [r3, #24]
}
 800a6f8:	bf00      	nop
 800a6fa:	37b0      	adds	r7, #176	@ 0xb0
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}
 800a700:	40008000 	.word	0x40008000
 800a704:	0800a039 	.word	0x0800a039

0800a708 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b0ae      	sub	sp, #184	@ 0xb8
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a716:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	69db      	ldr	r3, [r3, #28]
 800a720:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a73e:	2b22      	cmp	r3, #34	@ 0x22
 800a740:	f040 8186 	bne.w	800aa50 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a74a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a74e:	e129      	b.n	800a9a4 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a756:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a75e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a762:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a766:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a76a:	4013      	ands	r3, r2
 800a76c:	b29a      	uxth	r2, r3
 800a76e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a772:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a778:	1c9a      	adds	r2, r3, #2
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a784:	b29b      	uxth	r3, r3
 800a786:	3b01      	subs	r3, #1
 800a788:	b29a      	uxth	r2, r3
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	69db      	ldr	r3, [r3, #28]
 800a796:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a79a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a79e:	f003 0307 	and.w	r3, r3, #7
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d053      	beq.n	800a84e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a7a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a7aa:	f003 0301 	and.w	r3, r3, #1
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d011      	beq.n	800a7d6 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a7b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d00b      	beq.n	800a7d6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7cc:	f043 0201 	orr.w	r2, r3, #1
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a7d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a7da:	f003 0302 	and.w	r3, r3, #2
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d011      	beq.n	800a806 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a7e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a7e6:	f003 0301 	and.w	r3, r3, #1
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d00b      	beq.n	800a806 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	2202      	movs	r2, #2
 800a7f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7fc:	f043 0204 	orr.w	r2, r3, #4
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a806:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a80a:	f003 0304 	and.w	r3, r3, #4
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d011      	beq.n	800a836 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a812:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a816:	f003 0301 	and.w	r3, r3, #1
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00b      	beq.n	800a836 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2204      	movs	r2, #4
 800a824:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a82c:	f043 0202 	orr.w	r2, r3, #2
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d006      	beq.n	800a84e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f7fe fd10 	bl	8009266 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2200      	movs	r2, #0
 800a84a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a854:	b29b      	uxth	r3, r3
 800a856:	2b00      	cmp	r3, #0
 800a858:	f040 80a4 	bne.w	800a9a4 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a862:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a864:	e853 3f00 	ldrex	r3, [r3]
 800a868:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a86a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a86c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a870:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	461a      	mov	r2, r3
 800a87a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a87e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a882:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a884:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a886:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a88a:	e841 2300 	strex	r3, r2, [r1]
 800a88e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a890:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a892:	2b00      	cmp	r3, #0
 800a894:	d1e2      	bne.n	800a85c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	3308      	adds	r3, #8
 800a89c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a89e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8a0:	e853 3f00 	ldrex	r3, [r3]
 800a8a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a8a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a8a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a8ac:	f023 0301 	bic.w	r3, r3, #1
 800a8b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	3308      	adds	r3, #8
 800a8ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a8be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a8c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a8c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a8c6:	e841 2300 	strex	r3, r2, [r1]
 800a8ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a8cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d1e1      	bne.n	800a896 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2220      	movs	r2, #32
 800a8d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4a5f      	ldr	r2, [pc, #380]	@ (800aa68 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d021      	beq.n	800a934 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d01a      	beq.n	800a934 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a906:	e853 3f00 	ldrex	r3, [r3]
 800a90a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a90c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a90e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a912:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	461a      	mov	r2, r3
 800a91c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a920:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a922:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a924:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a926:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a928:	e841 2300 	strex	r3, r2, [r1]
 800a92c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a92e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a930:	2b00      	cmp	r3, #0
 800a932:	d1e4      	bne.n	800a8fe <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d130      	bne.n	800a99e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2200      	movs	r2, #0
 800a940:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a94a:	e853 3f00 	ldrex	r3, [r3]
 800a94e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a952:	f023 0310 	bic.w	r3, r3, #16
 800a956:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	461a      	mov	r2, r3
 800a960:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a964:	647b      	str	r3, [r7, #68]	@ 0x44
 800a966:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a968:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a96a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a96c:	e841 2300 	strex	r3, r2, [r1]
 800a970:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a974:	2b00      	cmp	r3, #0
 800a976:	d1e4      	bne.n	800a942 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	69db      	ldr	r3, [r3, #28]
 800a97e:	f003 0310 	and.w	r3, r3, #16
 800a982:	2b10      	cmp	r3, #16
 800a984:	d103      	bne.n	800a98e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2210      	movs	r2, #16
 800a98c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a994:	4619      	mov	r1, r3
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f7fe fc6e 	bl	8009278 <HAL_UARTEx_RxEventCallback>
 800a99c:	e002      	b.n	800a9a4 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f7f8 fa06 	bl	8002db0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a9a4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d006      	beq.n	800a9ba <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800a9ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a9b0:	f003 0320 	and.w	r3, r3, #32
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f47f aecb 	bne.w	800a750 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a9c0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a9c4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d049      	beq.n	800aa60 <UART_RxISR_16BIT_FIFOEN+0x358>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a9d2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d242      	bcs.n	800aa60 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	3308      	adds	r3, #8
 800a9e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e4:	e853 3f00 	ldrex	r3, [r3]
 800a9e8:	623b      	str	r3, [r7, #32]
   return(result);
 800a9ea:	6a3b      	ldr	r3, [r7, #32]
 800a9ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	3308      	adds	r3, #8
 800a9fa:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a9fe:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa06:	e841 2300 	strex	r3, r2, [r1]
 800aa0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d1e3      	bne.n	800a9da <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	4a15      	ldr	r2, [pc, #84]	@ (800aa6c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800aa16:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	e853 3f00 	ldrex	r3, [r3]
 800aa24:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f043 0320 	orr.w	r3, r3, #32
 800aa2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	461a      	mov	r2, r3
 800aa36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aa3a:	61fb      	str	r3, [r7, #28]
 800aa3c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3e:	69b9      	ldr	r1, [r7, #24]
 800aa40:	69fa      	ldr	r2, [r7, #28]
 800aa42:	e841 2300 	strex	r3, r2, [r1]
 800aa46:	617b      	str	r3, [r7, #20]
   return(result);
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d1e4      	bne.n	800aa18 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aa4e:	e007      	b.n	800aa60 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	699a      	ldr	r2, [r3, #24]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f042 0208 	orr.w	r2, r2, #8
 800aa5e:	619a      	str	r2, [r3, #24]
}
 800aa60:	bf00      	nop
 800aa62:	37b8      	adds	r7, #184	@ 0xb8
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}
 800aa68:	40008000 	.word	0x40008000
 800aa6c:	0800a1f1 	.word	0x0800a1f1

0800aa70 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b083      	sub	sp, #12
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800aa78:	bf00      	nop
 800aa7a:	370c      	adds	r7, #12
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bc80      	pop	{r7}
 800aa80:	4770      	bx	lr

0800aa82 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800aa82:	b480      	push	{r7}
 800aa84:	b083      	sub	sp, #12
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800aa8a:	bf00      	nop
 800aa8c:	370c      	adds	r7, #12
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bc80      	pop	{r7}
 800aa92:	4770      	bx	lr

0800aa94 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b083      	sub	sp, #12
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800aa9c:	bf00      	nop
 800aa9e:	370c      	adds	r7, #12
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bc80      	pop	{r7}
 800aaa4:	4770      	bx	lr

0800aaa6 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800aaa6:	b580      	push	{r7, lr}
 800aaa8:	b088      	sub	sp, #32
 800aaaa:	af02      	add	r7, sp, #8
 800aaac:	60f8      	str	r0, [r7, #12]
 800aaae:	1d3b      	adds	r3, r7, #4
 800aab0:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800aab4:	2300      	movs	r3, #0
 800aab6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aabe:	2b01      	cmp	r3, #1
 800aac0:	d101      	bne.n	800aac6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800aac2:	2302      	movs	r3, #2
 800aac4:	e046      	b.n	800ab54 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2224      	movs	r2, #36	@ 0x24
 800aad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	681a      	ldr	r2, [r3, #0]
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f022 0201 	bic.w	r2, r2, #1
 800aae4:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800aaf0:	687a      	ldr	r2, [r7, #4]
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	430a      	orrs	r2, r1
 800aaf8:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d105      	bne.n	800ab0c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800ab00:	1d3b      	adds	r3, r7, #4
 800ab02:	e893 0006 	ldmia.w	r3, {r1, r2}
 800ab06:	68f8      	ldr	r0, [r7, #12]
 800ab08:	f000 f949 	bl	800ad9e <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	681a      	ldr	r2, [r3, #0]
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f042 0201 	orr.w	r2, r2, #1
 800ab1a:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ab1c:	f7f7 fb4a 	bl	80021b4 <HAL_GetTick>
 800ab20:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ab30:	68f8      	ldr	r0, [r7, #12]
 800ab32:	f7fe ff10 	bl	8009956 <UART_WaitOnFlagUntilTimeout>
 800ab36:	4603      	mov	r3, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d002      	beq.n	800ab42 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	75fb      	strb	r3, [r7, #23]
 800ab40:	e003      	b.n	800ab4a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	2220      	movs	r2, #32
 800ab46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800ab52:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3718      	adds	r7, #24
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}

0800ab5c <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b089      	sub	sp, #36	@ 0x24
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab6a:	2b01      	cmp	r3, #1
 800ab6c:	d101      	bne.n	800ab72 <HAL_UARTEx_EnableStopMode+0x16>
 800ab6e:	2302      	movs	r3, #2
 800ab70:	e021      	b.n	800abb6 <HAL_UARTEx_EnableStopMode+0x5a>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2201      	movs	r2, #1
 800ab76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	e853 3f00 	ldrex	r3, [r3]
 800ab86:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	f043 0302 	orr.w	r3, r3, #2
 800ab8e:	61fb      	str	r3, [r7, #28]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	461a      	mov	r2, r3
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	61bb      	str	r3, [r7, #24]
 800ab9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9c:	6979      	ldr	r1, [r7, #20]
 800ab9e:	69ba      	ldr	r2, [r7, #24]
 800aba0:	e841 2300 	strex	r3, r2, [r1]
 800aba4:	613b      	str	r3, [r7, #16]
   return(result);
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d1e6      	bne.n	800ab7a <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2200      	movs	r2, #0
 800abb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800abb4:	2300      	movs	r3, #0
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3724      	adds	r7, #36	@ 0x24
 800abba:	46bd      	mov	sp, r7
 800abbc:	bc80      	pop	{r7}
 800abbe:	4770      	bx	lr

0800abc0 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b084      	sub	sp, #16
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d101      	bne.n	800abd6 <HAL_UARTEx_EnableFifoMode+0x16>
 800abd2:	2302      	movs	r3, #2
 800abd4:	e02b      	b.n	800ac2e <HAL_UARTEx_EnableFifoMode+0x6e>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2201      	movs	r2, #1
 800abda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2224      	movs	r2, #36	@ 0x24
 800abe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f022 0201 	bic.w	r2, r2, #1
 800abfc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ac04:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800ac0c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 f8e4 	bl	800ade4 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2220      	movs	r2, #32
 800ac20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac2c:	2300      	movs	r3, #0
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3710      	adds	r7, #16
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ac36:	b480      	push	{r7}
 800ac38:	b085      	sub	sp, #20
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d101      	bne.n	800ac4c <HAL_UARTEx_DisableFifoMode+0x16>
 800ac48:	2302      	movs	r3, #2
 800ac4a:	e027      	b.n	800ac9c <HAL_UARTEx_DisableFifoMode+0x66>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2201      	movs	r2, #1
 800ac50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2224      	movs	r2, #36	@ 0x24
 800ac58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	681a      	ldr	r2, [r3, #0]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f022 0201 	bic.w	r2, r2, #1
 800ac72:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ac7a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	68fa      	ldr	r2, [r7, #12]
 800ac88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2220      	movs	r2, #32
 800ac8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2200      	movs	r2, #0
 800ac96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3714      	adds	r7, #20
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bc80      	pop	{r7}
 800aca4:	4770      	bx	lr

0800aca6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aca6:	b580      	push	{r7, lr}
 800aca8:	b084      	sub	sp, #16
 800acaa:	af00      	add	r7, sp, #0
 800acac:	6078      	str	r0, [r7, #4]
 800acae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800acb6:	2b01      	cmp	r3, #1
 800acb8:	d101      	bne.n	800acbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800acba:	2302      	movs	r3, #2
 800acbc:	e02d      	b.n	800ad1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2201      	movs	r2, #1
 800acc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2224      	movs	r2, #36	@ 0x24
 800acca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	681a      	ldr	r2, [r3, #0]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f022 0201 	bic.w	r2, r2, #1
 800ace4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	689b      	ldr	r3, [r3, #8]
 800acec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	683a      	ldr	r2, [r7, #0]
 800acf6:	430a      	orrs	r2, r1
 800acf8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 f872 	bl	800ade4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	68fa      	ldr	r2, [r7, #12]
 800ad06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2220      	movs	r2, #32
 800ad0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2200      	movs	r2, #0
 800ad14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad18:	2300      	movs	r3, #0
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b084      	sub	sp, #16
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
 800ad2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d101      	bne.n	800ad3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ad36:	2302      	movs	r3, #2
 800ad38:	e02d      	b.n	800ad96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2224      	movs	r2, #36	@ 0x24
 800ad46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	681a      	ldr	r2, [r3, #0]
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f022 0201 	bic.w	r2, r2, #1
 800ad60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	683a      	ldr	r2, [r7, #0]
 800ad72:	430a      	orrs	r2, r1
 800ad74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f000 f834 	bl	800ade4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	68fa      	ldr	r2, [r7, #12]
 800ad82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2220      	movs	r2, #32
 800ad88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad94:	2300      	movs	r3, #0
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	3710      	adds	r7, #16
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}

0800ad9e <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800ad9e:	b480      	push	{r7}
 800ada0:	b085      	sub	sp, #20
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	60f8      	str	r0, [r7, #12]
 800ada6:	1d3b      	adds	r3, r7, #4
 800ada8:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	f023 0210 	bic.w	r2, r3, #16
 800adb6:	893b      	ldrh	r3, [r7, #8]
 800adb8:	4619      	mov	r1, r3
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	430a      	orrs	r2, r1
 800adc0:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800adcc:	7abb      	ldrb	r3, [r7, #10]
 800adce:	061a      	lsls	r2, r3, #24
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	430a      	orrs	r2, r1
 800add6:	605a      	str	r2, [r3, #4]
}
 800add8:	bf00      	nop
 800adda:	3714      	adds	r7, #20
 800addc:	46bd      	mov	sp, r7
 800adde:	bc80      	pop	{r7}
 800ade0:	4770      	bx	lr
	...

0800ade4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b085      	sub	sp, #20
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d108      	bne.n	800ae06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2201      	movs	r2, #1
 800adf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2201      	movs	r2, #1
 800ae00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ae04:	e031      	b.n	800ae6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ae06:	2308      	movs	r3, #8
 800ae08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ae0a:	2308      	movs	r3, #8
 800ae0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	689b      	ldr	r3, [r3, #8]
 800ae14:	0e5b      	lsrs	r3, r3, #25
 800ae16:	b2db      	uxtb	r3, r3
 800ae18:	f003 0307 	and.w	r3, r3, #7
 800ae1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	689b      	ldr	r3, [r3, #8]
 800ae24:	0f5b      	lsrs	r3, r3, #29
 800ae26:	b2db      	uxtb	r3, r3
 800ae28:	f003 0307 	and.w	r3, r3, #7
 800ae2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae2e:	7bbb      	ldrb	r3, [r7, #14]
 800ae30:	7b3a      	ldrb	r2, [r7, #12]
 800ae32:	4910      	ldr	r1, [pc, #64]	@ (800ae74 <UARTEx_SetNbDataToProcess+0x90>)
 800ae34:	5c8a      	ldrb	r2, [r1, r2]
 800ae36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ae3a:	7b3a      	ldrb	r2, [r7, #12]
 800ae3c:	490e      	ldr	r1, [pc, #56]	@ (800ae78 <UARTEx_SetNbDataToProcess+0x94>)
 800ae3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae40:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae44:	b29a      	uxth	r2, r3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae4c:	7bfb      	ldrb	r3, [r7, #15]
 800ae4e:	7b7a      	ldrb	r2, [r7, #13]
 800ae50:	4908      	ldr	r1, [pc, #32]	@ (800ae74 <UARTEx_SetNbDataToProcess+0x90>)
 800ae52:	5c8a      	ldrb	r2, [r1, r2]
 800ae54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ae58:	7b7a      	ldrb	r2, [r7, #13]
 800ae5a:	4907      	ldr	r1, [pc, #28]	@ (800ae78 <UARTEx_SetNbDataToProcess+0x94>)
 800ae5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae5e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae62:	b29a      	uxth	r2, r3
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ae6a:	bf00      	nop
 800ae6c:	3714      	adds	r7, #20
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bc80      	pop	{r7}
 800ae72:	4770      	bx	lr
 800ae74:	08020370 	.word	0x08020370
 800ae78:	08020378 	.word	0x08020378

0800ae7c <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800ae80:	f7f7 f838 	bl	8001ef4 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800ae84:	f000 f820 	bl	800aec8 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800ae88:	bf00      	nop
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800ae90:	f04f 30ff 	mov.w	r0, #4294967295
 800ae94:	f013 fd6a 	bl	801e96c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800ae98:	bf00      	nop
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800aea0:	f3bf 8f4f 	dsb	sy
}
 800aea4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800aea6:	4b06      	ldr	r3, [pc, #24]	@ (800aec0 <__NVIC_SystemReset+0x24>)
 800aea8:	68db      	ldr	r3, [r3, #12]
 800aeaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800aeae:	4904      	ldr	r1, [pc, #16]	@ (800aec0 <__NVIC_SystemReset+0x24>)
 800aeb0:	4b04      	ldr	r3, [pc, #16]	@ (800aec4 <__NVIC_SystemReset+0x28>)
 800aeb2:	4313      	orrs	r3, r2
 800aeb4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800aeb6:	f3bf 8f4f 	dsb	sy
}
 800aeba:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800aebc:	bf00      	nop
 800aebe:	e7fd      	b.n	800aebc <__NVIC_SystemReset+0x20>
 800aec0:	e000ed00 	.word	0xe000ed00
 800aec4:	05fa0004 	.word	0x05fa0004

0800aec8 <LoRaWAN_Init>:
static uint16_t g_pkt_cnt = 0;

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b086      	sub	sp, #24
 800aecc:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800aece:	2300      	movs	r3, #0
 800aed0:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800aed2:	2301      	movs	r3, #1
 800aed4:	9302      	str	r3, [sp, #8]
 800aed6:	2303      	movs	r3, #3
 800aed8:	9301      	str	r3, [sp, #4]
 800aeda:	2301      	movs	r3, #1
 800aedc:	9300      	str	r3, [sp, #0]
 800aede:	4b5d      	ldr	r3, [pc, #372]	@ (800b054 <LoRaWAN_Init+0x18c>)
 800aee0:	2200      	movs	r2, #0
 800aee2:	2100      	movs	r1, #0
 800aee4:	2002      	movs	r0, #2
 800aee6:	f014 f98d 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800aeea:	2301      	movs	r3, #1
 800aeec:	9302      	str	r3, [sp, #8]
 800aeee:	2306      	movs	r3, #6
 800aef0:	9301      	str	r3, [sp, #4]
 800aef2:	2302      	movs	r3, #2
 800aef4:	9300      	str	r3, [sp, #0]
 800aef6:	4b58      	ldr	r3, [pc, #352]	@ (800b058 <LoRaWAN_Init+0x190>)
 800aef8:	2200      	movs	r2, #0
 800aefa:	2100      	movs	r1, #0
 800aefc:	2002      	movs	r0, #2
 800aefe:	f014 f981 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800af02:	2301      	movs	r3, #1
 800af04:	9302      	str	r3, [sp, #8]
 800af06:	2303      	movs	r3, #3
 800af08:	9301      	str	r3, [sp, #4]
 800af0a:	2301      	movs	r3, #1
 800af0c:	9300      	str	r3, [sp, #0]
 800af0e:	4b53      	ldr	r3, [pc, #332]	@ (800b05c <LoRaWAN_Init+0x194>)
 800af10:	2200      	movs	r2, #0
 800af12:	2100      	movs	r1, #0
 800af14:	2002      	movs	r0, #2
 800af16:	f014 f975 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800af1a:	1d3b      	adds	r3, r7, #4
 800af1c:	4619      	mov	r1, r3
 800af1e:	2000      	movs	r0, #0
 800af20:	f003 fc1e 	bl	800e760 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	0e1b      	lsrs	r3, r3, #24
 800af28:	b2db      	uxtb	r3, r3
 800af2a:	461a      	mov	r2, r3
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	0c1b      	lsrs	r3, r3, #16
 800af30:	b2db      	uxtb	r3, r3
 800af32:	4619      	mov	r1, r3
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	0a1b      	lsrs	r3, r3, #8
 800af38:	b2db      	uxtb	r3, r3
 800af3a:	9302      	str	r3, [sp, #8]
 800af3c:	9101      	str	r1, [sp, #4]
 800af3e:	9200      	str	r2, [sp, #0]
 800af40:	4b47      	ldr	r3, [pc, #284]	@ (800b060 <LoRaWAN_Init+0x198>)
 800af42:	2200      	movs	r2, #0
 800af44:	2100      	movs	r1, #0
 800af46:	2002      	movs	r0, #2
 800af48:	f014 f95c 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800af4c:	1d3b      	adds	r3, r7, #4
 800af4e:	4619      	mov	r1, r3
 800af50:	2001      	movs	r0, #1
 800af52:	f003 fc05 	bl	800e760 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	0e1b      	lsrs	r3, r3, #24
 800af5a:	b2db      	uxtb	r3, r3
 800af5c:	461a      	mov	r2, r3
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	0c1b      	lsrs	r3, r3, #16
 800af62:	b2db      	uxtb	r3, r3
 800af64:	4619      	mov	r1, r3
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	0a1b      	lsrs	r3, r3, #8
 800af6a:	b2db      	uxtb	r3, r3
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	b2c0      	uxtb	r0, r0
 800af70:	9003      	str	r0, [sp, #12]
 800af72:	9302      	str	r3, [sp, #8]
 800af74:	9101      	str	r1, [sp, #4]
 800af76:	9200      	str	r2, [sp, #0]
 800af78:	4b3a      	ldr	r3, [pc, #232]	@ (800b064 <LoRaWAN_Init+0x19c>)
 800af7a:	2200      	movs	r2, #0
 800af7c:	2100      	movs	r1, #0
 800af7e:	2002      	movs	r0, #2
 800af80:	f014 f940 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800af84:	2300      	movs	r3, #0
 800af86:	9300      	str	r3, [sp, #0]
 800af88:	4b37      	ldr	r3, [pc, #220]	@ (800b068 <LoRaWAN_Init+0x1a0>)
 800af8a:	2200      	movs	r2, #0
 800af8c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800af90:	4836      	ldr	r0, [pc, #216]	@ (800b06c <LoRaWAN_Init+0x1a4>)
 800af92:	f013 fe89 	bl	801eca8 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800af96:	2300      	movs	r3, #0
 800af98:	9300      	str	r3, [sp, #0]
 800af9a:	4b35      	ldr	r3, [pc, #212]	@ (800b070 <LoRaWAN_Init+0x1a8>)
 800af9c:	2200      	movs	r2, #0
 800af9e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800afa2:	4834      	ldr	r0, [pc, #208]	@ (800b074 <LoRaWAN_Init+0x1ac>)
 800afa4:	f013 fe80 	bl	801eca8 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800afa8:	2300      	movs	r3, #0
 800afaa:	9300      	str	r3, [sp, #0]
 800afac:	4b32      	ldr	r3, [pc, #200]	@ (800b078 <LoRaWAN_Init+0x1b0>)
 800afae:	2201      	movs	r2, #1
 800afb0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800afb4:	4831      	ldr	r0, [pc, #196]	@ (800b07c <LoRaWAN_Init+0x1b4>)
 800afb6:	f013 fe77 	bl	801eca8 <UTIL_TIMER_Create>

  if (FLASH_IF_Init(NULL) != FLASH_IF_OK)
 800afba:	2000      	movs	r0, #0
 800afbc:	f7f6 fa14 	bl	80013e8 <FLASH_IF_Init>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d001      	beq.n	800afca <LoRaWAN_Init+0x102>
  {
    Error_Handler();
 800afc6:	f7f6 fdb9 	bl	8001b3c <Error_Handler>
  }

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800afca:	2300      	movs	r3, #0
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	4b2c      	ldr	r3, [pc, #176]	@ (800b080 <LoRaWAN_Init+0x1b8>)
 800afd0:	2200      	movs	r2, #0
 800afd2:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800afd6:	482b      	ldr	r0, [pc, #172]	@ (800b084 <LoRaWAN_Init+0x1bc>)
 800afd8:	f013 fe66 	bl	801eca8 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800afdc:	4a2a      	ldr	r2, [pc, #168]	@ (800b088 <LoRaWAN_Init+0x1c0>)
 800afde:	2100      	movs	r1, #0
 800afe0:	2001      	movs	r0, #1
 800afe2:	f013 fdbf 	bl	801eb64 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800afe6:	4a29      	ldr	r2, [pc, #164]	@ (800b08c <LoRaWAN_Init+0x1c4>)
 800afe8:	2100      	movs	r1, #0
 800afea:	2002      	movs	r0, #2
 800afec:	f013 fdba 	bl	801eb64 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800aff0:	4a27      	ldr	r2, [pc, #156]	@ (800b090 <LoRaWAN_Init+0x1c8>)
 800aff2:	2100      	movs	r1, #0
 800aff4:	2004      	movs	r0, #4
 800aff6:	f013 fdb5 	bl	801eb64 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800affa:	4a26      	ldr	r2, [pc, #152]	@ (800b094 <LoRaWAN_Init+0x1cc>)
 800affc:	2100      	movs	r1, #0
 800affe:	2008      	movs	r0, #8
 800b000:	f013 fdb0 	bl	801eb64 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800b004:	f000 fe8e 	bl	800bd24 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800b008:	4923      	ldr	r1, [pc, #140]	@ (800b098 <LoRaWAN_Init+0x1d0>)
 800b00a:	4824      	ldr	r0, [pc, #144]	@ (800b09c <LoRaWAN_Init+0x1d4>)
 800b00c:	f002 fbc0 	bl	800d790 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800b010:	4823      	ldr	r0, [pc, #140]	@ (800b0a0 <LoRaWAN_Init+0x1d8>)
 800b012:	f002 fc19 	bl	800d848 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800b016:	4819      	ldr	r0, [pc, #100]	@ (800b07c <LoRaWAN_Init+0x1b4>)
 800b018:	f013 fe7c 	bl	801ed14 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800b01c:	4b21      	ldr	r3, [pc, #132]	@ (800b0a4 <LoRaWAN_Init+0x1dc>)
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	4a21      	ldr	r2, [pc, #132]	@ (800b0a8 <LoRaWAN_Init+0x1e0>)
 800b022:	7812      	ldrb	r2, [r2, #0]
 800b024:	4611      	mov	r1, r2
 800b026:	4618      	mov	r0, r3
 800b028:	f002 fce2 	bl	800d9f0 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800b02c:	4b1f      	ldr	r3, [pc, #124]	@ (800b0ac <LoRaWAN_Init+0x1e4>)
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d10b      	bne.n	800b04c <LoRaWAN_Init+0x184>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800b034:	4b1e      	ldr	r3, [pc, #120]	@ (800b0b0 <LoRaWAN_Init+0x1e8>)
 800b036:	6819      	ldr	r1, [r3, #0]
 800b038:	2300      	movs	r3, #0
 800b03a:	9300      	str	r3, [sp, #0]
 800b03c:	4b1d      	ldr	r3, [pc, #116]	@ (800b0b4 <LoRaWAN_Init+0x1ec>)
 800b03e:	2200      	movs	r2, #0
 800b040:	481d      	ldr	r0, [pc, #116]	@ (800b0b8 <LoRaWAN_Init+0x1f0>)
 800b042:	f013 fe31 	bl	801eca8 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800b046:	481c      	ldr	r0, [pc, #112]	@ (800b0b8 <LoRaWAN_Init+0x1f0>)
 800b048:	f013 fe64 	bl	801ed14 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800b04c:	bf00      	nop
 800b04e:	3708      	adds	r7, #8
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}
 800b054:	0801f8c8 	.word	0x0801f8c8
 800b058:	0801f8ec 	.word	0x0801f8ec
 800b05c:	0801f910 	.word	0x0801f910
 800b060:	0801f934 	.word	0x0801f934
 800b064:	0801f958 	.word	0x0801f958
 800b068:	0800b7b9 	.word	0x0800b7b9
 800b06c:	20000550 	.word	0x20000550
 800b070:	0800b7d9 	.word	0x0800b7d9
 800b074:	20000568 	.word	0x20000568
 800b078:	0800b7f9 	.word	0x0800b7f9
 800b07c:	20000580 	.word	0x20000580
 800b080:	0800bbf9 	.word	0x0800bbf9
 800b084:	20000444 	.word	0x20000444
 800b088:	0800d9c5 	.word	0x0800d9c5
 800b08c:	0800b33d 	.word	0x0800b33d
 800b090:	0800bc49 	.word	0x0800bc49
 800b094:	0800bb51 	.word	0x0800bb51
 800b098:	01030100 	.word	0x01030100
 800b09c:	20000024 	.word	0x20000024
 800b0a0:	20000070 	.word	0x20000070
 800b0a4:	20000020 	.word	0x20000020
 800b0a8:	20000021 	.word	0x20000021
 800b0ac:	20000428 	.word	0x20000428
 800b0b0:	20000088 	.word	0x20000088
 800b0b4:	0800b795 	.word	0x0800b795
 800b0b8:	2000042c 	.word	0x2000042c

0800b0bc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b082      	sub	sp, #8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800b0c6:	88fb      	ldrh	r3, [r7, #6]
 800b0c8:	2b40      	cmp	r3, #64	@ 0x40
 800b0ca:	d014      	beq.n	800b0f6 <HAL_GPIO_EXTI_Callback+0x3a>
 800b0cc:	2b40      	cmp	r3, #64	@ 0x40
 800b0ce:	dc17      	bgt.n	800b100 <HAL_GPIO_EXTI_Callback+0x44>
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d002      	beq.n	800b0da <HAL_GPIO_EXTI_Callback+0x1e>
 800b0d4:	2b02      	cmp	r3, #2
 800b0d6:	d009      	beq.n	800b0ec <HAL_GPIO_EXTI_Callback+0x30>
      break;
    case  BUT3_Pin:
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
      break;
    default:
      break;
 800b0d8:	e012      	b.n	800b100 <HAL_GPIO_EXTI_Callback+0x44>
      if (EventType == TX_ON_EVENT)
 800b0da:	4b0d      	ldr	r3, [pc, #52]	@ (800b110 <HAL_GPIO_EXTI_Callback+0x54>)
 800b0dc:	781b      	ldrb	r3, [r3, #0]
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d110      	bne.n	800b104 <HAL_GPIO_EXTI_Callback+0x48>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b0e2:	2100      	movs	r1, #0
 800b0e4:	2002      	movs	r0, #2
 800b0e6:	f013 fd5f 	bl	801eba8 <UTIL_SEQ_SetTask>
      break;
 800b0ea:	e00b      	b.n	800b104 <HAL_GPIO_EXTI_Callback+0x48>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	2008      	movs	r0, #8
 800b0f0:	f013 fd5a 	bl	801eba8 <UTIL_SEQ_SetTask>
      break;
 800b0f4:	e007      	b.n	800b106 <HAL_GPIO_EXTI_Callback+0x4a>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800b0f6:	2100      	movs	r1, #0
 800b0f8:	2004      	movs	r0, #4
 800b0fa:	f013 fd55 	bl	801eba8 <UTIL_SEQ_SetTask>
      break;
 800b0fe:	e002      	b.n	800b106 <HAL_GPIO_EXTI_Callback+0x4a>
      break;
 800b100:	bf00      	nop
 800b102:	e000      	b.n	800b106 <HAL_GPIO_EXTI_Callback+0x4a>
      break;
 800b104:	bf00      	nop
  }
}
 800b106:	bf00      	nop
 800b108:	3708      	adds	r7, #8
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	20000428 	.word	0x20000428

0800b114 <SHT45_ReadTempAndHumidity>:
  * @param temp_centiC Pointer to store temperature in centi-degrees C.
  * @param humid_centiPC Pointer to store humidity in centi-percent RH (0-10000).
  * @retval 0 on success, -1 on failure.
  */
static int SHT45_ReadTempAndHumidity(int16_t *temp_centiC, uint16_t *humid_centiPC)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b088      	sub	sp, #32
 800b118:	af02      	add	r7, sp, #8
 800b11a:	6078      	str	r0, [r7, #4]
 800b11c:	6039      	str	r1, [r7, #0]
    uint8_t cmd = SHT45_CMD_HIGH_PRECISION;
 800b11e:	23fd      	movs	r3, #253	@ 0xfd
 800b120:	747b      	strb	r3, [r7, #17]
    uint8_t rx_buf[6];
    HAL_StatusTypeDef status;

    // FIX: Using the hi2c2 handle, as hi2c1 was undeclared.
    // You MUST ensure I2C2 is initialized and wired to the SHT45 sensor.
    status = HAL_I2C_Master_Transmit(&hi2c2, SHT45_ADDR, &cmd, 1, 100);
 800b122:	f107 0211 	add.w	r2, r7, #17
 800b126:	2364      	movs	r3, #100	@ 0x64
 800b128:	9300      	str	r3, [sp, #0]
 800b12a:	2301      	movs	r3, #1
 800b12c:	2188      	movs	r1, #136	@ 0x88
 800b12e:	482b      	ldr	r0, [pc, #172]	@ (800b1dc <SHT45_ReadTempAndHumidity+0xc8>)
 800b130:	f7fa fac2 	bl	80056b8 <HAL_I2C_Master_Transmit>
 800b134:	4603      	mov	r3, r0
 800b136:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return -1;
 800b138:	7dfb      	ldrb	r3, [r7, #23]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d002      	beq.n	800b144 <SHT45_ReadTempAndHumidity+0x30>
 800b13e:	f04f 33ff 	mov.w	r3, #4294967295
 800b142:	e046      	b.n	800b1d2 <SHT45_ReadTempAndHumidity+0xbe>

    // Wait for measurement (SHT45 high precision requires ~17ms)
    HAL_Delay(20);
 800b144:	2014      	movs	r0, #20
 800b146:	f7f7 f849 	bl	80021dc <HAL_Delay>

    // Read 6 bytes (Temp MSB, LSB, CRC | Humid MSB, LSB, CRC)
    status = HAL_I2C_Master_Receive(&hi2c2, SHT45_ADDR, rx_buf, 6, 100);
 800b14a:	f107 0208 	add.w	r2, r7, #8
 800b14e:	2364      	movs	r3, #100	@ 0x64
 800b150:	9300      	str	r3, [sp, #0]
 800b152:	2306      	movs	r3, #6
 800b154:	2188      	movs	r1, #136	@ 0x88
 800b156:	4821      	ldr	r0, [pc, #132]	@ (800b1dc <SHT45_ReadTempAndHumidity+0xc8>)
 800b158:	f7fa fbc6 	bl	80058e8 <HAL_I2C_Master_Receive>
 800b15c:	4603      	mov	r3, r0
 800b15e:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return -1;
 800b160:	7dfb      	ldrb	r3, [r7, #23]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d002      	beq.n	800b16c <SHT45_ReadTempAndHumidity+0x58>
 800b166:	f04f 33ff 	mov.w	r3, #4294967295
 800b16a:	e032      	b.n	800b1d2 <SHT45_ReadTempAndHumidity+0xbe>

    // --- Temperature Processing ---
    uint16_t temp_raw = (rx_buf[0] << 8) | rx_buf[1];
 800b16c:	7a3b      	ldrb	r3, [r7, #8]
 800b16e:	b21b      	sxth	r3, r3
 800b170:	021b      	lsls	r3, r3, #8
 800b172:	b21a      	sxth	r2, r3
 800b174:	7a7b      	ldrb	r3, [r7, #9]
 800b176:	b21b      	sxth	r3, r3
 800b178:	4313      	orrs	r3, r2
 800b17a:	b21b      	sxth	r3, r3
 800b17c:	82bb      	strh	r3, [r7, #20]

    // Formula: T = -45 + 175 * (raw / 65535)
    // T (centi-C) = -4500 + 17500 * (raw / 65535)
    *temp_centiC = (int16_t)(-4500 + (17500UL * (uint32_t)temp_raw / 65535UL));
 800b17e:	8abb      	ldrh	r3, [r7, #20]
 800b180:	f244 425c 	movw	r2, #17500	@ 0x445c
 800b184:	fb02 f303 	mul.w	r3, r2, r3
 800b188:	4a15      	ldr	r2, [pc, #84]	@ (800b1e0 <SHT45_ReadTempAndHumidity+0xcc>)
 800b18a:	fba2 2303 	umull	r2, r3, r2, r3
 800b18e:	0bdb      	lsrs	r3, r3, #15
 800b190:	b29b      	uxth	r3, r3
 800b192:	f5a3 538c 	sub.w	r3, r3, #4480	@ 0x1180
 800b196:	3b14      	subs	r3, #20
 800b198:	b29b      	uxth	r3, r3
 800b19a:	b21a      	sxth	r2, r3
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	801a      	strh	r2, [r3, #0]

    // --- Humidity Processing ---
    uint16_t humid_raw = (rx_buf[3] << 8) | rx_buf[4];
 800b1a0:	7afb      	ldrb	r3, [r7, #11]
 800b1a2:	b21b      	sxth	r3, r3
 800b1a4:	021b      	lsls	r3, r3, #8
 800b1a6:	b21a      	sxth	r2, r3
 800b1a8:	7b3b      	ldrb	r3, [r7, #12]
 800b1aa:	b21b      	sxth	r3, r3
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	b21b      	sxth	r3, r3
 800b1b0:	827b      	strh	r3, [r7, #18]

    // Formula: RH = -6 + 125 * (raw / 65535)
    // RH (centi-%RH) = -600 + 12500 * (raw / 65535)
    *humid_centiPC = (uint16_t)(-600 + (12500UL * (uint32_t)humid_raw / 65535UL));
 800b1b2:	8a7b      	ldrh	r3, [r7, #18]
 800b1b4:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 800b1b8:	fb02 f303 	mul.w	r3, r2, r3
 800b1bc:	4a08      	ldr	r2, [pc, #32]	@ (800b1e0 <SHT45_ReadTempAndHumidity+0xcc>)
 800b1be:	fba2 2303 	umull	r2, r3, r2, r3
 800b1c2:	0bdb      	lsrs	r3, r3, #15
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 800b1ca:	b29a      	uxth	r2, r3
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	801a      	strh	r2, [r3, #0]

    return 0;
 800b1d0:	2300      	movs	r3, #0
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3718      	adds	r7, #24
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
 800b1da:	bf00      	nop
 800b1dc:	200001dc 	.word	0x200001dc
 800b1e0:	80008001 	.word	0x80008001

0800b1e4 <OnRxData>:
/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800b1e4:	b5b0      	push	{r4, r5, r7, lr}
 800b1e6:	b08a      	sub	sp, #40	@ 0x28
 800b1e8:	af06      	add	r7, sp, #24
 800b1ea:	6078      	str	r0, [r7, #4]
 800b1ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	f000 808f 	beq.w	800b318 <OnRxData+0x134>
  {
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b200:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b204:	f7fa f974 	bl	80054f0 <HAL_GPIO_WritePin>

    UTIL_TIMER_Start(&RxLedTimer);
 800b208:	4845      	ldr	r0, [pc, #276]	@ (800b320 <OnRxData+0x13c>)
 800b20a:	f013 fd83 	bl	801ed14 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d05c      	beq.n	800b2d0 <OnRxData+0xec>
    {
      if (appData != NULL)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d059      	beq.n	800b2d0 <OnRxData+0xec>
      {
        RxPort = appData->Port;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	685b      	ldr	r3, [r3, #4]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d052      	beq.n	800b2d0 <OnRxData+0xec>
        {
          switch (appData->Port)
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	2b02      	cmp	r3, #2
 800b230:	d01f      	beq.n	800b272 <OnRxData+0x8e>
 800b232:	2b03      	cmp	r3, #3
 800b234:	d147      	bne.n	800b2c6 <OnRxData+0xe2>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	785b      	ldrb	r3, [r3, #1]
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	d145      	bne.n	800b2ca <OnRxData+0xe6>
              {
                switch (appData->Buffer[0])
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	781b      	ldrb	r3, [r3, #0]
 800b244:	2b02      	cmp	r3, #2
 800b246:	d00e      	beq.n	800b266 <OnRxData+0x82>
 800b248:	2b02      	cmp	r3, #2
 800b24a:	dc10      	bgt.n	800b26e <OnRxData+0x8a>
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d002      	beq.n	800b256 <OnRxData+0x72>
 800b250:	2b01      	cmp	r3, #1
 800b252:	d004      	beq.n	800b25e <OnRxData+0x7a>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800b254:	e00b      	b.n	800b26e <OnRxData+0x8a>
                    LmHandlerRequestClass(CLASS_A);
 800b256:	2000      	movs	r0, #0
 800b258:	f002 fde0 	bl	800de1c <LmHandlerRequestClass>
                    break;
 800b25c:	e008      	b.n	800b270 <OnRxData+0x8c>
                    LmHandlerRequestClass(CLASS_B);
 800b25e:	2001      	movs	r0, #1
 800b260:	f002 fddc 	bl	800de1c <LmHandlerRequestClass>
                    break;
 800b264:	e004      	b.n	800b270 <OnRxData+0x8c>
                    LmHandlerRequestClass(CLASS_C);
 800b266:	2002      	movs	r0, #2
 800b268:	f002 fdd8 	bl	800de1c <LmHandlerRequestClass>
                    break;
 800b26c:	e000      	b.n	800b270 <OnRxData+0x8c>
                    break;
 800b26e:	bf00      	nop
                }
              }
              break;
 800b270:	e02b      	b.n	800b2ca <OnRxData+0xe6>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	785b      	ldrb	r3, [r3, #1]
 800b276:	2b01      	cmp	r3, #1
 800b278:	d129      	bne.n	800b2ce <OnRxData+0xea>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	781b      	ldrb	r3, [r3, #0]
 800b280:	f003 0301 	and.w	r3, r3, #1
 800b284:	b2da      	uxtb	r2, r3
 800b286:	4b27      	ldr	r3, [pc, #156]	@ (800b324 <OnRxData+0x140>)
 800b288:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800b28a:	4b26      	ldr	r3, [pc, #152]	@ (800b324 <OnRxData+0x140>)
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d10c      	bne.n	800b2ac <OnRxData+0xc8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800b292:	4b25      	ldr	r3, [pc, #148]	@ (800b328 <OnRxData+0x144>)
 800b294:	2200      	movs	r2, #0
 800b296:	2100      	movs	r1, #0
 800b298:	2003      	movs	r0, #3
 800b29a:	f013 ffb3 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 800b29e:	2200      	movs	r2, #0
 800b2a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b2a4:	4821      	ldr	r0, [pc, #132]	@ (800b32c <OnRxData+0x148>)
 800b2a6:	f7fa f923 	bl	80054f0 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
                }
              }
              break;
 800b2aa:	e010      	b.n	800b2ce <OnRxData+0xea>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800b2ac:	4b20      	ldr	r3, [pc, #128]	@ (800b330 <OnRxData+0x14c>)
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	2100      	movs	r1, #0
 800b2b2:	2003      	movs	r0, #3
 800b2b4:	f013 ffa6 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b2be:	481b      	ldr	r0, [pc, #108]	@ (800b32c <OnRxData+0x148>)
 800b2c0:	f7fa f916 	bl	80054f0 <HAL_GPIO_WritePin>
              break;
 800b2c4:	e003      	b.n	800b2ce <OnRxData+0xea>

            default:

              break;
 800b2c6:	bf00      	nop
 800b2c8:	e002      	b.n	800b2d0 <OnRxData+0xec>
              break;
 800b2ca:	bf00      	nop
 800b2cc:	e000      	b.n	800b2d0 <OnRxData+0xec>
              break;
 800b2ce:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	7c1b      	ldrb	r3, [r3, #16]
 800b2d4:	2b05      	cmp	r3, #5
 800b2d6:	d81f      	bhi.n	800b318 <OnRxData+0x134>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	68db      	ldr	r3, [r3, #12]
 800b2dc:	7bfa      	ldrb	r2, [r7, #15]
 800b2de:	6839      	ldr	r1, [r7, #0]
 800b2e0:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800b2e4:	460c      	mov	r4, r1
 800b2e6:	6839      	ldr	r1, [r7, #0]
 800b2e8:	7c09      	ldrb	r1, [r1, #16]
 800b2ea:	4608      	mov	r0, r1
 800b2ec:	4911      	ldr	r1, [pc, #68]	@ (800b334 <OnRxData+0x150>)
 800b2ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b2f2:	6838      	ldr	r0, [r7, #0]
 800b2f4:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800b2f8:	4605      	mov	r5, r0
 800b2fa:	6838      	ldr	r0, [r7, #0]
 800b2fc:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800b300:	9005      	str	r0, [sp, #20]
 800b302:	9504      	str	r5, [sp, #16]
 800b304:	9103      	str	r1, [sp, #12]
 800b306:	9402      	str	r4, [sp, #8]
 800b308:	9201      	str	r2, [sp, #4]
 800b30a:	9300      	str	r3, [sp, #0]
 800b30c:	4b0a      	ldr	r3, [pc, #40]	@ (800b338 <OnRxData+0x154>)
 800b30e:	2200      	movs	r2, #0
 800b310:	2100      	movs	r1, #0
 800b312:	2003      	movs	r0, #3
 800b314:	f013 ff76 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot],
              params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800b318:	bf00      	nop
 800b31a:	3710      	adds	r7, #16
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bdb0      	pop	{r4, r5, r7, pc}
 800b320:	20000568 	.word	0x20000568
 800b324:	2000054e 	.word	0x2000054e
 800b328:	0801f97c 	.word	0x0801f97c
 800b32c:	48000400 	.word	0x48000400
 800b330:	0801f988 	.word	0x0801f988
 800b334:	20000008 	.word	0x20000008
 800b338:	0801f994 	.word	0x0801f994

0800b33c <SendTxData>:

static void SendTxData(void)
{
 800b33c:	b5b0      	push	{r4, r5, r7, lr}
 800b33e:	b0c8      	sub	sp, #288	@ 0x120
 800b340:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN SendTxData_1 */
	LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800b342:	23ff      	movs	r3, #255	@ 0xff
 800b344:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff
	UTIL_TIMER_Time_t nextTxIn = 0;
 800b348:	2300      	movs	r3, #0
 800b34a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	// Local buffer for LPP payload construction
    uint8_t txBuffer[LORAWAN_APP_DATA_BUFFER_MAX_SIZE];

	// --- Start Sensor Reading and LPP Setup ---
    // Variables to store sensor output
    int16_t current_temp_centiC = 0;
 800b34e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b352:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 800b356:	2200      	movs	r2, #0
 800b358:	801a      	strh	r2, [r3, #0]
    uint16_t current_humid_centiPC = 0;
 800b35a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b35e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b362:	2200      	movs	r2, #0
 800b364:	801a      	strh	r2, [r3, #0]

    // 1. Read temperature and humidity from SHT45
    // Note: The failure to read here will cause the 'goto rearm' jump.
	if (SHT45_ReadTempAndHumidity(&current_temp_centiC, &current_humid_centiPC) != 0)
 800b366:	1d3a      	adds	r2, r7, #4
 800b368:	1dbb      	adds	r3, r7, #6
 800b36a:	4611      	mov	r1, r2
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7ff fed1 	bl	800b114 <SHT45_ReadTempAndHumidity>
 800b372:	4603      	mov	r3, r0
 800b374:	2b00      	cmp	r3, #0
 800b376:	d006      	beq.n	800b386 <SendTxData+0x4a>
	{
	  // Handle sensor read failure
	  APP_LOG(TS_ON, VLEVEL_M, "SHT45 read failed. Skipping uplink this cycle.\r\n");
 800b378:	4b70      	ldr	r3, [pc, #448]	@ (800b53c <SendTxData+0x200>)
 800b37a:	2201      	movs	r2, #1
 800b37c:	2100      	movs	r1, #0
 800b37e:	2002      	movs	r0, #2
 800b380:	f013 ff40 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
	  goto rearm;
 800b384:	e1c8      	b.n	800b718 <SendTxData+0x3dc>
	}

    // LPP uses 0.1C for Temperature (Type 103) and 0.5% for Humidity (Type 68).

    // Temp: Convert centi-degrees to tenths of a degree.
    int16_t temp_value_tenths = (int16_t)(current_temp_centiC / 10);
 800b386:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b38a:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 800b38e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b392:	4a6b      	ldr	r2, [pc, #428]	@ (800b540 <SendTxData+0x204>)
 800b394:	fb82 1203 	smull	r1, r2, r2, r3
 800b398:	1092      	asrs	r2, r2, #2
 800b39a:	17db      	asrs	r3, r3, #31
 800b39c:	1ad3      	subs	r3, r2, r3
 800b39e:	f8a7 30fc 	strh.w	r3, [r7, #252]	@ 0xfc

    // Humid: Convert centi-%RH to half-percent (0-200 LPP range).
    uint8_t humid_value_halfPC = (uint8_t)(current_humid_centiPC / 50);
 800b3a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b3a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b3aa:	881b      	ldrh	r3, [r3, #0]
 800b3ac:	4a65      	ldr	r2, [pc, #404]	@ (800b544 <SendTxData+0x208>)
 800b3ae:	fba2 2303 	umull	r2, r3, r2, r3
 800b3b2:	091b      	lsrs	r3, r3, #4
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb

    uint8_t i = 0;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	f887 30fa 	strb.w	r3, [r7, #250]	@ 0xfa

    // 2. Encode Temperature (Channel 1, Type 103/0x67)
    txBuffer[i++] = LPP_CHANNEL_TEMPERATURE; // Channel 1
 800b3c0:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b3c4:	1c5a      	adds	r2, r3, #1
 800b3c6:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b3ca:	461a      	mov	r2, r3
 800b3cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b3d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b3d4:	2101      	movs	r1, #1
 800b3d6:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = 103; // LPP Type Temperature (103/0x67)
 800b3d8:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b3dc:	1c5a      	adds	r2, r3, #1
 800b3de:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b3e8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b3ec:	2167      	movs	r1, #103	@ 0x67
 800b3ee:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = (uint8_t)(temp_value_tenths >> 8); // Data MSB
 800b3f0:	f9b7 30fc 	ldrsh.w	r3, [r7, #252]	@ 0xfc
 800b3f4:	121b      	asrs	r3, r3, #8
 800b3f6:	b219      	sxth	r1, r3
 800b3f8:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b3fc:	1c5a      	adds	r2, r3, #1
 800b3fe:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b402:	461a      	mov	r2, r3
 800b404:	b2c9      	uxtb	r1, r1
 800b406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b40a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b40e:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = (uint8_t)(temp_value_tenths);      // Data LSB
 800b410:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b414:	1c5a      	adds	r2, r3, #1
 800b416:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b41a:	461a      	mov	r2, r3
 800b41c:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 800b420:	b2d9      	uxtb	r1, r3
 800b422:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b426:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b42a:	5499      	strb	r1, [r3, r2]

    // 3. Encode Humidity (Channel 3, Type 68/0x44)
    txBuffer[i++] = LPP_CHANNEL_HUMIDITY; // Channel 3
 800b42c:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b430:	1c5a      	adds	r2, r3, #1
 800b432:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b436:	461a      	mov	r2, r3
 800b438:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b43c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b440:	2103      	movs	r1, #3
 800b442:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = 68; // LPP Type Relative Humidity (68/0x44)
 800b444:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b448:	1c5a      	adds	r2, r3, #1
 800b44a:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b44e:	461a      	mov	r2, r3
 800b450:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b454:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b458:	2144      	movs	r1, #68	@ 0x44
 800b45a:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = humid_value_halfPC; // Data (1 byte)
 800b45c:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b460:	1c5a      	adds	r2, r3, #1
 800b462:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b466:	4619      	mov	r1, r3
 800b468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b46c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b470:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800b474:	545a      	strb	r2, [r3, r1]

    // 4. Encode Packet Counter (Channel 2, Type 115/0x73 - Unsigned 16-bit Integer)
    txBuffer[i++] = LPP_CHANNEL_PACKET_COUNT; // Channel 2
 800b476:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b47a:	1c5a      	adds	r2, r3, #1
 800b47c:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b480:	461a      	mov	r2, r3
 800b482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b486:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b48a:	2102      	movs	r1, #2
 800b48c:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = 115; // LPP Type Unsigned Integer (115)
 800b48e:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b492:	1c5a      	adds	r2, r3, #1
 800b494:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b498:	461a      	mov	r2, r3
 800b49a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b49e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b4a2:	2173      	movs	r1, #115	@ 0x73
 800b4a4:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = (uint8_t)(g_pkt_cnt >> 8); // Data MSB
 800b4a6:	4b28      	ldr	r3, [pc, #160]	@ (800b548 <SendTxData+0x20c>)
 800b4a8:	881b      	ldrh	r3, [r3, #0]
 800b4aa:	0a1b      	lsrs	r3, r3, #8
 800b4ac:	b299      	uxth	r1, r3
 800b4ae:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b4b2:	1c5a      	adds	r2, r3, #1
 800b4b4:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b4b8:	461a      	mov	r2, r3
 800b4ba:	b2c9      	uxtb	r1, r1
 800b4bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b4c0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b4c4:	5499      	strb	r1, [r3, r2]
    txBuffer[i++] = (uint8_t)(g_pkt_cnt);      // Data LSB
 800b4c6:	4b20      	ldr	r3, [pc, #128]	@ (800b548 <SendTxData+0x20c>)
 800b4c8:	8819      	ldrh	r1, [r3, #0]
 800b4ca:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b4ce:	1c5a      	adds	r2, r3, #1
 800b4d0:	f887 20fa 	strb.w	r2, [r7, #250]	@ 0xfa
 800b4d4:	461a      	mov	r2, r3
 800b4d6:	b2c9      	uxtb	r1, r1
 800b4d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b4dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b4e0:	5499      	strb	r1, [r3, r2]

    // --- End Sensor Reading and LPP Setup ---

    AppData.Port       = LORAWAN_APP_PORT_TX;
 800b4e2:	4b1a      	ldr	r3, [pc, #104]	@ (800b54c <SendTxData+0x210>)
 800b4e4:	2202      	movs	r2, #2
 800b4e6:	701a      	strb	r2, [r3, #0]
    AppData.BufferSize = i;
 800b4e8:	4a18      	ldr	r2, [pc, #96]	@ (800b54c <SendTxData+0x210>)
 800b4ea:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 800b4ee:	7053      	strb	r3, [r2, #1]
    memcpy(AppData.Buffer, txBuffer, i);
 800b4f0:	4b16      	ldr	r3, [pc, #88]	@ (800b54c <SendTxData+0x210>)
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	f897 20fa 	ldrb.w	r2, [r7, #250]	@ 0xfa
 800b4f8:	f107 0108 	add.w	r1, r7, #8
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f014 f925 	bl	801f74c <memcpy>

	/* --- DEBUG PRINT --- */
	APP_LOG(TS_ON, VLEVEL_M, "Uplink Data Preparation (SHT45 Read):\r\n");
 800b502:	4b13      	ldr	r3, [pc, #76]	@ (800b550 <SendTxData+0x214>)
 800b504:	2201      	movs	r2, #1
 800b506:	2100      	movs	r1, #0
 800b508:	2002      	movs	r0, #2
 800b50a:	f013 fe7b 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "  Port: %d, Length: %d\r\n", AppData.Port, AppData.BufferSize);
 800b50e:	4b0f      	ldr	r3, [pc, #60]	@ (800b54c <SendTxData+0x210>)
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	461a      	mov	r2, r3
 800b514:	4b0d      	ldr	r3, [pc, #52]	@ (800b54c <SendTxData+0x210>)
 800b516:	785b      	ldrb	r3, [r3, #1]
 800b518:	9301      	str	r3, [sp, #4]
 800b51a:	9200      	str	r2, [sp, #0]
 800b51c:	4b0d      	ldr	r3, [pc, #52]	@ (800b554 <SendTxData+0x218>)
 800b51e:	2200      	movs	r2, #0
 800b520:	2100      	movs	r1, #0
 800b522:	2002      	movs	r0, #2
 800b524:	f013 fe6e 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>

	// Print raw hex bytes of the payload
	APP_LOG(TS_OFF, VLEVEL_M, "  Payload (HEX): ");
 800b528:	4b0b      	ldr	r3, [pc, #44]	@ (800b558 <SendTxData+0x21c>)
 800b52a:	2200      	movs	r2, #0
 800b52c:	2100      	movs	r1, #0
 800b52e:	2002      	movs	r0, #2
 800b530:	f013 fe68 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
	for (int j = 0; j < AppData.BufferSize; j++)
 800b534:	2300      	movs	r3, #0
 800b536:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b53a:	e021      	b.n	800b580 <SendTxData+0x244>
 800b53c:	0801f9dc 	.word	0x0801f9dc
 800b540:	66666667 	.word	0x66666667
 800b544:	51eb851f 	.word	0x51eb851f
 800b548:	20000598 	.word	0x20000598
 800b54c:	2000008c 	.word	0x2000008c
 800b550:	0801fa10 	.word	0x0801fa10
 800b554:	0801fa38 	.word	0x0801fa38
 800b558:	0801fa54 	.word	0x0801fa54
	{
	  APP_LOG(TS_OFF, VLEVEL_M, "%02X", AppData.Buffer[j]);
 800b55c:	4b7b      	ldr	r3, [pc, #492]	@ (800b74c <SendTxData+0x410>)
 800b55e:	685a      	ldr	r2, [r3, #4]
 800b560:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b564:	4413      	add	r3, r2
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	9300      	str	r3, [sp, #0]
 800b56a:	4b79      	ldr	r3, [pc, #484]	@ (800b750 <SendTxData+0x414>)
 800b56c:	2200      	movs	r2, #0
 800b56e:	2100      	movs	r1, #0
 800b570:	2002      	movs	r0, #2
 800b572:	f013 fe47 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
	for (int j = 0; j < AppData.BufferSize; j++)
 800b576:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b57a:	3301      	adds	r3, #1
 800b57c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b580:	4b72      	ldr	r3, [pc, #456]	@ (800b74c <SendTxData+0x410>)
 800b582:	785b      	ldrb	r3, [r3, #1]
 800b584:	461a      	mov	r2, r3
 800b586:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b58a:	4293      	cmp	r3, r2
 800b58c:	dbe6      	blt.n	800b55c <SendTxData+0x220>
	}
	APP_LOG(TS_OFF, VLEVEL_M, "\r\n");
 800b58e:	4b71      	ldr	r3, [pc, #452]	@ (800b754 <SendTxData+0x418>)
 800b590:	2200      	movs	r2, #0
 800b592:	2100      	movs	r1, #0
 800b594:	2002      	movs	r0, #2
 800b596:	f013 fe35 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>

	// Print human-readable values
	APP_LOG(TS_OFF, VLEVEL_M, "  Temperature: %.2f degC\r\n", ((float)current_temp_centiC) / 100.0f);
 800b59a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b59e:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 800b5a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7f5 f964 	bl	8000874 <__aeabi_i2f>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	496a      	ldr	r1, [pc, #424]	@ (800b758 <SendTxData+0x41c>)
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7f5 fa67 	bl	8000a84 <__aeabi_fdiv>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f7f4 ff49 	bl	8000450 <__aeabi_f2d>
 800b5be:	4602      	mov	r2, r0
 800b5c0:	460b      	mov	r3, r1
 800b5c2:	e9cd 2300 	strd	r2, r3, [sp]
 800b5c6:	4b65      	ldr	r3, [pc, #404]	@ (800b75c <SendTxData+0x420>)
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	2100      	movs	r1, #0
 800b5cc:	2002      	movs	r0, #2
 800b5ce:	f013 fe19 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "  Humidity: %.2f %%RH\r\n", ((float)current_humid_centiPC) / 100.0f);
 800b5d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b5d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b5da:	881b      	ldrh	r3, [r3, #0]
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7f5 f945 	bl	800086c <__aeabi_ui2f>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	495c      	ldr	r1, [pc, #368]	@ (800b758 <SendTxData+0x41c>)
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f7f5 fa4c 	bl	8000a84 <__aeabi_fdiv>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7f4 ff2e 	bl	8000450 <__aeabi_f2d>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	e9cd 2300 	strd	r2, r3, [sp]
 800b5fc:	4b58      	ldr	r3, [pc, #352]	@ (800b760 <SendTxData+0x424>)
 800b5fe:	2200      	movs	r2, #0
 800b600:	2100      	movs	r1, #0
 800b602:	2002      	movs	r0, #2
 800b604:	f013 fdfe 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "  Packet Count: %u\r\n", (unsigned)g_pkt_cnt);
 800b608:	4b56      	ldr	r3, [pc, #344]	@ (800b764 <SendTxData+0x428>)
 800b60a:	881b      	ldrh	r3, [r3, #0]
 800b60c:	9300      	str	r3, [sp, #0]
 800b60e:	4b56      	ldr	r3, [pc, #344]	@ (800b768 <SendTxData+0x42c>)
 800b610:	2200      	movs	r2, #0
 800b612:	2100      	movs	r1, #0
 800b614:	2002      	movs	r0, #2
 800b616:	f013 fdf5 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
	/* --- END DEBUG PRINT --- */

	/* Stop the join blinking once joined */
	if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b61a:	4b54      	ldr	r3, [pc, #336]	@ (800b76c <SendTxData+0x430>)
 800b61c:	7a5b      	ldrb	r3, [r3, #9]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00d      	beq.n	800b63e <SendTxData+0x302>
 800b622:	f002 fa89 	bl	800db38 <LmHandlerJoinStatus>
 800b626:	4603      	mov	r3, r0
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d108      	bne.n	800b63e <SendTxData+0x302>
	{
	  UTIL_TIMER_Stop(&JoinLedTimer);
 800b62c:	484f      	ldr	r0, [pc, #316]	@ (800b76c <SendTxData+0x430>)
 800b62e:	f013 fbdf 	bl	801edf0 <UTIL_TIMER_Stop>
	  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 800b632:	2200      	movs	r2, #0
 800b634:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b638:	484d      	ldr	r0, [pc, #308]	@ (800b770 <SendTxData+0x434>)
 800b63a:	f7f9 ff59 	bl	80054f0 <HAL_GPIO_WritePin>
	}

	/* Send unconfirmed by current config (LmHandlerParams.IsTxConfirmed) */
    // Using the 3-argument signature (appData, type, nextTxIn)
	status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, NULL);
 800b63e:	4b4d      	ldr	r3, [pc, #308]	@ (800b774 <SendTxData+0x438>)
 800b640:	78db      	ldrb	r3, [r3, #3]
 800b642:	2200      	movs	r2, #0
 800b644:	4619      	mov	r1, r3
 800b646:	4841      	ldr	r0, [pc, #260]	@ (800b74c <SendTxData+0x410>)
 800b648:	f002 fa92 	bl	800db70 <LmHandlerSend>
 800b64c:	4603      	mov	r3, r0
 800b64e:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff

	if (LORAMAC_HANDLER_SUCCESS == status)
 800b652:	f997 30ff 	ldrsb.w	r3, [r7, #255]	@ 0xff
 800b656:	2b00      	cmp	r3, #0
 800b658:	d13a      	bne.n	800b6d0 <SendTxData+0x394>
	{
	  g_pkt_cnt++; /* increment only on successful enqueue */
 800b65a:	4b42      	ldr	r3, [pc, #264]	@ (800b764 <SendTxData+0x428>)
 800b65c:	881b      	ldrh	r3, [r3, #0]
 800b65e:	3301      	adds	r3, #1
 800b660:	b29a      	uxth	r2, r3
 800b662:	4b40      	ldr	r3, [pc, #256]	@ (800b764 <SendTxData+0x428>)
 800b664:	801a      	strh	r2, [r3, #0]
	  APP_LOG(TS_ON, VLEVEL_L, "Uplink: T=%.2fC, H=%.2f%%, pkt=%u - Frame Enqueued\r\n",
 800b666:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b66a:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 800b66e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b672:	4618      	mov	r0, r3
 800b674:	f7f5 f8fe 	bl	8000874 <__aeabi_i2f>
 800b678:	4603      	mov	r3, r0
 800b67a:	4937      	ldr	r1, [pc, #220]	@ (800b758 <SendTxData+0x41c>)
 800b67c:	4618      	mov	r0, r3
 800b67e:	f7f5 fa01 	bl	8000a84 <__aeabi_fdiv>
 800b682:	4603      	mov	r3, r0
 800b684:	4618      	mov	r0, r3
 800b686:	f7f4 fee3 	bl	8000450 <__aeabi_f2d>
 800b68a:	4604      	mov	r4, r0
 800b68c:	460d      	mov	r5, r1
 800b68e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b692:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b696:	881b      	ldrh	r3, [r3, #0]
 800b698:	4618      	mov	r0, r3
 800b69a:	f7f5 f8e7 	bl	800086c <__aeabi_ui2f>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	492d      	ldr	r1, [pc, #180]	@ (800b758 <SendTxData+0x41c>)
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7f5 f9ee 	bl	8000a84 <__aeabi_fdiv>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f7f4 fed0 	bl	8000450 <__aeabi_f2d>
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	492b      	ldr	r1, [pc, #172]	@ (800b764 <SendTxData+0x428>)
 800b6b6:	8809      	ldrh	r1, [r1, #0]
 800b6b8:	9104      	str	r1, [sp, #16]
 800b6ba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b6be:	e9cd 4500 	strd	r4, r5, [sp]
 800b6c2:	4b2d      	ldr	r3, [pc, #180]	@ (800b778 <SendTxData+0x43c>)
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	2001      	movs	r0, #1
 800b6ca:	f013 fd9b 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
 800b6ce:	e023      	b.n	800b718 <SendTxData+0x3dc>
              ((float)current_temp_centiC) / 100.0f, ((float)current_humid_centiPC) / 100.0f, (unsigned)g_pkt_cnt);
	}
	else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800b6d0:	f997 30ff 	ldrsb.w	r3, [r7, #255]	@ 0xff
 800b6d4:	f113 0f06 	cmn.w	r3, #6
 800b6d8:	d115      	bne.n	800b706 <SendTxData+0x3ca>
	{
	  nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800b6da:	f002 f97f 	bl	800d9dc <LmHandlerGetDutyCycleWaitTime>
 800b6de:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
	  if (nextTxIn > 0)
 800b6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d016      	beq.n	800b718 <SendTxData+0x3dc>
	  {
	    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in ~%d s - Duty Cycle Restricted\r\n", (nextTxIn / 1000));
 800b6ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6ee:	4a23      	ldr	r2, [pc, #140]	@ (800b77c <SendTxData+0x440>)
 800b6f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b6f4:	099b      	lsrs	r3, r3, #6
 800b6f6:	9300      	str	r3, [sp, #0]
 800b6f8:	4b21      	ldr	r3, [pc, #132]	@ (800b780 <SendTxData+0x444>)
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	2100      	movs	r1, #0
 800b6fe:	2001      	movs	r0, #1
 800b700:	f013 fd80 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
 800b704:	e008      	b.n	800b718 <SendTxData+0x3dc>
	  }
	}
    else
    {
    	APP_LOG(TS_ON, VLEVEL_M, "Uplink Frame Enqueue Failed (Status: %d)\r\n", (int)status);
 800b706:	f997 30ff 	ldrsb.w	r3, [r7, #255]	@ 0xff
 800b70a:	9300      	str	r3, [sp, #0]
 800b70c:	4b1d      	ldr	r3, [pc, #116]	@ (800b784 <SendTxData+0x448>)
 800b70e:	2201      	movs	r2, #1
 800b710:	2100      	movs	r1, #0
 800b712:	2002      	movs	r0, #2
 800b714:	f013 fd76 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    }

	rearm:; // Label for the goto jump on failure
	if (EventType == TX_ON_TIMER)
 800b718:	4b1b      	ldr	r3, [pc, #108]	@ (800b788 <SendTxData+0x44c>)
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d110      	bne.n	800b742 <SendTxData+0x406>
	{
	  UTIL_TIMER_Stop(&TxTimer);
 800b720:	481a      	ldr	r0, [pc, #104]	@ (800b78c <SendTxData+0x450>)
 800b722:	f013 fb65 	bl	801edf0 <UTIL_TIMER_Stop>
	  UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800b726:	4b1a      	ldr	r3, [pc, #104]	@ (800b790 <SendTxData+0x454>)
 800b728:	681a      	ldr	r2, [r3, #0]
 800b72a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b72e:	4293      	cmp	r3, r2
 800b730:	bf38      	it	cc
 800b732:	4613      	movcc	r3, r2
 800b734:	4619      	mov	r1, r3
 800b736:	4815      	ldr	r0, [pc, #84]	@ (800b78c <SendTxData+0x450>)
 800b738:	f013 fbca 	bl	801eed0 <UTIL_TIMER_SetPeriod>
	  UTIL_TIMER_Start(&TxTimer);
 800b73c:	4813      	ldr	r0, [pc, #76]	@ (800b78c <SendTxData+0x450>)
 800b73e:	f013 fae9 	bl	801ed14 <UTIL_TIMER_Start>
	}
  /* USER CODE END SendTxData_1 */
}
 800b742:	bf00      	nop
 800b744:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800b748:	46bd      	mov	sp, r7
 800b74a:	bdb0      	pop	{r4, r5, r7, pc}
 800b74c:	2000008c 	.word	0x2000008c
 800b750:	0801fa68 	.word	0x0801fa68
 800b754:	0801fa70 	.word	0x0801fa70
 800b758:	42c80000 	.word	0x42c80000
 800b75c:	0801fa74 	.word	0x0801fa74
 800b760:	0801fa90 	.word	0x0801fa90
 800b764:	20000598 	.word	0x20000598
 800b768:	0801faa8 	.word	0x0801faa8
 800b76c:	20000580 	.word	0x20000580
 800b770:	48000400 	.word	0x48000400
 800b774:	20000070 	.word	0x20000070
 800b778:	0801fac0 	.word	0x0801fac0
 800b77c:	10624dd3 	.word	0x10624dd3
 800b780:	0801faf8 	.word	0x0801faf8
 800b784:	0801fb24 	.word	0x0801fb24
 800b788:	20000428 	.word	0x20000428
 800b78c:	2000042c 	.word	0x2000042c
 800b790:	20000088 	.word	0x20000088

0800b794 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b082      	sub	sp, #8
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b79c:	2100      	movs	r1, #0
 800b79e:	2002      	movs	r0, #2
 800b7a0:	f013 fa02 	bl	801eba8 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800b7a4:	4803      	ldr	r0, [pc, #12]	@ (800b7b4 <OnTxTimerEvent+0x20>)
 800b7a6:	f013 fab5 	bl	801ed14 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800b7aa:	bf00      	nop
 800b7ac:	3708      	adds	r7, #8
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	2000042c 	.word	0x2000042c

0800b7b8 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b082      	sub	sp, #8
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b7c6:	4803      	ldr	r0, [pc, #12]	@ (800b7d4 <OnTxTimerLedEvent+0x1c>)
 800b7c8:	f7f9 fe92 	bl	80054f0 <HAL_GPIO_WritePin>
}
 800b7cc:	bf00      	nop
 800b7ce:	3708      	adds	r7, #8
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}
 800b7d4:	48000400 	.word	0x48000400

0800b7d8 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b082      	sub	sp, #8
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b7e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b7ea:	f7f9 fe81 	bl	80054f0 <HAL_GPIO_WritePin>
}
 800b7ee:	bf00      	nop
 800b7f0:	3708      	adds	r7, #8
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
	...

0800b7f8 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
 800b800:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b804:	4803      	ldr	r0, [pc, #12]	@ (800b814 <OnJoinTimerLedEvent+0x1c>)
 800b806:	f7f9 fe8a 	bl	800551e <HAL_GPIO_TogglePin>
}
 800b80a:	bf00      	nop
 800b80c:	3708      	adds	r7, #8
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop
 800b814:	48000400 	.word	0x48000400

0800b818 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b086      	sub	sp, #24
 800b81c:	af04      	add	r7, sp, #16
 800b81e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d047      	beq.n	800b8b6 <OnTxData+0x9e>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	781b      	ldrb	r3, [r3, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d043      	beq.n	800b8b6 <OnTxData+0x9e>
    {
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 800b82e:	2201      	movs	r2, #1
 800b830:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b834:	4822      	ldr	r0, [pc, #136]	@ (800b8c0 <OnTxData+0xa8>)
 800b836:	f7f9 fe5b 	bl	80054f0 <HAL_GPIO_WritePin>
      UTIL_TIMER_Start(&TxLedTimer);
 800b83a:	4822      	ldr	r0, [pc, #136]	@ (800b8c4 <OnTxData+0xac>)
 800b83c:	f013 fa6a 	bl	801ed14 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800b840:	4b21      	ldr	r3, [pc, #132]	@ (800b8c8 <OnTxData+0xb0>)
 800b842:	2200      	movs	r2, #0
 800b844:	2100      	movs	r1, #0
 800b846:	2002      	movs	r0, #2
 800b848:	f013 fcdc 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	687a      	ldr	r2, [r7, #4]
 800b852:	7c12      	ldrb	r2, [r2, #16]
 800b854:	4611      	mov	r1, r2
 800b856:	687a      	ldr	r2, [r7, #4]
 800b858:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800b85c:	4610      	mov	r0, r2
 800b85e:	687a      	ldr	r2, [r7, #4]
 800b860:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800b864:	9203      	str	r2, [sp, #12]
 800b866:	9002      	str	r0, [sp, #8]
 800b868:	9101      	str	r1, [sp, #4]
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	4b17      	ldr	r3, [pc, #92]	@ (800b8cc <OnTxData+0xb4>)
 800b86e:	2200      	movs	r2, #0
 800b870:	2100      	movs	r1, #0
 800b872:	2003      	movs	r0, #3
 800b874:	f013 fcc6 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800b878:	4b15      	ldr	r3, [pc, #84]	@ (800b8d0 <OnTxData+0xb8>)
 800b87a:	2200      	movs	r2, #0
 800b87c:	2100      	movs	r1, #0
 800b87e:	2003      	movs	r0, #3
 800b880:	f013 fcc0 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	7a1b      	ldrb	r3, [r3, #8]
 800b888:	2b01      	cmp	r3, #1
 800b88a:	d10e      	bne.n	800b8aa <OnTxData+0x92>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	7a5b      	ldrb	r3, [r3, #9]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d001      	beq.n	800b898 <OnTxData+0x80>
 800b894:	4b0f      	ldr	r3, [pc, #60]	@ (800b8d4 <OnTxData+0xbc>)
 800b896:	e000      	b.n	800b89a <OnTxData+0x82>
 800b898:	4b0f      	ldr	r3, [pc, #60]	@ (800b8d8 <OnTxData+0xc0>)
 800b89a:	9300      	str	r3, [sp, #0]
 800b89c:	4b0f      	ldr	r3, [pc, #60]	@ (800b8dc <OnTxData+0xc4>)
 800b89e:	2200      	movs	r2, #0
 800b8a0:	2100      	movs	r1, #0
 800b8a2:	2003      	movs	r0, #3
 800b8a4:	f013 fcae 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800b8a8:	e005      	b.n	800b8b6 <OnTxData+0x9e>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800b8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b8e0 <OnTxData+0xc8>)
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	2100      	movs	r1, #0
 800b8b0:	2003      	movs	r0, #3
 800b8b2:	f013 fca7 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 800b8b6:	bf00      	nop
 800b8b8:	3708      	adds	r7, #8
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
 800b8be:	bf00      	nop
 800b8c0:	48000400 	.word	0x48000400
 800b8c4:	20000550 	.word	0x20000550
 800b8c8:	0801fb50 	.word	0x0801fb50
 800b8cc:	0801fb84 	.word	0x0801fb84
 800b8d0:	0801fbb8 	.word	0x0801fbb8
 800b8d4:	0801fbc8 	.word	0x0801fbc8
 800b8d8:	0801fbcc 	.word	0x0801fbcc
 800b8dc:	0801fbd4 	.word	0x0801fbd4
 800b8e0:	0801fbe8 	.word	0x0801fbe8

0800b8e4 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b084      	sub	sp, #16
 800b8e8:	af02      	add	r7, sp, #8
 800b8ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d03a      	beq.n	800b968 <OnJoinRequest+0x84>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d120      	bne.n	800b93e <OnJoinRequest+0x5a>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 800b8fc:	481c      	ldr	r0, [pc, #112]	@ (800b970 <OnJoinRequest+0x8c>)
 800b8fe:	f013 fa77 	bl	801edf0 <UTIL_TIMER_Stop>
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 800b902:	2200      	movs	r2, #0
 800b904:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b908:	481a      	ldr	r0, [pc, #104]	@ (800b974 <OnJoinRequest+0x90>)
 800b90a:	f7f9 fdf1 	bl	80054f0 <HAL_GPIO_WritePin>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800b90e:	4b1a      	ldr	r3, [pc, #104]	@ (800b978 <OnJoinRequest+0x94>)
 800b910:	2200      	movs	r2, #0
 800b912:	2100      	movs	r1, #0
 800b914:	2002      	movs	r0, #2
 800b916:	f013 fc75 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	79db      	ldrb	r3, [r3, #7]
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d106      	bne.n	800b930 <OnJoinRequest+0x4c>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800b922:	4b16      	ldr	r3, [pc, #88]	@ (800b97c <OnJoinRequest+0x98>)
 800b924:	2200      	movs	r2, #0
 800b926:	2100      	movs	r1, #0
 800b928:	2002      	movs	r0, #2
 800b92a:	f013 fc6b 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
 800b92e:	e00c      	b.n	800b94a <OnJoinRequest+0x66>
      }
      else
      {
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800b930:	4b13      	ldr	r3, [pc, #76]	@ (800b980 <OnJoinRequest+0x9c>)
 800b932:	2200      	movs	r2, #0
 800b934:	2100      	movs	r1, #0
 800b936:	2002      	movs	r0, #2
 800b938:	f013 fc64 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
 800b93c:	e005      	b.n	800b94a <OnJoinRequest+0x66>
      }
    }
    else
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800b93e:	4b11      	ldr	r3, [pc, #68]	@ (800b984 <OnJoinRequest+0xa0>)
 800b940:	2200      	movs	r2, #0
 800b942:	2100      	movs	r1, #0
 800b944:	2002      	movs	r0, #2
 800b946:	f013 fc5d 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    }

    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:JOIN | DR:%d | PWR:%d\r\n", joinParams->Datarate, joinParams->TxPower);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800b950:	461a      	mov	r2, r3
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800b958:	9301      	str	r3, [sp, #4]
 800b95a:	9200      	str	r2, [sp, #0]
 800b95c:	4b0a      	ldr	r3, [pc, #40]	@ (800b988 <OnJoinRequest+0xa4>)
 800b95e:	2200      	movs	r2, #0
 800b960:	2100      	movs	r1, #0
 800b962:	2003      	movs	r0, #3
 800b964:	f013 fc4e 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800b968:	bf00      	nop
 800b96a:	3708      	adds	r7, #8
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	20000580 	.word	0x20000580
 800b974:	48000400 	.word	0x48000400
 800b978:	0801fbf8 	.word	0x0801fbf8
 800b97c:	0801fc10 	.word	0x0801fc10
 800b980:	0801fc30 	.word	0x0801fc30
 800b984:	0801fc50 	.word	0x0801fc50
 800b988:	0801fc6c 	.word	0x0801fc6c

0800b98c <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800b98c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b98e:	b093      	sub	sp, #76	@ 0x4c
 800b990:	af0c      	add	r7, sp, #48	@ 0x30
 800b992:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800b994:	697b      	ldr	r3, [r7, #20]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d056      	beq.n	800ba48 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	785b      	ldrb	r3, [r3, #1]
 800b99e:	2b02      	cmp	r3, #2
 800b9a0:	d008      	beq.n	800b9b4 <OnBeaconStatusChange+0x28>
 800b9a2:	2b03      	cmp	r3, #3
 800b9a4:	d049      	beq.n	800ba3a <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800b9a6:	4b2a      	ldr	r3, [pc, #168]	@ (800ba50 <OnBeaconStatusChange+0xc4>)
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	2100      	movs	r1, #0
 800b9ac:	2002      	movs	r0, #2
 800b9ae:	f013 fc29 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b9b2:	e049      	b.n	800ba48 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	7c1b      	ldrb	r3, [r3, #16]
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b9c0:	461c      	mov	r4, r3
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800b9c8:	461d      	mov	r5, r3
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	68db      	ldr	r3, [r3, #12]
 800b9ce:	697a      	ldr	r2, [r7, #20]
 800b9d0:	6852      	ldr	r2, [r2, #4]
 800b9d2:	6979      	ldr	r1, [r7, #20]
 800b9d4:	7d49      	ldrb	r1, [r1, #21]
 800b9d6:	460e      	mov	r6, r1
 800b9d8:	6979      	ldr	r1, [r7, #20]
 800b9da:	7d89      	ldrb	r1, [r1, #22]
 800b9dc:	6139      	str	r1, [r7, #16]
 800b9de:	6979      	ldr	r1, [r7, #20]
 800b9e0:	7dc9      	ldrb	r1, [r1, #23]
 800b9e2:	60f9      	str	r1, [r7, #12]
 800b9e4:	6979      	ldr	r1, [r7, #20]
 800b9e6:	7e09      	ldrb	r1, [r1, #24]
 800b9e8:	60b9      	str	r1, [r7, #8]
 800b9ea:	6979      	ldr	r1, [r7, #20]
 800b9ec:	7e49      	ldrb	r1, [r1, #25]
 800b9ee:	6079      	str	r1, [r7, #4]
 800b9f0:	6979      	ldr	r1, [r7, #20]
 800b9f2:	7e89      	ldrb	r1, [r1, #26]
 800b9f4:	6039      	str	r1, [r7, #0]
 800b9f6:	6979      	ldr	r1, [r7, #20]
 800b9f8:	7ec9      	ldrb	r1, [r1, #27]
 800b9fa:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b9fc:	f8d7 c000 	ldr.w	ip, [r7]
 800ba00:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800ba04:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800ba08:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800ba0c:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800ba10:	f8cd c020 	str.w	ip, [sp, #32]
 800ba14:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800ba18:	f8cd c01c 	str.w	ip, [sp, #28]
 800ba1c:	6939      	ldr	r1, [r7, #16]
 800ba1e:	9106      	str	r1, [sp, #24]
 800ba20:	9605      	str	r6, [sp, #20]
 800ba22:	9204      	str	r2, [sp, #16]
 800ba24:	9303      	str	r3, [sp, #12]
 800ba26:	9502      	str	r5, [sp, #8]
 800ba28:	9401      	str	r4, [sp, #4]
 800ba2a:	9000      	str	r0, [sp, #0]
 800ba2c:	4b09      	ldr	r3, [pc, #36]	@ (800ba54 <OnBeaconStatusChange+0xc8>)
 800ba2e:	2200      	movs	r2, #0
 800ba30:	2100      	movs	r1, #0
 800ba32:	2002      	movs	r0, #2
 800ba34:	f013 fbe6 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800ba38:	e006      	b.n	800ba48 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800ba3a:	4b07      	ldr	r3, [pc, #28]	@ (800ba58 <OnBeaconStatusChange+0xcc>)
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	2100      	movs	r1, #0
 800ba40:	2002      	movs	r0, #2
 800ba42:	f013 fbdf 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800ba46:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800ba48:	bf00      	nop
 800ba4a:	371c      	adds	r7, #28
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba50:	0801fc98 	.word	0x0801fc98
 800ba54:	0801fcb0 	.word	0x0801fcb0
 800ba58:	0801fd24 	.word	0x0801fd24

0800ba5c <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800ba60:	bf00      	nop
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bc80      	pop	{r7}
 800ba66:	4770      	bx	lr

0800ba68 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b084      	sub	sp, #16
 800ba6c:	af02      	add	r7, sp, #8
 800ba6e:	4603      	mov	r3, r0
 800ba70:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800ba72:	79fb      	ldrb	r3, [r7, #7]
 800ba74:	4a06      	ldr	r2, [pc, #24]	@ (800ba90 <OnClassChange+0x28>)
 800ba76:	5cd3      	ldrb	r3, [r2, r3]
 800ba78:	9300      	str	r3, [sp, #0]
 800ba7a:	4b06      	ldr	r3, [pc, #24]	@ (800ba94 <OnClassChange+0x2c>)
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	2100      	movs	r1, #0
 800ba80:	2002      	movs	r0, #2
 800ba82:	f013 fbbf 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800ba86:	bf00      	nop
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	bf00      	nop
 800ba90:	0801fd60 	.word	0x0801fd60
 800ba94:	0801fd44 	.word	0x0801fd44

0800ba98 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800ba9c:	2100      	movs	r1, #0
 800ba9e:	2001      	movs	r0, #1
 800baa0:	f013 f882 	bl	801eba8 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800baa4:	bf00      	nop
 800baa6:	bd80      	pop	{r7, pc}

0800baa8 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b082      	sub	sp, #8
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800bab0:	4a0d      	ldr	r2, [pc, #52]	@ (800bae8 <OnTxPeriodicityChanged+0x40>)
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800bab6:	4b0c      	ldr	r3, [pc, #48]	@ (800bae8 <OnTxPeriodicityChanged+0x40>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d103      	bne.n	800bac6 <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800babe:	4b0a      	ldr	r3, [pc, #40]	@ (800bae8 <OnTxPeriodicityChanged+0x40>)
 800bac0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800bac4:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800bac6:	4809      	ldr	r0, [pc, #36]	@ (800baec <OnTxPeriodicityChanged+0x44>)
 800bac8:	f013 f992 	bl	801edf0 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800bacc:	4b06      	ldr	r3, [pc, #24]	@ (800bae8 <OnTxPeriodicityChanged+0x40>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	4619      	mov	r1, r3
 800bad2:	4806      	ldr	r0, [pc, #24]	@ (800baec <OnTxPeriodicityChanged+0x44>)
 800bad4:	f013 f9fc 	bl	801eed0 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800bad8:	4804      	ldr	r0, [pc, #16]	@ (800baec <OnTxPeriodicityChanged+0x44>)
 800bada:	f013 f91b 	bl	801ed14 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800bade:	bf00      	nop
 800bae0:	3708      	adds	r7, #8
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}
 800bae6:	bf00      	nop
 800bae8:	20000088 	.word	0x20000088
 800baec:	2000042c 	.word	0x2000042c

0800baf0 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b083      	sub	sp, #12
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	4603      	mov	r3, r0
 800baf8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800bafa:	4a04      	ldr	r2, [pc, #16]	@ (800bb0c <OnTxFrameCtrlChanged+0x1c>)
 800bafc:	79fb      	ldrb	r3, [r7, #7]
 800bafe:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800bb00:	bf00      	nop
 800bb02:	370c      	adds	r7, #12
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bc80      	pop	{r7}
 800bb08:	4770      	bx	lr
 800bb0a:	bf00      	nop
 800bb0c:	20000070 	.word	0x20000070

0800bb10 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800bb10:	b480      	push	{r7}
 800bb12:	b083      	sub	sp, #12
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	4603      	mov	r3, r0
 800bb18:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800bb1a:	4a04      	ldr	r2, [pc, #16]	@ (800bb2c <OnPingSlotPeriodicityChanged+0x1c>)
 800bb1c:	79fb      	ldrb	r3, [r7, #7]
 800bb1e:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800bb20:	bf00      	nop
 800bb22:	370c      	adds	r7, #12
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bc80      	pop	{r7}
 800bb28:	4770      	bx	lr
 800bb2a:	bf00      	nop
 800bb2c:	20000070 	.word	0x20000070

0800bb30 <OnSystemReset>:

static void OnSystemReset(void)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800bb34:	f002 fe45 	bl	800e7c2 <LmHandlerHalt>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d106      	bne.n	800bb4c <OnSystemReset+0x1c>
 800bb3e:	f001 fffb 	bl	800db38 <LmHandlerJoinStatus>
 800bb42:	4603      	mov	r3, r0
 800bb44:	2b01      	cmp	r3, #1
 800bb46:	d101      	bne.n	800bb4c <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800bb48:	f7ff f9a8 	bl	800ae9c <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800bb4c:	bf00      	nop
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <StopJoin>:

static void StopJoin(void)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN StopJoin_1 */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 800bb54:	2201      	movs	r2, #1
 800bb56:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bb5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800bb5e:	f7f9 fcc7 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 800bb62:	2201      	movs	r2, #1
 800bb64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bb68:	481b      	ldr	r0, [pc, #108]	@ (800bbd8 <StopJoin+0x88>)
 800bb6a:	f7f9 fcc1 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
 800bb6e:	2201      	movs	r2, #1
 800bb70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bb74:	4818      	ldr	r0, [pc, #96]	@ (800bbd8 <StopJoin+0x88>)
 800bb76:	f7f9 fcbb 	bl	80054f0 <HAL_GPIO_WritePin>
  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800bb7a:	4818      	ldr	r0, [pc, #96]	@ (800bbdc <StopJoin+0x8c>)
 800bb7c:	f013 f938 	bl	801edf0 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800bb80:	f002 fe12 	bl	800e7a8 <LmHandlerStop>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d006      	beq.n	800bb98 <StopJoin+0x48>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800bb8a:	4b15      	ldr	r3, [pc, #84]	@ (800bbe0 <StopJoin+0x90>)
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	2100      	movs	r1, #0
 800bb90:	2002      	movs	r0, #2
 800bb92:	f013 fb37 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
 800bb96:	e01a      	b.n	800bbce <StopJoin+0x7e>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800bb98:	4b12      	ldr	r3, [pc, #72]	@ (800bbe4 <StopJoin+0x94>)
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	2100      	movs	r1, #0
 800bb9e:	2002      	movs	r0, #2
 800bba0:	f013 fb30 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800bba4:	4b10      	ldr	r3, [pc, #64]	@ (800bbe8 <StopJoin+0x98>)
 800bba6:	2201      	movs	r2, #1
 800bba8:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800bbaa:	4b10      	ldr	r3, [pc, #64]	@ (800bbec <StopJoin+0x9c>)
 800bbac:	2200      	movs	r2, #0
 800bbae:	2100      	movs	r1, #0
 800bbb0:	2002      	movs	r0, #2
 800bbb2:	f013 fb27 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800bbb6:	480e      	ldr	r0, [pc, #56]	@ (800bbf0 <StopJoin+0xa0>)
 800bbb8:	f001 fe46 	bl	800d848 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800bbbc:	4b0a      	ldr	r3, [pc, #40]	@ (800bbe8 <StopJoin+0x98>)
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	2101      	movs	r1, #1
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f001 ff14 	bl	800d9f0 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800bbc8:	4804      	ldr	r0, [pc, #16]	@ (800bbdc <StopJoin+0x8c>)
 800bbca:	f013 f8a3 	bl	801ed14 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800bbce:	4809      	ldr	r0, [pc, #36]	@ (800bbf4 <StopJoin+0xa4>)
 800bbd0:	f013 f8a0 	bl	801ed14 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800bbd4:	bf00      	nop
 800bbd6:	bd80      	pop	{r7, pc}
 800bbd8:	48000400 	.word	0x48000400
 800bbdc:	2000042c 	.word	0x2000042c
 800bbe0:	0801fd64 	.word	0x0801fd64
 800bbe4:	0801fd84 	.word	0x0801fd84
 800bbe8:	20000020 	.word	0x20000020
 800bbec:	0801fd98 	.word	0x0801fd98
 800bbf0:	20000070 	.word	0x20000070
 800bbf4:	20000444 	.word	0x20000444

0800bbf8 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800bc00:	4b0f      	ldr	r3, [pc, #60]	@ (800bc40 <OnStopJoinTimerEvent+0x48>)
 800bc02:	781b      	ldrb	r3, [r3, #0]
 800bc04:	2b02      	cmp	r3, #2
 800bc06:	d103      	bne.n	800bc10 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800bc08:	2100      	movs	r1, #0
 800bc0a:	2008      	movs	r0, #8
 800bc0c:	f012 ffcc 	bl	801eba8 <UTIL_SEQ_SetTask>
  }
  /* USER CODE BEGIN OnStopJoinTimerEvent_Last */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
 800bc10:	2200      	movs	r2, #0
 800bc12:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bc16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800bc1a:	f7f9 fc69 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 800bc1e:	2200      	movs	r2, #0
 800bc20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bc24:	4807      	ldr	r0, [pc, #28]	@ (800bc44 <OnStopJoinTimerEvent+0x4c>)
 800bc26:	f7f9 fc63 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bc30:	4804      	ldr	r0, [pc, #16]	@ (800bc44 <OnStopJoinTimerEvent+0x4c>)
 800bc32:	f7f9 fc5d 	bl	80054f0 <HAL_GPIO_WritePin>
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800bc36:	bf00      	nop
 800bc38:	3708      	adds	r7, #8
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}
 800bc3e:	bf00      	nop
 800bc40:	20000020 	.word	0x20000020
 800bc44:	48000400 	.word	0x48000400

0800bc48 <StoreContext>:

static void StoreContext(void)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b082      	sub	sp, #8
 800bc4c:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800bc4e:	23ff      	movs	r3, #255	@ 0xff
 800bc50:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800bc52:	f002 fdeb 	bl	800e82c <LmHandlerNvmDataStore>
 800bc56:	4603      	mov	r3, r0
 800bc58:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800bc5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bc5e:	f113 0f08 	cmn.w	r3, #8
 800bc62:	d106      	bne.n	800bc72 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800bc64:	4b0a      	ldr	r3, [pc, #40]	@ (800bc90 <StoreContext+0x48>)
 800bc66:	2200      	movs	r2, #0
 800bc68:	2100      	movs	r1, #0
 800bc6a:	2002      	movs	r0, #2
 800bc6c:	f013 faca 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800bc70:	e00a      	b.n	800bc88 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800bc72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bc76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc7a:	d105      	bne.n	800bc88 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800bc7c:	4b05      	ldr	r3, [pc, #20]	@ (800bc94 <StoreContext+0x4c>)
 800bc7e:	2200      	movs	r2, #0
 800bc80:	2100      	movs	r1, #0
 800bc82:	2002      	movs	r0, #2
 800bc84:	f013 fabe 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 800bc88:	bf00      	nop
 800bc8a:	3708      	adds	r7, #8
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}
 800bc90:	0801fdb8 	.word	0x0801fdb8
 800bc94:	0801fdd0 	.word	0x0801fdd0

0800bc98 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b082      	sub	sp, #8
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	4603      	mov	r3, r0
 800bca0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800bca2:	79fb      	ldrb	r3, [r7, #7]
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	d106      	bne.n	800bcb6 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800bca8:	4b08      	ldr	r3, [pc, #32]	@ (800bccc <OnNvmDataChange+0x34>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	2100      	movs	r1, #0
 800bcae:	2002      	movs	r0, #2
 800bcb0:	f013 faa8 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800bcb4:	e005      	b.n	800bcc2 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800bcb6:	4b06      	ldr	r3, [pc, #24]	@ (800bcd0 <OnNvmDataChange+0x38>)
 800bcb8:	2200      	movs	r2, #0
 800bcba:	2100      	movs	r1, #0
 800bcbc:	2002      	movs	r0, #2
 800bcbe:	f013 faa1 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 800bcc2:	bf00      	nop
 800bcc4:	3708      	adds	r7, #8
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}
 800bcca:	bf00      	nop
 800bccc:	0801fde8 	.word	0x0801fde8
 800bcd0:	0801fdfc 	.word	0x0801fdfc

0800bcd4 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b082      	sub	sp, #8
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
 800bcdc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800bcde:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bce2:	4807      	ldr	r0, [pc, #28]	@ (800bd00 <OnStoreContextRequest+0x2c>)
 800bce4:	f7f5 fbe2 	bl	80014ac <FLASH_IF_Erase>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d104      	bne.n	800bcf8 <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800bcee:	683a      	ldr	r2, [r7, #0]
 800bcf0:	6879      	ldr	r1, [r7, #4]
 800bcf2:	4803      	ldr	r0, [pc, #12]	@ (800bd00 <OnStoreContextRequest+0x2c>)
 800bcf4:	f7f5 fb8a 	bl	800140c <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800bcf8:	bf00      	nop
 800bcfa:	3708      	adds	r7, #8
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}
 800bd00:	0803f000 	.word	0x0803f000

0800bd04 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b082      	sub	sp, #8
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800bd0e:	683a      	ldr	r2, [r7, #0]
 800bd10:	4903      	ldr	r1, [pc, #12]	@ (800bd20 <OnRestoreContextRequest+0x1c>)
 800bd12:	6878      	ldr	r0, [r7, #4]
 800bd14:	f7f5 fba2 	bl	800145c <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800bd18:	bf00      	nop
 800bd1a:	3708      	adds	r7, #8
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}
 800bd20:	0803f000 	.word	0x0803f000

0800bd24 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800bd28:	4b1a      	ldr	r3, [pc, #104]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800bd2e:	4b19      	ldr	r3, [pc, #100]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd30:	2200      	movs	r2, #0
 800bd32:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800bd34:	4b17      	ldr	r3, [pc, #92]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd36:	2200      	movs	r2, #0
 800bd38:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800bd3a:	4b16      	ldr	r3, [pc, #88]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800bd40:	4b14      	ldr	r3, [pc, #80]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	f043 0320 	orr.w	r3, r3, #32
 800bd48:	4a12      	ldr	r2, [pc, #72]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd4a:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800bd4c:	4b11      	ldr	r3, [pc, #68]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd4e:	685b      	ldr	r3, [r3, #4]
 800bd50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd54:	4a0f      	ldr	r2, [pc, #60]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd56:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800bd58:	4b0e      	ldr	r3, [pc, #56]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd5a:	685b      	ldr	r3, [r3, #4]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d10d      	bne.n	800bd7c <LoraInfo_Init+0x58>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800bd60:	4b0d      	ldr	r3, [pc, #52]	@ (800bd98 <LoraInfo_Init+0x74>)
 800bd62:	2200      	movs	r2, #0
 800bd64:	2100      	movs	r1, #0
 800bd66:	2000      	movs	r0, #0
 800bd68:	f013 fa4c 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800bd6c:	bf00      	nop
 800bd6e:	f013 fa37 	bl	801f1e0 <UTIL_ADV_TRACE_IsBufferEmpty>
 800bd72:	4603      	mov	r3, r0
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d1fa      	bne.n	800bd6e <LoraInfo_Init+0x4a>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800bd78:	bf00      	nop
 800bd7a:	e7fd      	b.n	800bd78 <LoraInfo_Init+0x54>
  }

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  loraInfo.ClassB = 1;
 800bd7c:	4b05      	ldr	r3, [pc, #20]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd7e:	2201      	movs	r2, #1
 800bd80:	609a      	str	r2, [r3, #8]
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800bd82:	4b04      	ldr	r3, [pc, #16]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd84:	2200      	movs	r2, #0
 800bd86:	60da      	str	r2, [r3, #12]
#else /* LORAWAN_KMS == 1 */
  loraInfo.Kms = 1;
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
 800bd88:	4b02      	ldr	r3, [pc, #8]	@ (800bd94 <LoraInfo_Init+0x70>)
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800bd8e:	bf00      	nop
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	2000059c 	.word	0x2000059c
 800bd98:	0801fe10 	.word	0x0801fe10

0800bd9c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800bda0:	4b02      	ldr	r3, [pc, #8]	@ (800bdac <LoraInfo_GetPtr+0x10>)
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bc80      	pop	{r7}
 800bda8:	4770      	bx	lr
 800bdaa:	bf00      	nop
 800bdac:	2000059c 	.word	0x2000059c

0800bdb0 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800bdb4:	f7f7 f866 	bl	8002e84 <BSP_RADIO_Init>
 800bdb8:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b082      	sub	sp, #8
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800bdc8:	79fb      	ldrb	r3, [r7, #7]
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f7f7 f898 	bl	8002f00 <BSP_RADIO_ConfigRFSwitch>
 800bdd0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3708      	adds	r7, #8
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}

0800bdda <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800bdda:	b580      	push	{r7, lr}
 800bddc:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800bdde:	f7f7 f8eb 	bl	8002fb8 <BSP_RADIO_GetTxConfig>
 800bde2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	bd80      	pop	{r7, pc}

0800bde8 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800bdec:	f7f7 f8eb 	bl	8002fc6 <BSP_RADIO_IsTCXO>
 800bdf0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	bd80      	pop	{r7, pc}

0800bdf6 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800bdf6:	b580      	push	{r7, lr}
 800bdf8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800bdfa:	f7f7 f8eb 	bl	8002fd4 <BSP_RADIO_IsDCDC>
 800bdfe:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800be00:	4618      	mov	r0, r3
 800be02:	bd80      	pop	{r7, pc}

0800be04 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b082      	sub	sp, #8
 800be08:	af00      	add	r7, sp, #0
 800be0a:	4603      	mov	r3, r0
 800be0c:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800be0e:	79fb      	ldrb	r3, [r7, #7]
 800be10:	4618      	mov	r0, r3
 800be12:	f7f7 f8e6 	bl	8002fe2 <BSP_RADIO_GetRFOMaxPowerConfig>
 800be16:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800be18:	4618      	mov	r0, r3
 800be1a:	3708      	adds	r7, #8
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}

0800be20 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	33f1      	adds	r3, #241	@ 0xf1
 800be2c:	2210      	movs	r2, #16
 800be2e:	2100      	movs	r1, #0
 800be30:	4618      	mov	r0, r3
 800be32:	f00f fbe1 	bl	801b5f8 <memset1>
    ctx->M_n = 0;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2200      	movs	r2, #0
 800be3a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	22f0      	movs	r2, #240	@ 0xf0
 800be42:	2100      	movs	r1, #0
 800be44:	4618      	mov	r0, r3
 800be46:	f00f fbd7 	bl	801b5f8 <memset1>
}
 800be4a:	bf00      	nop
 800be4c:	3708      	adds	r7, #8
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}

0800be52 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800be52:	b580      	push	{r7, lr}
 800be54:	b082      	sub	sp, #8
 800be56:	af00      	add	r7, sp, #0
 800be58:	6078      	str	r0, [r7, #4]
 800be5a:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	461a      	mov	r2, r3
 800be60:	2110      	movs	r1, #16
 800be62:	6838      	ldr	r0, [r7, #0]
 800be64:	f000 fe60 	bl	800cb28 <lorawan_aes_set_key>
}
 800be68:	bf00      	nop
 800be6a:	3708      	adds	r7, #8
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}

0800be70 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b08c      	sub	sp, #48	@ 0x30
 800be74:	af00      	add	r7, sp, #0
 800be76:	60f8      	str	r0, [r7, #12]
 800be78:	60b9      	str	r1, [r7, #8]
 800be7a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be82:	2b00      	cmp	r3, #0
 800be84:	f000 80a1 	beq.w	800bfca <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be8e:	f1c3 0310 	rsb	r3, r3, #16
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	4293      	cmp	r3, r2
 800be96:	bf28      	it	cs
 800be98:	4613      	movcs	r3, r2
 800be9a:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bea8:	4413      	add	r3, r2
 800beaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800beac:	b292      	uxth	r2, r2
 800beae:	68b9      	ldr	r1, [r7, #8]
 800beb0:	4618      	mov	r0, r3
 800beb2:	f00f fb66 	bl	801b582 <memcpy1>
        ctx->M_n += mlen;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800bebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bebe:	441a      	add	r2, r3
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800becc:	2b0f      	cmp	r3, #15
 800bece:	f240 808d 	bls.w	800bfec <AES_CMAC_Update+0x17c>
 800bed2:	687a      	ldr	r2, [r7, #4]
 800bed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed6:	429a      	cmp	r2, r3
 800bed8:	f000 8088 	beq.w	800bfec <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800bedc:	2300      	movs	r3, #0
 800bede:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bee0:	e015      	b.n	800bf0e <AES_CMAC_Update+0x9e>
 800bee2:	68fa      	ldr	r2, [r7, #12]
 800bee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bee6:	4413      	add	r3, r2
 800bee8:	33f1      	adds	r3, #241	@ 0xf1
 800beea:	781a      	ldrb	r2, [r3, #0]
 800beec:	68f9      	ldr	r1, [r7, #12]
 800beee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bef0:	440b      	add	r3, r1
 800bef2:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bef6:	781b      	ldrb	r3, [r3, #0]
 800bef8:	4053      	eors	r3, r2
 800befa:	b2d9      	uxtb	r1, r3
 800befc:	68fa      	ldr	r2, [r7, #12]
 800befe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf00:	4413      	add	r3, r2
 800bf02:	33f1      	adds	r3, #241	@ 0xf1
 800bf04:	460a      	mov	r2, r1
 800bf06:	701a      	strb	r2, [r3, #0]
 800bf08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf0a:	3301      	adds	r3, #1
 800bf0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf10:	2b0f      	cmp	r3, #15
 800bf12:	dde6      	ble.n	800bee2 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bf1a:	f107 0314 	add.w	r3, r7, #20
 800bf1e:	2210      	movs	r2, #16
 800bf20:	4618      	mov	r0, r3
 800bf22:	f00f fb2e 	bl	801b582 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bf26:	68fa      	ldr	r2, [r7, #12]
 800bf28:	f107 0114 	add.w	r1, r7, #20
 800bf2c:	f107 0314 	add.w	r3, r7, #20
 800bf30:	4618      	mov	r0, r3
 800bf32:	f000 fed7 	bl	800cce4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	33f1      	adds	r3, #241	@ 0xf1
 800bf3a:	f107 0114 	add.w	r1, r7, #20
 800bf3e:	2210      	movs	r2, #16
 800bf40:	4618      	mov	r0, r3
 800bf42:	f00f fb1e 	bl	801b582 <memcpy1>

        data += mlen;
 800bf46:	68ba      	ldr	r2, [r7, #8]
 800bf48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf4a:	4413      	add	r3, r2
 800bf4c:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf52:	1ad3      	subs	r3, r2, r3
 800bf54:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800bf56:	e038      	b.n	800bfca <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800bf58:	2300      	movs	r3, #0
 800bf5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bf5c:	e013      	b.n	800bf86 <AES_CMAC_Update+0x116>
 800bf5e:	68fa      	ldr	r2, [r7, #12]
 800bf60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf62:	4413      	add	r3, r2
 800bf64:	33f1      	adds	r3, #241	@ 0xf1
 800bf66:	781a      	ldrb	r2, [r3, #0]
 800bf68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf6a:	68b9      	ldr	r1, [r7, #8]
 800bf6c:	440b      	add	r3, r1
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	4053      	eors	r3, r2
 800bf72:	b2d9      	uxtb	r1, r3
 800bf74:	68fa      	ldr	r2, [r7, #12]
 800bf76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf78:	4413      	add	r3, r2
 800bf7a:	33f1      	adds	r3, #241	@ 0xf1
 800bf7c:	460a      	mov	r2, r1
 800bf7e:	701a      	strb	r2, [r3, #0]
 800bf80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf82:	3301      	adds	r3, #1
 800bf84:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bf86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf88:	2b0f      	cmp	r3, #15
 800bf8a:	dde8      	ble.n	800bf5e <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bf92:	f107 0314 	add.w	r3, r7, #20
 800bf96:	2210      	movs	r2, #16
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f00f faf2 	bl	801b582 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bf9e:	68fa      	ldr	r2, [r7, #12]
 800bfa0:	f107 0114 	add.w	r1, r7, #20
 800bfa4:	f107 0314 	add.w	r3, r7, #20
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f000 fe9b 	bl	800cce4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	33f1      	adds	r3, #241	@ 0xf1
 800bfb2:	f107 0114 	add.w	r1, r7, #20
 800bfb6:	2210      	movs	r2, #16
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f00f fae2 	bl	801b582 <memcpy1>

        data += 16;
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	3310      	adds	r3, #16
 800bfc2:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	3b10      	subs	r3, #16
 800bfc8:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2b10      	cmp	r3, #16
 800bfce:	d8c3      	bhi.n	800bf58 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bfd6:	687a      	ldr	r2, [r7, #4]
 800bfd8:	b292      	uxth	r2, r2
 800bfda:	68b9      	ldr	r1, [r7, #8]
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f00f fad0 	bl	801b582 <memcpy1>
    ctx->M_n = len;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	687a      	ldr	r2, [r7, #4]
 800bfe6:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800bfea:	e000      	b.n	800bfee <AES_CMAC_Update+0x17e>
            return;
 800bfec:	bf00      	nop
}
 800bfee:	3730      	adds	r7, #48	@ 0x30
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b092      	sub	sp, #72	@ 0x48
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800bffe:	f107 031c 	add.w	r3, r7, #28
 800c002:	2210      	movs	r2, #16
 800c004:	2100      	movs	r1, #0
 800c006:	4618      	mov	r0, r3
 800c008:	f00f faf6 	bl	801b5f8 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800c00c:	683a      	ldr	r2, [r7, #0]
 800c00e:	f107 011c 	add.w	r1, r7, #28
 800c012:	f107 031c 	add.w	r3, r7, #28
 800c016:	4618      	mov	r0, r3
 800c018:	f000 fe64 	bl	800cce4 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800c01c:	7f3b      	ldrb	r3, [r7, #28]
 800c01e:	b25b      	sxtb	r3, r3
 800c020:	2b00      	cmp	r3, #0
 800c022:	da31      	bge.n	800c088 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800c024:	2300      	movs	r3, #0
 800c026:	647b      	str	r3, [r7, #68]	@ 0x44
 800c028:	e01c      	b.n	800c064 <AES_CMAC_Final+0x70>
 800c02a:	f107 021c 	add.w	r2, r7, #28
 800c02e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c030:	4413      	add	r3, r2
 800c032:	781b      	ldrb	r3, [r3, #0]
 800c034:	b25b      	sxtb	r3, r3
 800c036:	005b      	lsls	r3, r3, #1
 800c038:	b25a      	sxtb	r2, r3
 800c03a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c03c:	3301      	adds	r3, #1
 800c03e:	3348      	adds	r3, #72	@ 0x48
 800c040:	443b      	add	r3, r7
 800c042:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c046:	09db      	lsrs	r3, r3, #7
 800c048:	b2db      	uxtb	r3, r3
 800c04a:	b25b      	sxtb	r3, r3
 800c04c:	4313      	orrs	r3, r2
 800c04e:	b25b      	sxtb	r3, r3
 800c050:	b2d9      	uxtb	r1, r3
 800c052:	f107 021c 	add.w	r2, r7, #28
 800c056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c058:	4413      	add	r3, r2
 800c05a:	460a      	mov	r2, r1
 800c05c:	701a      	strb	r2, [r3, #0]
 800c05e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c060:	3301      	adds	r3, #1
 800c062:	647b      	str	r3, [r7, #68]	@ 0x44
 800c064:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c066:	2b0e      	cmp	r3, #14
 800c068:	dddf      	ble.n	800c02a <AES_CMAC_Final+0x36>
 800c06a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c06e:	005b      	lsls	r3, r3, #1
 800c070:	b2db      	uxtb	r3, r3
 800c072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800c076:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c07a:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c07e:	43db      	mvns	r3, r3
 800c080:	b2db      	uxtb	r3, r3
 800c082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c086:	e028      	b.n	800c0da <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800c088:	2300      	movs	r3, #0
 800c08a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c08c:	e01c      	b.n	800c0c8 <AES_CMAC_Final+0xd4>
 800c08e:	f107 021c 	add.w	r2, r7, #28
 800c092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c094:	4413      	add	r3, r2
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	b25b      	sxtb	r3, r3
 800c09a:	005b      	lsls	r3, r3, #1
 800c09c:	b25a      	sxtb	r2, r3
 800c09e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0a0:	3301      	adds	r3, #1
 800c0a2:	3348      	adds	r3, #72	@ 0x48
 800c0a4:	443b      	add	r3, r7
 800c0a6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c0aa:	09db      	lsrs	r3, r3, #7
 800c0ac:	b2db      	uxtb	r3, r3
 800c0ae:	b25b      	sxtb	r3, r3
 800c0b0:	4313      	orrs	r3, r2
 800c0b2:	b25b      	sxtb	r3, r3
 800c0b4:	b2d9      	uxtb	r1, r3
 800c0b6:	f107 021c 	add.w	r2, r7, #28
 800c0ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0bc:	4413      	add	r3, r2
 800c0be:	460a      	mov	r2, r1
 800c0c0:	701a      	strb	r2, [r3, #0]
 800c0c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0c4:	3301      	adds	r3, #1
 800c0c6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0ca:	2b0e      	cmp	r3, #14
 800c0cc:	dddf      	ble.n	800c08e <AES_CMAC_Final+0x9a>
 800c0ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c0d2:	005b      	lsls	r3, r3, #1
 800c0d4:	b2db      	uxtb	r3, r3
 800c0d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c0e0:	2b10      	cmp	r3, #16
 800c0e2:	d11d      	bne.n	800c120 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0e8:	e016      	b.n	800c118 <AES_CMAC_Final+0x124>
 800c0ea:	683a      	ldr	r2, [r7, #0]
 800c0ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0ee:	4413      	add	r3, r2
 800c0f0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c0f4:	781a      	ldrb	r2, [r3, #0]
 800c0f6:	f107 011c 	add.w	r1, r7, #28
 800c0fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0fc:	440b      	add	r3, r1
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	4053      	eors	r3, r2
 800c102:	b2d9      	uxtb	r1, r3
 800c104:	683a      	ldr	r2, [r7, #0]
 800c106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c108:	4413      	add	r3, r2
 800c10a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c10e:	460a      	mov	r2, r1
 800c110:	701a      	strb	r2, [r3, #0]
 800c112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c114:	3301      	adds	r3, #1
 800c116:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c11a:	2b0f      	cmp	r3, #15
 800c11c:	dde5      	ble.n	800c0ea <AES_CMAC_Final+0xf6>
 800c11e:	e098      	b.n	800c252 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800c120:	7f3b      	ldrb	r3, [r7, #28]
 800c122:	b25b      	sxtb	r3, r3
 800c124:	2b00      	cmp	r3, #0
 800c126:	da31      	bge.n	800c18c <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800c128:	2300      	movs	r3, #0
 800c12a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c12c:	e01c      	b.n	800c168 <AES_CMAC_Final+0x174>
 800c12e:	f107 021c 	add.w	r2, r7, #28
 800c132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c134:	4413      	add	r3, r2
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	b25b      	sxtb	r3, r3
 800c13a:	005b      	lsls	r3, r3, #1
 800c13c:	b25a      	sxtb	r2, r3
 800c13e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c140:	3301      	adds	r3, #1
 800c142:	3348      	adds	r3, #72	@ 0x48
 800c144:	443b      	add	r3, r7
 800c146:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c14a:	09db      	lsrs	r3, r3, #7
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	b25b      	sxtb	r3, r3
 800c150:	4313      	orrs	r3, r2
 800c152:	b25b      	sxtb	r3, r3
 800c154:	b2d9      	uxtb	r1, r3
 800c156:	f107 021c 	add.w	r2, r7, #28
 800c15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c15c:	4413      	add	r3, r2
 800c15e:	460a      	mov	r2, r1
 800c160:	701a      	strb	r2, [r3, #0]
 800c162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c164:	3301      	adds	r3, #1
 800c166:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c16a:	2b0e      	cmp	r3, #14
 800c16c:	dddf      	ble.n	800c12e <AES_CMAC_Final+0x13a>
 800c16e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c172:	005b      	lsls	r3, r3, #1
 800c174:	b2db      	uxtb	r3, r3
 800c176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800c17a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c17e:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c182:	43db      	mvns	r3, r3
 800c184:	b2db      	uxtb	r3, r3
 800c186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c18a:	e028      	b.n	800c1de <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800c18c:	2300      	movs	r3, #0
 800c18e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c190:	e01c      	b.n	800c1cc <AES_CMAC_Final+0x1d8>
 800c192:	f107 021c 	add.w	r2, r7, #28
 800c196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c198:	4413      	add	r3, r2
 800c19a:	781b      	ldrb	r3, [r3, #0]
 800c19c:	b25b      	sxtb	r3, r3
 800c19e:	005b      	lsls	r3, r3, #1
 800c1a0:	b25a      	sxtb	r2, r3
 800c1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	3348      	adds	r3, #72	@ 0x48
 800c1a8:	443b      	add	r3, r7
 800c1aa:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c1ae:	09db      	lsrs	r3, r3, #7
 800c1b0:	b2db      	uxtb	r3, r3
 800c1b2:	b25b      	sxtb	r3, r3
 800c1b4:	4313      	orrs	r3, r2
 800c1b6:	b25b      	sxtb	r3, r3
 800c1b8:	b2d9      	uxtb	r1, r3
 800c1ba:	f107 021c 	add.w	r2, r7, #28
 800c1be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1c0:	4413      	add	r3, r2
 800c1c2:	460a      	mov	r2, r1
 800c1c4:	701a      	strb	r2, [r3, #0]
 800c1c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1c8:	3301      	adds	r3, #1
 800c1ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1ce:	2b0e      	cmp	r3, #14
 800c1d0:	dddf      	ble.n	800c192 <AES_CMAC_Final+0x19e>
 800c1d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c1d6:	005b      	lsls	r3, r3, #1
 800c1d8:	b2db      	uxtb	r3, r3
 800c1da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c1e4:	683a      	ldr	r2, [r7, #0]
 800c1e6:	4413      	add	r3, r2
 800c1e8:	2280      	movs	r2, #128	@ 0x80
 800c1ea:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c1ee:	e007      	b.n	800c200 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c1f6:	683a      	ldr	r2, [r7, #0]
 800c1f8:	4413      	add	r3, r2
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c206:	1c5a      	adds	r2, r3, #1
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c214:	2b0f      	cmp	r3, #15
 800c216:	d9eb      	bls.n	800c1f0 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800c218:	2300      	movs	r3, #0
 800c21a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c21c:	e016      	b.n	800c24c <AES_CMAC_Final+0x258>
 800c21e:	683a      	ldr	r2, [r7, #0]
 800c220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c222:	4413      	add	r3, r2
 800c224:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c228:	781a      	ldrb	r2, [r3, #0]
 800c22a:	f107 011c 	add.w	r1, r7, #28
 800c22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c230:	440b      	add	r3, r1
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	4053      	eors	r3, r2
 800c236:	b2d9      	uxtb	r1, r3
 800c238:	683a      	ldr	r2, [r7, #0]
 800c23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c23c:	4413      	add	r3, r2
 800c23e:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c242:	460a      	mov	r2, r1
 800c244:	701a      	strb	r2, [r3, #0]
 800c246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c248:	3301      	adds	r3, #1
 800c24a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c24e:	2b0f      	cmp	r3, #15
 800c250:	dde5      	ble.n	800c21e <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800c252:	2300      	movs	r3, #0
 800c254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c256:	e015      	b.n	800c284 <AES_CMAC_Final+0x290>
 800c258:	683a      	ldr	r2, [r7, #0]
 800c25a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c25c:	4413      	add	r3, r2
 800c25e:	33f1      	adds	r3, #241	@ 0xf1
 800c260:	781a      	ldrb	r2, [r3, #0]
 800c262:	6839      	ldr	r1, [r7, #0]
 800c264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c266:	440b      	add	r3, r1
 800c268:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c26c:	781b      	ldrb	r3, [r3, #0]
 800c26e:	4053      	eors	r3, r2
 800c270:	b2d9      	uxtb	r1, r3
 800c272:	683a      	ldr	r2, [r7, #0]
 800c274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c276:	4413      	add	r3, r2
 800c278:	33f1      	adds	r3, #241	@ 0xf1
 800c27a:	460a      	mov	r2, r1
 800c27c:	701a      	strb	r2, [r3, #0]
 800c27e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c280:	3301      	adds	r3, #1
 800c282:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c286:	2b0f      	cmp	r3, #15
 800c288:	dde6      	ble.n	800c258 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c290:	f107 030c 	add.w	r3, r7, #12
 800c294:	2210      	movs	r2, #16
 800c296:	4618      	mov	r0, r3
 800c298:	f00f f973 	bl	801b582 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800c29c:	683a      	ldr	r2, [r7, #0]
 800c29e:	f107 030c 	add.w	r3, r7, #12
 800c2a2:	6879      	ldr	r1, [r7, #4]
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f000 fd1d 	bl	800cce4 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800c2aa:	f107 031c 	add.w	r3, r7, #28
 800c2ae:	2210      	movs	r2, #16
 800c2b0:	2100      	movs	r1, #0
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f00f f9a0 	bl	801b5f8 <memset1>
}
 800c2b8:	bf00      	nop
 800c2ba:	3748      	adds	r7, #72	@ 0x48
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b083      	sub	sp, #12
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	781a      	ldrb	r2, [r3, #0]
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	683a      	ldr	r2, [r7, #0]
 800c2d8:	7852      	ldrb	r2, [r2, #1]
 800c2da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	3302      	adds	r3, #2
 800c2e0:	683a      	ldr	r2, [r7, #0]
 800c2e2:	7892      	ldrb	r2, [r2, #2]
 800c2e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	3303      	adds	r3, #3
 800c2ea:	683a      	ldr	r2, [r7, #0]
 800c2ec:	78d2      	ldrb	r2, [r2, #3]
 800c2ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	3304      	adds	r3, #4
 800c2f4:	683a      	ldr	r2, [r7, #0]
 800c2f6:	7912      	ldrb	r2, [r2, #4]
 800c2f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	3305      	adds	r3, #5
 800c2fe:	683a      	ldr	r2, [r7, #0]
 800c300:	7952      	ldrb	r2, [r2, #5]
 800c302:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	3306      	adds	r3, #6
 800c308:	683a      	ldr	r2, [r7, #0]
 800c30a:	7992      	ldrb	r2, [r2, #6]
 800c30c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	3307      	adds	r3, #7
 800c312:	683a      	ldr	r2, [r7, #0]
 800c314:	79d2      	ldrb	r2, [r2, #7]
 800c316:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	3308      	adds	r3, #8
 800c31c:	683a      	ldr	r2, [r7, #0]
 800c31e:	7a12      	ldrb	r2, [r2, #8]
 800c320:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	3309      	adds	r3, #9
 800c326:	683a      	ldr	r2, [r7, #0]
 800c328:	7a52      	ldrb	r2, [r2, #9]
 800c32a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	330a      	adds	r3, #10
 800c330:	683a      	ldr	r2, [r7, #0]
 800c332:	7a92      	ldrb	r2, [r2, #10]
 800c334:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	330b      	adds	r3, #11
 800c33a:	683a      	ldr	r2, [r7, #0]
 800c33c:	7ad2      	ldrb	r2, [r2, #11]
 800c33e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	330c      	adds	r3, #12
 800c344:	683a      	ldr	r2, [r7, #0]
 800c346:	7b12      	ldrb	r2, [r2, #12]
 800c348:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	330d      	adds	r3, #13
 800c34e:	683a      	ldr	r2, [r7, #0]
 800c350:	7b52      	ldrb	r2, [r2, #13]
 800c352:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	330e      	adds	r3, #14
 800c358:	683a      	ldr	r2, [r7, #0]
 800c35a:	7b92      	ldrb	r2, [r2, #14]
 800c35c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	330f      	adds	r3, #15
 800c362:	683a      	ldr	r2, [r7, #0]
 800c364:	7bd2      	ldrb	r2, [r2, #15]
 800c366:	701a      	strb	r2, [r3, #0]
#endif
}
 800c368:	bf00      	nop
 800c36a:	370c      	adds	r7, #12
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bc80      	pop	{r7}
 800c370:	4770      	bx	lr

0800c372 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800c372:	b480      	push	{r7}
 800c374:	b085      	sub	sp, #20
 800c376:	af00      	add	r7, sp, #0
 800c378:	60f8      	str	r0, [r7, #12]
 800c37a:	60b9      	str	r1, [r7, #8]
 800c37c:	4613      	mov	r3, r2
 800c37e:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800c380:	e007      	b.n	800c392 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800c382:	68ba      	ldr	r2, [r7, #8]
 800c384:	1c53      	adds	r3, r2, #1
 800c386:	60bb      	str	r3, [r7, #8]
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	1c59      	adds	r1, r3, #1
 800c38c:	60f9      	str	r1, [r7, #12]
 800c38e:	7812      	ldrb	r2, [r2, #0]
 800c390:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800c392:	79fb      	ldrb	r3, [r7, #7]
 800c394:	1e5a      	subs	r2, r3, #1
 800c396:	71fa      	strb	r2, [r7, #7]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d1f2      	bne.n	800c382 <copy_block_nn+0x10>
}
 800c39c:	bf00      	nop
 800c39e:	bf00      	nop
 800c3a0:	3714      	adds	r7, #20
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	bc80      	pop	{r7}
 800c3a6:	4770      	bx	lr

0800c3a8 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b083      	sub	sp, #12
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
 800c3b0:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	781a      	ldrb	r2, [r3, #0]
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	4053      	eors	r3, r2
 800c3bc:	b2da      	uxtb	r2, r3
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	3301      	adds	r3, #1
 800c3c6:	7819      	ldrb	r1, [r3, #0]
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	3301      	adds	r3, #1
 800c3cc:	781a      	ldrb	r2, [r3, #0]
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	3301      	adds	r3, #1
 800c3d2:	404a      	eors	r2, r1
 800c3d4:	b2d2      	uxtb	r2, r2
 800c3d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	3302      	adds	r3, #2
 800c3dc:	7819      	ldrb	r1, [r3, #0]
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	3302      	adds	r3, #2
 800c3e2:	781a      	ldrb	r2, [r3, #0]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	3302      	adds	r3, #2
 800c3e8:	404a      	eors	r2, r1
 800c3ea:	b2d2      	uxtb	r2, r2
 800c3ec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	3303      	adds	r3, #3
 800c3f2:	7819      	ldrb	r1, [r3, #0]
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	3303      	adds	r3, #3
 800c3f8:	781a      	ldrb	r2, [r3, #0]
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	3303      	adds	r3, #3
 800c3fe:	404a      	eors	r2, r1
 800c400:	b2d2      	uxtb	r2, r2
 800c402:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	3304      	adds	r3, #4
 800c408:	7819      	ldrb	r1, [r3, #0]
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	3304      	adds	r3, #4
 800c40e:	781a      	ldrb	r2, [r3, #0]
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	3304      	adds	r3, #4
 800c414:	404a      	eors	r2, r1
 800c416:	b2d2      	uxtb	r2, r2
 800c418:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	3305      	adds	r3, #5
 800c41e:	7819      	ldrb	r1, [r3, #0]
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	3305      	adds	r3, #5
 800c424:	781a      	ldrb	r2, [r3, #0]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	3305      	adds	r3, #5
 800c42a:	404a      	eors	r2, r1
 800c42c:	b2d2      	uxtb	r2, r2
 800c42e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	3306      	adds	r3, #6
 800c434:	7819      	ldrb	r1, [r3, #0]
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	3306      	adds	r3, #6
 800c43a:	781a      	ldrb	r2, [r3, #0]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	3306      	adds	r3, #6
 800c440:	404a      	eors	r2, r1
 800c442:	b2d2      	uxtb	r2, r2
 800c444:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	3307      	adds	r3, #7
 800c44a:	7819      	ldrb	r1, [r3, #0]
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	3307      	adds	r3, #7
 800c450:	781a      	ldrb	r2, [r3, #0]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	3307      	adds	r3, #7
 800c456:	404a      	eors	r2, r1
 800c458:	b2d2      	uxtb	r2, r2
 800c45a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	3308      	adds	r3, #8
 800c460:	7819      	ldrb	r1, [r3, #0]
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	3308      	adds	r3, #8
 800c466:	781a      	ldrb	r2, [r3, #0]
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	3308      	adds	r3, #8
 800c46c:	404a      	eors	r2, r1
 800c46e:	b2d2      	uxtb	r2, r2
 800c470:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	3309      	adds	r3, #9
 800c476:	7819      	ldrb	r1, [r3, #0]
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	3309      	adds	r3, #9
 800c47c:	781a      	ldrb	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	3309      	adds	r3, #9
 800c482:	404a      	eors	r2, r1
 800c484:	b2d2      	uxtb	r2, r2
 800c486:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	330a      	adds	r3, #10
 800c48c:	7819      	ldrb	r1, [r3, #0]
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	330a      	adds	r3, #10
 800c492:	781a      	ldrb	r2, [r3, #0]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	330a      	adds	r3, #10
 800c498:	404a      	eors	r2, r1
 800c49a:	b2d2      	uxtb	r2, r2
 800c49c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	330b      	adds	r3, #11
 800c4a2:	7819      	ldrb	r1, [r3, #0]
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	330b      	adds	r3, #11
 800c4a8:	781a      	ldrb	r2, [r3, #0]
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	330b      	adds	r3, #11
 800c4ae:	404a      	eors	r2, r1
 800c4b0:	b2d2      	uxtb	r2, r2
 800c4b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	330c      	adds	r3, #12
 800c4b8:	7819      	ldrb	r1, [r3, #0]
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	330c      	adds	r3, #12
 800c4be:	781a      	ldrb	r2, [r3, #0]
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	330c      	adds	r3, #12
 800c4c4:	404a      	eors	r2, r1
 800c4c6:	b2d2      	uxtb	r2, r2
 800c4c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	330d      	adds	r3, #13
 800c4ce:	7819      	ldrb	r1, [r3, #0]
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	330d      	adds	r3, #13
 800c4d4:	781a      	ldrb	r2, [r3, #0]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	330d      	adds	r3, #13
 800c4da:	404a      	eors	r2, r1
 800c4dc:	b2d2      	uxtb	r2, r2
 800c4de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	330e      	adds	r3, #14
 800c4e4:	7819      	ldrb	r1, [r3, #0]
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	330e      	adds	r3, #14
 800c4ea:	781a      	ldrb	r2, [r3, #0]
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	330e      	adds	r3, #14
 800c4f0:	404a      	eors	r2, r1
 800c4f2:	b2d2      	uxtb	r2, r2
 800c4f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	330f      	adds	r3, #15
 800c4fa:	7819      	ldrb	r1, [r3, #0]
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	330f      	adds	r3, #15
 800c500:	781a      	ldrb	r2, [r3, #0]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	330f      	adds	r3, #15
 800c506:	404a      	eors	r2, r1
 800c508:	b2d2      	uxtb	r2, r2
 800c50a:	701a      	strb	r2, [r3, #0]
#endif
}
 800c50c:	bf00      	nop
 800c50e:	370c      	adds	r7, #12
 800c510:	46bd      	mov	sp, r7
 800c512:	bc80      	pop	{r7}
 800c514:	4770      	bx	lr

0800c516 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800c516:	b480      	push	{r7}
 800c518:	b085      	sub	sp, #20
 800c51a:	af00      	add	r7, sp, #0
 800c51c:	60f8      	str	r0, [r7, #12]
 800c51e:	60b9      	str	r1, [r7, #8]
 800c520:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	781a      	ldrb	r2, [r3, #0]
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	781b      	ldrb	r3, [r3, #0]
 800c52a:	4053      	eors	r3, r2
 800c52c:	b2da      	uxtb	r2, r3
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	3301      	adds	r3, #1
 800c536:	7819      	ldrb	r1, [r3, #0]
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	3301      	adds	r3, #1
 800c53c:	781a      	ldrb	r2, [r3, #0]
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	3301      	adds	r3, #1
 800c542:	404a      	eors	r2, r1
 800c544:	b2d2      	uxtb	r2, r2
 800c546:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	3302      	adds	r3, #2
 800c54c:	7819      	ldrb	r1, [r3, #0]
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	3302      	adds	r3, #2
 800c552:	781a      	ldrb	r2, [r3, #0]
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	3302      	adds	r3, #2
 800c558:	404a      	eors	r2, r1
 800c55a:	b2d2      	uxtb	r2, r2
 800c55c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	3303      	adds	r3, #3
 800c562:	7819      	ldrb	r1, [r3, #0]
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	3303      	adds	r3, #3
 800c568:	781a      	ldrb	r2, [r3, #0]
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	3303      	adds	r3, #3
 800c56e:	404a      	eors	r2, r1
 800c570:	b2d2      	uxtb	r2, r2
 800c572:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	3304      	adds	r3, #4
 800c578:	7819      	ldrb	r1, [r3, #0]
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	3304      	adds	r3, #4
 800c57e:	781a      	ldrb	r2, [r3, #0]
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	3304      	adds	r3, #4
 800c584:	404a      	eors	r2, r1
 800c586:	b2d2      	uxtb	r2, r2
 800c588:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	3305      	adds	r3, #5
 800c58e:	7819      	ldrb	r1, [r3, #0]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	3305      	adds	r3, #5
 800c594:	781a      	ldrb	r2, [r3, #0]
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	3305      	adds	r3, #5
 800c59a:	404a      	eors	r2, r1
 800c59c:	b2d2      	uxtb	r2, r2
 800c59e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	3306      	adds	r3, #6
 800c5a4:	7819      	ldrb	r1, [r3, #0]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	3306      	adds	r3, #6
 800c5aa:	781a      	ldrb	r2, [r3, #0]
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	3306      	adds	r3, #6
 800c5b0:	404a      	eors	r2, r1
 800c5b2:	b2d2      	uxtb	r2, r2
 800c5b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	3307      	adds	r3, #7
 800c5ba:	7819      	ldrb	r1, [r3, #0]
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	3307      	adds	r3, #7
 800c5c0:	781a      	ldrb	r2, [r3, #0]
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	3307      	adds	r3, #7
 800c5c6:	404a      	eors	r2, r1
 800c5c8:	b2d2      	uxtb	r2, r2
 800c5ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	3308      	adds	r3, #8
 800c5d0:	7819      	ldrb	r1, [r3, #0]
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	3308      	adds	r3, #8
 800c5d6:	781a      	ldrb	r2, [r3, #0]
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	3308      	adds	r3, #8
 800c5dc:	404a      	eors	r2, r1
 800c5de:	b2d2      	uxtb	r2, r2
 800c5e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	3309      	adds	r3, #9
 800c5e6:	7819      	ldrb	r1, [r3, #0]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	3309      	adds	r3, #9
 800c5ec:	781a      	ldrb	r2, [r3, #0]
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	3309      	adds	r3, #9
 800c5f2:	404a      	eors	r2, r1
 800c5f4:	b2d2      	uxtb	r2, r2
 800c5f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	330a      	adds	r3, #10
 800c5fc:	7819      	ldrb	r1, [r3, #0]
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	330a      	adds	r3, #10
 800c602:	781a      	ldrb	r2, [r3, #0]
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	330a      	adds	r3, #10
 800c608:	404a      	eors	r2, r1
 800c60a:	b2d2      	uxtb	r2, r2
 800c60c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	330b      	adds	r3, #11
 800c612:	7819      	ldrb	r1, [r3, #0]
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	330b      	adds	r3, #11
 800c618:	781a      	ldrb	r2, [r3, #0]
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	330b      	adds	r3, #11
 800c61e:	404a      	eors	r2, r1
 800c620:	b2d2      	uxtb	r2, r2
 800c622:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	330c      	adds	r3, #12
 800c628:	7819      	ldrb	r1, [r3, #0]
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	330c      	adds	r3, #12
 800c62e:	781a      	ldrb	r2, [r3, #0]
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	330c      	adds	r3, #12
 800c634:	404a      	eors	r2, r1
 800c636:	b2d2      	uxtb	r2, r2
 800c638:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	330d      	adds	r3, #13
 800c63e:	7819      	ldrb	r1, [r3, #0]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	330d      	adds	r3, #13
 800c644:	781a      	ldrb	r2, [r3, #0]
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	330d      	adds	r3, #13
 800c64a:	404a      	eors	r2, r1
 800c64c:	b2d2      	uxtb	r2, r2
 800c64e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	330e      	adds	r3, #14
 800c654:	7819      	ldrb	r1, [r3, #0]
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	330e      	adds	r3, #14
 800c65a:	781a      	ldrb	r2, [r3, #0]
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	330e      	adds	r3, #14
 800c660:	404a      	eors	r2, r1
 800c662:	b2d2      	uxtb	r2, r2
 800c664:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	330f      	adds	r3, #15
 800c66a:	7819      	ldrb	r1, [r3, #0]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	330f      	adds	r3, #15
 800c670:	781a      	ldrb	r2, [r3, #0]
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	330f      	adds	r3, #15
 800c676:	404a      	eors	r2, r1
 800c678:	b2d2      	uxtb	r2, r2
 800c67a:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800c67c:	bf00      	nop
 800c67e:	3714      	adds	r7, #20
 800c680:	46bd      	mov	sp, r7
 800c682:	bc80      	pop	{r7}
 800c684:	4770      	bx	lr

0800c686 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800c686:	b580      	push	{r7, lr}
 800c688:	b082      	sub	sp, #8
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	6078      	str	r0, [r7, #4]
 800c68e:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800c690:	6839      	ldr	r1, [r7, #0]
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f7ff fe88 	bl	800c3a8 <xor_block>
}
 800c698:	bf00      	nop
 800c69a:	3708      	adds	r7, #8
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}

0800c6a0 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800c6a0:	b480      	push	{r7}
 800c6a2:	b085      	sub	sp, #20
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	461a      	mov	r2, r3
 800c6ae:	4b48      	ldr	r3, [pc, #288]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c6b0:	5c9a      	ldrb	r2, [r3, r2]
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	701a      	strb	r2, [r3, #0]
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	3304      	adds	r3, #4
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	4619      	mov	r1, r3
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	3304      	adds	r3, #4
 800c6c2:	4a43      	ldr	r2, [pc, #268]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c6c4:	5c52      	ldrb	r2, [r2, r1]
 800c6c6:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	3308      	adds	r3, #8
 800c6cc:	781b      	ldrb	r3, [r3, #0]
 800c6ce:	4619      	mov	r1, r3
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	3308      	adds	r3, #8
 800c6d4:	4a3e      	ldr	r2, [pc, #248]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c6d6:	5c52      	ldrb	r2, [r2, r1]
 800c6d8:	701a      	strb	r2, [r3, #0]
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	330c      	adds	r3, #12
 800c6de:	781b      	ldrb	r3, [r3, #0]
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	330c      	adds	r3, #12
 800c6e6:	4a3a      	ldr	r2, [pc, #232]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c6e8:	5c52      	ldrb	r2, [r2, r1]
 800c6ea:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	785b      	ldrb	r3, [r3, #1]
 800c6f0:	73fb      	strb	r3, [r7, #15]
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	3305      	adds	r3, #5
 800c6f6:	781b      	ldrb	r3, [r3, #0]
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	3301      	adds	r3, #1
 800c6fe:	4a34      	ldr	r2, [pc, #208]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c700:	5c52      	ldrb	r2, [r2, r1]
 800c702:	701a      	strb	r2, [r3, #0]
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	3309      	adds	r3, #9
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	4619      	mov	r1, r3
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	3305      	adds	r3, #5
 800c710:	4a2f      	ldr	r2, [pc, #188]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c712:	5c52      	ldrb	r2, [r2, r1]
 800c714:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	330d      	adds	r3, #13
 800c71a:	781b      	ldrb	r3, [r3, #0]
 800c71c:	4619      	mov	r1, r3
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	3309      	adds	r3, #9
 800c722:	4a2b      	ldr	r2, [pc, #172]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c724:	5c52      	ldrb	r2, [r2, r1]
 800c726:	701a      	strb	r2, [r3, #0]
 800c728:	7bfa      	ldrb	r2, [r7, #15]
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	330d      	adds	r3, #13
 800c72e:	4928      	ldr	r1, [pc, #160]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c730:	5c8a      	ldrb	r2, [r1, r2]
 800c732:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	789b      	ldrb	r3, [r3, #2]
 800c738:	73fb      	strb	r3, [r7, #15]
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	330a      	adds	r3, #10
 800c73e:	781b      	ldrb	r3, [r3, #0]
 800c740:	4619      	mov	r1, r3
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	3302      	adds	r3, #2
 800c746:	4a22      	ldr	r2, [pc, #136]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c748:	5c52      	ldrb	r2, [r2, r1]
 800c74a:	701a      	strb	r2, [r3, #0]
 800c74c:	7bfa      	ldrb	r2, [r7, #15]
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	330a      	adds	r3, #10
 800c752:	491f      	ldr	r1, [pc, #124]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c754:	5c8a      	ldrb	r2, [r1, r2]
 800c756:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	799b      	ldrb	r3, [r3, #6]
 800c75c:	73fb      	strb	r3, [r7, #15]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	330e      	adds	r3, #14
 800c762:	781b      	ldrb	r3, [r3, #0]
 800c764:	4619      	mov	r1, r3
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	3306      	adds	r3, #6
 800c76a:	4a19      	ldr	r2, [pc, #100]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c76c:	5c52      	ldrb	r2, [r2, r1]
 800c76e:	701a      	strb	r2, [r3, #0]
 800c770:	7bfa      	ldrb	r2, [r7, #15]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	330e      	adds	r3, #14
 800c776:	4916      	ldr	r1, [pc, #88]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c778:	5c8a      	ldrb	r2, [r1, r2]
 800c77a:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	7bdb      	ldrb	r3, [r3, #15]
 800c780:	73fb      	strb	r3, [r7, #15]
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	330b      	adds	r3, #11
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	4619      	mov	r1, r3
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	330f      	adds	r3, #15
 800c78e:	4a10      	ldr	r2, [pc, #64]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c790:	5c52      	ldrb	r2, [r2, r1]
 800c792:	701a      	strb	r2, [r3, #0]
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	3307      	adds	r3, #7
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	4619      	mov	r1, r3
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	330b      	adds	r3, #11
 800c7a0:	4a0b      	ldr	r2, [pc, #44]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c7a2:	5c52      	ldrb	r2, [r2, r1]
 800c7a4:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	3303      	adds	r3, #3
 800c7aa:	781b      	ldrb	r3, [r3, #0]
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	3307      	adds	r3, #7
 800c7b2:	4a07      	ldr	r2, [pc, #28]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c7b4:	5c52      	ldrb	r2, [r2, r1]
 800c7b6:	701a      	strb	r2, [r3, #0]
 800c7b8:	7bfa      	ldrb	r2, [r7, #15]
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	3303      	adds	r3, #3
 800c7be:	4904      	ldr	r1, [pc, #16]	@ (800c7d0 <shift_sub_rows+0x130>)
 800c7c0:	5c8a      	ldrb	r2, [r1, r2]
 800c7c2:	701a      	strb	r2, [r3, #0]
}
 800c7c4:	bf00      	nop
 800c7c6:	3714      	adds	r7, #20
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bc80      	pop	{r7}
 800c7cc:	4770      	bx	lr
 800c7ce:	bf00      	nop
 800c7d0:	08020380 	.word	0x08020380

0800c7d4 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b086      	sub	sp, #24
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800c7dc:	f107 0308 	add.w	r3, r7, #8
 800c7e0:	6879      	ldr	r1, [r7, #4]
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f7ff fd6c 	bl	800c2c0 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800c7e8:	7a3b      	ldrb	r3, [r7, #8]
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	4b9a      	ldr	r3, [pc, #616]	@ (800ca58 <mix_sub_columns+0x284>)
 800c7ee:	5c9a      	ldrb	r2, [r3, r2]
 800c7f0:	7b7b      	ldrb	r3, [r7, #13]
 800c7f2:	4619      	mov	r1, r3
 800c7f4:	4b99      	ldr	r3, [pc, #612]	@ (800ca5c <mix_sub_columns+0x288>)
 800c7f6:	5c5b      	ldrb	r3, [r3, r1]
 800c7f8:	4053      	eors	r3, r2
 800c7fa:	b2da      	uxtb	r2, r3
 800c7fc:	7cbb      	ldrb	r3, [r7, #18]
 800c7fe:	4619      	mov	r1, r3
 800c800:	4b97      	ldr	r3, [pc, #604]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c802:	5c5b      	ldrb	r3, [r3, r1]
 800c804:	4053      	eors	r3, r2
 800c806:	b2da      	uxtb	r2, r3
 800c808:	7dfb      	ldrb	r3, [r7, #23]
 800c80a:	4619      	mov	r1, r3
 800c80c:	4b94      	ldr	r3, [pc, #592]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c80e:	5c5b      	ldrb	r3, [r3, r1]
 800c810:	4053      	eors	r3, r2
 800c812:	b2da      	uxtb	r2, r3
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800c818:	7a3b      	ldrb	r3, [r7, #8]
 800c81a:	461a      	mov	r2, r3
 800c81c:	4b90      	ldr	r3, [pc, #576]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c81e:	5c9a      	ldrb	r2, [r3, r2]
 800c820:	7b7b      	ldrb	r3, [r7, #13]
 800c822:	4619      	mov	r1, r3
 800c824:	4b8c      	ldr	r3, [pc, #560]	@ (800ca58 <mix_sub_columns+0x284>)
 800c826:	5c5b      	ldrb	r3, [r3, r1]
 800c828:	4053      	eors	r3, r2
 800c82a:	b2da      	uxtb	r2, r3
 800c82c:	7cbb      	ldrb	r3, [r7, #18]
 800c82e:	4619      	mov	r1, r3
 800c830:	4b8a      	ldr	r3, [pc, #552]	@ (800ca5c <mix_sub_columns+0x288>)
 800c832:	5c5b      	ldrb	r3, [r3, r1]
 800c834:	4053      	eors	r3, r2
 800c836:	b2d9      	uxtb	r1, r3
 800c838:	7dfb      	ldrb	r3, [r7, #23]
 800c83a:	461a      	mov	r2, r3
 800c83c:	4b88      	ldr	r3, [pc, #544]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c83e:	5c9a      	ldrb	r2, [r3, r2]
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	3301      	adds	r3, #1
 800c844:	404a      	eors	r2, r1
 800c846:	b2d2      	uxtb	r2, r2
 800c848:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800c84a:	7a3b      	ldrb	r3, [r7, #8]
 800c84c:	461a      	mov	r2, r3
 800c84e:	4b84      	ldr	r3, [pc, #528]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c850:	5c9a      	ldrb	r2, [r3, r2]
 800c852:	7b7b      	ldrb	r3, [r7, #13]
 800c854:	4619      	mov	r1, r3
 800c856:	4b82      	ldr	r3, [pc, #520]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c858:	5c5b      	ldrb	r3, [r3, r1]
 800c85a:	4053      	eors	r3, r2
 800c85c:	b2da      	uxtb	r2, r3
 800c85e:	7cbb      	ldrb	r3, [r7, #18]
 800c860:	4619      	mov	r1, r3
 800c862:	4b7d      	ldr	r3, [pc, #500]	@ (800ca58 <mix_sub_columns+0x284>)
 800c864:	5c5b      	ldrb	r3, [r3, r1]
 800c866:	4053      	eors	r3, r2
 800c868:	b2d9      	uxtb	r1, r3
 800c86a:	7dfb      	ldrb	r3, [r7, #23]
 800c86c:	461a      	mov	r2, r3
 800c86e:	4b7b      	ldr	r3, [pc, #492]	@ (800ca5c <mix_sub_columns+0x288>)
 800c870:	5c9a      	ldrb	r2, [r3, r2]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	3302      	adds	r3, #2
 800c876:	404a      	eors	r2, r1
 800c878:	b2d2      	uxtb	r2, r2
 800c87a:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800c87c:	7a3b      	ldrb	r3, [r7, #8]
 800c87e:	461a      	mov	r2, r3
 800c880:	4b76      	ldr	r3, [pc, #472]	@ (800ca5c <mix_sub_columns+0x288>)
 800c882:	5c9a      	ldrb	r2, [r3, r2]
 800c884:	7b7b      	ldrb	r3, [r7, #13]
 800c886:	4619      	mov	r1, r3
 800c888:	4b75      	ldr	r3, [pc, #468]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c88a:	5c5b      	ldrb	r3, [r3, r1]
 800c88c:	4053      	eors	r3, r2
 800c88e:	b2da      	uxtb	r2, r3
 800c890:	7cbb      	ldrb	r3, [r7, #18]
 800c892:	4619      	mov	r1, r3
 800c894:	4b72      	ldr	r3, [pc, #456]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c896:	5c5b      	ldrb	r3, [r3, r1]
 800c898:	4053      	eors	r3, r2
 800c89a:	b2d9      	uxtb	r1, r3
 800c89c:	7dfb      	ldrb	r3, [r7, #23]
 800c89e:	461a      	mov	r2, r3
 800c8a0:	4b6d      	ldr	r3, [pc, #436]	@ (800ca58 <mix_sub_columns+0x284>)
 800c8a2:	5c9a      	ldrb	r2, [r3, r2]
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	3303      	adds	r3, #3
 800c8a8:	404a      	eors	r2, r1
 800c8aa:	b2d2      	uxtb	r2, r2
 800c8ac:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800c8ae:	7b3b      	ldrb	r3, [r7, #12]
 800c8b0:	461a      	mov	r2, r3
 800c8b2:	4b69      	ldr	r3, [pc, #420]	@ (800ca58 <mix_sub_columns+0x284>)
 800c8b4:	5c9a      	ldrb	r2, [r3, r2]
 800c8b6:	7c7b      	ldrb	r3, [r7, #17]
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	4b68      	ldr	r3, [pc, #416]	@ (800ca5c <mix_sub_columns+0x288>)
 800c8bc:	5c5b      	ldrb	r3, [r3, r1]
 800c8be:	4053      	eors	r3, r2
 800c8c0:	b2da      	uxtb	r2, r3
 800c8c2:	7dbb      	ldrb	r3, [r7, #22]
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	4b66      	ldr	r3, [pc, #408]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c8c8:	5c5b      	ldrb	r3, [r3, r1]
 800c8ca:	4053      	eors	r3, r2
 800c8cc:	b2d9      	uxtb	r1, r3
 800c8ce:	7afb      	ldrb	r3, [r7, #11]
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	4b63      	ldr	r3, [pc, #396]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c8d4:	5c9a      	ldrb	r2, [r3, r2]
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	3304      	adds	r3, #4
 800c8da:	404a      	eors	r2, r1
 800c8dc:	b2d2      	uxtb	r2, r2
 800c8de:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800c8e0:	7b3b      	ldrb	r3, [r7, #12]
 800c8e2:	461a      	mov	r2, r3
 800c8e4:	4b5e      	ldr	r3, [pc, #376]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c8e6:	5c9a      	ldrb	r2, [r3, r2]
 800c8e8:	7c7b      	ldrb	r3, [r7, #17]
 800c8ea:	4619      	mov	r1, r3
 800c8ec:	4b5a      	ldr	r3, [pc, #360]	@ (800ca58 <mix_sub_columns+0x284>)
 800c8ee:	5c5b      	ldrb	r3, [r3, r1]
 800c8f0:	4053      	eors	r3, r2
 800c8f2:	b2da      	uxtb	r2, r3
 800c8f4:	7dbb      	ldrb	r3, [r7, #22]
 800c8f6:	4619      	mov	r1, r3
 800c8f8:	4b58      	ldr	r3, [pc, #352]	@ (800ca5c <mix_sub_columns+0x288>)
 800c8fa:	5c5b      	ldrb	r3, [r3, r1]
 800c8fc:	4053      	eors	r3, r2
 800c8fe:	b2d9      	uxtb	r1, r3
 800c900:	7afb      	ldrb	r3, [r7, #11]
 800c902:	461a      	mov	r2, r3
 800c904:	4b56      	ldr	r3, [pc, #344]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c906:	5c9a      	ldrb	r2, [r3, r2]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	3305      	adds	r3, #5
 800c90c:	404a      	eors	r2, r1
 800c90e:	b2d2      	uxtb	r2, r2
 800c910:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800c912:	7b3b      	ldrb	r3, [r7, #12]
 800c914:	461a      	mov	r2, r3
 800c916:	4b52      	ldr	r3, [pc, #328]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c918:	5c9a      	ldrb	r2, [r3, r2]
 800c91a:	7c7b      	ldrb	r3, [r7, #17]
 800c91c:	4619      	mov	r1, r3
 800c91e:	4b50      	ldr	r3, [pc, #320]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c920:	5c5b      	ldrb	r3, [r3, r1]
 800c922:	4053      	eors	r3, r2
 800c924:	b2da      	uxtb	r2, r3
 800c926:	7dbb      	ldrb	r3, [r7, #22]
 800c928:	4619      	mov	r1, r3
 800c92a:	4b4b      	ldr	r3, [pc, #300]	@ (800ca58 <mix_sub_columns+0x284>)
 800c92c:	5c5b      	ldrb	r3, [r3, r1]
 800c92e:	4053      	eors	r3, r2
 800c930:	b2d9      	uxtb	r1, r3
 800c932:	7afb      	ldrb	r3, [r7, #11]
 800c934:	461a      	mov	r2, r3
 800c936:	4b49      	ldr	r3, [pc, #292]	@ (800ca5c <mix_sub_columns+0x288>)
 800c938:	5c9a      	ldrb	r2, [r3, r2]
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	3306      	adds	r3, #6
 800c93e:	404a      	eors	r2, r1
 800c940:	b2d2      	uxtb	r2, r2
 800c942:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800c944:	7b3b      	ldrb	r3, [r7, #12]
 800c946:	461a      	mov	r2, r3
 800c948:	4b44      	ldr	r3, [pc, #272]	@ (800ca5c <mix_sub_columns+0x288>)
 800c94a:	5c9a      	ldrb	r2, [r3, r2]
 800c94c:	7c7b      	ldrb	r3, [r7, #17]
 800c94e:	4619      	mov	r1, r3
 800c950:	4b43      	ldr	r3, [pc, #268]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c952:	5c5b      	ldrb	r3, [r3, r1]
 800c954:	4053      	eors	r3, r2
 800c956:	b2da      	uxtb	r2, r3
 800c958:	7dbb      	ldrb	r3, [r7, #22]
 800c95a:	4619      	mov	r1, r3
 800c95c:	4b40      	ldr	r3, [pc, #256]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c95e:	5c5b      	ldrb	r3, [r3, r1]
 800c960:	4053      	eors	r3, r2
 800c962:	b2d9      	uxtb	r1, r3
 800c964:	7afb      	ldrb	r3, [r7, #11]
 800c966:	461a      	mov	r2, r3
 800c968:	4b3b      	ldr	r3, [pc, #236]	@ (800ca58 <mix_sub_columns+0x284>)
 800c96a:	5c9a      	ldrb	r2, [r3, r2]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	3307      	adds	r3, #7
 800c970:	404a      	eors	r2, r1
 800c972:	b2d2      	uxtb	r2, r2
 800c974:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800c976:	7c3b      	ldrb	r3, [r7, #16]
 800c978:	461a      	mov	r2, r3
 800c97a:	4b37      	ldr	r3, [pc, #220]	@ (800ca58 <mix_sub_columns+0x284>)
 800c97c:	5c9a      	ldrb	r2, [r3, r2]
 800c97e:	7d7b      	ldrb	r3, [r7, #21]
 800c980:	4619      	mov	r1, r3
 800c982:	4b36      	ldr	r3, [pc, #216]	@ (800ca5c <mix_sub_columns+0x288>)
 800c984:	5c5b      	ldrb	r3, [r3, r1]
 800c986:	4053      	eors	r3, r2
 800c988:	b2da      	uxtb	r2, r3
 800c98a:	7abb      	ldrb	r3, [r7, #10]
 800c98c:	4619      	mov	r1, r3
 800c98e:	4b34      	ldr	r3, [pc, #208]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c990:	5c5b      	ldrb	r3, [r3, r1]
 800c992:	4053      	eors	r3, r2
 800c994:	b2d9      	uxtb	r1, r3
 800c996:	7bfb      	ldrb	r3, [r7, #15]
 800c998:	461a      	mov	r2, r3
 800c99a:	4b31      	ldr	r3, [pc, #196]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c99c:	5c9a      	ldrb	r2, [r3, r2]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	3308      	adds	r3, #8
 800c9a2:	404a      	eors	r2, r1
 800c9a4:	b2d2      	uxtb	r2, r2
 800c9a6:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800c9a8:	7c3b      	ldrb	r3, [r7, #16]
 800c9aa:	461a      	mov	r2, r3
 800c9ac:	4b2c      	ldr	r3, [pc, #176]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c9ae:	5c9a      	ldrb	r2, [r3, r2]
 800c9b0:	7d7b      	ldrb	r3, [r7, #21]
 800c9b2:	4619      	mov	r1, r3
 800c9b4:	4b28      	ldr	r3, [pc, #160]	@ (800ca58 <mix_sub_columns+0x284>)
 800c9b6:	5c5b      	ldrb	r3, [r3, r1]
 800c9b8:	4053      	eors	r3, r2
 800c9ba:	b2da      	uxtb	r2, r3
 800c9bc:	7abb      	ldrb	r3, [r7, #10]
 800c9be:	4619      	mov	r1, r3
 800c9c0:	4b26      	ldr	r3, [pc, #152]	@ (800ca5c <mix_sub_columns+0x288>)
 800c9c2:	5c5b      	ldrb	r3, [r3, r1]
 800c9c4:	4053      	eors	r3, r2
 800c9c6:	b2d9      	uxtb	r1, r3
 800c9c8:	7bfb      	ldrb	r3, [r7, #15]
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	4b24      	ldr	r3, [pc, #144]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c9ce:	5c9a      	ldrb	r2, [r3, r2]
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	3309      	adds	r3, #9
 800c9d4:	404a      	eors	r2, r1
 800c9d6:	b2d2      	uxtb	r2, r2
 800c9d8:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800c9da:	7c3b      	ldrb	r3, [r7, #16]
 800c9dc:	461a      	mov	r2, r3
 800c9de:	4b20      	ldr	r3, [pc, #128]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c9e0:	5c9a      	ldrb	r2, [r3, r2]
 800c9e2:	7d7b      	ldrb	r3, [r7, #21]
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	4b1e      	ldr	r3, [pc, #120]	@ (800ca60 <mix_sub_columns+0x28c>)
 800c9e8:	5c5b      	ldrb	r3, [r3, r1]
 800c9ea:	4053      	eors	r3, r2
 800c9ec:	b2da      	uxtb	r2, r3
 800c9ee:	7abb      	ldrb	r3, [r7, #10]
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	4b19      	ldr	r3, [pc, #100]	@ (800ca58 <mix_sub_columns+0x284>)
 800c9f4:	5c5b      	ldrb	r3, [r3, r1]
 800c9f6:	4053      	eors	r3, r2
 800c9f8:	b2d9      	uxtb	r1, r3
 800c9fa:	7bfb      	ldrb	r3, [r7, #15]
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	4b17      	ldr	r3, [pc, #92]	@ (800ca5c <mix_sub_columns+0x288>)
 800ca00:	5c9a      	ldrb	r2, [r3, r2]
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	330a      	adds	r3, #10
 800ca06:	404a      	eors	r2, r1
 800ca08:	b2d2      	uxtb	r2, r2
 800ca0a:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800ca0c:	7c3b      	ldrb	r3, [r7, #16]
 800ca0e:	461a      	mov	r2, r3
 800ca10:	4b12      	ldr	r3, [pc, #72]	@ (800ca5c <mix_sub_columns+0x288>)
 800ca12:	5c9a      	ldrb	r2, [r3, r2]
 800ca14:	7d7b      	ldrb	r3, [r7, #21]
 800ca16:	4619      	mov	r1, r3
 800ca18:	4b11      	ldr	r3, [pc, #68]	@ (800ca60 <mix_sub_columns+0x28c>)
 800ca1a:	5c5b      	ldrb	r3, [r3, r1]
 800ca1c:	4053      	eors	r3, r2
 800ca1e:	b2da      	uxtb	r2, r3
 800ca20:	7abb      	ldrb	r3, [r7, #10]
 800ca22:	4619      	mov	r1, r3
 800ca24:	4b0e      	ldr	r3, [pc, #56]	@ (800ca60 <mix_sub_columns+0x28c>)
 800ca26:	5c5b      	ldrb	r3, [r3, r1]
 800ca28:	4053      	eors	r3, r2
 800ca2a:	b2d9      	uxtb	r1, r3
 800ca2c:	7bfb      	ldrb	r3, [r7, #15]
 800ca2e:	461a      	mov	r2, r3
 800ca30:	4b09      	ldr	r3, [pc, #36]	@ (800ca58 <mix_sub_columns+0x284>)
 800ca32:	5c9a      	ldrb	r2, [r3, r2]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	330b      	adds	r3, #11
 800ca38:	404a      	eors	r2, r1
 800ca3a:	b2d2      	uxtb	r2, r2
 800ca3c:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800ca3e:	7d3b      	ldrb	r3, [r7, #20]
 800ca40:	461a      	mov	r2, r3
 800ca42:	4b05      	ldr	r3, [pc, #20]	@ (800ca58 <mix_sub_columns+0x284>)
 800ca44:	5c9a      	ldrb	r2, [r3, r2]
 800ca46:	7a7b      	ldrb	r3, [r7, #9]
 800ca48:	4619      	mov	r1, r3
 800ca4a:	4b04      	ldr	r3, [pc, #16]	@ (800ca5c <mix_sub_columns+0x288>)
 800ca4c:	5c5b      	ldrb	r3, [r3, r1]
 800ca4e:	4053      	eors	r3, r2
 800ca50:	b2da      	uxtb	r2, r3
 800ca52:	7bbb      	ldrb	r3, [r7, #14]
 800ca54:	4619      	mov	r1, r3
 800ca56:	e005      	b.n	800ca64 <mix_sub_columns+0x290>
 800ca58:	08020480 	.word	0x08020480
 800ca5c:	08020580 	.word	0x08020580
 800ca60:	08020380 	.word	0x08020380
 800ca64:	4b2d      	ldr	r3, [pc, #180]	@ (800cb1c <mix_sub_columns+0x348>)
 800ca66:	5c5b      	ldrb	r3, [r3, r1]
 800ca68:	4053      	eors	r3, r2
 800ca6a:	b2d9      	uxtb	r1, r3
 800ca6c:	7cfb      	ldrb	r3, [r7, #19]
 800ca6e:	461a      	mov	r2, r3
 800ca70:	4b2a      	ldr	r3, [pc, #168]	@ (800cb1c <mix_sub_columns+0x348>)
 800ca72:	5c9a      	ldrb	r2, [r3, r2]
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	330c      	adds	r3, #12
 800ca78:	404a      	eors	r2, r1
 800ca7a:	b2d2      	uxtb	r2, r2
 800ca7c:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800ca7e:	7d3b      	ldrb	r3, [r7, #20]
 800ca80:	461a      	mov	r2, r3
 800ca82:	4b26      	ldr	r3, [pc, #152]	@ (800cb1c <mix_sub_columns+0x348>)
 800ca84:	5c9a      	ldrb	r2, [r3, r2]
 800ca86:	7a7b      	ldrb	r3, [r7, #9]
 800ca88:	4619      	mov	r1, r3
 800ca8a:	4b25      	ldr	r3, [pc, #148]	@ (800cb20 <mix_sub_columns+0x34c>)
 800ca8c:	5c5b      	ldrb	r3, [r3, r1]
 800ca8e:	4053      	eors	r3, r2
 800ca90:	b2da      	uxtb	r2, r3
 800ca92:	7bbb      	ldrb	r3, [r7, #14]
 800ca94:	4619      	mov	r1, r3
 800ca96:	4b23      	ldr	r3, [pc, #140]	@ (800cb24 <mix_sub_columns+0x350>)
 800ca98:	5c5b      	ldrb	r3, [r3, r1]
 800ca9a:	4053      	eors	r3, r2
 800ca9c:	b2d9      	uxtb	r1, r3
 800ca9e:	7cfb      	ldrb	r3, [r7, #19]
 800caa0:	461a      	mov	r2, r3
 800caa2:	4b1e      	ldr	r3, [pc, #120]	@ (800cb1c <mix_sub_columns+0x348>)
 800caa4:	5c9a      	ldrb	r2, [r3, r2]
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	330d      	adds	r3, #13
 800caaa:	404a      	eors	r2, r1
 800caac:	b2d2      	uxtb	r2, r2
 800caae:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800cab0:	7d3b      	ldrb	r3, [r7, #20]
 800cab2:	461a      	mov	r2, r3
 800cab4:	4b19      	ldr	r3, [pc, #100]	@ (800cb1c <mix_sub_columns+0x348>)
 800cab6:	5c9a      	ldrb	r2, [r3, r2]
 800cab8:	7a7b      	ldrb	r3, [r7, #9]
 800caba:	4619      	mov	r1, r3
 800cabc:	4b17      	ldr	r3, [pc, #92]	@ (800cb1c <mix_sub_columns+0x348>)
 800cabe:	5c5b      	ldrb	r3, [r3, r1]
 800cac0:	4053      	eors	r3, r2
 800cac2:	b2da      	uxtb	r2, r3
 800cac4:	7bbb      	ldrb	r3, [r7, #14]
 800cac6:	4619      	mov	r1, r3
 800cac8:	4b15      	ldr	r3, [pc, #84]	@ (800cb20 <mix_sub_columns+0x34c>)
 800caca:	5c5b      	ldrb	r3, [r3, r1]
 800cacc:	4053      	eors	r3, r2
 800cace:	b2d9      	uxtb	r1, r3
 800cad0:	7cfb      	ldrb	r3, [r7, #19]
 800cad2:	461a      	mov	r2, r3
 800cad4:	4b13      	ldr	r3, [pc, #76]	@ (800cb24 <mix_sub_columns+0x350>)
 800cad6:	5c9a      	ldrb	r2, [r3, r2]
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	330e      	adds	r3, #14
 800cadc:	404a      	eors	r2, r1
 800cade:	b2d2      	uxtb	r2, r2
 800cae0:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800cae2:	7d3b      	ldrb	r3, [r7, #20]
 800cae4:	461a      	mov	r2, r3
 800cae6:	4b0f      	ldr	r3, [pc, #60]	@ (800cb24 <mix_sub_columns+0x350>)
 800cae8:	5c9a      	ldrb	r2, [r3, r2]
 800caea:	7a7b      	ldrb	r3, [r7, #9]
 800caec:	4619      	mov	r1, r3
 800caee:	4b0b      	ldr	r3, [pc, #44]	@ (800cb1c <mix_sub_columns+0x348>)
 800caf0:	5c5b      	ldrb	r3, [r3, r1]
 800caf2:	4053      	eors	r3, r2
 800caf4:	b2da      	uxtb	r2, r3
 800caf6:	7bbb      	ldrb	r3, [r7, #14]
 800caf8:	4619      	mov	r1, r3
 800cafa:	4b08      	ldr	r3, [pc, #32]	@ (800cb1c <mix_sub_columns+0x348>)
 800cafc:	5c5b      	ldrb	r3, [r3, r1]
 800cafe:	4053      	eors	r3, r2
 800cb00:	b2d9      	uxtb	r1, r3
 800cb02:	7cfb      	ldrb	r3, [r7, #19]
 800cb04:	461a      	mov	r2, r3
 800cb06:	4b06      	ldr	r3, [pc, #24]	@ (800cb20 <mix_sub_columns+0x34c>)
 800cb08:	5c9a      	ldrb	r2, [r3, r2]
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	330f      	adds	r3, #15
 800cb0e:	404a      	eors	r2, r1
 800cb10:	b2d2      	uxtb	r2, r2
 800cb12:	701a      	strb	r2, [r3, #0]
  }
 800cb14:	bf00      	nop
 800cb16:	3718      	adds	r7, #24
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}
 800cb1c:	08020380 	.word	0x08020380
 800cb20:	08020480 	.word	0x08020480
 800cb24:	08020580 	.word	0x08020580

0800cb28 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b086      	sub	sp, #24
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	60f8      	str	r0, [r7, #12]
 800cb30:	460b      	mov	r3, r1
 800cb32:	607a      	str	r2, [r7, #4]
 800cb34:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800cb36:	7afb      	ldrb	r3, [r7, #11]
 800cb38:	3b10      	subs	r3, #16
 800cb3a:	2b10      	cmp	r3, #16
 800cb3c:	bf8c      	ite	hi
 800cb3e:	2201      	movhi	r2, #1
 800cb40:	2200      	movls	r2, #0
 800cb42:	b2d2      	uxtb	r2, r2
 800cb44:	2a00      	cmp	r2, #0
 800cb46:	d10b      	bne.n	800cb60 <lorawan_aes_set_key+0x38>
 800cb48:	4a64      	ldr	r2, [pc, #400]	@ (800ccdc <lorawan_aes_set_key+0x1b4>)
 800cb4a:	fa22 f303 	lsr.w	r3, r2, r3
 800cb4e:	f003 0301 	and.w	r3, r3, #1
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	bf14      	ite	ne
 800cb56:	2301      	movne	r3, #1
 800cb58:	2300      	moveq	r3, #0
 800cb5a:	b2db      	uxtb	r3, r3
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d105      	bne.n	800cb6c <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2200      	movs	r2, #0
 800cb64:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800cb68:	23ff      	movs	r3, #255	@ 0xff
 800cb6a:	e0b3      	b.n	800ccd4 <lorawan_aes_set_key+0x1ac>
        break;
 800cb6c:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	7afa      	ldrb	r2, [r7, #11]
 800cb72:	68f9      	ldr	r1, [r7, #12]
 800cb74:	4618      	mov	r0, r3
 800cb76:	f7ff fbfc 	bl	800c372 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800cb7a:	7afb      	ldrb	r3, [r7, #11]
 800cb7c:	331c      	adds	r3, #28
 800cb7e:	b2db      	uxtb	r3, r3
 800cb80:	009b      	lsls	r3, r3, #2
 800cb82:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800cb84:	7c7b      	ldrb	r3, [r7, #17]
 800cb86:	091b      	lsrs	r3, r3, #4
 800cb88:	b2db      	uxtb	r3, r3
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	b2da      	uxtb	r2, r3
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cb94:	7afb      	ldrb	r3, [r7, #11]
 800cb96:	75fb      	strb	r3, [r7, #23]
 800cb98:	2301      	movs	r3, #1
 800cb9a:	75bb      	strb	r3, [r7, #22]
 800cb9c:	e094      	b.n	800ccc8 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800cb9e:	7dfb      	ldrb	r3, [r7, #23]
 800cba0:	3b04      	subs	r3, #4
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	5cd3      	ldrb	r3, [r2, r3]
 800cba6:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800cba8:	7dfb      	ldrb	r3, [r7, #23]
 800cbaa:	3b03      	subs	r3, #3
 800cbac:	687a      	ldr	r2, [r7, #4]
 800cbae:	5cd3      	ldrb	r3, [r2, r3]
 800cbb0:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800cbb2:	7dfb      	ldrb	r3, [r7, #23]
 800cbb4:	3b02      	subs	r3, #2
 800cbb6:	687a      	ldr	r2, [r7, #4]
 800cbb8:	5cd3      	ldrb	r3, [r2, r3]
 800cbba:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800cbbc:	7dfb      	ldrb	r3, [r7, #23]
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	687a      	ldr	r2, [r7, #4]
 800cbc2:	5cd3      	ldrb	r3, [r2, r3]
 800cbc4:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800cbc6:	7dfb      	ldrb	r3, [r7, #23]
 800cbc8:	7afa      	ldrb	r2, [r7, #11]
 800cbca:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbce:	fb01 f202 	mul.w	r2, r1, r2
 800cbd2:	1a9b      	subs	r3, r3, r2
 800cbd4:	b2db      	uxtb	r3, r3
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d128      	bne.n	800cc2c <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800cbda:	7d7b      	ldrb	r3, [r7, #21]
 800cbdc:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800cbde:	7d3b      	ldrb	r3, [r7, #20]
 800cbe0:	4a3f      	ldr	r2, [pc, #252]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cbe2:	5cd2      	ldrb	r2, [r2, r3]
 800cbe4:	7dbb      	ldrb	r3, [r7, #22]
 800cbe6:	4053      	eors	r3, r2
 800cbe8:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800cbea:	7cfb      	ldrb	r3, [r7, #19]
 800cbec:	4a3c      	ldr	r2, [pc, #240]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cbee:	5cd3      	ldrb	r3, [r2, r3]
 800cbf0:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800cbf2:	7cbb      	ldrb	r3, [r7, #18]
 800cbf4:	4a3a      	ldr	r2, [pc, #232]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cbf6:	5cd3      	ldrb	r3, [r2, r3]
 800cbf8:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800cbfa:	7c3b      	ldrb	r3, [r7, #16]
 800cbfc:	4a38      	ldr	r2, [pc, #224]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cbfe:	5cd3      	ldrb	r3, [r2, r3]
 800cc00:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800cc02:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800cc06:	005b      	lsls	r3, r3, #1
 800cc08:	b25a      	sxtb	r2, r3
 800cc0a:	7dbb      	ldrb	r3, [r7, #22]
 800cc0c:	09db      	lsrs	r3, r3, #7
 800cc0e:	b2db      	uxtb	r3, r3
 800cc10:	b25b      	sxtb	r3, r3
 800cc12:	4619      	mov	r1, r3
 800cc14:	0049      	lsls	r1, r1, #1
 800cc16:	440b      	add	r3, r1
 800cc18:	4619      	mov	r1, r3
 800cc1a:	00c8      	lsls	r0, r1, #3
 800cc1c:	4619      	mov	r1, r3
 800cc1e:	4603      	mov	r3, r0
 800cc20:	440b      	add	r3, r1
 800cc22:	b25b      	sxtb	r3, r3
 800cc24:	4053      	eors	r3, r2
 800cc26:	b25b      	sxtb	r3, r3
 800cc28:	75bb      	strb	r3, [r7, #22]
 800cc2a:	e01c      	b.n	800cc66 <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800cc2c:	7afb      	ldrb	r3, [r7, #11]
 800cc2e:	2b18      	cmp	r3, #24
 800cc30:	d919      	bls.n	800cc66 <lorawan_aes_set_key+0x13e>
 800cc32:	7dfb      	ldrb	r3, [r7, #23]
 800cc34:	7afa      	ldrb	r2, [r7, #11]
 800cc36:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc3a:	fb01 f202 	mul.w	r2, r1, r2
 800cc3e:	1a9b      	subs	r3, r3, r2
 800cc40:	b2db      	uxtb	r3, r3
 800cc42:	2b10      	cmp	r3, #16
 800cc44:	d10f      	bne.n	800cc66 <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800cc46:	7d7b      	ldrb	r3, [r7, #21]
 800cc48:	4a25      	ldr	r2, [pc, #148]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cc4a:	5cd3      	ldrb	r3, [r2, r3]
 800cc4c:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800cc4e:	7d3b      	ldrb	r3, [r7, #20]
 800cc50:	4a23      	ldr	r2, [pc, #140]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cc52:	5cd3      	ldrb	r3, [r2, r3]
 800cc54:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800cc56:	7cfb      	ldrb	r3, [r7, #19]
 800cc58:	4a21      	ldr	r2, [pc, #132]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cc5a:	5cd3      	ldrb	r3, [r2, r3]
 800cc5c:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800cc5e:	7cbb      	ldrb	r3, [r7, #18]
 800cc60:	4a1f      	ldr	r2, [pc, #124]	@ (800cce0 <lorawan_aes_set_key+0x1b8>)
 800cc62:	5cd3      	ldrb	r3, [r2, r3]
 800cc64:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800cc66:	7dfa      	ldrb	r2, [r7, #23]
 800cc68:	7afb      	ldrb	r3, [r7, #11]
 800cc6a:	1ad3      	subs	r3, r2, r3
 800cc6c:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800cc6e:	7c3b      	ldrb	r3, [r7, #16]
 800cc70:	687a      	ldr	r2, [r7, #4]
 800cc72:	5cd1      	ldrb	r1, [r2, r3]
 800cc74:	7dfb      	ldrb	r3, [r7, #23]
 800cc76:	7d7a      	ldrb	r2, [r7, #21]
 800cc78:	404a      	eors	r2, r1
 800cc7a:	b2d1      	uxtb	r1, r2
 800cc7c:	687a      	ldr	r2, [r7, #4]
 800cc7e:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800cc80:	7c3b      	ldrb	r3, [r7, #16]
 800cc82:	3301      	adds	r3, #1
 800cc84:	687a      	ldr	r2, [r7, #4]
 800cc86:	5cd1      	ldrb	r1, [r2, r3]
 800cc88:	7dfb      	ldrb	r3, [r7, #23]
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	7d3a      	ldrb	r2, [r7, #20]
 800cc8e:	404a      	eors	r2, r1
 800cc90:	b2d1      	uxtb	r1, r2
 800cc92:	687a      	ldr	r2, [r7, #4]
 800cc94:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800cc96:	7c3b      	ldrb	r3, [r7, #16]
 800cc98:	3302      	adds	r3, #2
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	5cd1      	ldrb	r1, [r2, r3]
 800cc9e:	7dfb      	ldrb	r3, [r7, #23]
 800cca0:	3302      	adds	r3, #2
 800cca2:	7cfa      	ldrb	r2, [r7, #19]
 800cca4:	404a      	eors	r2, r1
 800cca6:	b2d1      	uxtb	r1, r2
 800cca8:	687a      	ldr	r2, [r7, #4]
 800ccaa:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800ccac:	7c3b      	ldrb	r3, [r7, #16]
 800ccae:	3303      	adds	r3, #3
 800ccb0:	687a      	ldr	r2, [r7, #4]
 800ccb2:	5cd1      	ldrb	r1, [r2, r3]
 800ccb4:	7dfb      	ldrb	r3, [r7, #23]
 800ccb6:	3303      	adds	r3, #3
 800ccb8:	7cba      	ldrb	r2, [r7, #18]
 800ccba:	404a      	eors	r2, r1
 800ccbc:	b2d1      	uxtb	r1, r2
 800ccbe:	687a      	ldr	r2, [r7, #4]
 800ccc0:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800ccc2:	7dfb      	ldrb	r3, [r7, #23]
 800ccc4:	3304      	adds	r3, #4
 800ccc6:	75fb      	strb	r3, [r7, #23]
 800ccc8:	7dfa      	ldrb	r2, [r7, #23]
 800ccca:	7c7b      	ldrb	r3, [r7, #17]
 800cccc:	429a      	cmp	r2, r3
 800ccce:	f4ff af66 	bcc.w	800cb9e <lorawan_aes_set_key+0x76>
    }
    return 0;
 800ccd2:	2300      	movs	r3, #0
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3718      	adds	r7, #24
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	00010101 	.word	0x00010101
 800cce0:	08020380 	.word	0x08020380

0800cce4 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b08a      	sub	sp, #40	@ 0x28
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	60f8      	str	r0, [r7, #12]
 800ccec:	60b9      	str	r1, [r7, #8]
 800ccee:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d038      	beq.n	800cd6c <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	f107 0314 	add.w	r3, r7, #20
 800cd00:	68f9      	ldr	r1, [r7, #12]
 800cd02:	4618      	mov	r0, r3
 800cd04:	f7ff fc07 	bl	800c516 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800cd08:	2301      	movs	r3, #1
 800cd0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cd0e:	e014      	b.n	800cd3a <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800cd10:	f107 0314 	add.w	r3, r7, #20
 800cd14:	4618      	mov	r0, r3
 800cd16:	f7ff fd5d 	bl	800c7d4 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cd20:	0112      	lsls	r2, r2, #4
 800cd22:	441a      	add	r2, r3
 800cd24:	f107 0314 	add.w	r3, r7, #20
 800cd28:	4611      	mov	r1, r2
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f7ff fcab 	bl	800c686 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800cd30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd34:	3301      	adds	r3, #1
 800cd36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800cd40:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d3e3      	bcc.n	800cd10 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800cd48:	f107 0314 	add.w	r3, r7, #20
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	f7ff fca7 	bl	800c6a0 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cd58:	0112      	lsls	r2, r2, #4
 800cd5a:	441a      	add	r2, r3
 800cd5c:	f107 0314 	add.w	r3, r7, #20
 800cd60:	4619      	mov	r1, r3
 800cd62:	68b8      	ldr	r0, [r7, #8]
 800cd64:	f7ff fbd7 	bl	800c516 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800cd68:	2300      	movs	r3, #0
 800cd6a:	e000      	b.n	800cd6e <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800cd6c:	23ff      	movs	r3, #255	@ 0xff
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3728      	adds	r7, #40	@ 0x28
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
	...

0800cd78 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800cd78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd7a:	b0a1      	sub	sp, #132	@ 0x84
 800cd7c:	af12      	add	r7, sp, #72	@ 0x48
 800cd7e:	4603      	mov	r3, r0
 800cd80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800cd84:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800cd88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cd8c:	4611      	mov	r1, r2
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f000 fa12 	bl	800d1b8 <SecureElementGetKeyByID>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d174      	bne.n	800ce84 <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cda0:	e06c      	b.n	800ce7c <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800cda2:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800cda6:	4939      	ldr	r1, [pc, #228]	@ (800ce8c <PrintKey+0x114>)
 800cda8:	4613      	mov	r3, r2
 800cdaa:	005b      	lsls	r3, r3, #1
 800cdac:	4413      	add	r3, r2
 800cdae:	009b      	lsls	r3, r3, #2
 800cdb0:	440b      	add	r3, r1
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cdb8:	429a      	cmp	r2, r3
 800cdba:	d15a      	bne.n	800ce72 <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800cdbc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800cdc0:	4932      	ldr	r1, [pc, #200]	@ (800ce8c <PrintKey+0x114>)
 800cdc2:	4613      	mov	r3, r2
 800cdc4:	005b      	lsls	r3, r3, #1
 800cdc6:	4413      	add	r3, r2
 800cdc8:	009b      	lsls	r3, r3, #2
 800cdca:	440b      	add	r3, r1
 800cdcc:	3308      	adds	r3, #8
 800cdce:	6819      	ldr	r1, [r3, #0]
 800cdd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd2:	785b      	ldrb	r3, [r3, #1]
 800cdd4:	461d      	mov	r5, r3
 800cdd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd8:	789b      	ldrb	r3, [r3, #2]
 800cdda:	461e      	mov	r6, r3
 800cddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdde:	78db      	ldrb	r3, [r3, #3]
 800cde0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cde2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde4:	791b      	ldrb	r3, [r3, #4]
 800cde6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cde8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdea:	795b      	ldrb	r3, [r3, #5]
 800cdec:	623b      	str	r3, [r7, #32]
 800cdee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf0:	799b      	ldrb	r3, [r3, #6]
 800cdf2:	61fb      	str	r3, [r7, #28]
 800cdf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf6:	79db      	ldrb	r3, [r3, #7]
 800cdf8:	61bb      	str	r3, [r7, #24]
 800cdfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdfc:	7a1b      	ldrb	r3, [r3, #8]
 800cdfe:	617b      	str	r3, [r7, #20]
 800ce00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce02:	7a5b      	ldrb	r3, [r3, #9]
 800ce04:	613b      	str	r3, [r7, #16]
 800ce06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce08:	7a9b      	ldrb	r3, [r3, #10]
 800ce0a:	60fb      	str	r3, [r7, #12]
 800ce0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce0e:	7adb      	ldrb	r3, [r3, #11]
 800ce10:	60bb      	str	r3, [r7, #8]
 800ce12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce14:	7b1b      	ldrb	r3, [r3, #12]
 800ce16:	607b      	str	r3, [r7, #4]
 800ce18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce1a:	7b5b      	ldrb	r3, [r3, #13]
 800ce1c:	461c      	mov	r4, r3
 800ce1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce20:	7b9b      	ldrb	r3, [r3, #14]
 800ce22:	4618      	mov	r0, r3
 800ce24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce26:	7bdb      	ldrb	r3, [r3, #15]
 800ce28:	461a      	mov	r2, r3
 800ce2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce2c:	7c1b      	ldrb	r3, [r3, #16]
 800ce2e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce30:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ce32:	900e      	str	r0, [sp, #56]	@ 0x38
 800ce34:	940d      	str	r4, [sp, #52]	@ 0x34
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	920c      	str	r2, [sp, #48]	@ 0x30
 800ce3a:	68ba      	ldr	r2, [r7, #8]
 800ce3c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ce3e:	68fa      	ldr	r2, [r7, #12]
 800ce40:	920a      	str	r2, [sp, #40]	@ 0x28
 800ce42:	693a      	ldr	r2, [r7, #16]
 800ce44:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce46:	697a      	ldr	r2, [r7, #20]
 800ce48:	9208      	str	r2, [sp, #32]
 800ce4a:	69ba      	ldr	r2, [r7, #24]
 800ce4c:	9207      	str	r2, [sp, #28]
 800ce4e:	69fa      	ldr	r2, [r7, #28]
 800ce50:	9206      	str	r2, [sp, #24]
 800ce52:	6a3a      	ldr	r2, [r7, #32]
 800ce54:	9205      	str	r2, [sp, #20]
 800ce56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce58:	9204      	str	r2, [sp, #16]
 800ce5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce5c:	9303      	str	r3, [sp, #12]
 800ce5e:	9602      	str	r6, [sp, #8]
 800ce60:	9501      	str	r5, [sp, #4]
 800ce62:	9100      	str	r1, [sp, #0]
 800ce64:	4b0a      	ldr	r3, [pc, #40]	@ (800ce90 <PrintKey+0x118>)
 800ce66:	2200      	movs	r2, #0
 800ce68:	2100      	movs	r1, #0
 800ce6a:	2002      	movs	r0, #2
 800ce6c:	f012 f9ca 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
 800ce70:	e008      	b.n	800ce84 <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ce72:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce76:	3301      	adds	r3, #1
 800ce78:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ce7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce80:	2b0a      	cmp	r3, #10
 800ce82:	d98e      	bls.n	800cda2 <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800ce84:	373c      	adds	r7, #60	@ 0x3c
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce8a:	bf00      	nop
 800ce8c:	08020680 	.word	0x08020680
 800ce90:	0801fef4 	.word	0x0801fef4

0800ce94 <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800ce94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce96:	b091      	sub	sp, #68	@ 0x44
 800ce98:	af08      	add	r7, sp, #32
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800cea2:	f107 0310 	add.w	r3, r7, #16
 800cea6:	4618      	mov	r0, r3
 800cea8:	f000 fbee 	bl	800d688 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800ceac:	7c3b      	ldrb	r3, [r7, #16]
 800ceae:	7c7a      	ldrb	r2, [r7, #17]
 800ceb0:	7cb9      	ldrb	r1, [r7, #18]
 800ceb2:	7cf8      	ldrb	r0, [r7, #19]
 800ceb4:	7d3c      	ldrb	r4, [r7, #20]
 800ceb6:	7d7d      	ldrb	r5, [r7, #21]
 800ceb8:	7dbe      	ldrb	r6, [r7, #22]
 800ceba:	f897 c017 	ldrb.w	ip, [r7, #23]
 800cebe:	f8cd c01c 	str.w	ip, [sp, #28]
 800cec2:	9606      	str	r6, [sp, #24]
 800cec4:	9505      	str	r5, [sp, #20]
 800cec6:	9404      	str	r4, [sp, #16]
 800cec8:	9003      	str	r0, [sp, #12]
 800ceca:	9102      	str	r1, [sp, #8]
 800cecc:	9201      	str	r2, [sp, #4]
 800cece:	9300      	str	r3, [sp, #0]
 800ced0:	4b24      	ldr	r3, [pc, #144]	@ (800cf64 <PrintIds+0xd0>)
 800ced2:	2200      	movs	r2, #0
 800ced4:	2100      	movs	r1, #0
 800ced6:	2002      	movs	r0, #2
 800ced8:	f012 f994 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800cedc:	f107 0318 	add.w	r3, r7, #24
 800cee0:	4618      	mov	r0, r3
 800cee2:	f000 fc01 	bl	800d6e8 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800cee6:	7e3b      	ldrb	r3, [r7, #24]
 800cee8:	7e7a      	ldrb	r2, [r7, #25]
 800ceea:	7eb9      	ldrb	r1, [r7, #26]
 800ceec:	7ef8      	ldrb	r0, [r7, #27]
 800ceee:	7f3c      	ldrb	r4, [r7, #28]
 800cef0:	7f7d      	ldrb	r5, [r7, #29]
 800cef2:	7fbe      	ldrb	r6, [r7, #30]
 800cef4:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800cef8:	f8cd c01c 	str.w	ip, [sp, #28]
 800cefc:	9606      	str	r6, [sp, #24]
 800cefe:	9505      	str	r5, [sp, #20]
 800cf00:	9404      	str	r4, [sp, #16]
 800cf02:	9003      	str	r0, [sp, #12]
 800cf04:	9102      	str	r1, [sp, #8]
 800cf06:	9201      	str	r2, [sp, #4]
 800cf08:	9300      	str	r3, [sp, #0]
 800cf0a:	4b17      	ldr	r3, [pc, #92]	@ (800cf68 <PrintIds+0xd4>)
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	2100      	movs	r1, #0
 800cf10:	2002      	movs	r0, #2
 800cf12:	f012 f977 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800cf16:	f107 020c 	add.w	r2, r7, #12
 800cf1a:	79fb      	ldrb	r3, [r7, #7]
 800cf1c:	4611      	mov	r1, r2
 800cf1e:	4618      	mov	r0, r3
 800cf20:	f000 fc14 	bl	800d74c <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800cf24:	f107 030c 	add.w	r3, r7, #12
 800cf28:	3303      	adds	r3, #3
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	461a      	mov	r2, r3
 800cf2e:	f107 030c 	add.w	r3, r7, #12
 800cf32:	3302      	adds	r3, #2
 800cf34:	781b      	ldrb	r3, [r3, #0]
 800cf36:	4619      	mov	r1, r3
 800cf38:	f107 030c 	add.w	r3, r7, #12
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	781b      	ldrb	r3, [r3, #0]
 800cf40:	4618      	mov	r0, r3
 800cf42:	f107 030c 	add.w	r3, r7, #12
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	9303      	str	r3, [sp, #12]
 800cf4a:	9002      	str	r0, [sp, #8]
 800cf4c:	9101      	str	r1, [sp, #4]
 800cf4e:	9200      	str	r2, [sp, #0]
 800cf50:	4b06      	ldr	r3, [pc, #24]	@ (800cf6c <PrintIds+0xd8>)
 800cf52:	2200      	movs	r2, #0
 800cf54:	2100      	movs	r1, #0
 800cf56:	2002      	movs	r0, #2
 800cf58:	f012 f954 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800cf5c:	bf00      	nop
 800cf5e:	3724      	adds	r7, #36	@ 0x24
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf64:	0801ff50 	.word	0x0801ff50
 800cf68:	0801ff90 	.word	0x0801ff90
 800cf6c:	0801ffd0 	.word	0x0801ffd0

0800cf70 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800cf70:	b480      	push	{r7}
 800cf72:	b085      	sub	sp, #20
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	4603      	mov	r3, r0
 800cf78:	6039      	str	r1, [r7, #0]
 800cf7a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	73fb      	strb	r3, [r7, #15]
 800cf80:	e01a      	b.n	800cfb8 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800cf82:	4b12      	ldr	r3, [pc, #72]	@ (800cfcc <GetKeyByID+0x5c>)
 800cf84:	6819      	ldr	r1, [r3, #0]
 800cf86:	7bfa      	ldrb	r2, [r7, #15]
 800cf88:	4613      	mov	r3, r2
 800cf8a:	011b      	lsls	r3, r3, #4
 800cf8c:	4413      	add	r3, r2
 800cf8e:	440b      	add	r3, r1
 800cf90:	3318      	adds	r3, #24
 800cf92:	781b      	ldrb	r3, [r3, #0]
 800cf94:	79fa      	ldrb	r2, [r7, #7]
 800cf96:	429a      	cmp	r2, r3
 800cf98:	d10b      	bne.n	800cfb2 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800cf9a:	4b0c      	ldr	r3, [pc, #48]	@ (800cfcc <GetKeyByID+0x5c>)
 800cf9c:	6819      	ldr	r1, [r3, #0]
 800cf9e:	7bfa      	ldrb	r2, [r7, #15]
 800cfa0:	4613      	mov	r3, r2
 800cfa2:	011b      	lsls	r3, r3, #4
 800cfa4:	4413      	add	r3, r2
 800cfa6:	3318      	adds	r3, #24
 800cfa8:	18ca      	adds	r2, r1, r3
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	e006      	b.n	800cfc0 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cfb2:	7bfb      	ldrb	r3, [r7, #15]
 800cfb4:	3301      	adds	r3, #1
 800cfb6:	73fb      	strb	r3, [r7, #15]
 800cfb8:	7bfb      	ldrb	r3, [r7, #15]
 800cfba:	2b0a      	cmp	r3, #10
 800cfbc:	d9e1      	bls.n	800cf82 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cfbe:	2303      	movs	r3, #3
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3714      	adds	r7, #20
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bc80      	pop	{r7}
 800cfc8:	4770      	bx	lr
 800cfca:	bf00      	nop
 800cfcc:	200005ac 	.word	0x200005ac

0800cfd0 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800cfd0:	b590      	push	{r4, r7, lr}
 800cfd2:	b0d1      	sub	sp, #324	@ 0x144
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800cfda:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800cfde:	6020      	str	r0, [r4, #0]
 800cfe0:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800cfe4:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800cfe8:	6001      	str	r1, [r0, #0]
 800cfea:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800cfee:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800cff2:	600a      	str	r2, [r1, #0]
 800cff4:	461a      	mov	r2, r3
 800cff6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cffa:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800cffe:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800d000:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d004:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d003      	beq.n	800d016 <ComputeCmac+0x46>
 800d00e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d012:	2b00      	cmp	r3, #0
 800d014:	d101      	bne.n	800d01a <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d016:	2302      	movs	r3, #2
 800d018:	e05d      	b.n	800d0d6 <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800d01a:	f107 0314 	add.w	r3, r7, #20
 800d01e:	4618      	mov	r0, r3
 800d020:	f7fe fefe 	bl	800be20 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800d024:	f107 0210 	add.w	r2, r7, #16
 800d028:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d02c:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	4611      	mov	r1, r2
 800d034:	4618      	mov	r0, r3
 800d036:	f7ff ff9b 	bl	800cf70 <GetKeyByID>
 800d03a:	4603      	mov	r3, r0
 800d03c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d040:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d044:	2b00      	cmp	r3, #0
 800d046:	d144      	bne.n	800d0d2 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800d048:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d04c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	1c5a      	adds	r2, r3, #1
 800d054:	f107 0314 	add.w	r3, r7, #20
 800d058:	4611      	mov	r1, r2
 800d05a:	4618      	mov	r0, r3
 800d05c:	f7fe fef9 	bl	800be52 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800d060:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d064:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d009      	beq.n	800d082 <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800d06e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d072:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d076:	f107 0014 	add.w	r0, r7, #20
 800d07a:	2210      	movs	r2, #16
 800d07c:	6819      	ldr	r1, [r3, #0]
 800d07e:	f7fe fef7 	bl	800be70 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800d082:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d086:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800d08a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d08e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d092:	f107 0014 	add.w	r0, r7, #20
 800d096:	6812      	ldr	r2, [r2, #0]
 800d098:	6819      	ldr	r1, [r3, #0]
 800d09a:	f7fe fee9 	bl	800be70 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800d09e:	f107 0214 	add.w	r2, r7, #20
 800d0a2:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800d0a6:	4611      	mov	r1, r2
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f7fe ffa3 	bl	800bff4 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800d0ae:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800d0b8:	021b      	lsls	r3, r3, #8
 800d0ba:	431a      	orrs	r2, r3
 800d0bc:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800d0c0:	041b      	lsls	r3, r3, #16
 800d0c2:	431a      	orrs	r2, r3
 800d0c4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800d0c8:	061b      	lsls	r3, r3, #24
 800d0ca:	431a      	orrs	r2, r3
 800d0cc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d0d0:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800d0d2:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd90      	pop	{r4, r7, pc}

0800d0e0 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d101      	bne.n	800d0f2 <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d0ee:	2302      	movs	r3, #2
 800d0f0:	e00a      	b.n	800d108 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800d0f2:	4a07      	ldr	r2, [pc, #28]	@ (800d110 <SecureElementInit+0x30>)
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800d0f8:	4b05      	ldr	r3, [pc, #20]	@ (800d110 <SecureElementInit+0x30>)
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	22d8      	movs	r2, #216	@ 0xd8
 800d0fe:	4905      	ldr	r1, [pc, #20]	@ (800d114 <SecureElementInit+0x34>)
 800d100:	4618      	mov	r0, r3
 800d102:	f00e fa3e 	bl	801b582 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800d106:	2300      	movs	r3, #0
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3708      	adds	r7, #8
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}
 800d110:	200005ac 	.word	0x200005ac
 800d114:	08020920 	.word	0x08020920

0800d118 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b086      	sub	sp, #24
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
 800d120:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800d122:	2300      	movs	r3, #0
 800d124:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800d126:	f107 030c 	add.w	r3, r7, #12
 800d12a:	4618      	mov	r0, r3
 800d12c:	f000 faac 	bl	800d688 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800d130:	f107 0308 	add.w	r3, r7, #8
 800d134:	4619      	mov	r1, r3
 800d136:	2001      	movs	r0, #1
 800d138:	f000 fb08 	bl	800d74c <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d024      	beq.n	800d18c <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800d142:	2300      	movs	r3, #0
 800d144:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d146:	2300      	movs	r3, #0
 800d148:	75bb      	strb	r3, [r7, #22]
 800d14a:	e00c      	b.n	800d166 <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800d14c:	7dbb      	ldrb	r3, [r7, #22]
 800d14e:	3318      	adds	r3, #24
 800d150:	443b      	add	r3, r7
 800d152:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d002      	beq.n	800d160 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800d15a:	2301      	movs	r3, #1
 800d15c:	75fb      	strb	r3, [r7, #23]
                break;
 800d15e:	e005      	b.n	800d16c <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d160:	7dbb      	ldrb	r3, [r7, #22]
 800d162:	3301      	adds	r3, #1
 800d164:	75bb      	strb	r3, [r7, #22]
 800d166:	7dbb      	ldrb	r3, [r7, #22]
 800d168:	2b07      	cmp	r3, #7
 800d16a:	d9ef      	bls.n	800d14c <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800d16c:	7dfb      	ldrb	r3, [r7, #23]
 800d16e:	f083 0301 	eor.w	r3, r3, #1
 800d172:	b2db      	uxtb	r3, r3
 800d174:	2b00      	cmp	r3, #0
 800d176:	d009      	beq.n	800d18c <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800d178:	f107 020c 	add.w	r2, r7, #12
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	4610      	mov	r0, r2
 800d180:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800d182:	f107 030c 	add.w	r3, r7, #12
 800d186:	4618      	mov	r0, r3
 800d188:	f000 fa66 	bl	800d658 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800d18c:	683b      	ldr	r3, [r7, #0]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d00c      	beq.n	800d1ac <SecureElementInitMcuID+0x94>
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d109      	bne.n	800d1ac <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800d198:	f107 0208 	add.w	r2, r7, #8
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	4610      	mov	r0, r2
 800d1a0:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	4619      	mov	r1, r3
 800d1a6:	2001      	movs	r0, #1
 800d1a8:	f000 fab6 	bl	800d718 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d1ac:	2300      	movs	r3, #0
}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3718      	adds	r7, #24
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}
	...

0800d1b8 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	4603      	mov	r3, r0
 800d1c0:	6039      	str	r1, [r7, #0]
 800d1c2:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	73fb      	strb	r3, [r7, #15]
 800d1c8:	e01a      	b.n	800d200 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d1ca:	4b12      	ldr	r3, [pc, #72]	@ (800d214 <SecureElementGetKeyByID+0x5c>)
 800d1cc:	6819      	ldr	r1, [r3, #0]
 800d1ce:	7bfa      	ldrb	r2, [r7, #15]
 800d1d0:	4613      	mov	r3, r2
 800d1d2:	011b      	lsls	r3, r3, #4
 800d1d4:	4413      	add	r3, r2
 800d1d6:	440b      	add	r3, r1
 800d1d8:	3318      	adds	r3, #24
 800d1da:	781b      	ldrb	r3, [r3, #0]
 800d1dc:	79fa      	ldrb	r2, [r7, #7]
 800d1de:	429a      	cmp	r2, r3
 800d1e0:	d10b      	bne.n	800d1fa <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d1e2:	4b0c      	ldr	r3, [pc, #48]	@ (800d214 <SecureElementGetKeyByID+0x5c>)
 800d1e4:	6819      	ldr	r1, [r3, #0]
 800d1e6:	7bfa      	ldrb	r2, [r7, #15]
 800d1e8:	4613      	mov	r3, r2
 800d1ea:	011b      	lsls	r3, r3, #4
 800d1ec:	4413      	add	r3, r2
 800d1ee:	3318      	adds	r3, #24
 800d1f0:	18ca      	adds	r2, r1, r3
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	e006      	b.n	800d208 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d1fa:	7bfb      	ldrb	r3, [r7, #15]
 800d1fc:	3301      	adds	r3, #1
 800d1fe:	73fb      	strb	r3, [r7, #15]
 800d200:	7bfb      	ldrb	r3, [r7, #15]
 800d202:	2b0a      	cmp	r3, #10
 800d204:	d9e1      	bls.n	800d1ca <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d206:	2303      	movs	r3, #3
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3714      	adds	r7, #20
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bc80      	pop	{r7}
 800d210:	4770      	bx	lr
 800d212:	bf00      	nop
 800d214:	200005ac 	.word	0x200005ac

0800d218 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800d21c:	2000      	movs	r0, #0
 800d21e:	f7ff fdab 	bl	800cd78 <PrintKey>
    PrintKey( NWK_KEY );
 800d222:	2001      	movs	r0, #1
 800d224:	f7ff fda8 	bl	800cd78 <PrintKey>
    PrintKey( APP_S_KEY );
 800d228:	2009      	movs	r0, #9
 800d22a:	f7ff fda5 	bl	800cd78 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d22e:	2008      	movs	r0, #8
 800d230:	f7ff fda2 	bl	800cd78 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800d234:	2000      	movs	r0, #0
 800d236:	f7ff fe2d 	bl	800ce94 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d23a:	2300      	movs	r3, #0
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
 800d246:	4603      	mov	r3, r0
 800d248:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800d24a:	200b      	movs	r0, #11
 800d24c:	f7ff fd94 	bl	800cd78 <PrintKey>
    PrintKey( MC_KE_KEY );
 800d250:	200c      	movs	r0, #12
 800d252:	f7ff fd91 	bl	800cd78 <PrintKey>
    PrintKey( APP_S_KEY );
 800d256:	2009      	movs	r0, #9
 800d258:	f7ff fd8e 	bl	800cd78 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d25c:	2008      	movs	r0, #8
 800d25e:	f7ff fd8b 	bl	800cd78 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800d262:	200a      	movs	r0, #10
 800d264:	f7ff fd88 	bl	800cd78 <PrintKey>
    PrintIds( mode );
 800d268:	79fb      	ldrb	r3, [r7, #7]
 800d26a:	4618      	mov	r0, r3
 800d26c:	f7ff fe12 	bl	800ce94 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d270:	2300      	movs	r3, #0
}
 800d272:	4618      	mov	r0, r3
 800d274:	3708      	adds	r7, #8
 800d276:	46bd      	mov	sp, r7
 800d278:	bd80      	pop	{r7, pc}
	...

0800d27c <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b088      	sub	sp, #32
 800d280:	af00      	add	r7, sp, #0
 800d282:	4603      	mov	r3, r0
 800d284:	6039      	str	r1, [r7, #0]
 800d286:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d101      	bne.n	800d292 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d28e:	2302      	movs	r3, #2
 800d290:	e04b      	b.n	800d32a <SecureElementSetKey+0xae>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d292:	2300      	movs	r3, #0
 800d294:	77fb      	strb	r3, [r7, #31]
 800d296:	e044      	b.n	800d322 <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d298:	4b26      	ldr	r3, [pc, #152]	@ (800d334 <SecureElementSetKey+0xb8>)
 800d29a:	6819      	ldr	r1, [r3, #0]
 800d29c:	7ffa      	ldrb	r2, [r7, #31]
 800d29e:	4613      	mov	r3, r2
 800d2a0:	011b      	lsls	r3, r3, #4
 800d2a2:	4413      	add	r3, r2
 800d2a4:	440b      	add	r3, r1
 800d2a6:	3318      	adds	r3, #24
 800d2a8:	781b      	ldrb	r3, [r3, #0]
 800d2aa:	79fa      	ldrb	r2, [r7, #7]
 800d2ac:	429a      	cmp	r2, r3
 800d2ae:	d135      	bne.n	800d31c <SecureElementSetKey+0xa0>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800d2b0:	79fb      	ldrb	r3, [r7, #7]
 800d2b2:	2b0d      	cmp	r3, #13
 800d2b4:	d122      	bne.n	800d2fc <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800d2b6:	2306      	movs	r3, #6
 800d2b8:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800d2ba:	f107 030c 	add.w	r3, r7, #12
 800d2be:	2200      	movs	r2, #0
 800d2c0:	601a      	str	r2, [r3, #0]
 800d2c2:	605a      	str	r2, [r3, #4]
 800d2c4:	609a      	str	r2, [r3, #8]
 800d2c6:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800d2c8:	f107 030c 	add.w	r3, r7, #12
 800d2cc:	220c      	movs	r2, #12
 800d2ce:	2110      	movs	r1, #16
 800d2d0:	6838      	ldr	r0, [r7, #0]
 800d2d2:	f000 f877 	bl	800d3c4 <SecureElementAesEncrypt>
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800d2da:	4b16      	ldr	r3, [pc, #88]	@ (800d334 <SecureElementSetKey+0xb8>)
 800d2dc:	6819      	ldr	r1, [r3, #0]
 800d2de:	7ffa      	ldrb	r2, [r7, #31]
 800d2e0:	4613      	mov	r3, r2
 800d2e2:	011b      	lsls	r3, r3, #4
 800d2e4:	4413      	add	r3, r2
 800d2e6:	3318      	adds	r3, #24
 800d2e8:	440b      	add	r3, r1
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	f107 010c 	add.w	r1, r7, #12
 800d2f0:	2210      	movs	r2, #16
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f00e f945 	bl	801b582 <memcpy1>
                return retval;
 800d2f8:	7fbb      	ldrb	r3, [r7, #30]
 800d2fa:	e016      	b.n	800d32a <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800d2fc:	4b0d      	ldr	r3, [pc, #52]	@ (800d334 <SecureElementSetKey+0xb8>)
 800d2fe:	6819      	ldr	r1, [r3, #0]
 800d300:	7ffa      	ldrb	r2, [r7, #31]
 800d302:	4613      	mov	r3, r2
 800d304:	011b      	lsls	r3, r3, #4
 800d306:	4413      	add	r3, r2
 800d308:	3318      	adds	r3, #24
 800d30a:	440b      	add	r3, r1
 800d30c:	3301      	adds	r3, #1
 800d30e:	2210      	movs	r2, #16
 800d310:	6839      	ldr	r1, [r7, #0]
 800d312:	4618      	mov	r0, r3
 800d314:	f00e f935 	bl	801b582 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800d318:	2300      	movs	r3, #0
 800d31a:	e006      	b.n	800d32a <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d31c:	7ffb      	ldrb	r3, [r7, #31]
 800d31e:	3301      	adds	r3, #1
 800d320:	77fb      	strb	r3, [r7, #31]
 800d322:	7ffb      	ldrb	r3, [r7, #31]
 800d324:	2b0a      	cmp	r3, #10
 800d326:	d9b7      	bls.n	800d298 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d328:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d32a:	4618      	mov	r0, r3
 800d32c:	3720      	adds	r7, #32
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}
 800d332:	bf00      	nop
 800d334:	200005ac 	.word	0x200005ac

0800d338 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	b086      	sub	sp, #24
 800d33c:	af02      	add	r7, sp, #8
 800d33e:	60f8      	str	r0, [r7, #12]
 800d340:	60b9      	str	r1, [r7, #8]
 800d342:	607a      	str	r2, [r7, #4]
 800d344:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800d346:	78fb      	ldrb	r3, [r7, #3]
 800d348:	2b0b      	cmp	r3, #11
 800d34a:	d901      	bls.n	800d350 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d34c:	2303      	movs	r3, #3
 800d34e:	e009      	b.n	800d364 <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800d350:	78fa      	ldrb	r2, [r7, #3]
 800d352:	69bb      	ldr	r3, [r7, #24]
 800d354:	9300      	str	r3, [sp, #0]
 800d356:	4613      	mov	r3, r2
 800d358:	687a      	ldr	r2, [r7, #4]
 800d35a:	68b9      	ldr	r1, [r7, #8]
 800d35c:	68f8      	ldr	r0, [r7, #12]
 800d35e:	f7ff fe37 	bl	800cfd0 <ComputeCmac>
 800d362:	4603      	mov	r3, r0
}
 800d364:	4618      	mov	r0, r3
 800d366:	3710      	adds	r7, #16
 800d368:	46bd      	mov	sp, r7
 800d36a:	bd80      	pop	{r7, pc}

0800d36c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b088      	sub	sp, #32
 800d370:	af02      	add	r7, sp, #8
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	60b9      	str	r1, [r7, #8]
 800d376:	607a      	str	r2, [r7, #4]
 800d378:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d101      	bne.n	800d384 <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d380:	2302      	movs	r3, #2
 800d382:	e01b      	b.n	800d3bc <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800d384:	2306      	movs	r3, #6
 800d386:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800d388:	2300      	movs	r3, #0
 800d38a:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800d38c:	78fa      	ldrb	r2, [r7, #3]
 800d38e:	f107 0310 	add.w	r3, r7, #16
 800d392:	9300      	str	r3, [sp, #0]
 800d394:	4613      	mov	r3, r2
 800d396:	68ba      	ldr	r2, [r7, #8]
 800d398:	68f9      	ldr	r1, [r7, #12]
 800d39a:	2000      	movs	r0, #0
 800d39c:	f7ff fe18 	bl	800cfd0 <ComputeCmac>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d3a4:	7dfb      	ldrb	r3, [r7, #23]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d001      	beq.n	800d3ae <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800d3aa:	7dfb      	ldrb	r3, [r7, #23]
 800d3ac:	e006      	b.n	800d3bc <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800d3ae:	693b      	ldr	r3, [r7, #16]
 800d3b0:	687a      	ldr	r2, [r7, #4]
 800d3b2:	429a      	cmp	r2, r3
 800d3b4:	d001      	beq.n	800d3ba <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800d3ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3718      	adds	r7, #24
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}

0800d3c4 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b0c2      	sub	sp, #264	@ 0x108
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	60f8      	str	r0, [r7, #12]
 800d3cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d3d0:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800d3d4:	6001      	str	r1, [r0, #0]
 800d3d6:	4611      	mov	r1, r2
 800d3d8:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d3dc:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d3e0:	6013      	str	r3, [r2, #0]
 800d3e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3e6:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d3ea:	460a      	mov	r2, r1
 800d3ec:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d006      	beq.n	800d402 <SecureElementAesEncrypt+0x3e>
 800d3f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d101      	bne.n	800d406 <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d402:	2302      	movs	r3, #2
 800d404:	e059      	b.n	800d4ba <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800d406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d40a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f003 030f 	and.w	r3, r3, #15
 800d414:	2b00      	cmp	r3, #0
 800d416:	d001      	beq.n	800d41c <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d418:	2305      	movs	r3, #5
 800d41a:	e04e      	b.n	800d4ba <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d41c:	f107 0314 	add.w	r3, r7, #20
 800d420:	22f0      	movs	r2, #240	@ 0xf0
 800d422:	2100      	movs	r1, #0
 800d424:	4618      	mov	r0, r3
 800d426:	f00e f8e7 	bl	801b5f8 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d42a:	f107 0210 	add.w	r2, r7, #16
 800d42e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d432:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d436:	781b      	ldrb	r3, [r3, #0]
 800d438:	4611      	mov	r1, r2
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7ff fd98 	bl	800cf70 <GetKeyByID>
 800d440:	4603      	mov	r3, r0
 800d442:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d446:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d133      	bne.n	800d4b6 <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800d44e:	693b      	ldr	r3, [r7, #16]
 800d450:	3301      	adds	r3, #1
 800d452:	f107 0214 	add.w	r2, r7, #20
 800d456:	2110      	movs	r1, #16
 800d458:	4618      	mov	r0, r3
 800d45a:	f7ff fb65 	bl	800cb28 <lorawan_aes_set_key>

        uint8_t block = 0;
 800d45e:	2300      	movs	r3, #0
 800d460:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800d464:	e020      	b.n	800d4a8 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800d466:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d46a:	68fa      	ldr	r2, [r7, #12]
 800d46c:	18d0      	adds	r0, r2, r3
 800d46e:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d472:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d476:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d47a:	6812      	ldr	r2, [r2, #0]
 800d47c:	4413      	add	r3, r2
 800d47e:	f107 0214 	add.w	r2, r7, #20
 800d482:	4619      	mov	r1, r3
 800d484:	f7ff fc2e 	bl	800cce4 <lorawan_aes_encrypt>
            block = block + 16;
 800d488:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d48c:	3310      	adds	r3, #16
 800d48e:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800d492:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d496:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d49a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d49e:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800d4a2:	6812      	ldr	r2, [r2, #0]
 800d4a4:	3a10      	subs	r2, #16
 800d4a6:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800d4a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4ac:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d1d7      	bne.n	800d466 <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800d4b6:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	bd80      	pop	{r7, pc}

0800d4c4 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b088      	sub	sp, #32
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
 800d4cc:	460b      	mov	r3, r1
 800d4ce:	70fb      	strb	r3, [r7, #3]
 800d4d0:	4613      	mov	r3, r2
 800d4d2:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d101      	bne.n	800d4de <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d4da:	2302      	movs	r3, #2
 800d4dc:	e02d      	b.n	800d53a <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800d4de:	2306      	movs	r3, #6
 800d4e0:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800d4e2:	78bb      	ldrb	r3, [r7, #2]
 800d4e4:	2b0c      	cmp	r3, #12
 800d4e6:	d104      	bne.n	800d4f2 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800d4e8:	78fb      	ldrb	r3, [r7, #3]
 800d4ea:	2b0b      	cmp	r3, #11
 800d4ec:	d001      	beq.n	800d4f2 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d4ee:	2303      	movs	r3, #3
 800d4f0:	e023      	b.n	800d53a <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800d4f2:	f107 030c 	add.w	r3, r7, #12
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	601a      	str	r2, [r3, #0]
 800d4fa:	605a      	str	r2, [r3, #4]
 800d4fc:	609a      	str	r2, [r3, #8]
 800d4fe:	60da      	str	r2, [r3, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800d500:	f107 030c 	add.w	r3, r7, #12
 800d504:	78fa      	ldrb	r2, [r7, #3]
 800d506:	2110      	movs	r1, #16
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f7ff ff5b 	bl	800d3c4 <SecureElementAesEncrypt>
 800d50e:	4603      	mov	r3, r0
 800d510:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d512:	7ffb      	ldrb	r3, [r7, #31]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d001      	beq.n	800d51c <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800d518:	7ffb      	ldrb	r3, [r7, #31]
 800d51a:	e00e      	b.n	800d53a <SecureElementDeriveAndStoreKey+0x76>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800d51c:	f107 020c 	add.w	r2, r7, #12
 800d520:	78bb      	ldrb	r3, [r7, #2]
 800d522:	4611      	mov	r1, r2
 800d524:	4618      	mov	r0, r3
 800d526:	f7ff fea9 	bl	800d27c <SecureElementSetKey>
 800d52a:	4603      	mov	r3, r0
 800d52c:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d52e:	7ffb      	ldrb	r3, [r7, #31]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d001      	beq.n	800d538 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800d534:	7ffb      	ldrb	r3, [r7, #31]
 800d536:	e000      	b.n	800d53a <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d538:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	3720      	adds	r7, #32
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd80      	pop	{r7, pc}

0800d542 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800d542:	b580      	push	{r7, lr}
 800d544:	b086      	sub	sp, #24
 800d546:	af00      	add	r7, sp, #0
 800d548:	60b9      	str	r1, [r7, #8]
 800d54a:	607b      	str	r3, [r7, #4]
 800d54c:	4603      	mov	r3, r0
 800d54e:	73fb      	strb	r3, [r7, #15]
 800d550:	4613      	mov	r3, r2
 800d552:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d005      	beq.n	800d566 <SecureElementProcessJoinAccept+0x24>
 800d55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d002      	beq.n	800d566 <SecureElementProcessJoinAccept+0x24>
 800d560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d562:	2b00      	cmp	r3, #0
 800d564:	d101      	bne.n	800d56a <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d566:	2302      	movs	r3, #2
 800d568:	e05c      	b.n	800d624 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800d56a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d56e:	2b21      	cmp	r3, #33	@ 0x21
 800d570:	d901      	bls.n	800d576 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d572:	2305      	movs	r3, #5
 800d574:	e056      	b.n	800d624 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800d576:	2301      	movs	r3, #1
 800d578:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800d57a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d57e:	b29b      	uxth	r3, r3
 800d580:	461a      	mov	r2, r3
 800d582:	6879      	ldr	r1, [r7, #4]
 800d584:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d586:	f00d fffc 	bl	801b582 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	1c58      	adds	r0, r3, #1
 800d58e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d592:	3b01      	subs	r3, #1
 800d594:	4619      	mov	r1, r3
 800d596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d598:	3301      	adds	r3, #1
 800d59a:	7dfa      	ldrb	r2, [r7, #23]
 800d59c:	f7ff ff12 	bl	800d3c4 <SecureElementAesEncrypt>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d001      	beq.n	800d5aa <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800d5a6:	2307      	movs	r3, #7
 800d5a8:	e03c      	b.n	800d624 <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800d5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ac:	330b      	adds	r3, #11
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	09db      	lsrs	r3, r3, #7
 800d5b2:	b2da      	uxtb	r2, r3
 800d5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5b6:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800d5b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5bc:	3b04      	subs	r3, #4
 800d5be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5c0:	4413      	add	r3, r2
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	4619      	mov	r1, r3
 800d5c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5ca:	3b03      	subs	r3, #3
 800d5cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5ce:	4413      	add	r3, r2
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	021b      	lsls	r3, r3, #8
 800d5d4:	ea41 0203 	orr.w	r2, r1, r3
 800d5d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5dc:	3b02      	subs	r3, #2
 800d5de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d5e0:	440b      	add	r3, r1
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	041b      	lsls	r3, r3, #16
 800d5e6:	431a      	orrs	r2, r3
 800d5e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5ec:	3b01      	subs	r3, #1
 800d5ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d5f0:	440b      	add	r3, r1
 800d5f2:	781b      	ldrb	r3, [r3, #0]
 800d5f4:	061b      	lsls	r3, r3, #24
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800d5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d10d      	bne.n	800d61e <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800d602:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d606:	3b04      	subs	r3, #4
 800d608:	4619      	mov	r1, r3
 800d60a:	2301      	movs	r3, #1
 800d60c:	693a      	ldr	r2, [r7, #16]
 800d60e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d610:	f7ff feac 	bl	800d36c <SecureElementVerifyAesCmac>
 800d614:	4603      	mov	r3, r0
 800d616:	2b00      	cmp	r3, #0
 800d618:	d003      	beq.n	800d622 <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800d61a:	2301      	movs	r3, #1
 800d61c:	e002      	b.n	800d624 <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800d61e:	2304      	movs	r3, #4
 800d620:	e000      	b.n	800d624 <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d622:	2300      	movs	r3, #0
}
 800d624:	4618      	mov	r0, r3
 800d626:	3718      	adds	r7, #24
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}

0800d62c <SecureElementRandomNumber>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
SecureElementStatus_t SecureElementRandomNumber( uint32_t *randomNum )
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b082      	sub	sp, #8
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
    if( randomNum == NULL )
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d101      	bne.n	800d63e <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d63a:	2302      	movs	r3, #2
 800d63c:	e006      	b.n	800d64c <SecureElementRandomNumber+0x20>
    }
    *randomNum = Radio.Random();
 800d63e:	4b05      	ldr	r3, [pc, #20]	@ (800d654 <SecureElementRandomNumber+0x28>)
 800d640:	695b      	ldr	r3, [r3, #20]
 800d642:	4798      	blx	r3
 800d644:	4602      	mov	r2, r0
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	601a      	str	r2, [r3, #0]
    return SECURE_ELEMENT_SUCCESS;
 800d64a:	2300      	movs	r3, #0
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3708      	adds	r7, #8
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}
 800d654:	080207d0 	.word	0x080207d0

0800d658 <SecureElementSetDevEui>:
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b082      	sub	sp, #8
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d101      	bne.n	800d66a <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d666:	2302      	movs	r3, #2
 800d668:	e007      	b.n	800d67a <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800d66a:	4b06      	ldr	r3, [pc, #24]	@ (800d684 <SecureElementSetDevEui+0x2c>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	2208      	movs	r2, #8
 800d670:	6879      	ldr	r1, [r7, #4]
 800d672:	4618      	mov	r0, r3
 800d674:	f00d ff85 	bl	801b582 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d678:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3708      	adds	r7, #8
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}
 800d682:	bf00      	nop
 800d684:	200005ac 	.word	0x200005ac

0800d688 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b082      	sub	sp, #8
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d101      	bne.n	800d69a <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d696:	2302      	movs	r3, #2
 800d698:	e007      	b.n	800d6aa <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800d69a:	4b06      	ldr	r3, [pc, #24]	@ (800d6b4 <SecureElementGetDevEui+0x2c>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	2208      	movs	r2, #8
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	6878      	ldr	r0, [r7, #4]
 800d6a4:	f00d ff6d 	bl	801b582 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d6a8:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3708      	adds	r7, #8
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}
 800d6b2:	bf00      	nop
 800d6b4:	200005ac 	.word	0x200005ac

0800d6b8 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d101      	bne.n	800d6ca <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d6c6:	2302      	movs	r3, #2
 800d6c8:	e008      	b.n	800d6dc <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800d6ca:	4b06      	ldr	r3, [pc, #24]	@ (800d6e4 <SecureElementSetJoinEui+0x2c>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	3308      	adds	r3, #8
 800d6d0:	2208      	movs	r2, #8
 800d6d2:	6879      	ldr	r1, [r7, #4]
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f00d ff54 	bl	801b582 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d6da:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d6dc:	4618      	mov	r0, r3
 800d6de:	3708      	adds	r7, #8
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	bd80      	pop	{r7, pc}
 800d6e4:	200005ac 	.word	0x200005ac

0800d6e8 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b082      	sub	sp, #8
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d101      	bne.n	800d6fa <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d6f6:	2302      	movs	r3, #2
 800d6f8:	e008      	b.n	800d70c <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800d6fa:	4b06      	ldr	r3, [pc, #24]	@ (800d714 <SecureElementGetJoinEui+0x2c>)
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	3308      	adds	r3, #8
 800d700:	2208      	movs	r2, #8
 800d702:	4619      	mov	r1, r3
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f00d ff3c 	bl	801b582 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d70a:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	3708      	adds	r7, #8
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}
 800d714:	200005ac 	.word	0x200005ac

0800d718 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	4603      	mov	r3, r0
 800d720:	6039      	str	r1, [r7, #0]
 800d722:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800d724:	79fb      	ldrb	r3, [r7, #7]
 800d726:	2b02      	cmp	r3, #2
 800d728:	d104      	bne.n	800d734 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800d72a:	4b07      	ldr	r3, [pc, #28]	@ (800d748 <SecureElementSetDevAddr+0x30>)
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	683a      	ldr	r2, [r7, #0]
 800d730:	611a      	str	r2, [r3, #16]
 800d732:	e003      	b.n	800d73c <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800d734:	4b04      	ldr	r3, [pc, #16]	@ (800d748 <SecureElementSetDevAddr+0x30>)
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	683a      	ldr	r2, [r7, #0]
 800d73a:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800d73c:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d73e:	4618      	mov	r0, r3
 800d740:	370c      	adds	r7, #12
 800d742:	46bd      	mov	sp, r7
 800d744:	bc80      	pop	{r7}
 800d746:	4770      	bx	lr
 800d748:	200005ac 	.word	0x200005ac

0800d74c <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800d74c:	b480      	push	{r7}
 800d74e:	b083      	sub	sp, #12
 800d750:	af00      	add	r7, sp, #0
 800d752:	4603      	mov	r3, r0
 800d754:	6039      	str	r1, [r7, #0]
 800d756:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d101      	bne.n	800d762 <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d75e:	2302      	movs	r3, #2
 800d760:	e00e      	b.n	800d780 <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800d762:	79fb      	ldrb	r3, [r7, #7]
 800d764:	2b02      	cmp	r3, #2
 800d766:	d105      	bne.n	800d774 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800d768:	4b08      	ldr	r3, [pc, #32]	@ (800d78c <SecureElementGetDevAddr+0x40>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	691a      	ldr	r2, [r3, #16]
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	601a      	str	r2, [r3, #0]
 800d772:	e004      	b.n	800d77e <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800d774:	4b05      	ldr	r3, [pc, #20]	@ (800d78c <SecureElementGetDevAddr+0x40>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	695a      	ldr	r2, [r3, #20]
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800d77e:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d780:	4618      	mov	r0, r3
 800d782:	370c      	adds	r7, #12
 800d784:	46bd      	mov	sp, r7
 800d786:	bc80      	pop	{r7}
 800d788:	4770      	bx	lr
 800d78a:	bf00      	nop
 800d78c:	200005ac 	.word	0x200005ac

0800d790 <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
 800d798:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800d79a:	4a22      	ldr	r2, [pc, #136]	@ (800d824 <LmHandlerInit+0x94>)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800d7a0:	4b21      	ldr	r3, [pc, #132]	@ (800d828 <LmHandlerInit+0x98>)
 800d7a2:	4a22      	ldr	r2, [pc, #136]	@ (800d82c <LmHandlerInit+0x9c>)
 800d7a4:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800d7a6:	4b20      	ldr	r3, [pc, #128]	@ (800d828 <LmHandlerInit+0x98>)
 800d7a8:	4a21      	ldr	r2, [pc, #132]	@ (800d830 <LmHandlerInit+0xa0>)
 800d7aa:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800d7ac:	4b1e      	ldr	r3, [pc, #120]	@ (800d828 <LmHandlerInit+0x98>)
 800d7ae:	4a21      	ldr	r2, [pc, #132]	@ (800d834 <LmHandlerInit+0xa4>)
 800d7b0:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800d7b2:	4b1d      	ldr	r3, [pc, #116]	@ (800d828 <LmHandlerInit+0x98>)
 800d7b4:	4a20      	ldr	r2, [pc, #128]	@ (800d838 <LmHandlerInit+0xa8>)
 800d7b6:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800d7b8:	4b1a      	ldr	r3, [pc, #104]	@ (800d824 <LmHandlerInit+0x94>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	4a1f      	ldr	r2, [pc, #124]	@ (800d83c <LmHandlerInit+0xac>)
 800d7c0:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800d7c2:	4b18      	ldr	r3, [pc, #96]	@ (800d824 <LmHandlerInit+0x94>)
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	685b      	ldr	r3, [r3, #4]
 800d7c8:	4a1c      	ldr	r2, [pc, #112]	@ (800d83c <LmHandlerInit+0xac>)
 800d7ca:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800d7cc:	4b15      	ldr	r3, [pc, #84]	@ (800d824 <LmHandlerInit+0x94>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	689b      	ldr	r3, [r3, #8]
 800d7d2:	4a1a      	ldr	r2, [pc, #104]	@ (800d83c <LmHandlerInit+0xac>)
 800d7d4:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800d7d6:	4b13      	ldr	r3, [pc, #76]	@ (800d824 <LmHandlerInit+0x94>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	68db      	ldr	r3, [r3, #12]
 800d7dc:	4a17      	ldr	r2, [pc, #92]	@ (800d83c <LmHandlerInit+0xac>)
 800d7de:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800d7e0:	4b16      	ldr	r3, [pc, #88]	@ (800d83c <LmHandlerInit+0xac>)
 800d7e2:	4a17      	ldr	r2, [pc, #92]	@ (800d840 <LmHandlerInit+0xb0>)
 800d7e4:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800d7e6:	4b0f      	ldr	r3, [pc, #60]	@ (800d824 <LmHandlerInit+0x94>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	699b      	ldr	r3, [r3, #24]
 800d7ec:	4a13      	ldr	r2, [pc, #76]	@ (800d83c <LmHandlerInit+0xac>)
 800d7ee:	6153      	str	r3, [r2, #20]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800d7f0:	4914      	ldr	r1, [pc, #80]	@ (800d844 <LmHandlerInit+0xb4>)
 800d7f2:	2000      	movs	r0, #0
 800d7f4:	f000 fe42 	bl	800e47c <LmHandlerPackageRegister>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d002      	beq.n	800d804 <LmHandlerInit+0x74>
    {
        return LORAMAC_HANDLER_ERROR;
 800d7fe:	f04f 33ff 	mov.w	r3, #4294967295
 800d802:	e00a      	b.n	800d81a <LmHandlerInit+0x8a>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800d804:	463b      	mov	r3, r7
 800d806:	4618      	mov	r0, r3
 800d808:	f001 fb30 	bl	800ee6c <LmhpPackagesRegistrationInit>
 800d80c:	4603      	mov	r3, r0
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d002      	beq.n	800d818 <LmHandlerInit+0x88>
    {
        return LORAMAC_HANDLER_ERROR;
 800d812:	f04f 33ff 	mov.w	r3, #4294967295
 800d816:	e000      	b.n	800d81a <LmHandlerInit+0x8a>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d818:	2300      	movs	r3, #0
}
 800d81a:	4618      	mov	r0, r3
 800d81c:	3708      	adds	r7, #8
 800d81e:	46bd      	mov	sp, r7
 800d820:	bd80      	pop	{r7, pc}
 800d822:	bf00      	nop
 800d824:	200005f4 	.word	0x200005f4
 800d828:	200005f8 	.word	0x200005f8
 800d82c:	0800e00d 	.word	0x0800e00d
 800d830:	0800e081 	.word	0x0800e081
 800d834:	0800e161 	.word	0x0800e161
 800d838:	0800e30d 	.word	0x0800e30d
 800d83c:	20000608 	.word	0x20000608
 800d840:	0800e83d 	.word	0x0800e83d
 800d844:	20000094 	.word	0x20000094

0800d848 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b090      	sub	sp, #64	@ 0x40
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800d850:	2218      	movs	r2, #24
 800d852:	6879      	ldr	r1, [r7, #4]
 800d854:	4854      	ldr	r0, [pc, #336]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d856:	f00d fe94 	bl	801b582 <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
 800d85a:	4b54      	ldr	r3, [pc, #336]	@ (800d9ac <LmHandlerConfigure+0x164>)
 800d85c:	2200      	movs	r2, #0
 800d85e:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800d860:	f7fe fa9c 	bl	800bd9c <LoraInfo_GetPtr>
 800d864:	63f8      	str	r0, [r7, #60]	@ 0x3c

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800d866:	4b50      	ldr	r3, [pc, #320]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d868:	781b      	ldrb	r3, [r3, #0]
 800d86a:	461a      	mov	r2, r3
 800d86c:	2301      	movs	r3, #1
 800d86e:	4093      	lsls	r3, r2
 800d870:	461a      	mov	r2, r3
 800d872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d874:	685b      	ldr	r3, [r3, #4]
 800d876:	4013      	ands	r3, r2
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d107      	bne.n	800d88c <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800d87c:	4b4c      	ldr	r3, [pc, #304]	@ (800d9b0 <LmHandlerConfigure+0x168>)
 800d87e:	2201      	movs	r2, #1
 800d880:	2100      	movs	r1, #0
 800d882:	2000      	movs	r0, #0
 800d884:	f011 fcbe 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800d888:	bf00      	nop
 800d88a:	e7fd      	b.n	800d888 <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800d88c:	4b46      	ldr	r3, [pc, #280]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d88e:	781b      	ldrb	r3, [r3, #0]
 800d890:	461a      	mov	r2, r3
 800d892:	4948      	ldr	r1, [pc, #288]	@ (800d9b4 <LmHandlerConfigure+0x16c>)
 800d894:	4848      	ldr	r0, [pc, #288]	@ (800d9b8 <LmHandlerConfigure+0x170>)
 800d896:	f004 fccd 	bl	8012234 <LoRaMacInitialization>
 800d89a:	4603      	mov	r3, r0
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d002      	beq.n	800d8a6 <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d8a0:	f04f 33ff 	mov.w	r3, #4294967295
 800d8a4:	e07c      	b.n	800d9a0 <LmHandlerConfigure+0x158>
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800d8a6:	2305      	movs	r3, #5
 800d8a8:	753b      	strb	r3, [r7, #20]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	61bb      	str	r3, [r7, #24]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d8ae:	f107 0314 	add.w	r3, r7, #20
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f005 fa0c 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800d8b8:	4b3e      	ldr	r3, [pc, #248]	@ (800d9b4 <LmHandlerConfigure+0x16c>)
 800d8ba:	689b      	ldr	r3, [r3, #8]
 800d8bc:	4a3d      	ldr	r2, [pc, #244]	@ (800d9b4 <LmHandlerConfigure+0x16c>)
 800d8be:	68d2      	ldr	r2, [r2, #12]
 800d8c0:	4611      	mov	r1, r2
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f7ff fc28 	bl	800d118 <SecureElementInitMcuID>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d002      	beq.n	800d8d4 <LmHandlerConfigure+0x8c>
    {
        return LORAMAC_HANDLER_ERROR;
 800d8ce:	f04f 33ff 	mov.w	r3, #4294967295
 800d8d2:	e065      	b.n	800d9a0 <LmHandlerConfigure+0x158>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800d8d4:	2306      	movs	r3, #6
 800d8d6:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d8d8:	f107 0314 	add.w	r3, r7, #20
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f005 f841 	bl	8012964 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d8e2:	69bb      	ldr	r3, [r7, #24]
 800d8e4:	4a35      	ldr	r2, [pc, #212]	@ (800d9bc <LmHandlerConfigure+0x174>)
 800d8e6:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d8e8:	f107 0314 	add.w	r3, r7, #20
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	f005 f9ef 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800d8f2:	2302      	movs	r3, #2
 800d8f4:	753b      	strb	r3, [r7, #20]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800d8f6:	4b31      	ldr	r3, [pc, #196]	@ (800d9bc <LmHandlerConfigure+0x174>)
 800d8f8:	61bb      	str	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d8fa:	f107 0314 	add.w	r3, r7, #20
 800d8fe:	4618      	mov	r0, r3
 800d900:	f005 f830 	bl	8012964 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800d904:	2303      	movs	r3, #3
 800d906:	753b      	strb	r3, [r7, #20]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800d908:	4b2d      	ldr	r3, [pc, #180]	@ (800d9c0 <LmHandlerConfigure+0x178>)
 800d90a:	61bb      	str	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d90c:	f107 0314 	add.w	r3, r7, #20
 800d910:	4618      	mov	r0, r3
 800d912:	f005 f827 	bl	8012964 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800d916:	f7ff fc7f 	bl	800d218 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800d91a:	230f      	movs	r3, #15
 800d91c:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800d91e:	2301      	movs	r3, #1
 800d920:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d922:	f107 0314 	add.w	r3, r7, #20
 800d926:	4618      	mov	r0, r3
 800d928:	f005 f9d2 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800d92c:	2310      	movs	r3, #16
 800d92e:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800d930:	2300      	movs	r3, #0
 800d932:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d934:	f107 0314 	add.w	r3, r7, #20
 800d938:	4618      	mov	r0, r3
 800d93a:	f005 f9c9 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800d93e:	2304      	movs	r3, #4
 800d940:	753b      	strb	r3, [r7, #20]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800d942:	4b19      	ldr	r3, [pc, #100]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d944:	789b      	ldrb	r3, [r3, #2]
 800d946:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d948:	f107 0314 	add.w	r3, r7, #20
 800d94c:	4618      	mov	r0, r3
 800d94e:	f005 f9bf 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800d952:	2339      	movs	r3, #57	@ 0x39
 800d954:	753b      	strb	r3, [r7, #20]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800d956:	4b14      	ldr	r3, [pc, #80]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d958:	695b      	ldr	r3, [r3, #20]
 800d95a:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d95c:	f107 0314 	add.w	r3, r7, #20
 800d960:	4618      	mov	r0, r3
 800d962:	f005 f9b5 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800d966:	230f      	movs	r3, #15
 800d968:	733b      	strb	r3, [r7, #12]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800d96a:	4b0f      	ldr	r3, [pc, #60]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d96c:	781b      	ldrb	r3, [r3, #0]
 800d96e:	f107 020c 	add.w	r2, r7, #12
 800d972:	4611      	mov	r1, r2
 800d974:	4618      	mov	r0, r3
 800d976:	f009 fe70 	bl	801765a <RegionGetPhyParam>
 800d97a:	4603      	mov	r3, r0
 800d97c:	60bb      	str	r3, [r7, #8]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	2b00      	cmp	r3, #0
 800d982:	bf14      	ite	ne
 800d984:	2301      	movne	r3, #1
 800d986:	2300      	moveq	r3, #0
 800d988:	b2da      	uxtb	r2, r3
 800d98a:	4b07      	ldr	r3, [pc, #28]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d98c:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800d98e:	2014      	movs	r0, #20
 800d990:	f000 fb24 	bl	800dfdc <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800d994:	4b04      	ldr	r3, [pc, #16]	@ (800d9a8 <LmHandlerConfigure+0x160>)
 800d996:	79db      	ldrb	r3, [r3, #7]
 800d998:	4618      	mov	r0, r3
 800d99a:	f005 ff75 	bl	8013888 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800d99e:	2300      	movs	r3, #0
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	3740      	adds	r7, #64	@ 0x40
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	bd80      	pop	{r7, pc}
 800d9a8:	200005dc 	.word	0x200005dc
 800d9ac:	2000063c 	.word	0x2000063c
 800d9b0:	0801fffc 	.word	0x0801fffc
 800d9b4:	20000608 	.word	0x20000608
 800d9b8:	200005f8 	.word	0x200005f8
 800d9bc:	200005b0 	.word	0x200005b0
 800d9c0:	200005b8 	.word	0x200005b8

0800d9c4 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800d9c8:	f002 fc30 	bl	801022c <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800d9cc:	f000 fe94 	bl	800e6f8 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800d9d0:	f000 fe64 	bl	800e69c <LmHandlerPackageIsTxPending>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	2b00      	cmp	r3, #0
        {
            IsUplinkTxPending = false;
        }
    }
#endif /* LORAMAC_VERSION */
}
 800d9d8:	bd80      	pop	{r7, pc}
	...

0800d9dc <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800d9dc:	b480      	push	{r7}
 800d9de:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800d9e0:	4b02      	ldr	r3, [pc, #8]	@ (800d9ec <LmHandlerGetDutyCycleWaitTime+0x10>)
 800d9e2:	681b      	ldr	r3, [r3, #0]
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bc80      	pop	{r7}
 800d9ea:	4770      	bx	lr
 800d9ec:	20000640 	.word	0x20000640

0800d9f0 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b092      	sub	sp, #72	@ 0x48
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	460a      	mov	r2, r1
 800d9fa:	71fb      	strb	r3, [r7, #7]
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800da00:	2301      	movs	r3, #1
 800da02:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800da06:	4b47      	ldr	r3, [pc, #284]	@ (800db24 <LmHandlerJoin+0x134>)
 800da08:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800da0c:	b2db      	uxtb	r3, r3
 800da0e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800da12:	4b44      	ldr	r3, [pc, #272]	@ (800db24 <LmHandlerJoin+0x134>)
 800da14:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800da18:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800da1c:	79fb      	ldrb	r3, [r7, #7]
 800da1e:	2b02      	cmp	r3, #2
 800da20:	d110      	bne.n	800da44 <LmHandlerJoin+0x54>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800da22:	2302      	movs	r3, #2
 800da24:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800da28:	4b3f      	ldr	r3, [pc, #252]	@ (800db28 <LmHandlerJoin+0x138>)
 800da2a:	2202      	movs	r2, #2
 800da2c:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800da2e:	4a3e      	ldr	r2, [pc, #248]	@ (800db28 <LmHandlerJoin+0x138>)
 800da30:	79bb      	ldrb	r3, [r7, #6]
 800da32:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800da34:	f004 feb0 	bl	8012798 <LoRaMacStart>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        /* Starts the OTAA join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800da38:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800da3c:	4618      	mov	r0, r3
 800da3e:	f005 fcdb 	bl	80133f8 <LoRaMacMlmeRequest>
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
#endif /* LORAMAC_VERSION */
}
 800da42:	e06b      	b.n	800db1c <LmHandlerJoin+0x12c>
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800da44:	2301      	movs	r3, #1
 800da46:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800da4a:	4b37      	ldr	r3, [pc, #220]	@ (800db28 <LmHandlerJoin+0x138>)
 800da4c:	2201      	movs	r2, #1
 800da4e:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800da50:	4b34      	ldr	r3, [pc, #208]	@ (800db24 <LmHandlerJoin+0x134>)
 800da52:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800da56:	4b34      	ldr	r3, [pc, #208]	@ (800db28 <LmHandlerJoin+0x138>)
 800da58:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800da5a:	4b32      	ldr	r3, [pc, #200]	@ (800db24 <LmHandlerJoin+0x134>)
 800da5c:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800da60:	4b31      	ldr	r3, [pc, #196]	@ (800db28 <LmHandlerJoin+0x138>)
 800da62:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800da64:	4b30      	ldr	r3, [pc, #192]	@ (800db28 <LmHandlerJoin+0x138>)
 800da66:	2200      	movs	r2, #0
 800da68:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800da6a:	4a2f      	ldr	r2, [pc, #188]	@ (800db28 <LmHandlerJoin+0x138>)
 800da6c:	79bb      	ldrb	r3, [r7, #6]
 800da6e:	7213      	strb	r3, [r2, #8]
        if( CtxRestoreDone == false )
 800da70:	4b2e      	ldr	r3, [pc, #184]	@ (800db2c <LmHandlerJoin+0x13c>)
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	f083 0301 	eor.w	r3, r3, #1
 800da78:	b2db      	uxtb	r3, r3
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d034      	beq.n	800dae8 <LmHandlerJoin+0xf8>
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800da7e:	231e      	movs	r3, #30
 800da80:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800da82:	4b28      	ldr	r3, [pc, #160]	@ (800db24 <LmHandlerJoin+0x134>)
 800da84:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800da88:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800da8a:	f107 030c 	add.w	r3, r7, #12
 800da8e:	4618      	mov	r0, r3
 800da90:	f005 f91e 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DATARATE;
 800da94:	231f      	movs	r3, #31
 800da96:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800da98:	4b22      	ldr	r3, [pc, #136]	@ (800db24 <LmHandlerJoin+0x134>)
 800da9a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800da9e:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800daa0:	f107 030c 	add.w	r3, r7, #12
 800daa4:	4618      	mov	r0, r3
 800daa6:	f005 f913 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800daaa:	2321      	movs	r3, #33	@ 0x21
 800daac:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800daae:	4b1d      	ldr	r3, [pc, #116]	@ (800db24 <LmHandlerJoin+0x134>)
 800dab0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dab4:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dab6:	f107 030c 	add.w	r3, r7, #12
 800daba:	4618      	mov	r0, r3
 800dabc:	f005 f908 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800dac0:	2320      	movs	r3, #32
 800dac2:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800dac4:	4b17      	ldr	r3, [pc, #92]	@ (800db24 <LmHandlerJoin+0x134>)
 800dac6:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800daca:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dacc:	f107 030c 	add.w	r3, r7, #12
 800dad0:	4618      	mov	r0, r3
 800dad2:	f005 f8fd 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800dad6:	2328      	movs	r3, #40	@ 0x28
 800dad8:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800dada:	4b15      	ldr	r3, [pc, #84]	@ (800db30 <LmHandlerJoin+0x140>)
 800dadc:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dade:	f107 030c 	add.w	r3, r7, #12
 800dae2:	4618      	mov	r0, r3
 800dae4:	f005 f8f4 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
        LoRaMacStart();
 800dae8:	f004 fe56 	bl	8012798 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800daec:	2301      	movs	r3, #1
 800daee:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800daf0:	2301      	movs	r3, #1
 800daf2:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800daf4:	f107 030c 	add.w	r3, r7, #12
 800daf8:	4618      	mov	r0, r3
 800dafa:	f005 f8e9 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
        if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800dafe:	4b0d      	ldr	r3, [pc, #52]	@ (800db34 <LmHandlerJoin+0x144>)
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db04:	2b00      	cmp	r3, #0
 800db06:	d004      	beq.n	800db12 <LmHandlerJoin+0x122>
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800db08:	4b0a      	ldr	r3, [pc, #40]	@ (800db34 <LmHandlerJoin+0x144>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db0e:	4806      	ldr	r0, [pc, #24]	@ (800db28 <LmHandlerJoin+0x138>)
 800db10:	4798      	blx	r3
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800db12:	4b04      	ldr	r3, [pc, #16]	@ (800db24 <LmHandlerJoin+0x134>)
 800db14:	785b      	ldrb	r3, [r3, #1]
 800db16:	4618      	mov	r0, r3
 800db18:	f000 f980 	bl	800de1c <LmHandlerRequestClass>
}
 800db1c:	bf00      	nop
 800db1e:	3748      	adds	r7, #72	@ 0x48
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}
 800db24:	200005dc 	.word	0x200005dc
 800db28:	200000a0 	.word	0x200000a0
 800db2c:	20000736 	.word	0x20000736
 800db30:	01000300 	.word	0x01000300
 800db34:	200005f4 	.word	0x200005f4

0800db38 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b08c      	sub	sp, #48	@ 0x30
 800db3c:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800db3e:	2301      	movs	r3, #1
 800db40:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800db42:	1d3b      	adds	r3, r7, #4
 800db44:	4618      	mov	r0, r3
 800db46:	f004 ff0d 	bl	8012964 <LoRaMacMibGetRequestConfirm>
 800db4a:	4603      	mov	r3, r0
 800db4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800db50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db54:	2b00      	cmp	r3, #0
 800db56:	d106      	bne.n	800db66 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800db58:	7a3b      	ldrb	r3, [r7, #8]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d101      	bne.n	800db62 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800db5e:	2300      	movs	r3, #0
 800db60:	e002      	b.n	800db68 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800db62:	2301      	movs	r3, #1
 800db64:	e000      	b.n	800db68 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800db66:	2300      	movs	r3, #0
    }
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3730      	adds	r7, #48	@ 0x30
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b08a      	sub	sp, #40	@ 0x28
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
 800db78:	460b      	mov	r3, r1
 800db7a:	70fb      	strb	r3, [r7, #3]
 800db7c:	4613      	mov	r3, r2
 800db7e:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800db80:	23ff      	movs	r3, #255	@ 0xff
 800db82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800db86:	f002 f8dd 	bl	800fd44 <LoRaMacIsBusy>
 800db8a:	4603      	mov	r3, r0
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d002      	beq.n	800db96 <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800db90:	f06f 0301 	mvn.w	r3, #1
 800db94:	e0bc      	b.n	800dd10 <LmHandlerSend+0x1a0>
    }

    if( LoRaMacIsStopped() == true )
 800db96:	f002 f8f1 	bl	800fd7c <LoRaMacIsStopped>
 800db9a:	4603      	mov	r3, r0
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d002      	beq.n	800dba6 <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dba0:	f06f 0302 	mvn.w	r3, #2
 800dba4:	e0b4      	b.n	800dd10 <LmHandlerSend+0x1a0>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800dba6:	f7ff ffc7 	bl	800db38 <LmHandlerJoinStatus>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d00a      	beq.n	800dbc6 <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800dbb0:	4b59      	ldr	r3, [pc, #356]	@ (800dd18 <LmHandlerSend+0x1a8>)
 800dbb2:	79db      	ldrb	r3, [r3, #7]
 800dbb4:	4a58      	ldr	r2, [pc, #352]	@ (800dd18 <LmHandlerSend+0x1a8>)
 800dbb6:	7a12      	ldrb	r2, [r2, #8]
 800dbb8:	4611      	mov	r1, r2
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f7ff ff18 	bl	800d9f0 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dbc0:	f06f 0302 	mvn.w	r3, #2
 800dbc4:	e0a4      	b.n	800dd10 <LmHandlerSend+0x1a0>
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true )
 800dbc6:	4b55      	ldr	r3, [pc, #340]	@ (800dd1c <LmHandlerSend+0x1ac>)
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	68db      	ldr	r3, [r3, #12]
 800dbcc:	4798      	blx	r3
 800dbce:	4603      	mov	r3, r0
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d00d      	beq.n	800dbf0 <LmHandlerSend+0x80>
        && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	781a      	ldrb	r2, [r3, #0]
 800dbd8:	4b50      	ldr	r3, [pc, #320]	@ (800dd1c <LmHandlerSend+0x1ac>)
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	429a      	cmp	r2, r3
 800dbe0:	d006      	beq.n	800dbf0 <LmHandlerSend+0x80>
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	781b      	ldrb	r3, [r3, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d002      	beq.n	800dbf0 <LmHandlerSend+0x80>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800dbea:	f06f 0303 	mvn.w	r3, #3
 800dbee:	e08f      	b.n	800dd10 <LmHandlerSend+0x1a0>
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800dbf0:	4a4b      	ldr	r2, [pc, #300]	@ (800dd20 <LmHandlerSend+0x1b0>)
 800dbf2:	78fb      	ldrb	r3, [r7, #3]
 800dbf4:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800dbf6:	78fb      	ldrb	r3, [r7, #3]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	bf14      	ite	ne
 800dbfc:	2301      	movne	r3, #1
 800dbfe:	2300      	moveq	r3, #0
 800dc00:	b2db      	uxtb	r3, r3
 800dc02:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800dc04:	4b47      	ldr	r3, [pc, #284]	@ (800dd24 <LmHandlerSend+0x1b4>)
 800dc06:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dc0a:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	785b      	ldrb	r3, [r3, #1]
 800dc10:	f107 020c 	add.w	r2, r7, #12
 800dc14:	4611      	mov	r1, r2
 800dc16:	4618      	mov	r0, r3
 800dc18:	f004 fe1e 	bl	8012858 <LoRaMacQueryTxPossible>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d009      	beq.n	800dc36 <LmHandlerSend+0xc6>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800dc22:	2300      	movs	r3, #0
 800dc24:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800dc26:	2300      	movs	r3, #0
 800dc28:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800dc2e:	23f9      	movs	r3, #249	@ 0xf9
 800dc30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dc34:	e008      	b.n	800dc48 <LmHandlerSend+0xd8>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	785b      	ldrb	r3, [r3, #1]
 800dc40:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	685b      	ldr	r3, [r3, #4]
 800dc46:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800dc48:	4b35      	ldr	r3, [pc, #212]	@ (800dd20 <LmHandlerSend+0x1b0>)
 800dc4a:	687a      	ldr	r2, [r7, #4]
 800dc4c:	3310      	adds	r3, #16
 800dc4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dc52:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800dc56:	4b33      	ldr	r3, [pc, #204]	@ (800dd24 <LmHandlerSend+0x1b4>)
 800dc58:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800dc5c:	4b30      	ldr	r3, [pc, #192]	@ (800dd20 <LmHandlerSend+0x1b0>)
 800dc5e:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800dc60:	78ba      	ldrb	r2, [r7, #2]
 800dc62:	f107 0310 	add.w	r3, r7, #16
 800dc66:	4611      	mov	r1, r2
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f005 fd17 	bl	801369c <LoRaMacMcpsRequest>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800dc74:	6a3b      	ldr	r3, [r7, #32]
 800dc76:	4a2c      	ldr	r2, [pc, #176]	@ (800dd28 <LmHandlerSend+0x1b8>)
 800dc78:	6013      	str	r3, [r2, #0]

    switch( status )
 800dc7a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dc7e:	2b11      	cmp	r3, #17
 800dc80:	d83f      	bhi.n	800dd02 <LmHandlerSend+0x192>
 800dc82:	a201      	add	r2, pc, #4	@ (adr r2, 800dc88 <LmHandlerSend+0x118>)
 800dc84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc88:	0800dcd1 	.word	0x0800dcd1
 800dc8c:	0800dce3 	.word	0x0800dce3
 800dc90:	0800dd03 	.word	0x0800dd03
 800dc94:	0800dd03 	.word	0x0800dd03
 800dc98:	0800dd03 	.word	0x0800dd03
 800dc9c:	0800dd03 	.word	0x0800dd03
 800dca0:	0800dd03 	.word	0x0800dd03
 800dca4:	0800dceb 	.word	0x0800dceb
 800dca8:	0800dd03 	.word	0x0800dd03
 800dcac:	0800dd03 	.word	0x0800dd03
 800dcb0:	0800dd03 	.word	0x0800dd03
 800dcb4:	0800dcfb 	.word	0x0800dcfb
 800dcb8:	0800dd03 	.word	0x0800dd03
 800dcbc:	0800dd03 	.word	0x0800dd03
 800dcc0:	0800dce3 	.word	0x0800dce3
 800dcc4:	0800dce3 	.word	0x0800dce3
 800dcc8:	0800dce3 	.word	0x0800dce3
 800dccc:	0800dcf3 	.word	0x0800dcf3
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800dcd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dcd4:	f113 0f07 	cmn.w	r3, #7
 800dcd8:	d017      	beq.n	800dd0a <LmHandlerSend+0x19a>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800dce0:	e013      	b.n	800dd0a <LmHandlerSend+0x19a>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800dce2:	23fe      	movs	r3, #254	@ 0xfe
 800dce4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dce8:	e010      	b.n	800dd0c <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dcea:	23fd      	movs	r3, #253	@ 0xfd
 800dcec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dcf0:	e00c      	b.n	800dd0c <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800dcf2:	23fb      	movs	r3, #251	@ 0xfb
 800dcf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dcf8:	e008      	b.n	800dd0c <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800dcfa:	23fa      	movs	r3, #250	@ 0xfa
 800dcfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd00:	e004      	b.n	800dd0c <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800dd02:	23ff      	movs	r3, #255	@ 0xff
 800dd04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd08:	e000      	b.n	800dd0c <LmHandlerSend+0x19c>
            break;
 800dd0a:	bf00      	nop
    }

    return lmhStatus;
 800dd0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800dd10:	4618      	mov	r0, r3
 800dd12:	3728      	adds	r7, #40	@ 0x28
 800dd14:	46bd      	mov	sp, r7
 800dd16:	bd80      	pop	{r7, pc}
 800dd18:	200000a0 	.word	0x200000a0
 800dd1c:	200005c8 	.word	0x200005c8
 800dd20:	200000ac 	.word	0x200000ac
 800dd24:	200005dc 	.word	0x200005dc
 800dd28:	20000640 	.word	0x20000640

0800dd2c <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b086      	sub	sp, #24
 800dd30:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800dd32:	230a      	movs	r3, #10
 800dd34:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800dd36:	463b      	mov	r3, r7
 800dd38:	4618      	mov	r0, r3
 800dd3a:	f005 fb5d 	bl	80133f8 <LoRaMacMlmeRequest>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	4a06      	ldr	r2, [pc, #24]	@ (800dd60 <LmHandlerDeviceTimeReq+0x34>)
 800dd46:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800dd48:	7dfb      	ldrb	r3, [r7, #23]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d101      	bne.n	800dd52 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800dd4e:	2300      	movs	r3, #0
 800dd50:	e001      	b.n	800dd56 <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800dd52:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	3718      	adds	r7, #24
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	bd80      	pop	{r7, pc}
 800dd5e:	bf00      	nop
 800dd60:	20000640 	.word	0x20000640

0800dd64 <LmHandlerBeaconReq>:

#if ( LORAMAC_CLASSB_ENABLED == 1 )
static LmHandlerErrorStatus_t LmHandlerBeaconReq( void )
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b086      	sub	sp, #24
 800dd68:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_BEACON_ACQUISITION;
 800dd6a:	230c      	movs	r3, #12
 800dd6c:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800dd6e:	463b      	mov	r3, r7
 800dd70:	4618      	mov	r0, r3
 800dd72:	f005 fb41 	bl	80133f8 <LoRaMacMlmeRequest>
 800dd76:	4603      	mov	r3, r0
 800dd78:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	4a06      	ldr	r2, [pc, #24]	@ (800dd98 <LmHandlerBeaconReq+0x34>)
 800dd7e:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800dd80:	7dfb      	ldrb	r3, [r7, #23]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d101      	bne.n	800dd8a <LmHandlerBeaconReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800dd86:	2300      	movs	r3, #0
 800dd88:	e001      	b.n	800dd8e <LmHandlerBeaconReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800dd8a:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800dd8e:	4618      	mov	r0, r3
 800dd90:	3718      	adds	r7, #24
 800dd92:	46bd      	mov	sp, r7
 800dd94:	bd80      	pop	{r7, pc}
 800dd96:	bf00      	nop
 800dd98:	20000640 	.word	0x20000640

0800dd9c <LmHandlerPingSlotReq>:
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b08a      	sub	sp, #40	@ 0x28
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	4603      	mov	r3, r0
 800dda4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_PING_SLOT_INFO;
 800dda6:	230d      	movs	r3, #13
 800dda8:	743b      	strb	r3, [r7, #16]
    mlmeReq.Req.PingSlotInfo.PingSlot.Fields.Periodicity = periodicity;
 800ddaa:	79fb      	ldrb	r3, [r7, #7]
 800ddac:	f003 0307 	and.w	r3, r3, #7
 800ddb0:	b2da      	uxtb	r2, r3
 800ddb2:	7d3b      	ldrb	r3, [r7, #20]
 800ddb4:	f362 0302 	bfi	r3, r2, #0, #3
 800ddb8:	753b      	strb	r3, [r7, #20]
    mlmeReq.Req.PingSlotInfo.PingSlot.Fields.RFU = 0;
 800ddba:	7d3b      	ldrb	r3, [r7, #20]
 800ddbc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800ddc0:	753b      	strb	r3, [r7, #20]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800ddc2:	f107 0310 	add.w	r3, r7, #16
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	f005 fb16 	bl	80133f8 <LoRaMacMlmeRequest>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800ddd2:	6a3b      	ldr	r3, [r7, #32]
 800ddd4:	4a0f      	ldr	r2, [pc, #60]	@ (800de14 <LmHandlerPingSlotReq+0x78>)
 800ddd6:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800ddd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d112      	bne.n	800de06 <LmHandlerPingSlotReq+0x6a>
    {
        LmHandlerParams.PingSlotPeriodicity = periodicity;
 800dde0:	4a0d      	ldr	r2, [pc, #52]	@ (800de18 <LmHandlerPingSlotReq+0x7c>)
 800dde2:	79fb      	ldrb	r3, [r7, #7]
 800dde4:	7413      	strb	r3, [r2, #16]
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800dde6:	2300      	movs	r3, #0
 800dde8:	723b      	strb	r3, [r7, #8]
 800ddea:	2300      	movs	r3, #0
 800ddec:	727b      	strb	r3, [r7, #9]
 800ddee:	2300      	movs	r3, #0
 800ddf0:	60fb      	str	r3, [r7, #12]
        {
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
 800ddf2:	4b09      	ldr	r3, [pc, #36]	@ (800de18 <LmHandlerPingSlotReq+0x7c>)
 800ddf4:	78d9      	ldrb	r1, [r3, #3]
 800ddf6:	f107 0308 	add.w	r3, r7, #8
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f7ff feb7 	bl	800db70 <LmHandlerSend>
 800de02:	4603      	mov	r3, r0
 800de04:	e001      	b.n	800de0a <LmHandlerPingSlotReq+0x6e>
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800de06:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3728      	adds	r7, #40	@ 0x28
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}
 800de12:	bf00      	nop
 800de14:	20000640 	.word	0x20000640
 800de18:	200005dc 	.word	0x200005dc

0800de1c <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b08e      	sub	sp, #56	@ 0x38
 800de20:	af00      	add	r7, sp, #0
 800de22:	4603      	mov	r3, r0
 800de24:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800de26:	2300      	movs	r3, #0
 800de28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800de2c:	f001 ff8a 	bl	800fd44 <LoRaMacIsBusy>
 800de30:	4603      	mov	r3, r0
 800de32:	2b00      	cmp	r3, #0
 800de34:	d002      	beq.n	800de3c <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800de36:	f06f 0301 	mvn.w	r3, #1
 800de3a:	e07e      	b.n	800df3a <LmHandlerRequestClass+0x11e>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800de3c:	f7ff fe7c 	bl	800db38 <LmHandlerJoinStatus>
 800de40:	4603      	mov	r3, r0
 800de42:	2b01      	cmp	r3, #1
 800de44:	d002      	beq.n	800de4c <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800de46:	f06f 0302 	mvn.w	r3, #2
 800de4a:	e076      	b.n	800df3a <LmHandlerRequestClass+0x11e>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800de4c:	2300      	movs	r3, #0
 800de4e:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800de50:	f107 030c 	add.w	r3, r7, #12
 800de54:	4618      	mov	r0, r3
 800de56:	f004 fd85 	bl	8012964 <LoRaMacMibGetRequestConfirm>
 800de5a:	4603      	mov	r3, r0
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d002      	beq.n	800de66 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800de60:	f04f 33ff 	mov.w	r3, #4294967295
 800de64:	e069      	b.n	800df3a <LmHandlerRequestClass+0x11e>
    }
    currentClass = mibReq.Param.Class;
 800de66:	7c3b      	ldrb	r3, [r7, #16]
 800de68:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800de6c:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800de70:	79fb      	ldrb	r3, [r7, #7]
 800de72:	429a      	cmp	r2, r3
 800de74:	d05f      	beq.n	800df36 <LmHandlerRequestClass+0x11a>
    {
        switch( newClass )
 800de76:	79fb      	ldrb	r3, [r7, #7]
 800de78:	2b02      	cmp	r3, #2
 800de7a:	d035      	beq.n	800dee8 <LmHandlerRequestClass+0xcc>
 800de7c:	2b02      	cmp	r3, #2
 800de7e:	dc55      	bgt.n	800df2c <LmHandlerRequestClass+0x110>
 800de80:	2b00      	cmp	r3, #0
 800de82:	d002      	beq.n	800de8a <LmHandlerRequestClass+0x6e>
 800de84:	2b01      	cmp	r3, #1
 800de86:	d01e      	beq.n	800dec6 <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800de88:	e050      	b.n	800df2c <LmHandlerRequestClass+0x110>
                    if( currentClass != CLASS_A )
 800de8a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d04e      	beq.n	800df30 <LmHandlerRequestClass+0x114>
                        mibReq.Param.Class = newClass;
 800de92:	79fb      	ldrb	r3, [r7, #7]
 800de94:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800de96:	f107 030c 	add.w	r3, r7, #12
 800de9a:	4618      	mov	r0, r3
 800de9c:	f004 ff18 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
 800dea0:	4603      	mov	r3, r0
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d10b      	bne.n	800debe <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800dea6:	4b27      	ldr	r3, [pc, #156]	@ (800df44 <LmHandlerRequestClass+0x128>)
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deac:	2b00      	cmp	r3, #0
 800deae:	d03f      	beq.n	800df30 <LmHandlerRequestClass+0x114>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800deb0:	4b24      	ldr	r3, [pc, #144]	@ (800df44 <LmHandlerRequestClass+0x128>)
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deb6:	79fa      	ldrb	r2, [r7, #7]
 800deb8:	4610      	mov	r0, r2
 800deba:	4798      	blx	r3
                break;
 800debc:	e038      	b.n	800df30 <LmHandlerRequestClass+0x114>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800debe:	23ff      	movs	r3, #255	@ 0xff
 800dec0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800dec4:	e034      	b.n	800df30 <LmHandlerRequestClass+0x114>
                    if( currentClass != CLASS_A )
 800dec6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800deca:	2b00      	cmp	r3, #0
 800decc:	d003      	beq.n	800ded6 <LmHandlerRequestClass+0xba>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800dece:	23ff      	movs	r3, #255	@ 0xff
 800ded0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800ded4:	e02f      	b.n	800df36 <LmHandlerRequestClass+0x11a>
                        errorStatus = LmHandlerDeviceTimeReq( );
 800ded6:	f7ff ff29 	bl	800dd2c <LmHandlerDeviceTimeReq>
 800deda:	4603      	mov	r3, r0
 800dedc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                        IsClassBSwitchPending = true;
 800dee0:	4b19      	ldr	r3, [pc, #100]	@ (800df48 <LmHandlerRequestClass+0x12c>)
 800dee2:	2201      	movs	r2, #1
 800dee4:	701a      	strb	r2, [r3, #0]
                break;
 800dee6:	e026      	b.n	800df36 <LmHandlerRequestClass+0x11a>
                    if( currentClass != CLASS_A )
 800dee8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800deec:	2b00      	cmp	r3, #0
 800deee:	d003      	beq.n	800def8 <LmHandlerRequestClass+0xdc>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800def0:	23ff      	movs	r3, #255	@ 0xff
 800def2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800def6:	e01d      	b.n	800df34 <LmHandlerRequestClass+0x118>
                        mibReq.Param.Class = newClass;
 800def8:	79fb      	ldrb	r3, [r7, #7]
 800defa:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800defc:	f107 030c 	add.w	r3, r7, #12
 800df00:	4618      	mov	r0, r3
 800df02:	f004 fee5 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
 800df06:	4603      	mov	r3, r0
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d10b      	bne.n	800df24 <LmHandlerRequestClass+0x108>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800df0c:	4b0d      	ldr	r3, [pc, #52]	@ (800df44 <LmHandlerRequestClass+0x128>)
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df12:	2b00      	cmp	r3, #0
 800df14:	d00e      	beq.n	800df34 <LmHandlerRequestClass+0x118>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800df16:	4b0b      	ldr	r3, [pc, #44]	@ (800df44 <LmHandlerRequestClass+0x128>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df1c:	79fa      	ldrb	r2, [r7, #7]
 800df1e:	4610      	mov	r0, r2
 800df20:	4798      	blx	r3
                break;
 800df22:	e007      	b.n	800df34 <LmHandlerRequestClass+0x118>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800df24:	23ff      	movs	r3, #255	@ 0xff
 800df26:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800df2a:	e003      	b.n	800df34 <LmHandlerRequestClass+0x118>
                break;
 800df2c:	bf00      	nop
 800df2e:	e002      	b.n	800df36 <LmHandlerRequestClass+0x11a>
                break;
 800df30:	bf00      	nop
 800df32:	e000      	b.n	800df36 <LmHandlerRequestClass+0x11a>
                break;
 800df34:	bf00      	nop
        }
    }
    return errorStatus;
 800df36:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3738      	adds	r7, #56	@ 0x38
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
 800df42:	bf00      	nop
 800df44:	200005f4 	.word	0x200005f4
 800df48:	2000063c 	.word	0x2000063c

0800df4c <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b08c      	sub	sp, #48	@ 0x30
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d102      	bne.n	800df60 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800df5a:	f04f 33ff 	mov.w	r3, #4294967295
 800df5e:	e010      	b.n	800df82 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800df60:	2300      	movs	r3, #0
 800df62:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800df64:	f107 0308 	add.w	r3, r7, #8
 800df68:	4618      	mov	r0, r3
 800df6a:	f004 fcfb 	bl	8012964 <LoRaMacMibGetRequestConfirm>
 800df6e:	4603      	mov	r3, r0
 800df70:	2b00      	cmp	r3, #0
 800df72:	d002      	beq.n	800df7a <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800df74:	f04f 33ff 	mov.w	r3, #4294967295
 800df78:	e003      	b.n	800df82 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800df7a:	7b3a      	ldrb	r2, [r7, #12]
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800df80:	2300      	movs	r3, #0
}
 800df82:	4618      	mov	r0, r3
 800df84:	3730      	adds	r7, #48	@ 0x30
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}
	...

0800df8c <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b08c      	sub	sp, #48	@ 0x30
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d102      	bne.n	800dfa0 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800df9a:	f04f 33ff 	mov.w	r3, #4294967295
 800df9e:	e016      	b.n	800dfce <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800dfa0:	231f      	movs	r3, #31
 800dfa2:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800dfa4:	f107 0308 	add.w	r3, r7, #8
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f004 fcdb 	bl	8012964 <LoRaMacMibGetRequestConfirm>
 800dfae:	4603      	mov	r3, r0
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d002      	beq.n	800dfba <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800dfb4:	f04f 33ff 	mov.w	r3, #4294967295
 800dfb8:	e009      	b.n	800dfce <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800dfba:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f993 2000 	ldrsb.w	r2, [r3]
 800dfc8:	4b03      	ldr	r3, [pc, #12]	@ (800dfd8 <LmHandlerGetTxDatarate+0x4c>)
 800dfca:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800dfcc:	2300      	movs	r3, #0
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3730      	adds	r7, #48	@ 0x30
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
 800dfd6:	bf00      	nop
 800dfd8:	200005dc 	.word	0x200005dc

0800dfdc <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b08c      	sub	sp, #48	@ 0x30
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800dfe4:	2322      	movs	r3, #34	@ 0x22
 800dfe6:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800dfec:	f107 0308 	add.w	r3, r7, #8
 800dff0:	4618      	mov	r0, r3
 800dff2:	f004 fe6d 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
 800dff6:	4603      	mov	r3, r0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d002      	beq.n	800e002 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800dffc:	f04f 33ff 	mov.w	r3, #4294967295
 800e000:	e000      	b.n	800e004 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800e002:	2300      	movs	r3, #0
}
 800e004:	4618      	mov	r0, r3
 800e006:	3730      	adds	r7, #48	@ 0x30
 800e008:	46bd      	mov	sp, r7
 800e00a:	bd80      	pop	{r7, pc}

0800e00c <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b082      	sub	sp, #8
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800e014:	4b18      	ldr	r3, [pc, #96]	@ (800e078 <McpsConfirm+0x6c>)
 800e016:	2201      	movs	r2, #1
 800e018:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	785a      	ldrb	r2, [r3, #1]
 800e01e:	4b16      	ldr	r3, [pc, #88]	@ (800e078 <McpsConfirm+0x6c>)
 800e020:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	789b      	ldrb	r3, [r3, #2]
 800e026:	b25a      	sxtb	r2, r3
 800e028:	4b13      	ldr	r3, [pc, #76]	@ (800e078 <McpsConfirm+0x6c>)
 800e02a:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	68db      	ldr	r3, [r3, #12]
 800e030:	4a11      	ldr	r2, [pc, #68]	@ (800e078 <McpsConfirm+0x6c>)
 800e032:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800e03a:	4b0f      	ldr	r3, [pc, #60]	@ (800e078 <McpsConfirm+0x6c>)
 800e03c:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	691b      	ldr	r3, [r3, #16]
 800e042:	b2da      	uxtb	r2, r3
 800e044:	4b0c      	ldr	r3, [pc, #48]	@ (800e078 <McpsConfirm+0x6c>)
 800e046:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	791b      	ldrb	r3, [r3, #4]
 800e04c:	461a      	mov	r2, r3
 800e04e:	4b0a      	ldr	r3, [pc, #40]	@ (800e078 <McpsConfirm+0x6c>)
 800e050:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800e052:	4b0a      	ldr	r3, [pc, #40]	@ (800e07c <McpsConfirm+0x70>)
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d004      	beq.n	800e066 <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e05c:	4b07      	ldr	r3, [pc, #28]	@ (800e07c <McpsConfirm+0x70>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e062:	4805      	ldr	r0, [pc, #20]	@ (800e078 <McpsConfirm+0x6c>)
 800e064:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800e066:	6879      	ldr	r1, [r7, #4]
 800e068:	2000      	movs	r0, #0
 800e06a:	f000 fa85 	bl	800e578 <LmHandlerPackagesNotify>
}
 800e06e:	bf00      	nop
 800e070:	3708      	adds	r7, #8
 800e072:	46bd      	mov	sp, r7
 800e074:	bd80      	pop	{r7, pc}
 800e076:	bf00      	nop
 800e078:	200000ac 	.word	0x200000ac
 800e07c:	200005f4 	.word	0x200005f4

0800e080 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b088      	sub	sp, #32
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
 800e088:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800e08a:	2300      	movs	r3, #0
 800e08c:	75fb      	strb	r3, [r7, #23]
    RxParams.IsMcpsIndication = 1;
 800e08e:	4b32      	ldr	r3, [pc, #200]	@ (800e158 <McpsIndication+0xd8>)
 800e090:	2201      	movs	r2, #1
 800e092:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	785a      	ldrb	r2, [r3, #1]
 800e098:	4b2f      	ldr	r3, [pc, #188]	@ (800e158 <McpsIndication+0xd8>)
 800e09a:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800e09c:	4b2e      	ldr	r3, [pc, #184]	@ (800e158 <McpsIndication+0xd8>)
 800e09e:	785b      	ldrb	r3, [r3, #1]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d155      	bne.n	800e150 <McpsIndication+0xd0>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	791b      	ldrb	r3, [r3, #4]
 800e0a8:	b25a      	sxtb	r2, r3
 800e0aa:	4b2b      	ldr	r3, [pc, #172]	@ (800e158 <McpsIndication+0xd8>)
 800e0ac:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e0b4:	b25a      	sxtb	r2, r3
 800e0b6:	4b28      	ldr	r3, [pc, #160]	@ (800e158 <McpsIndication+0xd8>)
 800e0b8:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e0c0:	4b25      	ldr	r3, [pc, #148]	@ (800e158 <McpsIndication+0xd8>)
 800e0c2:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	78da      	ldrb	r2, [r3, #3]
 800e0c8:	4b23      	ldr	r3, [pc, #140]	@ (800e158 <McpsIndication+0xd8>)
 800e0ca:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	691b      	ldr	r3, [r3, #16]
 800e0d0:	4a21      	ldr	r2, [pc, #132]	@ (800e158 <McpsIndication+0xd8>)
 800e0d2:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	78db      	ldrb	r3, [r3, #3]
 800e0d8:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	7b1b      	ldrb	r3, [r3, #12]
 800e0de:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	689b      	ldr	r3, [r3, #8]
 800e0e4:	61fb      	str	r3, [r7, #28]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800e0e6:	4b1d      	ldr	r3, [pc, #116]	@ (800e15c <McpsIndication+0xdc>)
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d007      	beq.n	800e100 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800e0f0:	4b1a      	ldr	r3, [pc, #104]	@ (800e15c <McpsIndication+0xdc>)
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f6:	f107 0218 	add.w	r2, r7, #24
 800e0fa:	4917      	ldr	r1, [pc, #92]	@ (800e158 <McpsIndication+0xd8>)
 800e0fc:	4610      	mov	r0, r2
 800e0fe:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800e100:	4b16      	ldr	r3, [pc, #88]	@ (800e15c <McpsIndication+0xdc>)
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e106:	2b00      	cmp	r3, #0
 800e108:	d007      	beq.n	800e11a <McpsIndication+0x9a>
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	7e1b      	ldrb	r3, [r3, #24]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d003      	beq.n	800e11a <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800e112:	4b12      	ldr	r3, [pc, #72]	@ (800e15c <McpsIndication+0xdc>)
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e118:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800e11a:	6879      	ldr	r1, [r7, #4]
 800e11c:	2001      	movs	r0, #1
 800e11e:	f000 fa2b 	bl	800e578 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800e122:	f107 0317 	add.w	r3, r7, #23
 800e126:	4618      	mov	r0, r3
 800e128:	f7ff ff10 	bl	800df4c <LmHandlerGetCurrentClass>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	795b      	ldrb	r3, [r3, #5]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d00e      	beq.n	800e152 <McpsIndication+0xd2>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */

        /* Send an empty message */
        LmHandlerAppData_t appData =
 800e134:	2300      	movs	r3, #0
 800e136:	733b      	strb	r3, [r7, #12]
 800e138:	2300      	movs	r3, #0
 800e13a:	737b      	strb	r3, [r7, #13]
 800e13c:	2300      	movs	r3, #0
 800e13e:	613b      	str	r3, [r7, #16]
        {
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
 800e140:	f107 030c 	add.w	r3, r7, #12
 800e144:	2201      	movs	r2, #1
 800e146:	2100      	movs	r1, #0
 800e148:	4618      	mov	r0, r3
 800e14a:	f7ff fd11 	bl	800db70 <LmHandlerSend>
 800e14e:	e000      	b.n	800e152 <McpsIndication+0xd2>
        return;
 800e150:	bf00      	nop
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
    }
#endif /* LORAMAC_VERSION */
}
 800e152:	3720      	adds	r7, #32
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}
 800e158:	200000c8 	.word	0x200000c8
 800e15c:	200005f4 	.word	0x200005f4

0800e160 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b08c      	sub	sp, #48	@ 0x30
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800e168:	4b5f      	ldr	r3, [pc, #380]	@ (800e2e8 <MlmeConfirm+0x188>)
 800e16a:	2200      	movs	r2, #0
 800e16c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	785a      	ldrb	r2, [r3, #1]
 800e172:	4b5d      	ldr	r3, [pc, #372]	@ (800e2e8 <MlmeConfirm+0x188>)
 800e174:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800e176:	4b5d      	ldr	r3, [pc, #372]	@ (800e2ec <MlmeConfirm+0x18c>)
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d004      	beq.n	800e18a <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e180:	4b5a      	ldr	r3, [pc, #360]	@ (800e2ec <MlmeConfirm+0x18c>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e186:	4858      	ldr	r0, [pc, #352]	@ (800e2e8 <MlmeConfirm+0x188>)
 800e188:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800e18a:	6879      	ldr	r1, [r7, #4]
 800e18c:	2002      	movs	r0, #2
 800e18e:	f000 f9f3 	bl	800e578 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	781b      	ldrb	r3, [r3, #0]
 800e196:	3b01      	subs	r3, #1
 800e198:	2b0c      	cmp	r3, #12
 800e19a:	f200 809c 	bhi.w	800e2d6 <MlmeConfirm+0x176>
 800e19e:	a201      	add	r2, pc, #4	@ (adr r2, 800e1a4 <MlmeConfirm+0x44>)
 800e1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1a4:	0800e1d9 	.word	0x0800e1d9
 800e1a8:	0800e2d7 	.word	0x0800e2d7
 800e1ac:	0800e2d7 	.word	0x0800e2d7
 800e1b0:	0800e2d7 	.word	0x0800e2d7
 800e1b4:	0800e255 	.word	0x0800e255
 800e1b8:	0800e2d7 	.word	0x0800e2d7
 800e1bc:	0800e2d7 	.word	0x0800e2d7
 800e1c0:	0800e2d7 	.word	0x0800e2d7
 800e1c4:	0800e2d7 	.word	0x0800e2d7
 800e1c8:	0800e26d 	.word	0x0800e26d
 800e1cc:	0800e2d7 	.word	0x0800e2d7
 800e1d0:	0800e27b 	.word	0x0800e27b
 800e1d4:	0800e295 	.word	0x0800e295
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800e1d8:	2306      	movs	r3, #6
 800e1da:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800e1dc:	f107 0308 	add.w	r3, r7, #8
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	f004 fbbf 	bl	8012964 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800e1e6:	4b42      	ldr	r3, [pc, #264]	@ (800e2f0 <MlmeConfirm+0x190>)
 800e1e8:	79db      	ldrb	r3, [r3, #7]
 800e1ea:	68fa      	ldr	r2, [r7, #12]
 800e1ec:	4611      	mov	r1, r2
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f7ff fa92 	bl	800d718 <SecureElementSetDevAddr>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d102      	bne.n	800e200 <MlmeConfirm+0xa0>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	4a3d      	ldr	r2, [pc, #244]	@ (800e2f4 <MlmeConfirm+0x194>)
 800e1fe:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800e200:	483d      	ldr	r0, [pc, #244]	@ (800e2f8 <MlmeConfirm+0x198>)
 800e202:	f7ff fec3 	bl	800df8c <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800e206:	483d      	ldr	r0, [pc, #244]	@ (800e2fc <MlmeConfirm+0x19c>)
 800e208:	f000 fae8 	bl	800e7dc <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e20c:	4b36      	ldr	r3, [pc, #216]	@ (800e2e8 <MlmeConfirm+0x188>)
 800e20e:	785b      	ldrb	r3, [r3, #1]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d108      	bne.n	800e226 <MlmeConfirm+0xc6>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800e214:	4b36      	ldr	r3, [pc, #216]	@ (800e2f0 <MlmeConfirm+0x190>)
 800e216:	2200      	movs	r2, #0
 800e218:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800e21a:	4b39      	ldr	r3, [pc, #228]	@ (800e300 <MlmeConfirm+0x1a0>)
 800e21c:	785b      	ldrb	r3, [r3, #1]
 800e21e:	4618      	mov	r0, r3
 800e220:	f7ff fdfc 	bl	800de1c <LmHandlerRequestClass>
 800e224:	e002      	b.n	800e22c <MlmeConfirm+0xcc>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800e226:	4b32      	ldr	r3, [pc, #200]	@ (800e2f0 <MlmeConfirm+0x190>)
 800e228:	22ff      	movs	r2, #255	@ 0xff
 800e22a:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800e22c:	4b2f      	ldr	r3, [pc, #188]	@ (800e2ec <MlmeConfirm+0x18c>)
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e232:	2b00      	cmp	r3, #0
 800e234:	d004      	beq.n	800e240 <MlmeConfirm+0xe0>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800e236:	4b2d      	ldr	r3, [pc, #180]	@ (800e2ec <MlmeConfirm+0x18c>)
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e23c:	482c      	ldr	r0, [pc, #176]	@ (800e2f0 <MlmeConfirm+0x190>)
 800e23e:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e240:	4b29      	ldr	r3, [pc, #164]	@ (800e2e8 <MlmeConfirm+0x188>)
 800e242:	785b      	ldrb	r3, [r3, #1]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d148      	bne.n	800e2da <MlmeConfirm+0x17a>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800e248:	4b29      	ldr	r3, [pc, #164]	@ (800e2f0 <MlmeConfirm+0x190>)
 800e24a:	79db      	ldrb	r3, [r3, #7]
 800e24c:	4618      	mov	r0, r3
 800e24e:	f7fe fff7 	bl	800d240 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800e252:	e042      	b.n	800e2da <MlmeConfirm+0x17a>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800e254:	4b2b      	ldr	r3, [pc, #172]	@ (800e304 <MlmeConfirm+0x1a4>)
 800e256:	2201      	movs	r2, #1
 800e258:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	7a1a      	ldrb	r2, [r3, #8]
 800e25e:	4b29      	ldr	r3, [pc, #164]	@ (800e304 <MlmeConfirm+0x1a4>)
 800e260:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	7a5a      	ldrb	r2, [r3, #9]
 800e266:	4b27      	ldr	r3, [pc, #156]	@ (800e304 <MlmeConfirm+0x1a4>)
 800e268:	74da      	strb	r2, [r3, #19]
            }
            break;
 800e26a:	e039      	b.n	800e2e0 <MlmeConfirm+0x180>
        case MLME_DEVICE_TIME:
            {
#if ( LORAMAC_CLASSB_ENABLED == 1 )
                if( IsClassBSwitchPending == true )
 800e26c:	4b26      	ldr	r3, [pc, #152]	@ (800e308 <MlmeConfirm+0x1a8>)
 800e26e:	781b      	ldrb	r3, [r3, #0]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d034      	beq.n	800e2de <MlmeConfirm+0x17e>
                {
                    LmHandlerBeaconReq( );
 800e274:	f7ff fd76 	bl	800dd64 <LmHandlerBeaconReq>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
 800e278:	e031      	b.n	800e2de <MlmeConfirm+0x17e>
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	785b      	ldrb	r3, [r3, #1]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d105      	bne.n	800e28e <MlmeConfirm+0x12e>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800e282:	4b1f      	ldr	r3, [pc, #124]	@ (800e300 <MlmeConfirm+0x1a0>)
 800e284:	7c1b      	ldrb	r3, [r3, #16]
 800e286:	4618      	mov	r0, r3
 800e288:	f7ff fd88 	bl	800dd9c <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800e28c:	e028      	b.n	800e2e0 <MlmeConfirm+0x180>
                    LmHandlerDeviceTimeReq( );
 800e28e:	f7ff fd4d 	bl	800dd2c <LmHandlerDeviceTimeReq>
            break;
 800e292:	e025      	b.n	800e2e0 <MlmeConfirm+0x180>
        case MLME_PING_SLOT_INFO:
            {
#if ( LORAMAC_CLASSB_ENABLED == 1 )
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	785b      	ldrb	r3, [r3, #1]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d116      	bne.n	800e2ca <MlmeConfirm+0x16a>
                {
                    MibRequestConfirm_t mibReq;

                    /* Class B is now activated */
                    mibReq.Type = MIB_DEVICE_CLASS;
 800e29c:	2300      	movs	r3, #0
 800e29e:	723b      	strb	r3, [r7, #8]
                    mibReq.Param.Class = CLASS_B;
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	733b      	strb	r3, [r7, #12]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800e2a4:	f107 0308 	add.w	r3, r7, #8
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	f004 fd11 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
                    /* Notify upper layer */
                    if( LmHandlerCallbacks->OnClassChange != NULL )
 800e2ae:	4b0f      	ldr	r3, [pc, #60]	@ (800e2ec <MlmeConfirm+0x18c>)
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d004      	beq.n	800e2c2 <MlmeConfirm+0x162>
                    {
                        LmHandlerCallbacks->OnClassChange( CLASS_B );
 800e2b8:	4b0c      	ldr	r3, [pc, #48]	@ (800e2ec <MlmeConfirm+0x18c>)
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2be:	2001      	movs	r0, #1
 800e2c0:	4798      	blx	r3
                    }
                    IsClassBSwitchPending = false;
 800e2c2:	4b11      	ldr	r3, [pc, #68]	@ (800e308 <MlmeConfirm+0x1a8>)
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	701a      	strb	r2, [r3, #0]
                {
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
 800e2c8:	e00a      	b.n	800e2e0 <MlmeConfirm+0x180>
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800e2ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e300 <MlmeConfirm+0x1a0>)
 800e2cc:	7c1b      	ldrb	r3, [r3, #16]
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	f7ff fd64 	bl	800dd9c <LmHandlerPingSlotReq>
            break;
 800e2d4:	e004      	b.n	800e2e0 <MlmeConfirm+0x180>
        default:
            break;
 800e2d6:	bf00      	nop
 800e2d8:	e002      	b.n	800e2e0 <MlmeConfirm+0x180>
            break;
 800e2da:	bf00      	nop
 800e2dc:	e000      	b.n	800e2e0 <MlmeConfirm+0x180>
            break;
 800e2de:	bf00      	nop
    }
}
 800e2e0:	bf00      	nop
 800e2e2:	3730      	adds	r7, #48	@ 0x30
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	bd80      	pop	{r7, pc}
 800e2e8:	200000ac 	.word	0x200000ac
 800e2ec:	200005f4 	.word	0x200005f4
 800e2f0:	200000a0 	.word	0x200000a0
 800e2f4:	200005b0 	.word	0x200005b0
 800e2f8:	200000a4 	.word	0x200000a4
 800e2fc:	200000a5 	.word	0x200000a5
 800e300:	200005dc 	.word	0x200005dc
 800e304:	200000c8 	.word	0x200000c8
 800e308:	2000063c 	.word	0x2000063c

0800e30c <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e30c:	b5b0      	push	{r4, r5, r7, lr}
 800e30e:	b08c      	sub	sp, #48	@ 0x30
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800e316:	4b55      	ldr	r3, [pc, #340]	@ (800e46c <MlmeIndication+0x160>)
 800e318:	2200      	movs	r2, #0
 800e31a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	785a      	ldrb	r2, [r3, #1]
 800e320:	4b52      	ldr	r3, [pc, #328]	@ (800e46c <MlmeIndication+0x160>)
 800e322:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	789b      	ldrb	r3, [r3, #2]
 800e328:	b25a      	sxtb	r2, r3
 800e32a:	4b50      	ldr	r3, [pc, #320]	@ (800e46c <MlmeIndication+0x160>)
 800e32c:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e334:	b25a      	sxtb	r2, r3
 800e336:	4b4d      	ldr	r3, [pc, #308]	@ (800e46c <MlmeIndication+0x160>)
 800e338:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e33a:	683b      	ldr	r3, [r7, #0]
 800e33c:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e340:	4b4a      	ldr	r3, [pc, #296]	@ (800e46c <MlmeIndication+0x160>)
 800e342:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	78da      	ldrb	r2, [r3, #3]
 800e348:	4b48      	ldr	r3, [pc, #288]	@ (800e46c <MlmeIndication+0x160>)
 800e34a:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	685b      	ldr	r3, [r3, #4]
 800e350:	4a46      	ldr	r2, [pc, #280]	@ (800e46c <MlmeIndication+0x160>)
 800e352:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800e354:	4b46      	ldr	r3, [pc, #280]	@ (800e470 <MlmeIndication+0x164>)
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d00d      	beq.n	800e37a <MlmeIndication+0x6e>
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	781b      	ldrb	r3, [r3, #0]
 800e362:	2b0b      	cmp	r3, #11
 800e364:	d009      	beq.n	800e37a <MlmeIndication+0x6e>
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	781b      	ldrb	r3, [r3, #0]
 800e36a:	2b0f      	cmp	r3, #15
 800e36c:	d005      	beq.n	800e37a <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800e36e:	4b40      	ldr	r3, [pc, #256]	@ (800e470 <MlmeIndication+0x164>)
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e374:	493d      	ldr	r1, [pc, #244]	@ (800e46c <MlmeIndication+0x160>)
 800e376:	2000      	movs	r0, #0
 800e378:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800e37a:	6879      	ldr	r1, [r7, #4]
 800e37c:	2003      	movs	r0, #3
 800e37e:	f000 f8fb 	bl	800e578 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	781b      	ldrb	r3, [r3, #0]
 800e386:	2b0b      	cmp	r3, #11
 800e388:	d02f      	beq.n	800e3ea <MlmeIndication+0xde>
 800e38a:	2b0f      	cmp	r3, #15
 800e38c:	d167      	bne.n	800e45e <MlmeIndication+0x152>
        case MLME_BEACON_LOST:
            {
#if ( LORAMAC_CLASSB_ENABLED == 1 )
                MibRequestConfirm_t mibReq;
                /* Switch to class A again */
                mibReq.Type = MIB_DEVICE_CLASS;
 800e38e:	2300      	movs	r3, #0
 800e390:	723b      	strb	r3, [r7, #8]
                mibReq.Param.Class = CLASS_A;
 800e392:	2300      	movs	r3, #0
 800e394:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800e396:	f107 0308 	add.w	r3, r7, #8
 800e39a:	4618      	mov	r0, r3
 800e39c:	f004 fc98 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

                BeaconParams.State = LORAMAC_HANDLER_BEACON_LOST;
 800e3a0:	4b34      	ldr	r3, [pc, #208]	@ (800e474 <MlmeIndication+0x168>)
 800e3a2:	2201      	movs	r2, #1
 800e3a4:	705a      	strb	r2, [r3, #1]
                BeaconParams.Info.Time.Seconds = 0;
 800e3a6:	4b33      	ldr	r3, [pc, #204]	@ (800e474 <MlmeIndication+0x168>)
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	605a      	str	r2, [r3, #4]
                BeaconParams.Info.GwSpecific.InfoDesc = 0;
 800e3ac:	4b31      	ldr	r3, [pc, #196]	@ (800e474 <MlmeIndication+0x168>)
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	755a      	strb	r2, [r3, #21]
                memset1( BeaconParams.Info.GwSpecific.Info, 0, 6 );
 800e3b2:	2206      	movs	r2, #6
 800e3b4:	2100      	movs	r1, #0
 800e3b6:	4830      	ldr	r0, [pc, #192]	@ (800e478 <MlmeIndication+0x16c>)
 800e3b8:	f00d f91e 	bl	801b5f8 <memset1>

                if( LmHandlerCallbacks->OnClassChange != NULL )
 800e3bc:	4b2c      	ldr	r3, [pc, #176]	@ (800e470 <MlmeIndication+0x164>)
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d004      	beq.n	800e3d0 <MlmeIndication+0xc4>
                {
                    LmHandlerCallbacks->OnClassChange( CLASS_A );
 800e3c6:	4b2a      	ldr	r3, [pc, #168]	@ (800e470 <MlmeIndication+0x164>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e3cc:	2000      	movs	r0, #0
 800e3ce:	4798      	blx	r3
                }
                if( LmHandlerCallbacks->OnBeaconStatusChange != NULL )
 800e3d0:	4b27      	ldr	r3, [pc, #156]	@ (800e470 <MlmeIndication+0x164>)
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d004      	beq.n	800e3e4 <MlmeIndication+0xd8>
                {
                    LmHandlerCallbacks->OnBeaconStatusChange( &BeaconParams );
 800e3da:	4b25      	ldr	r3, [pc, #148]	@ (800e470 <MlmeIndication+0x164>)
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3e0:	4824      	ldr	r0, [pc, #144]	@ (800e474 <MlmeIndication+0x168>)
 800e3e2:	4798      	blx	r3
                }

                LmHandlerDeviceTimeReq( );
 800e3e4:	f7ff fca2 	bl	800dd2c <LmHandlerDeviceTimeReq>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
 800e3e8:	e03c      	b.n	800e464 <MlmeIndication+0x158>
        case MLME_BEACON:
            {
#if ( LORAMAC_CLASSB_ENABLED == 1 )
                if( mlmeIndication->Status == LORAMAC_EVENT_INFO_STATUS_BEACON_LOCKED )
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	785b      	ldrb	r3, [r3, #1]
 800e3ee:	2b0e      	cmp	r3, #14
 800e3f0:	d118      	bne.n	800e424 <MlmeIndication+0x118>
                {
                    BeaconParams.State = LORAMAC_HANDLER_BEACON_RX;
 800e3f2:	4b20      	ldr	r3, [pc, #128]	@ (800e474 <MlmeIndication+0x168>)
 800e3f4:	2202      	movs	r2, #2
 800e3f6:	705a      	strb	r2, [r3, #1]
                    BeaconParams.Info = mlmeIndication->BeaconInfo;
 800e3f8:	4a1e      	ldr	r2, [pc, #120]	@ (800e474 <MlmeIndication+0x168>)
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	1d14      	adds	r4, r2, #4
 800e3fe:	f103 0508 	add.w	r5, r3, #8
 800e402:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e404:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e406:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e40a:	e884 0003 	stmia.w	r4, {r0, r1}

                    if( LmHandlerCallbacks->OnBeaconStatusChange != NULL )
 800e40e:	4b18      	ldr	r3, [pc, #96]	@ (800e470 <MlmeIndication+0x164>)
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e414:	2b00      	cmp	r3, #0
 800e416:	d024      	beq.n	800e462 <MlmeIndication+0x156>
                    {
                        LmHandlerCallbacks->OnBeaconStatusChange( &BeaconParams );
 800e418:	4b15      	ldr	r3, [pc, #84]	@ (800e470 <MlmeIndication+0x164>)
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e41e:	4815      	ldr	r0, [pc, #84]	@ (800e474 <MlmeIndication+0x168>)
 800e420:	4798      	blx	r3
                        LmHandlerCallbacks->OnBeaconStatusChange( &BeaconParams );
                    }
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
 800e422:	e01e      	b.n	800e462 <MlmeIndication+0x156>
                else if( mlmeIndication->Status == LORAMAC_EVENT_INFO_STATUS_BEACON_NOT_FOUND )
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	785b      	ldrb	r3, [r3, #1]
 800e428:	2b10      	cmp	r3, #16
 800e42a:	d11a      	bne.n	800e462 <MlmeIndication+0x156>
                    BeaconParams.State = LORAMAC_HANDLER_BEACON_NRX;
 800e42c:	4b11      	ldr	r3, [pc, #68]	@ (800e474 <MlmeIndication+0x168>)
 800e42e:	2203      	movs	r2, #3
 800e430:	705a      	strb	r2, [r3, #1]
                    BeaconParams.Info = mlmeIndication->BeaconInfo;
 800e432:	4a10      	ldr	r2, [pc, #64]	@ (800e474 <MlmeIndication+0x168>)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	1d14      	adds	r4, r2, #4
 800e438:	f103 0508 	add.w	r5, r3, #8
 800e43c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e43e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e440:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e444:	e884 0003 	stmia.w	r4, {r0, r1}
                    if( LmHandlerCallbacks->OnBeaconStatusChange != NULL )
 800e448:	4b09      	ldr	r3, [pc, #36]	@ (800e470 <MlmeIndication+0x164>)
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d007      	beq.n	800e462 <MlmeIndication+0x156>
                        LmHandlerCallbacks->OnBeaconStatusChange( &BeaconParams );
 800e452:	4b07      	ldr	r3, [pc, #28]	@ (800e470 <MlmeIndication+0x164>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e458:	4806      	ldr	r0, [pc, #24]	@ (800e474 <MlmeIndication+0x168>)
 800e45a:	4798      	blx	r3
            break;
 800e45c:	e001      	b.n	800e462 <MlmeIndication+0x156>
        default:
            break;
 800e45e:	bf00      	nop
 800e460:	e000      	b.n	800e464 <MlmeIndication+0x158>
            break;
 800e462:	bf00      	nop
    }
}
 800e464:	bf00      	nop
 800e466:	3730      	adds	r7, #48	@ 0x30
 800e468:	46bd      	mov	sp, r7
 800e46a:	bdb0      	pop	{r4, r5, r7, pc}
 800e46c:	200000c8 	.word	0x200000c8
 800e470:	200005f4 	.word	0x200005f4
 800e474:	20000620 	.word	0x20000620
 800e478:	20000636 	.word	0x20000636

0800e47c <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b084      	sub	sp, #16
 800e480:	af00      	add	r7, sp, #0
 800e482:	4603      	mov	r3, r0
 800e484:	6039      	str	r1, [r7, #0]
 800e486:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800e488:	2300      	movs	r3, #0
 800e48a:	60fb      	str	r3, [r7, #12]
    switch( id )
 800e48c:	79fb      	ldrb	r3, [r7, #7]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d104      	bne.n	800e49c <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800e492:	f000 f9dd 	bl	800e850 <LmhpCompliancePackageFactory>
 800e496:	4603      	mov	r3, r0
 800e498:	60fb      	str	r3, [r7, #12]
                break;
 800e49a:	e00d      	b.n	800e4b8 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800e49c:	f107 020c 	add.w	r2, r7, #12
 800e4a0:	79fb      	ldrb	r3, [r7, #7]
 800e4a2:	4611      	mov	r1, r2
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f000 fceb 	bl	800ee80 <LmhpPackagesRegister>
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d002      	beq.n	800e4b6 <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800e4b0:	f04f 33ff 	mov.w	r3, #4294967295
 800e4b4:	e031      	b.n	800e51a <LmHandlerPackageRegister+0x9e>
                }
                break;
 800e4b6:	bf00      	nop
            }
    }
    if( package != NULL )
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d02b      	beq.n	800e516 <LmHandlerPackageRegister+0x9a>
    {
        LmHandlerPackages[id] = package;
 800e4be:	79fb      	ldrb	r3, [r7, #7]
 800e4c0:	68fa      	ldr	r2, [r7, #12]
 800e4c2:	4918      	ldr	r1, [pc, #96]	@ (800e524 <LmHandlerPackageRegister+0xa8>)
 800e4c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800e4c8:	79fb      	ldrb	r3, [r7, #7]
 800e4ca:	4a16      	ldr	r2, [pc, #88]	@ (800e524 <LmHandlerPackageRegister+0xa8>)
 800e4cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4d0:	4a15      	ldr	r2, [pc, #84]	@ (800e528 <LmHandlerPackageRegister+0xac>)
 800e4d2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800e4d4:	79fb      	ldrb	r3, [r7, #7]
 800e4d6:	4a13      	ldr	r2, [pc, #76]	@ (800e524 <LmHandlerPackageRegister+0xa8>)
 800e4d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4dc:	4a13      	ldr	r2, [pc, #76]	@ (800e52c <LmHandlerPackageRegister+0xb0>)
 800e4de:	631a      	str	r2, [r3, #48]	@ 0x30
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800e4e0:	79fb      	ldrb	r3, [r7, #7]
 800e4e2:	4a10      	ldr	r2, [pc, #64]	@ (800e524 <LmHandlerPackageRegister+0xa8>)
 800e4e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4e8:	4a11      	ldr	r2, [pc, #68]	@ (800e530 <LmHandlerPackageRegister+0xb4>)
 800e4ea:	635a      	str	r2, [r3, #52]	@ 0x34
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800e4ec:	4b11      	ldr	r3, [pc, #68]	@ (800e534 <LmHandlerPackageRegister+0xb8>)
 800e4ee:	681a      	ldr	r2, [r3, #0]
 800e4f0:	79fb      	ldrb	r3, [r7, #7]
 800e4f2:	490c      	ldr	r1, [pc, #48]	@ (800e524 <LmHandlerPackageRegister+0xa8>)
 800e4f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e4f8:	6992      	ldr	r2, [r2, #24]
 800e4fa:	619a      	str	r2, [r3, #24]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800e4fc:	79fb      	ldrb	r3, [r7, #7]
 800e4fe:	4a09      	ldr	r2, [pc, #36]	@ (800e524 <LmHandlerPackageRegister+0xa8>)
 800e500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e504:	685b      	ldr	r3, [r3, #4]
 800e506:	4a0c      	ldr	r2, [pc, #48]	@ (800e538 <LmHandlerPackageRegister+0xbc>)
 800e508:	6851      	ldr	r1, [r2, #4]
 800e50a:	4a0b      	ldr	r2, [pc, #44]	@ (800e538 <LmHandlerPackageRegister+0xbc>)
 800e50c:	7852      	ldrb	r2, [r2, #1]
 800e50e:	6838      	ldr	r0, [r7, #0]
 800e510:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800e512:	2300      	movs	r3, #0
 800e514:	e001      	b.n	800e51a <LmHandlerPackageRegister+0x9e>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e516:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e51a:	4618      	mov	r0, r3
 800e51c:	3710      	adds	r7, #16
 800e51e:	46bd      	mov	sp, r7
 800e520:	bd80      	pop	{r7, pc}
 800e522:	bf00      	nop
 800e524:	200005c8 	.word	0x200005c8
 800e528:	0800d9f1 	.word	0x0800d9f1
 800e52c:	0800db71 	.word	0x0800db71
 800e530:	0800dd2d 	.word	0x0800dd2d
 800e534:	200005f4 	.word	0x200005f4
 800e538:	200000dc 	.word	0x200000dc

0800e53c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b082      	sub	sp, #8
 800e540:	af00      	add	r7, sp, #0
 800e542:	4603      	mov	r3, r0
 800e544:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800e546:	79fb      	ldrb	r3, [r7, #7]
 800e548:	2b04      	cmp	r3, #4
 800e54a:	d80e      	bhi.n	800e56a <LmHandlerPackageIsInitialized+0x2e>
 800e54c:	79fb      	ldrb	r3, [r7, #7]
 800e54e:	4a09      	ldr	r2, [pc, #36]	@ (800e574 <LmHandlerPackageIsInitialized+0x38>)
 800e550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e554:	689b      	ldr	r3, [r3, #8]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d007      	beq.n	800e56a <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800e55a:	79fb      	ldrb	r3, [r7, #7]
 800e55c:	4a05      	ldr	r2, [pc, #20]	@ (800e574 <LmHandlerPackageIsInitialized+0x38>)
 800e55e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e562:	689b      	ldr	r3, [r3, #8]
 800e564:	4798      	blx	r3
 800e566:	4603      	mov	r3, r0
 800e568:	e000      	b.n	800e56c <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800e56a:	2300      	movs	r3, #0
    }
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3708      	adds	r7, #8
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}
 800e574:	200005c8 	.word	0x200005c8

0800e578 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b084      	sub	sp, #16
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	4603      	mov	r3, r0
 800e580:	6039      	str	r1, [r7, #0]
 800e582:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e584:	2300      	movs	r3, #0
 800e586:	73fb      	strb	r3, [r7, #15]
 800e588:	e07c      	b.n	800e684 <LmHandlerPackagesNotify+0x10c>
    {
        if( LmHandlerPackages[i] != NULL )
 800e58a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e58e:	4a42      	ldr	r2, [pc, #264]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d06f      	beq.n	800e678 <LmHandlerPackagesNotify+0x100>
        {
            switch( notifyType )
 800e598:	79fb      	ldrb	r3, [r7, #7]
 800e59a:	2b03      	cmp	r3, #3
 800e59c:	d863      	bhi.n	800e666 <LmHandlerPackagesNotify+0xee>
 800e59e:	a201      	add	r2, pc, #4	@ (adr r2, 800e5a4 <LmHandlerPackagesNotify+0x2c>)
 800e5a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5a4:	0800e5b5 	.word	0x0800e5b5
 800e5a8:	0800e5d7 	.word	0x0800e5d7
 800e5ac:	0800e623 	.word	0x0800e623
 800e5b0:	0800e645 	.word	0x0800e645
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800e5b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5b8:	4a37      	ldr	r2, [pc, #220]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e5ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5be:	69db      	ldr	r3, [r3, #28]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d052      	beq.n	800e66a <LmHandlerPackagesNotify+0xf2>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800e5c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5c8:	4a33      	ldr	r2, [pc, #204]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e5ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5ce:	69db      	ldr	r3, [r3, #28]
 800e5d0:	6838      	ldr	r0, [r7, #0]
 800e5d2:	4798      	blx	r3
                        }
                        break;
 800e5d4:	e049      	b.n	800e66a <LmHandlerPackagesNotify+0xf2>
                    }
                case PACKAGE_MCPS_INDICATION:
                    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800e5d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5da:	4a2f      	ldr	r2, [pc, #188]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e5dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5e0:	6a1b      	ldr	r3, [r3, #32]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d043      	beq.n	800e66e <LmHandlerPackagesNotify+0xf6>
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
 800e5e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5ea:	4a2b      	ldr	r2, [pc, #172]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e5ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5f0:	781a      	ldrb	r2, [r3, #0]
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	78db      	ldrb	r3, [r3, #3]
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800e5f6:	429a      	cmp	r2, r3
 800e5f8:	d00a      	beq.n	800e610 <LmHandlerPackagesNotify+0x98>
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
 800e5fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d135      	bne.n	800e66e <LmHandlerPackagesNotify+0xf6>
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
 800e602:	4b25      	ldr	r3, [pc, #148]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	4798      	blx	r3
 800e60a:	4603      	mov	r3, r0
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d02e      	beq.n	800e66e <LmHandlerPackagesNotify+0xf6>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800e610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e614:	4a20      	ldr	r2, [pc, #128]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e61a:	6a1b      	ldr	r3, [r3, #32]
 800e61c:	6838      	ldr	r0, [r7, #0]
 800e61e:	4798      	blx	r3
                        }
                        break;
 800e620:	e025      	b.n	800e66e <LmHandlerPackagesNotify+0xf6>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800e622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e626:	4a1c      	ldr	r2, [pc, #112]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e62c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d01f      	beq.n	800e672 <LmHandlerPackagesNotify+0xfa>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800e632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e636:	4a18      	ldr	r2, [pc, #96]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e63e:	6838      	ldr	r0, [r7, #0]
 800e640:	4798      	blx	r3
                        }
                        break;
 800e642:	e016      	b.n	800e672 <LmHandlerPackagesNotify+0xfa>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800e644:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e648:	4a13      	ldr	r2, [pc, #76]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e64a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e64e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e650:	2b00      	cmp	r3, #0
 800e652:	d010      	beq.n	800e676 <LmHandlerPackagesNotify+0xfe>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800e654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e658:	4a0f      	ldr	r2, [pc, #60]	@ (800e698 <LmHandlerPackagesNotify+0x120>)
 800e65a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e65e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e660:	6838      	ldr	r0, [r7, #0]
 800e662:	4798      	blx	r3
                        }
                        break;
 800e664:	e007      	b.n	800e676 <LmHandlerPackagesNotify+0xfe>
                    }
                default:
                    {
                        break;
 800e666:	bf00      	nop
 800e668:	e006      	b.n	800e678 <LmHandlerPackagesNotify+0x100>
                        break;
 800e66a:	bf00      	nop
 800e66c:	e004      	b.n	800e678 <LmHandlerPackagesNotify+0x100>
                        break;
 800e66e:	bf00      	nop
 800e670:	e002      	b.n	800e678 <LmHandlerPackagesNotify+0x100>
                        break;
 800e672:	bf00      	nop
 800e674:	e000      	b.n	800e678 <LmHandlerPackagesNotify+0x100>
                        break;
 800e676:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e67c:	b2db      	uxtb	r3, r3
 800e67e:	3301      	adds	r3, #1
 800e680:	b2db      	uxtb	r3, r3
 800e682:	73fb      	strb	r3, [r7, #15]
 800e684:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e688:	2b04      	cmp	r3, #4
 800e68a:	f77f af7e 	ble.w	800e58a <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800e68e:	bf00      	nop
 800e690:	bf00      	nop
 800e692:	3710      	adds	r7, #16
 800e694:	46bd      	mov	sp, r7
 800e696:	bd80      	pop	{r7, pc}
 800e698:	200005c8 	.word	0x200005c8

0800e69c <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b082      	sub	sp, #8
 800e6a0:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	71fb      	strb	r3, [r7, #7]
 800e6a6:	e01c      	b.n	800e6e2 <LmHandlerPackageIsTxPending+0x46>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
 800e6a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6ac:	4a11      	ldr	r2, [pc, #68]	@ (800e6f4 <LmHandlerPackageIsTxPending+0x58>)
 800e6ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d00f      	beq.n	800e6d6 <LmHandlerPackageIsTxPending+0x3a>
 800e6b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d00b      	beq.n	800e6d6 <LmHandlerPackageIsTxPending+0x3a>
#else
        if( LmHandlerPackages[i] != NULL )
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800e6be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6c2:	4a0c      	ldr	r2, [pc, #48]	@ (800e6f4 <LmHandlerPackageIsTxPending+0x58>)
 800e6c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6c8:	691b      	ldr	r3, [r3, #16]
 800e6ca:	4798      	blx	r3
 800e6cc:	4603      	mov	r3, r0
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d001      	beq.n	800e6d6 <LmHandlerPackageIsTxPending+0x3a>
            {
                return true;
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	e00a      	b.n	800e6ec <LmHandlerPackageIsTxPending+0x50>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e6d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6da:	b2db      	uxtb	r3, r3
 800e6dc:	3301      	adds	r3, #1
 800e6de:	b2db      	uxtb	r3, r3
 800e6e0:	71fb      	strb	r3, [r7, #7]
 800e6e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6e6:	2b04      	cmp	r3, #4
 800e6e8:	ddde      	ble.n	800e6a8 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800e6ea:	2300      	movs	r3, #0
}
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	3708      	adds	r7, #8
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bd80      	pop	{r7, pc}
 800e6f4:	200005c8 	.word	0x200005c8

0800e6f8 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800e6f8:	b580      	push	{r7, lr}
 800e6fa:	b082      	sub	sp, #8
 800e6fc:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e6fe:	2300      	movs	r3, #0
 800e700:	71fb      	strb	r3, [r7, #7]
 800e702:	e022      	b.n	800e74a <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e708:	4a14      	ldr	r2, [pc, #80]	@ (800e75c <LmHandlerPackagesProcess+0x64>)
 800e70a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d015      	beq.n	800e73e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e716:	4a11      	ldr	r2, [pc, #68]	@ (800e75c <LmHandlerPackagesProcess+0x64>)
 800e718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e71c:	695b      	ldr	r3, [r3, #20]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d00d      	beq.n	800e73e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800e722:	79fb      	ldrb	r3, [r7, #7]
 800e724:	4618      	mov	r0, r3
 800e726:	f7ff ff09 	bl	800e53c <LmHandlerPackageIsInitialized>
 800e72a:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d006      	beq.n	800e73e <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800e730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e734:	4a09      	ldr	r2, [pc, #36]	@ (800e75c <LmHandlerPackagesProcess+0x64>)
 800e736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e73a:	695b      	ldr	r3, [r3, #20]
 800e73c:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e73e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e742:	b2db      	uxtb	r3, r3
 800e744:	3301      	adds	r3, #1
 800e746:	b2db      	uxtb	r3, r3
 800e748:	71fb      	strb	r3, [r7, #7]
 800e74a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e74e:	2b04      	cmp	r3, #4
 800e750:	ddd8      	ble.n	800e704 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800e752:	bf00      	nop
 800e754:	bf00      	nop
 800e756:	3708      	adds	r7, #8
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}
 800e75c:	200005c8 	.word	0x200005c8

0800e760 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800e760:	b480      	push	{r7}
 800e762:	b083      	sub	sp, #12
 800e764:	af00      	add	r7, sp, #0
 800e766:	4603      	mov	r3, r0
 800e768:	6039      	str	r1, [r7, #0]
 800e76a:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800e76c:	683b      	ldr	r3, [r7, #0]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d102      	bne.n	800e778 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800e772:	f04f 33ff 	mov.w	r3, #4294967295
 800e776:	e00e      	b.n	800e796 <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800e778:	79fb      	ldrb	r3, [r7, #7]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d002      	beq.n	800e784 <LmHandlerGetVersion+0x24>
 800e77e:	2b01      	cmp	r3, #1
 800e780:	d004      	beq.n	800e78c <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800e782:	e007      	b.n	800e794 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	4a06      	ldr	r2, [pc, #24]	@ (800e7a0 <LmHandlerGetVersion+0x40>)
 800e788:	601a      	str	r2, [r3, #0]
            break;
 800e78a:	e003      	b.n	800e794 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	4a05      	ldr	r2, [pc, #20]	@ (800e7a4 <LmHandlerGetVersion+0x44>)
 800e790:	601a      	str	r2, [r3, #0]
            break;
 800e792:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800e794:	2300      	movs	r3, #0
}
 800e796:	4618      	mov	r0, r3
 800e798:	370c      	adds	r7, #12
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bc80      	pop	{r7}
 800e79e:	4770      	bx	lr
 800e7a0:	01000300 	.word	0x01000300
 800e7a4:	01010003 	.word	0x01010003

0800e7a8 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800e7ac:	f005 f892 	bl	80138d4 <LoRaMacDeInitialization>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d101      	bne.n	800e7ba <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	e001      	b.n	800e7be <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e7ba:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	bd80      	pop	{r7, pc}

0800e7c2 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800e7c2:	b580      	push	{r7, lr}
 800e7c4:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800e7c6:	f004 f81d 	bl	8012804 <LoRaMacHalt>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d101      	bne.n	800e7d4 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	e001      	b.n	800e7d8 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e7d4:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e7d8:	4618      	mov	r0, r3
 800e7da:	bd80      	pop	{r7, pc}

0800e7dc <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b08c      	sub	sp, #48	@ 0x30
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d102      	bne.n	800e7f0 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e7ea:	f04f 33ff 	mov.w	r3, #4294967295
 800e7ee:	e016      	b.n	800e81e <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800e7f0:	2320      	movs	r3, #32
 800e7f2:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e7f4:	f107 0308 	add.w	r3, r7, #8
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	f004 f8b3 	bl	8012964 <LoRaMacMibGetRequestConfirm>
 800e7fe:	4603      	mov	r3, r0
 800e800:	2b00      	cmp	r3, #0
 800e802:	d002      	beq.n	800e80a <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e804:	f04f 33ff 	mov.w	r3, #4294967295
 800e808:	e009      	b.n	800e81e <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800e80a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	f993 2000 	ldrsb.w	r2, [r3]
 800e818:	4b03      	ldr	r3, [pc, #12]	@ (800e828 <LmHandlerGetTxPower+0x4c>)
 800e81a:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800e81c:	2300      	movs	r3, #0
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3730      	adds	r7, #48	@ 0x30
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}
 800e826:	bf00      	nop
 800e828:	200005dc 	.word	0x200005dc

0800e82c <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800e82c:	b480      	push	{r7}
 800e82e:	af00      	add	r7, sp, #0
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
    }

    return lmhStatus;
#else
    return LORAMAC_HANDLER_ERROR;
 800e830:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e834:	4618      	mov	r0, r3
 800e836:	46bd      	mov	sp, r7
 800e838:	bc80      	pop	{r7}
 800e83a:	4770      	bx	lr

0800e83c <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800e83c:	b480      	push	{r7}
 800e83e:	b083      	sub	sp, #12
 800e840:	af00      	add	r7, sp, #0
 800e842:	4603      	mov	r3, r0
 800e844:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800e846:	bf00      	nop
 800e848:	370c      	adds	r7, #12
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bc80      	pop	{r7}
 800e84e:	4770      	bx	lr

0800e850 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate = NULL,                                   /* To be initialized by LmHandler */
    .OnPackageProcessEvent = NULL,                             /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800e850:	b480      	push	{r7}
 800e852:	af00      	add	r7, sp, #0
    return &LmhpCompliancePackage;
 800e854:	4b02      	ldr	r3, [pc, #8]	@ (800e860 <LmhpCompliancePackageFactory+0x10>)
}
 800e856:	4618      	mov	r0, r3
 800e858:	46bd      	mov	sp, r7
 800e85a:	bc80      	pop	{r7}
 800e85c:	4770      	bx	lr
 800e85e:	bf00      	nop
 800e860:	200000e4 	.word	0x200000e4

0800e864 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800e864:	b480      	push	{r7}
 800e866:	b085      	sub	sp, #20
 800e868:	af00      	add	r7, sp, #0
 800e86a:	60f8      	str	r0, [r7, #12]
 800e86c:	60b9      	str	r1, [r7, #8]
 800e86e:	4613      	mov	r3, r2
 800e870:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d00f      	beq.n	800e898 <LmhpComplianceInit+0x34>
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d00c      	beq.n	800e898 <LmhpComplianceInit+0x34>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t * )params;
 800e87e:	4a0c      	ldr	r2, [pc, #48]	@ (800e8b0 <LmhpComplianceInit+0x4c>)
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 800e884:	4a0b      	ldr	r2, [pc, #44]	@ (800e8b4 <LmhpComplianceInit+0x50>)
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	6093      	str	r3, [r2, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800e88a:	4a0a      	ldr	r2, [pc, #40]	@ (800e8b4 <LmhpComplianceInit+0x50>)
 800e88c:	79fb      	ldrb	r3, [r7, #7]
 800e88e:	7153      	strb	r3, [r2, #5]
        ComplianceTestState.Initialized = true;
 800e890:	4b08      	ldr	r3, [pc, #32]	@ (800e8b4 <LmhpComplianceInit+0x50>)
 800e892:	2201      	movs	r2, #1
 800e894:	701a      	strb	r2, [r3, #0]
 800e896:	e006      	b.n	800e8a6 <LmhpComplianceInit+0x42>
    }
    else
    {
        LmhpComplianceParams = NULL;
 800e898:	4b05      	ldr	r3, [pc, #20]	@ (800e8b0 <LmhpComplianceInit+0x4c>)
 800e89a:	2200      	movs	r2, #0
 800e89c:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800e89e:	4b05      	ldr	r3, [pc, #20]	@ (800e8b4 <LmhpComplianceInit+0x50>)
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	701a      	strb	r2, [r3, #0]
    }
}
 800e8a4:	bf00      	nop
 800e8a6:	bf00      	nop
 800e8a8:	3714      	adds	r7, #20
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bc80      	pop	{r7}
 800e8ae:	4770      	bx	lr
 800e8b0:	20000764 	.word	0x20000764
 800e8b4:	20000750 	.word	0x20000750

0800e8b8 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800e8bc:	4b02      	ldr	r3, [pc, #8]	@ (800e8c8 <LmhpComplianceIsInitialized+0x10>)
 800e8be:	781b      	ldrb	r3, [r3, #0]
}
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bc80      	pop	{r7}
 800e8c6:	4770      	bx	lr
 800e8c8:	20000750 	.word	0x20000750

0800e8cc <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
 800e8cc:	b480      	push	{r7}
 800e8ce:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800e8d0:	4b07      	ldr	r3, [pc, #28]	@ (800e8f0 <LmhpComplianceIsRunning+0x24>)
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	f083 0301 	eor.w	r3, r3, #1
 800e8d8:	b2db      	uxtb	r3, r3
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d001      	beq.n	800e8e2 <LmhpComplianceIsRunning+0x16>
    {
        return false;
 800e8de:	2300      	movs	r3, #0
 800e8e0:	e001      	b.n	800e8e6 <LmhpComplianceIsRunning+0x1a>
    }

    return ComplianceTestState.IsRunning;
 800e8e2:	4b03      	ldr	r3, [pc, #12]	@ (800e8f0 <LmhpComplianceIsRunning+0x24>)
 800e8e4:	785b      	ldrb	r3, [r3, #1]
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bc80      	pop	{r7}
 800e8ec:	4770      	bx	lr
 800e8ee:	bf00      	nop
 800e8f0:	20000750 	.word	0x20000750

0800e8f4 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800e8f4:	b480      	push	{r7}
 800e8f6:	b083      	sub	sp, #12
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e8fc:	4b0f      	ldr	r3, [pc, #60]	@ (800e93c <LmhpComplianceOnMcpsConfirm+0x48>)
 800e8fe:	781b      	ldrb	r3, [r3, #0]
 800e900:	f083 0301 	eor.w	r3, r3, #1
 800e904:	b2db      	uxtb	r3, r3
 800e906:	2b00      	cmp	r3, #0
 800e908:	d112      	bne.n	800e930 <LmhpComplianceOnMcpsConfirm+0x3c>
    {
        return;
    }

    if( ( ComplianceTestState.IsRunning == true ) &&
 800e90a:	4b0c      	ldr	r3, [pc, #48]	@ (800e93c <LmhpComplianceOnMcpsConfirm+0x48>)
 800e90c:	785b      	ldrb	r3, [r3, #1]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d00f      	beq.n	800e932 <LmhpComplianceOnMcpsConfirm+0x3e>
        ( mcpsConfirm->McpsRequest == MCPS_CONFIRMED ) &&
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	781b      	ldrb	r3, [r3, #0]
    if( ( ComplianceTestState.IsRunning == true ) &&
 800e916:	2b01      	cmp	r3, #1
 800e918:	d10b      	bne.n	800e932 <LmhpComplianceOnMcpsConfirm+0x3e>
        ( mcpsConfirm->AckReceived != 0 ) )
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	791b      	ldrb	r3, [r3, #4]
        ( mcpsConfirm->McpsRequest == MCPS_CONFIRMED ) &&
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d007      	beq.n	800e932 <LmhpComplianceOnMcpsConfirm+0x3e>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800e922:	4b06      	ldr	r3, [pc, #24]	@ (800e93c <LmhpComplianceOnMcpsConfirm+0x48>)
 800e924:	899b      	ldrh	r3, [r3, #12]
 800e926:	3301      	adds	r3, #1
 800e928:	b29a      	uxth	r2, r3
 800e92a:	4b04      	ldr	r3, [pc, #16]	@ (800e93c <LmhpComplianceOnMcpsConfirm+0x48>)
 800e92c:	819a      	strh	r2, [r3, #12]
 800e92e:	e000      	b.n	800e932 <LmhpComplianceOnMcpsConfirm+0x3e>
        return;
 800e930:	bf00      	nop
    }
}
 800e932:	370c      	adds	r7, #12
 800e934:	46bd      	mov	sp, r7
 800e936:	bc80      	pop	{r7}
 800e938:	4770      	bx	lr
 800e93a:	bf00      	nop
 800e93c:	20000750 	.word	0x20000750

0800e940 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e940:	b480      	push	{r7}
 800e942:	b083      	sub	sp, #12
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e948:	4b12      	ldr	r3, [pc, #72]	@ (800e994 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e94a:	781b      	ldrb	r3, [r3, #0]
 800e94c:	f083 0301 	eor.w	r3, r3, #1
 800e950:	b2db      	uxtb	r3, r3
 800e952:	2b00      	cmp	r3, #0
 800e954:	d116      	bne.n	800e984 <LmhpComplianceOnMlmeConfirm+0x44>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800e956:	4b0f      	ldr	r3, [pc, #60]	@ (800e994 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e958:	785b      	ldrb	r3, [r3, #1]
 800e95a:	f083 0301 	eor.w	r3, r3, #1
 800e95e:	b2db      	uxtb	r3, r3
 800e960:	2b00      	cmp	r3, #0
 800e962:	d111      	bne.n	800e988 <LmhpComplianceOnMlmeConfirm+0x48>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	781b      	ldrb	r3, [r3, #0]
 800e968:	2b05      	cmp	r3, #5
 800e96a:	d10e      	bne.n	800e98a <LmhpComplianceOnMlmeConfirm+0x4a>
    {
        ComplianceTestState.LinkCheck = true;
 800e96c:	4b09      	ldr	r3, [pc, #36]	@ (800e994 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e96e:	2201      	movs	r2, #1
 800e970:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	7a1a      	ldrb	r2, [r3, #8]
 800e976:	4b07      	ldr	r3, [pc, #28]	@ (800e994 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e978:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	7a5a      	ldrb	r2, [r3, #9]
 800e97e:	4b05      	ldr	r3, [pc, #20]	@ (800e994 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e980:	741a      	strb	r2, [r3, #16]
 800e982:	e002      	b.n	800e98a <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800e984:	bf00      	nop
 800e986:	e000      	b.n	800e98a <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800e988:	bf00      	nop
    }
}
 800e98a:	370c      	adds	r7, #12
 800e98c:	46bd      	mov	sp, r7
 800e98e:	bc80      	pop	{r7}
 800e990:	4770      	bx	lr
 800e992:	bf00      	nop
 800e994:	20000750 	.word	0x20000750

0800e998 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess( void )
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b082      	sub	sp, #8
 800e99c:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800e99e:	4b36      	ldr	r3, [pc, #216]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9a0:	781b      	ldrb	r3, [r3, #0]
 800e9a2:	f083 0301 	eor.w	r3, r3, #1
 800e9a6:	b2db      	uxtb	r3, r3
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d002      	beq.n	800e9b2 <LmhpComplianceTxProcess+0x1a>
    {
        return LORAMAC_HANDLER_ERROR;
 800e9ac:	f04f 33ff 	mov.w	r3, #4294967295
 800e9b0:	e05e      	b.n	800ea70 <LmhpComplianceTxProcess+0xd8>
    }

    if( ComplianceTestState.IsRunning == false )
 800e9b2:	4b31      	ldr	r3, [pc, #196]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9b4:	785b      	ldrb	r3, [r3, #1]
 800e9b6:	f083 0301 	eor.w	r3, r3, #1
 800e9ba:	b2db      	uxtb	r3, r3
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d001      	beq.n	800e9c4 <LmhpComplianceTxProcess+0x2c>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	e055      	b.n	800ea70 <LmhpComplianceTxProcess+0xd8>
    }

    if( ComplianceTestState.LinkCheck == true )
 800e9c4:	4b2c      	ldr	r3, [pc, #176]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9c6:	7b9b      	ldrb	r3, [r3, #14]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d019      	beq.n	800ea00 <LmhpComplianceTxProcess+0x68>
    {
        ComplianceTestState.LinkCheck = false;
 800e9cc:	4b2a      	ldr	r3, [pc, #168]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 800e9d2:	4b29      	ldr	r3, [pc, #164]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9d4:	2203      	movs	r2, #3
 800e9d6:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 800e9d8:	4b27      	ldr	r3, [pc, #156]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9da:	689b      	ldr	r3, [r3, #8]
 800e9dc:	2205      	movs	r2, #5
 800e9de:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800e9e0:	4b25      	ldr	r3, [pc, #148]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9e2:	689b      	ldr	r3, [r3, #8]
 800e9e4:	3301      	adds	r3, #1
 800e9e6:	4a24      	ldr	r2, [pc, #144]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9e8:	7bd2      	ldrb	r2, [r2, #15]
 800e9ea:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800e9ec:	4b22      	ldr	r3, [pc, #136]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9ee:	689b      	ldr	r3, [r3, #8]
 800e9f0:	3302      	adds	r3, #2
 800e9f2:	4a21      	ldr	r2, [pc, #132]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9f4:	7c12      	ldrb	r2, [r2, #16]
 800e9f6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.State = 1;
 800e9f8:	4b1f      	ldr	r3, [pc, #124]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800e9fa:	2201      	movs	r2, #1
 800e9fc:	709a      	strb	r2, [r3, #2]
 800e9fe:	e01c      	b.n	800ea3a <LmhpComplianceTxProcess+0xa2>
    }
    else
    {
        switch( ComplianceTestState.State )
 800ea00:	4b1d      	ldr	r3, [pc, #116]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea02:	789b      	ldrb	r3, [r3, #2]
 800ea04:	2b01      	cmp	r3, #1
 800ea06:	d005      	beq.n	800ea14 <LmhpComplianceTxProcess+0x7c>
 800ea08:	2b04      	cmp	r3, #4
 800ea0a:	d116      	bne.n	800ea3a <LmhpComplianceTxProcess+0xa2>
        {
            case 4:
                ComplianceTestState.State = 1;
 800ea0c:	4b1a      	ldr	r3, [pc, #104]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea0e:	2201      	movs	r2, #1
 800ea10:	709a      	strb	r2, [r3, #2]
                break;
 800ea12:	e012      	b.n	800ea3a <LmhpComplianceTxProcess+0xa2>
            case 1:
                ComplianceTestState.DataBufferSize = 2;
 800ea14:	4b18      	ldr	r3, [pc, #96]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea16:	2202      	movs	r2, #2
 800ea18:	719a      	strb	r2, [r3, #6]
                ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800ea1a:	4b17      	ldr	r3, [pc, #92]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea1c:	899b      	ldrh	r3, [r3, #12]
 800ea1e:	0a1b      	lsrs	r3, r3, #8
 800ea20:	b29a      	uxth	r2, r3
 800ea22:	4b15      	ldr	r3, [pc, #84]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea24:	689b      	ldr	r3, [r3, #8]
 800ea26:	b2d2      	uxtb	r2, r2
 800ea28:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800ea2a:	4b13      	ldr	r3, [pc, #76]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea2c:	899a      	ldrh	r2, [r3, #12]
 800ea2e:	4b12      	ldr	r3, [pc, #72]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea30:	689b      	ldr	r3, [r3, #8]
 800ea32:	3301      	adds	r3, #1
 800ea34:	b2d2      	uxtb	r2, r2
 800ea36:	701a      	strb	r2, [r3, #0]
                break;
 800ea38:	bf00      	nop
        }
    }

    LmHandlerAppData_t appData =
 800ea3a:	23e0      	movs	r3, #224	@ 0xe0
 800ea3c:	703b      	strb	r3, [r7, #0]
    {
        .Buffer = ComplianceTestState.DataBuffer,
        .BufferSize = ComplianceTestState.DataBufferSize,
 800ea3e:	4b0e      	ldr	r3, [pc, #56]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea40:	799b      	ldrb	r3, [r3, #6]
    LmHandlerAppData_t appData =
 800ea42:	707b      	strb	r3, [r7, #1]
        .Buffer = ComplianceTestState.DataBuffer,
 800ea44:	4b0c      	ldr	r3, [pc, #48]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea46:	689b      	ldr	r3, [r3, #8]
    LmHandlerAppData_t appData =
 800ea48:	607b      	str	r3, [r7, #4]
        .Port = COMPLIANCE_PORT
    };

    /* Schedule next transmission */
    TimerStart( &ComplianceTxNextPacketTimer );
 800ea4a:	480c      	ldr	r0, [pc, #48]	@ (800ea7c <LmhpComplianceTxProcess+0xe4>)
 800ea4c:	f010 f962 	bl	801ed14 <UTIL_TIMER_Start>

    if( LmhpCompliancePackage.OnSendRequest == NULL)
 800ea50:	4b0b      	ldr	r3, [pc, #44]	@ (800ea80 <LmhpComplianceTxProcess+0xe8>)
 800ea52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d102      	bne.n	800ea5e <LmhpComplianceTxProcess+0xc6>
    {
        return LORAMAC_HANDLER_ERROR;
 800ea58:	f04f 33ff 	mov.w	r3, #4294967295
 800ea5c:	e008      	b.n	800ea70 <LmhpComplianceTxProcess+0xd8>
    }

    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, true );
 800ea5e:	4b08      	ldr	r3, [pc, #32]	@ (800ea80 <LmhpComplianceTxProcess+0xe8>)
 800ea60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea62:	4a05      	ldr	r2, [pc, #20]	@ (800ea78 <LmhpComplianceTxProcess+0xe0>)
 800ea64:	78d2      	ldrb	r2, [r2, #3]
 800ea66:	4611      	mov	r1, r2
 800ea68:	4638      	mov	r0, r7
 800ea6a:	2201      	movs	r2, #1
 800ea6c:	4798      	blx	r3
 800ea6e:	4603      	mov	r3, r0
}
 800ea70:	4618      	mov	r0, r3
 800ea72:	3708      	adds	r7, #8
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}
 800ea78:	20000750 	.word	0x20000750
 800ea7c:	20000738 	.word	0x20000738
 800ea80:	200000e4 	.word	0x200000e4

0800ea84 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b0a4      	sub	sp, #144	@ 0x90
 800ea88:	af02      	add	r7, sp, #8
 800ea8a:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800ea8c:	4ba5      	ldr	r3, [pc, #660]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	f083 0301 	eor.w	r3, r3, #1
 800ea94:	b2db      	uxtb	r3, r3
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	f040 81c8 	bne.w	800ee2c <LmhpComplianceOnMcpsIndication+0x3a8>
    {
        return;
    }

    if( mcpsIndication->RxData == false )
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	7b5b      	ldrb	r3, [r3, #13]
 800eaa0:	f083 0301 	eor.w	r3, r3, #1
 800eaa4:	b2db      	uxtb	r3, r3
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	f040 81c2 	bne.w	800ee30 <LmhpComplianceOnMcpsIndication+0x3ac>
    {
        return;
    }

    if( ( ComplianceTestState.IsRunning == true ) &&
 800eaac:	4b9d      	ldr	r3, [pc, #628]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eaae:	785b      	ldrb	r3, [r3, #1]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d00c      	beq.n	800eace <LmhpComplianceOnMcpsIndication+0x4a>
        ( mcpsIndication->AckReceived == 0 ) )
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	7b9b      	ldrb	r3, [r3, #14]
 800eab8:	f083 0301 	eor.w	r3, r3, #1
 800eabc:	b2db      	uxtb	r3, r3
    if( ( ComplianceTestState.IsRunning == true ) &&
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d005      	beq.n	800eace <LmhpComplianceOnMcpsIndication+0x4a>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800eac2:	4b98      	ldr	r3, [pc, #608]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eac4:	899b      	ldrh	r3, [r3, #12]
 800eac6:	3301      	adds	r3, #1
 800eac8:	b29a      	uxth	r2, r3
 800eaca:	4b96      	ldr	r3, [pc, #600]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eacc:	819a      	strh	r2, [r3, #12]
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	78db      	ldrb	r3, [r3, #3]
 800ead2:	2be0      	cmp	r3, #224	@ 0xe0
 800ead4:	f040 81ae 	bne.w	800ee34 <LmhpComplianceOnMcpsIndication+0x3b0>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800ead8:	4b92      	ldr	r3, [pc, #584]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eada:	785b      	ldrb	r3, [r3, #1]
 800eadc:	f083 0301 	eor.w	r3, r3, #1
 800eae0:	b2db      	uxtb	r3, r3
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d060      	beq.n	800eba8 <LmhpComplianceOnMcpsIndication+0x124>
    {
        /* Check compliance test enable command (i) */
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	7b1b      	ldrb	r3, [r3, #12]
 800eaea:	2b04      	cmp	r3, #4
 800eaec:	f040 81a9 	bne.w	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	689b      	ldr	r3, [r3, #8]
 800eaf4:	781b      	ldrb	r3, [r3, #0]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800eaf6:	2b01      	cmp	r3, #1
 800eaf8:	f040 81a3 	bne.w	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	689b      	ldr	r3, [r3, #8]
 800eb00:	3301      	adds	r3, #1
 800eb02:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	f040 819c 	bne.w	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	689b      	ldr	r3, [r3, #8]
 800eb0e:	3302      	adds	r3, #2
 800eb10:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800eb12:	2b01      	cmp	r3, #1
 800eb14:	f040 8195 	bne.w	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            ( mcpsIndication->Buffer[3] == 0x01 ) )
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	689b      	ldr	r3, [r3, #8]
 800eb1c:	3303      	adds	r3, #3
 800eb1e:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800eb20:	2b01      	cmp	r3, #1
 800eb22:	f040 818e 	bne.w	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
        {
            MibRequestConfirm_t mibReq;

            /* Initialize compliance test mode context */
            ComplianceTestState.IsTxConfirmed = false;
 800eb26:	4b7f      	ldr	r3, [pc, #508]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb28:	2200      	movs	r2, #0
 800eb2a:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.Port = 224;
 800eb2c:	4b7d      	ldr	r3, [pc, #500]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb2e:	22e0      	movs	r2, #224	@ 0xe0
 800eb30:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 800eb32:	4b7c      	ldr	r3, [pc, #496]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb34:	2202      	movs	r2, #2
 800eb36:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 800eb38:	4b7a      	ldr	r3, [pc, #488]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	819a      	strh	r2, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 800eb3e:	4b79      	ldr	r3, [pc, #484]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb40:	2200      	movs	r2, #0
 800eb42:	739a      	strb	r2, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 800eb44:	4b77      	ldr	r3, [pc, #476]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb46:	2200      	movs	r2, #0
 800eb48:	73da      	strb	r2, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 800eb4a:	4b76      	ldr	r3, [pc, #472]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb4c:	2200      	movs	r2, #0
 800eb4e:	741a      	strb	r2, [r3, #16]
            ComplianceTestState.IsRunning = true;
 800eb50:	4b74      	ldr	r3, [pc, #464]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb52:	2201      	movs	r2, #1
 800eb54:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 800eb56:	4b73      	ldr	r3, [pc, #460]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb58:	2201      	movs	r2, #1
 800eb5a:	709a      	strb	r2, [r3, #2]

            /* Enable ADR while in compliance test mode */
            mibReq.Type = MIB_ADR;
 800eb5c:	2304      	movs	r3, #4
 800eb5e:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AdrEnable = true;
 800eb60:	2301      	movs	r3, #1
 800eb62:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800eb64:	f107 030c 	add.w	r3, r7, #12
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f004 f8b1 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

            /* Disable duty cycle enforcement while in compliance test mode */
            LoRaMacTestSetDutyCycleOn( false );
 800eb6e:	2000      	movs	r0, #0
 800eb70:	f004 fe8a 	bl	8013888 <LoRaMacTestSetDutyCycleOn>

            /* Stop peripherals */
            if( LmhpComplianceParams->StopPeripherals != NULL )
 800eb74:	4b6c      	ldr	r3, [pc, #432]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	685b      	ldr	r3, [r3, #4]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d003      	beq.n	800eb86 <LmhpComplianceOnMcpsIndication+0x102>
            {
                LmhpComplianceParams->StopPeripherals( );
 800eb7e:	4b6a      	ldr	r3, [pc, #424]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	685b      	ldr	r3, [r3, #4]
 800eb84:	4798      	blx	r3
            }
            /* Initialize compliance protocol transmission timer */
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 800eb86:	2300      	movs	r3, #0
 800eb88:	9300      	str	r3, [sp, #0]
 800eb8a:	4b68      	ldr	r3, [pc, #416]	@ (800ed2c <LmhpComplianceOnMcpsIndication+0x2a8>)
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	f04f 31ff 	mov.w	r1, #4294967295
 800eb92:	4867      	ldr	r0, [pc, #412]	@ (800ed30 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800eb94:	f010 f888 	bl	801eca8 <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 800eb98:	f241 3188 	movw	r1, #5000	@ 0x1388
 800eb9c:	4864      	ldr	r0, [pc, #400]	@ (800ed30 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800eb9e:	f010 f997 	bl	801eed0 <UTIL_TIMER_SetPeriod>

            /* Confirm compliance test protocol activation */
            LmhpComplianceTxProcess( );
 800eba2:	f7ff fef9 	bl	800e998 <LmhpComplianceTxProcess>
 800eba6:	e14c      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
    }
    else
    {

        /* Parse compliance test protocol */
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	689b      	ldr	r3, [r3, #8]
 800ebac:	781a      	ldrb	r2, [r3, #0]
 800ebae:	4b5d      	ldr	r3, [pc, #372]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ebb0:	709a      	strb	r2, [r3, #2]
        switch( ComplianceTestState.State )
 800ebb2:	4b5c      	ldr	r3, [pc, #368]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ebb4:	789b      	ldrb	r3, [r3, #2]
 800ebb6:	2b0a      	cmp	r3, #10
 800ebb8:	f200 813e 	bhi.w	800ee38 <LmhpComplianceOnMcpsIndication+0x3b4>
 800ebbc:	a201      	add	r2, pc, #4	@ (adr r2, 800ebc4 <LmhpComplianceOnMcpsIndication+0x140>)
 800ebbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebc2:	bf00      	nop
 800ebc4:	0800ebf1 	.word	0x0800ebf1
 800ebc8:	0800ec3b 	.word	0x0800ec3b
 800ebcc:	0800ec43 	.word	0x0800ec43
 800ebd0:	0800ec51 	.word	0x0800ec51
 800ebd4:	0800ec5f 	.word	0x0800ec5f
 800ebd8:	0800ecb7 	.word	0x0800ecb7
 800ebdc:	0800ecc9 	.word	0x0800ecc9
 800ebe0:	0800ed39 	.word	0x0800ed39
 800ebe4:	0800ede5 	.word	0x0800ede5
 800ebe8:	0800edf7 	.word	0x0800edf7
 800ebec:	0800ee11 	.word	0x0800ee11
        {
            case 0: /* Check compliance test disable command (ii) */
                {
                    MibRequestConfirm_t mibReq;

                    TimerStop( &ComplianceTxNextPacketTimer );
 800ebf0:	484f      	ldr	r0, [pc, #316]	@ (800ed30 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800ebf2:	f010 f8fd 	bl	801edf0 <UTIL_TIMER_Stop>

                    /* Disable compliance test mode and reset the downlink counter. */
                    ComplianceTestState.DownLinkCounter = 0;
 800ebf6:	4b4b      	ldr	r3, [pc, #300]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800ebfc:	4b49      	ldr	r3, [pc, #292]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ebfe:	2200      	movs	r2, #0
 800ec00:	705a      	strb	r2, [r3, #1]

                    /* Restore previous ADR setting */
                    mibReq.Type = MIB_ADR;
 800ec02:	2304      	movs	r3, #4
 800ec04:	733b      	strb	r3, [r7, #12]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800ec06:	4b48      	ldr	r3, [pc, #288]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	781b      	ldrb	r3, [r3, #0]
 800ec0c:	743b      	strb	r3, [r7, #16]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800ec0e:	f107 030c 	add.w	r3, r7, #12
 800ec12:	4618      	mov	r0, r3
 800ec14:	f004 f85c 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

                    /* Enable duty cycle enforcement */
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800ec18:	4b43      	ldr	r3, [pc, #268]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	785b      	ldrb	r3, [r3, #1]
 800ec1e:	4618      	mov	r0, r3
 800ec20:	f004 fe32 	bl	8013888 <LoRaMacTestSetDutyCycleOn>

                    /* Restart peripherals */
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800ec24:	4b40      	ldr	r3, [pc, #256]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	689b      	ldr	r3, [r3, #8]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	f000 8106 	beq.w	800ee3c <LmhpComplianceOnMcpsIndication+0x3b8>
                    {
                        LmhpComplianceParams->StartPeripherals( );
 800ec30:	4b3d      	ldr	r3, [pc, #244]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	689b      	ldr	r3, [r3, #8]
 800ec36:	4798      	blx	r3
                    }
                }
                break;
 800ec38:	e100      	b.n	800ee3c <LmhpComplianceOnMcpsIndication+0x3b8>
            case 1: /* (iii, iv) */
                ComplianceTestState.DataBufferSize = 2;
 800ec3a:	4b3a      	ldr	r3, [pc, #232]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec3c:	2202      	movs	r2, #2
 800ec3e:	719a      	strb	r2, [r3, #6]
                break;
 800ec40:	e0ff      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 2: /* Enable confirmed messages (v) */
                ComplianceTestState.IsTxConfirmed = true;
 800ec42:	4b38      	ldr	r3, [pc, #224]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec44:	2201      	movs	r2, #1
 800ec46:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800ec48:	4b36      	ldr	r3, [pc, #216]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec4a:	2201      	movs	r2, #1
 800ec4c:	709a      	strb	r2, [r3, #2]
                break;
 800ec4e:	e0f8      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 3:  /* Disable confirmed messages (vi) */
                ComplianceTestState.IsTxConfirmed = false;
 800ec50:	4b34      	ldr	r3, [pc, #208]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec52:	2200      	movs	r2, #0
 800ec54:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800ec56:	4b33      	ldr	r3, [pc, #204]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec58:	2201      	movs	r2, #1
 800ec5a:	709a      	strb	r2, [r3, #2]
                break;
 800ec5c:	e0f1      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 4: /* (vii) */
                ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	7b1a      	ldrb	r2, [r3, #12]
 800ec62:	4b30      	ldr	r3, [pc, #192]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec64:	719a      	strb	r2, [r3, #6]

                ComplianceTestState.DataBuffer[0] = 4;
 800ec66:	4b2f      	ldr	r3, [pc, #188]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec68:	689b      	ldr	r3, [r3, #8]
 800ec6a:	2204      	movs	r2, #4
 800ec6c:	701a      	strb	r2, [r3, #0]
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800ec6e:	2301      	movs	r3, #1
 800ec70:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800ec74:	e012      	b.n	800ec9c <LmhpComplianceOnMcpsIndication+0x218>
                {
                    ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	689a      	ldr	r2, [r3, #8]
 800ec7a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ec7e:	4413      	add	r3, r2
 800ec80:	781a      	ldrb	r2, [r3, #0]
 800ec82:	4b28      	ldr	r3, [pc, #160]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec84:	6899      	ldr	r1, [r3, #8]
 800ec86:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ec8a:	440b      	add	r3, r1
 800ec8c:	3201      	adds	r2, #1
 800ec8e:	b2d2      	uxtb	r2, r2
 800ec90:	701a      	strb	r2, [r3, #0]
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800ec92:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ec96:	3301      	adds	r3, #1
 800ec98:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800ec9c:	4b21      	ldr	r3, [pc, #132]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec9e:	795a      	ldrb	r2, [r3, #5]
 800eca0:	4b20      	ldr	r3, [pc, #128]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eca2:	799b      	ldrb	r3, [r3, #6]
 800eca4:	4293      	cmp	r3, r2
 800eca6:	bf28      	it	cs
 800eca8:	4613      	movcs	r3, r2
 800ecaa:	b2db      	uxtb	r3, r3
 800ecac:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800ecb0:	429a      	cmp	r2, r3
 800ecb2:	d3e0      	bcc.n	800ec76 <LmhpComplianceOnMcpsIndication+0x1f2>
                }
                break;
 800ecb4:	e0c5      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 5: /* (viii) */
                {
                    MlmeReq_t mlmeReq;

                    mlmeReq.Type = MLME_LINK_CHECK;
 800ecb6:	2305      	movs	r3, #5
 800ecb8:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

                    LoRaMacMlmeRequest( &mlmeReq );
 800ecbc:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	f004 fb99 	bl	80133f8 <LoRaMacMlmeRequest>
                }
                break;
 800ecc6:	e0bc      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 6: /* (ix) */
                {
                    MibRequestConfirm_t mibReq;

                    TimerStop( &ComplianceTxNextPacketTimer );
 800ecc8:	4819      	ldr	r0, [pc, #100]	@ (800ed30 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800ecca:	f010 f891 	bl	801edf0 <UTIL_TIMER_Stop>

                    /* Disable TestMode and revert back to normal operation */
                    /* Disable compliance test mode and reset the downlink counter. */
                    ComplianceTestState.DownLinkCounter = 0;
 800ecce:	4b15      	ldr	r3, [pc, #84]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800ecd4:	4b13      	ldr	r3, [pc, #76]	@ (800ed24 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	705a      	strb	r2, [r3, #1]

                    /* Restore previous ADR setting */
                    mibReq.Type = MIB_ADR;
 800ecda:	2304      	movs	r3, #4
 800ecdc:	733b      	strb	r3, [r7, #12]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800ecde:	4b12      	ldr	r3, [pc, #72]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	781b      	ldrb	r3, [r3, #0]
 800ece4:	743b      	strb	r3, [r7, #16]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800ece6:	f107 030c 	add.w	r3, r7, #12
 800ecea:	4618      	mov	r0, r3
 800ecec:	f003 fff0 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>

                    /* Enable duty cycle enforcement */
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800ecf0:	4b0d      	ldr	r3, [pc, #52]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	785b      	ldrb	r3, [r3, #1]
 800ecf6:	4618      	mov	r0, r3
 800ecf8:	f004 fdc6 	bl	8013888 <LoRaMacTestSetDutyCycleOn>

                    /* Restart peripherals */
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800ecfc:	4b0a      	ldr	r3, [pc, #40]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	689b      	ldr	r3, [r3, #8]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d003      	beq.n	800ed0e <LmhpComplianceOnMcpsIndication+0x28a>
                    {
                        LmhpComplianceParams->StartPeripherals( );
 800ed06:	4b08      	ldr	r3, [pc, #32]	@ (800ed28 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	689b      	ldr	r3, [r3, #8]
 800ed0c:	4798      	blx	r3
                    }

                    if( LmhpCompliancePackage.OnJoinRequest != NULL )
 800ed0e:	4b09      	ldr	r3, [pc, #36]	@ (800ed34 <LmhpComplianceOnMcpsIndication+0x2b0>)
 800ed10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	f000 8094 	beq.w	800ee40 <LmhpComplianceOnMcpsIndication+0x3bc>
                    {
                        LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800ed18:	4b06      	ldr	r3, [pc, #24]	@ (800ed34 <LmhpComplianceOnMcpsIndication+0x2b0>)
 800ed1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed1c:	2101      	movs	r1, #1
 800ed1e:	2002      	movs	r0, #2
 800ed20:	4798      	blx	r3
                    }
                }
                break;
 800ed22:	e08d      	b.n	800ee40 <LmhpComplianceOnMcpsIndication+0x3bc>
 800ed24:	20000750 	.word	0x20000750
 800ed28:	20000764 	.word	0x20000764
 800ed2c:	0800ee59 	.word	0x0800ee59
 800ed30:	20000738 	.word	0x20000738
 800ed34:	200000e4 	.word	0x200000e4
            case 7: /* (x) */
                {
                    MlmeReq_t mlmeReq;
                    if( mcpsIndication->BufferSize == 3 )
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	7b1b      	ldrb	r3, [r3, #12]
 800ed3c:	2b03      	cmp	r3, #3
 800ed3e:	d114      	bne.n	800ed6a <LmhpComplianceOnMcpsIndication+0x2e6>
                    {
                        mlmeReq.Type = MLME_TXCW;
 800ed40:	2306      	movs	r3, #6
 800ed42:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	689b      	ldr	r3, [r3, #8]
 800ed4a:	3301      	adds	r3, #1
 800ed4c:	781b      	ldrb	r3, [r3, #0]
 800ed4e:	b21b      	sxth	r3, r3
 800ed50:	021b      	lsls	r3, r3, #8
 800ed52:	b21a      	sxth	r2, r3
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	689b      	ldr	r3, [r3, #8]
 800ed58:	3302      	adds	r3, #2
 800ed5a:	781b      	ldrb	r3, [r3, #0]
 800ed5c:	b21b      	sxth	r3, r3
 800ed5e:	4313      	orrs	r3, r2
 800ed60:	b21b      	sxth	r3, r3
 800ed62:	b29b      	uxth	r3, r3
 800ed64:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800ed68:	e033      	b.n	800edd2 <LmhpComplianceOnMcpsIndication+0x34e>
                    }
                    else if( mcpsIndication->BufferSize == 7 )
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	7b1b      	ldrb	r3, [r3, #12]
 800ed6e:	2b07      	cmp	r3, #7
 800ed70:	d12f      	bne.n	800edd2 <LmhpComplianceOnMcpsIndication+0x34e>
                    {
                        mlmeReq.Type = MLME_TXCW_1;
 800ed72:	2307      	movs	r3, #7
 800ed74:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	689b      	ldr	r3, [r3, #8]
 800ed7c:	3301      	adds	r3, #1
 800ed7e:	781b      	ldrb	r3, [r3, #0]
 800ed80:	b21b      	sxth	r3, r3
 800ed82:	021b      	lsls	r3, r3, #8
 800ed84:	b21a      	sxth	r2, r3
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	689b      	ldr	r3, [r3, #8]
 800ed8a:	3302      	adds	r3, #2
 800ed8c:	781b      	ldrb	r3, [r3, #0]
 800ed8e:	b21b      	sxth	r3, r3
 800ed90:	4313      	orrs	r3, r2
 800ed92:	b21b      	sxth	r3, r3
 800ed94:	b29b      	uxth	r3, r3
 800ed96:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
                        mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	689b      	ldr	r3, [r3, #8]
 800ed9e:	3303      	adds	r3, #3
 800eda0:	781b      	ldrb	r3, [r3, #0]
 800eda2:	041a      	lsls	r2, r3, #16
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	689b      	ldr	r3, [r3, #8]
 800eda8:	3304      	adds	r3, #4
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	021b      	lsls	r3, r3, #8
 800edae:	4313      	orrs	r3, r2
 800edb0:	687a      	ldr	r2, [r7, #4]
 800edb2:	6892      	ldr	r2, [r2, #8]
 800edb4:	3205      	adds	r2, #5
 800edb6:	7812      	ldrb	r2, [r2, #0]
 800edb8:	4313      	orrs	r3, r2
 800edba:	461a      	mov	r2, r3
 800edbc:	2364      	movs	r3, #100	@ 0x64
 800edbe:	fb02 f303 	mul.w	r3, r2, r3
 800edc2:	667b      	str	r3, [r7, #100]	@ 0x64
                        mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	689b      	ldr	r3, [r3, #8]
 800edc8:	3306      	adds	r3, #6
 800edca:	781b      	ldrb	r3, [r3, #0]
 800edcc:	b25b      	sxtb	r3, r3
 800edce:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacMlmeRequest( &mlmeReq );
 800edd2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800edd6:	4618      	mov	r0, r3
 800edd8:	f004 fb0e 	bl	80133f8 <LoRaMacMlmeRequest>
                    ComplianceTestState.State = 1;
 800eddc:	4b1a      	ldr	r3, [pc, #104]	@ (800ee48 <LmhpComplianceOnMcpsIndication+0x3c4>)
 800edde:	2201      	movs	r2, #1
 800ede0:	709a      	strb	r2, [r3, #2]
                }
                break;
 800ede2:	e02e      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 8: /* Send DeviceTimeReq */
                {
                    MlmeReq_t mlmeReq;

                    mlmeReq.Type = MLME_DEVICE_TIME;
 800ede4:	230a      	movs	r3, #10
 800ede6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800edea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800edee:	4618      	mov	r0, r3
 800edf0:	f004 fb02 	bl	80133f8 <LoRaMacMlmeRequest>
                }
                break;
 800edf4:	e025      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 9: /* Switch end device Class */
                {
                    MibRequestConfirm_t mibReq;

                    mibReq.Type = MIB_DEVICE_CLASS;
 800edf6:	2300      	movs	r3, #0
 800edf8:	733b      	strb	r3, [r7, #12]
                    /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                    mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	689b      	ldr	r3, [r3, #8]
 800edfe:	3301      	adds	r3, #1
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	743b      	strb	r3, [r7, #16]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800ee04:	f107 030c 	add.w	r3, r7, #12
 800ee08:	4618      	mov	r0, r3
 800ee0a:	f003 ff61 	bl	8012cd0 <LoRaMacMibSetRequestConfirm>
                }
                break;
 800ee0e:	e018      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            case 10: /* Send PingSlotInfoReq */
                {
                    MlmeReq_t mlmeReq;

                    mlmeReq.Type = MLME_PING_SLOT_INFO;
 800ee10:	230d      	movs	r3, #13
 800ee12:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                    mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	689b      	ldr	r3, [r3, #8]
 800ee1a:	785b      	ldrb	r3, [r3, #1]
 800ee1c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38

                    LoRaMacMlmeRequest( &mlmeReq );
 800ee20:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ee24:	4618      	mov	r0, r3
 800ee26:	f004 fae7 	bl	80133f8 <LoRaMacMlmeRequest>
                }
                break;
 800ee2a:	e00a      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
        return;
 800ee2c:	bf00      	nop
 800ee2e:	e008      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
        return;
 800ee30:	bf00      	nop
 800ee32:	e006      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
        return;
 800ee34:	bf00      	nop
 800ee36:	e004      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
            default:
                break;
 800ee38:	bf00      	nop
 800ee3a:	e002      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
                break;
 800ee3c:	bf00      	nop
 800ee3e:	e000      	b.n	800ee42 <LmhpComplianceOnMcpsIndication+0x3be>
                break;
 800ee40:	bf00      	nop
        }
    }
}
 800ee42:	3788      	adds	r7, #136	@ 0x88
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bd80      	pop	{r7, pc}
 800ee48:	20000750 	.word	0x20000750

0800ee4c <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800ee4c:	b480      	push	{r7}
 800ee4e:	af00      	add	r7, sp, #0
    /* Nothing to process */
}
 800ee50:	bf00      	nop
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bc80      	pop	{r7}
 800ee56:	4770      	bx	lr

0800ee58 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void *context )
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b082      	sub	sp, #8
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
    LmhpComplianceTxProcess( );
 800ee60:	f7ff fd9a 	bl	800e998 <LmhpComplianceTxProcess>
}
 800ee64:	bf00      	nop
 800ee66:	3708      	adds	r7, #8
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	bd80      	pop	{r7, pc}

0800ee6c <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b083      	sub	sp, #12
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800ee74:	2300      	movs	r3, #0
}
 800ee76:	4618      	mov	r0, r3
 800ee78:	370c      	adds	r7, #12
 800ee7a:	46bd      	mov	sp, r7
 800ee7c:	bc80      	pop	{r7}
 800ee7e:	4770      	bx	lr

0800ee80 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800ee80:	b480      	push	{r7}
 800ee82:	b083      	sub	sp, #12
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	4603      	mov	r3, r0
 800ee88:	6039      	str	r1, [r7, #0]
 800ee8a:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800ee8c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	370c      	adds	r7, #12
 800ee94:	46bd      	mov	sp, r7
 800ee96:	bc80      	pop	{r7}
 800ee98:	4770      	bx	lr
	...

0800ee9c <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800ee9c:	b590      	push	{r4, r7, lr}
 800ee9e:	b083      	sub	sp, #12
 800eea0:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800eea2:	f010 f8bf 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 800eea6:	4603      	mov	r3, r0
 800eea8:	4a0f      	ldr	r2, [pc, #60]	@ (800eee8 <OnRadioTxDone+0x4c>)
 800eeaa:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800eeac:	4c0f      	ldr	r4, [pc, #60]	@ (800eeec <OnRadioTxDone+0x50>)
 800eeae:	463b      	mov	r3, r7
 800eeb0:	4618      	mov	r0, r3
 800eeb2:	f00f fa37 	bl	801e324 <SysTimeGet>
 800eeb6:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800eeba:	463a      	mov	r2, r7
 800eebc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eec0:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800eec4:	4a0a      	ldr	r2, [pc, #40]	@ (800eef0 <OnRadioTxDone+0x54>)
 800eec6:	7813      	ldrb	r3, [r2, #0]
 800eec8:	f043 0310 	orr.w	r3, r3, #16
 800eecc:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800eece:	f003 f8ef 	bl	80120b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800eed2:	4b08      	ldr	r3, [pc, #32]	@ (800eef4 <OnRadioTxDone+0x58>)
 800eed4:	2201      	movs	r2, #1
 800eed6:	2100      	movs	r1, #0
 800eed8:	2002      	movs	r0, #2
 800eeda:	f010 f993 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 800eede:	bf00      	nop
 800eee0:	370c      	adds	r7, #12
 800eee2:	46bd      	mov	sp, r7
 800eee4:	bd90      	pop	{r4, r7, pc}
 800eee6:	bf00      	nop
 800eee8:	200013ec 	.word	0x200013ec
 800eeec:	20000768 	.word	0x20000768
 800eef0:	200013e8 	.word	0x200013e8
 800eef4:	08020048 	.word	0x08020048

0800eef8 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b084      	sub	sp, #16
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	60f8      	str	r0, [r7, #12]
 800ef00:	4608      	mov	r0, r1
 800ef02:	4611      	mov	r1, r2
 800ef04:	461a      	mov	r2, r3
 800ef06:	4603      	mov	r3, r0
 800ef08:	817b      	strh	r3, [r7, #10]
 800ef0a:	460b      	mov	r3, r1
 800ef0c:	813b      	strh	r3, [r7, #8]
 800ef0e:	4613      	mov	r3, r2
 800ef10:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800ef12:	f010 f887 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 800ef16:	4603      	mov	r3, r0
 800ef18:	4a0f      	ldr	r2, [pc, #60]	@ (800ef58 <OnRadioRxDone+0x60>)
 800ef1a:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800ef1c:	4a0e      	ldr	r2, [pc, #56]	@ (800ef58 <OnRadioRxDone+0x60>)
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800ef22:	4a0d      	ldr	r2, [pc, #52]	@ (800ef58 <OnRadioRxDone+0x60>)
 800ef24:	897b      	ldrh	r3, [r7, #10]
 800ef26:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800ef28:	4a0b      	ldr	r2, [pc, #44]	@ (800ef58 <OnRadioRxDone+0x60>)
 800ef2a:	893b      	ldrh	r3, [r7, #8]
 800ef2c:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800ef2e:	4a0a      	ldr	r2, [pc, #40]	@ (800ef58 <OnRadioRxDone+0x60>)
 800ef30:	79fb      	ldrb	r3, [r7, #7]
 800ef32:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800ef34:	4a09      	ldr	r2, [pc, #36]	@ (800ef5c <OnRadioRxDone+0x64>)
 800ef36:	7813      	ldrb	r3, [r2, #0]
 800ef38:	f043 0308 	orr.w	r3, r3, #8
 800ef3c:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800ef3e:	f003 f8b7 	bl	80120b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800ef42:	4b07      	ldr	r3, [pc, #28]	@ (800ef60 <OnRadioRxDone+0x68>)
 800ef44:	2201      	movs	r2, #1
 800ef46:	2100      	movs	r1, #0
 800ef48:	2002      	movs	r0, #2
 800ef4a:	f010 f95b 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 800ef4e:	bf00      	nop
 800ef50:	3710      	adds	r7, #16
 800ef52:	46bd      	mov	sp, r7
 800ef54:	bd80      	pop	{r7, pc}
 800ef56:	bf00      	nop
 800ef58:	200013f0 	.word	0x200013f0
 800ef5c:	200013e8 	.word	0x200013e8
 800ef60:	08020058 	.word	0x08020058

0800ef64 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800ef68:	4a07      	ldr	r2, [pc, #28]	@ (800ef88 <OnRadioTxTimeout+0x24>)
 800ef6a:	7813      	ldrb	r3, [r2, #0]
 800ef6c:	f043 0304 	orr.w	r3, r3, #4
 800ef70:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ef72:	f003 f89d 	bl	80120b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800ef76:	4b05      	ldr	r3, [pc, #20]	@ (800ef8c <OnRadioTxTimeout+0x28>)
 800ef78:	2201      	movs	r2, #1
 800ef7a:	2100      	movs	r1, #0
 800ef7c:	2002      	movs	r0, #2
 800ef7e:	f010 f941 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 800ef82:	bf00      	nop
 800ef84:	bd80      	pop	{r7, pc}
 800ef86:	bf00      	nop
 800ef88:	200013e8 	.word	0x200013e8
 800ef8c:	08020068 	.word	0x08020068

0800ef90 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800ef94:	4a04      	ldr	r2, [pc, #16]	@ (800efa8 <OnRadioRxError+0x18>)
 800ef96:	7813      	ldrb	r3, [r2, #0]
 800ef98:	f043 0302 	orr.w	r3, r3, #2
 800ef9c:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ef9e:	f003 f887 	bl	80120b0 <OnMacProcessNotify>
}
 800efa2:	bf00      	nop
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop
 800efa8:	200013e8 	.word	0x200013e8

0800efac <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800efac:	b580      	push	{r7, lr}
 800efae:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800efb0:	4a07      	ldr	r2, [pc, #28]	@ (800efd0 <OnRadioRxTimeout+0x24>)
 800efb2:	7813      	ldrb	r3, [r2, #0]
 800efb4:	f043 0301 	orr.w	r3, r3, #1
 800efb8:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800efba:	f003 f879 	bl	80120b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800efbe:	4b05      	ldr	r3, [pc, #20]	@ (800efd4 <OnRadioRxTimeout+0x28>)
 800efc0:	2201      	movs	r2, #1
 800efc2:	2100      	movs	r1, #0
 800efc4:	2002      	movs	r0, #2
 800efc6:	f010 f91d 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 800efca:	bf00      	nop
 800efcc:	bd80      	pop	{r7, pc}
 800efce:	bf00      	nop
 800efd0:	200013e8 	.word	0x200013e8
 800efd4:	08020078 	.word	0x08020078

0800efd8 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800efd8:	b480      	push	{r7}
 800efda:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800efdc:	4b08      	ldr	r3, [pc, #32]	@ (800f000 <UpdateRxSlotIdleState+0x28>)
 800efde:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800efe2:	2b02      	cmp	r3, #2
 800efe4:	d004      	beq.n	800eff0 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800efe6:	4b07      	ldr	r3, [pc, #28]	@ (800f004 <UpdateRxSlotIdleState+0x2c>)
 800efe8:	2206      	movs	r2, #6
 800efea:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800efee:	e003      	b.n	800eff8 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800eff0:	4b04      	ldr	r3, [pc, #16]	@ (800f004 <UpdateRxSlotIdleState+0x2c>)
 800eff2:	2202      	movs	r2, #2
 800eff4:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
}
 800eff8:	bf00      	nop
 800effa:	46bd      	mov	sp, r7
 800effc:	bc80      	pop	{r7}
 800effe:	4770      	bx	lr
 800f000:	20000c70 	.word	0x20000c70
 800f004:	20000768 	.word	0x20000768

0800f008 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b092      	sub	sp, #72	@ 0x48
 800f00c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f00e:	4b50      	ldr	r3, [pc, #320]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f010:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f014:	2b02      	cmp	r3, #2
 800f016:	d002      	beq.n	800f01e <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800f018:	4b4e      	ldr	r3, [pc, #312]	@ (800f154 <ProcessRadioTxDone+0x14c>)
 800f01a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f01c:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f01e:	f3ef 8310 	mrs	r3, PRIMASK
 800f022:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800f024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800f026:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800f028:	b672      	cpsid	i
}
 800f02a:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800f02c:	f00f fffa 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 800f030:	4602      	mov	r2, r0
 800f032:	4b49      	ldr	r3, [pc, #292]	@ (800f158 <ProcessRadioTxDone+0x150>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	1ad3      	subs	r3, r2, r3
 800f038:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800f03a:	4b48      	ldr	r3, [pc, #288]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f03c:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800f040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f042:	1ad3      	subs	r3, r2, r3
 800f044:	4619      	mov	r1, r3
 800f046:	4846      	ldr	r0, [pc, #280]	@ (800f160 <ProcessRadioTxDone+0x158>)
 800f048:	f00f ff42 	bl	801eed0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800f04c:	4844      	ldr	r0, [pc, #272]	@ (800f160 <ProcessRadioTxDone+0x158>)
 800f04e:	f00f fe61 	bl	801ed14 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800f052:	4b42      	ldr	r3, [pc, #264]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f054:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f05a:	1ad3      	subs	r3, r2, r3
 800f05c:	4619      	mov	r1, r3
 800f05e:	4841      	ldr	r0, [pc, #260]	@ (800f164 <ProcessRadioTxDone+0x15c>)
 800f060:	f00f ff36 	bl	801eed0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800f064:	483f      	ldr	r0, [pc, #252]	@ (800f164 <ProcessRadioTxDone+0x15c>)
 800f066:	f00f fe55 	bl	801ed14 <UTIL_TIMER_Start>
 800f06a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f06c:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f06e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f070:	f383 8810 	msr	PRIMASK, r3
}
 800f074:	bf00      	nop
        MacCtx.MacFlags.Bits.MacDone = 1;
    }
#endif /* DISABLE_LORAWAN_RX_WINDOW */

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800f076:	4b36      	ldr	r3, [pc, #216]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f078:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f07c:	2b02      	cmp	r3, #2
 800f07e:	d004      	beq.n	800f08a <ProcessRadioTxDone+0x82>
 800f080:	4b36      	ldr	r3, [pc, #216]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f082:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800f086:	2b00      	cmp	r3, #0
 800f088:	d019      	beq.n	800f0be <ProcessRadioTxDone+0xb6>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800f08a:	2316      	movs	r3, #22
 800f08c:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f090:	4b2f      	ldr	r3, [pc, #188]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f092:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f096:	f107 0220 	add.w	r2, r7, #32
 800f09a:	4611      	mov	r1, r2
 800f09c:	4618      	mov	r0, r3
 800f09e:	f008 fadc 	bl	801765a <RegionGetPhyParam>
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800f0a6:	4b2d      	ldr	r3, [pc, #180]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f0a8:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f0ac:	69fb      	ldr	r3, [r7, #28]
 800f0ae:	4413      	add	r3, r2
 800f0b0:	4619      	mov	r1, r3
 800f0b2:	482d      	ldr	r0, [pc, #180]	@ (800f168 <ProcessRadioTxDone+0x160>)
 800f0b4:	f00f ff0c 	bl	801eed0 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800f0b8:	482b      	ldr	r0, [pc, #172]	@ (800f168 <ProcessRadioTxDone+0x160>)
 800f0ba:	f00f fe2b 	bl	801ed14 <UTIL_TIMER_Start>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800f0be:	4b26      	ldr	r3, [pc, #152]	@ (800f158 <ProcessRadioTxDone+0x150>)
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	4a23      	ldr	r2, [pc, #140]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f0c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800f0c6:	4b25      	ldr	r3, [pc, #148]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f0c8:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
 800f0cc:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800f0ce:	4b22      	ldr	r3, [pc, #136]	@ (800f158 <ProcessRadioTxDone+0x150>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800f0d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f0d8:	4618      	mov	r0, r3
 800f0da:	f00f f95b 	bl	801e394 <SysTimeGetMcuTime>
 800f0de:	4638      	mov	r0, r7
 800f0e0:	4b1b      	ldr	r3, [pc, #108]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f0e2:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
 800f0e6:	9200      	str	r2, [sp, #0]
 800f0e8:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800f0ec:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800f0f0:	ca06      	ldmia	r2, {r1, r2}
 800f0f2:	f00f f8b0 	bl	801e256 <SysTimeSub>
 800f0f6:	f107 0314 	add.w	r3, r7, #20
 800f0fa:	463a      	mov	r2, r7
 800f0fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f100:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800f104:	4b15      	ldr	r3, [pc, #84]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f106:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800f10a:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800f10c:	2301      	movs	r3, #1
 800f10e:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f110:	4b0f      	ldr	r3, [pc, #60]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f112:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 800f116:	2b00      	cmp	r3, #0
 800f118:	d101      	bne.n	800f11e <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800f11a:	2300      	movs	r3, #0
 800f11c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800f11e:	4b0c      	ldr	r3, [pc, #48]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f120:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f124:	f107 0208 	add.w	r2, r7, #8
 800f128:	4611      	mov	r1, r2
 800f12a:	4618      	mov	r0, r3
 800f12c:	f008 fab6 	bl	801769c <RegionSetBandTxDone>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( MacCtx.NodeAckRequested == false )
 800f130:	4b0a      	ldr	r3, [pc, #40]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f132:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800f136:	f083 0301 	eor.w	r3, r3, #1
 800f13a:	b2db      	uxtb	r3, r3
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d003      	beq.n	800f148 <ProcessRadioTxDone+0x140>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f140:	4b06      	ldr	r3, [pc, #24]	@ (800f15c <ProcessRadioTxDone+0x154>)
 800f142:	2200      	movs	r2, #0
 800f144:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
    }
#endif /* LORAMAC_VERSION */
}
 800f148:	bf00      	nop
 800f14a:	3740      	adds	r7, #64	@ 0x40
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}
 800f150:	20000c70 	.word	0x20000c70
 800f154:	080207d0 	.word	0x080207d0
 800f158:	200013ec 	.word	0x200013ec
 800f15c:	20000768 	.word	0x20000768
 800f160:	20000ae8 	.word	0x20000ae8
 800f164:	20000b00 	.word	0x20000b00
 800f168:	20000b5c 	.word	0x20000b5c

0800f16c <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800f170:	4b10      	ldr	r3, [pc, #64]	@ (800f1b4 <PrepareRxDoneAbort+0x48>)
 800f172:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f17a:	4a0e      	ldr	r2, [pc, #56]	@ (800f1b4 <PrepareRxDoneAbort+0x48>)
 800f17c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800f180:	4b0c      	ldr	r3, [pc, #48]	@ (800f1b4 <PrepareRxDoneAbort+0x48>)
 800f182:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800f186:	2b00      	cmp	r3, #0
 800f188:	d002      	beq.n	800f190 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
 800f18a:	2000      	movs	r0, #0
 800f18c:	f001 f950 	bl	8010430 <OnAckTimeoutTimerEvent>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800f190:	4a08      	ldr	r2, [pc, #32]	@ (800f1b4 <PrepareRxDoneAbort+0x48>)
 800f192:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800f196:	f043 0302 	orr.w	r3, r3, #2
 800f19a:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f19e:	4a05      	ldr	r2, [pc, #20]	@ (800f1b4 <PrepareRxDoneAbort+0x48>)
 800f1a0:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800f1a4:	f043 0310 	orr.w	r3, r3, #16
 800f1a8:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481

    UpdateRxSlotIdleState( );
 800f1ac:	f7ff ff14 	bl	800efd8 <UpdateRxSlotIdleState>
}
 800f1b0:	bf00      	nop
 800f1b2:	bd80      	pop	{r7, pc}
 800f1b4:	20000768 	.word	0x20000768

0800f1b8 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800f1b8:	b5b0      	push	{r4, r5, r7, lr}
 800f1ba:	b0aa      	sub	sp, #168	@ 0xa8
 800f1bc:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800f1be:	2313      	movs	r3, #19
 800f1c0:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800f1c4:	4b78      	ldr	r3, [pc, #480]	@ (800f3a8 <ProcessRadioRxDone+0x1f0>)
 800f1c6:	685b      	ldr	r3, [r3, #4]
 800f1c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800f1cc:	4b76      	ldr	r3, [pc, #472]	@ (800f3a8 <ProcessRadioRxDone+0x1f0>)
 800f1ce:	891b      	ldrh	r3, [r3, #8]
 800f1d0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800f1d4:	4b74      	ldr	r3, [pc, #464]	@ (800f3a8 <ProcessRadioRxDone+0x1f0>)
 800f1d6:	895b      	ldrh	r3, [r3, #10]
 800f1d8:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800f1dc:	4b72      	ldr	r3, [pc, #456]	@ (800f3a8 <ProcessRadioRxDone+0x1f0>)
 800f1de:	7b1b      	ldrb	r3, [r3, #12]
 800f1e0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800f1ee:	4b6f      	ldr	r3, [pc, #444]	@ (800f3ac <ProcessRadioRxDone+0x1f4>)
 800f1f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f1f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800f1fe:	2301      	movs	r3, #1
 800f200:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800f204:	2301      	movs	r3, #1
 800f206:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800f20a:	4b69      	ldr	r3, [pc, #420]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f20c:	2200      	movs	r2, #0
 800f20e:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
    MacCtx.RxStatus.Rssi = rssi;
 800f212:	4a67      	ldr	r2, [pc, #412]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f214:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f218:	f8a2 347c 	strh.w	r3, [r2, #1148]	@ 0x47c
    MacCtx.RxStatus.Snr = snr;
 800f21c:	4a64      	ldr	r2, [pc, #400]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f21e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f222:	f882 347e 	strb.w	r3, [r2, #1150]	@ 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800f226:	4b62      	ldr	r3, [pc, #392]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f228:	f893 2480 	ldrb.w	r2, [r3, #1152]	@ 0x480
 800f22c:	4b60      	ldr	r3, [pc, #384]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f22e:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
    MacCtx.McpsIndication.Port = 0;
 800f232:	4b5f      	ldr	r3, [pc, #380]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f234:	2200      	movs	r2, #0
 800f236:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
    MacCtx.McpsIndication.Multicast = 0;
 800f23a:	4b5d      	ldr	r3, [pc, #372]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f23c:	2200      	movs	r2, #0
 800f23e:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800f242:	4b5b      	ldr	r3, [pc, #364]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f244:	2200      	movs	r2, #0
 800f246:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
    MacCtx.McpsIndication.Buffer = NULL;
 800f24a:	4b59      	ldr	r3, [pc, #356]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f24c:	2200      	movs	r2, #0
 800f24e:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.BufferSize = 0;
 800f252:	4b57      	ldr	r3, [pc, #348]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f254:	2200      	movs	r2, #0
 800f256:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
    MacCtx.McpsIndication.RxData = false;
 800f25a:	4b55      	ldr	r3, [pc, #340]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f25c:	2200      	movs	r2, #0
 800f25e:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.AckReceived = false;
 800f262:	4b53      	ldr	r3, [pc, #332]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f264:	2200      	movs	r2, #0
 800f266:	f883 2426 	strb.w	r2, [r3, #1062]	@ 0x426
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800f26a:	4b51      	ldr	r3, [pc, #324]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f26c:	2200      	movs	r2, #0
 800f26e:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f272:	4b4f      	ldr	r3, [pc, #316]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f274:	2200      	movs	r2, #0
 800f276:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsIndication.DevAddress = 0;
 800f27a:	4b4d      	ldr	r3, [pc, #308]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f27c:	2200      	movs	r2, #0
 800f27e:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800f282:	4b4b      	ldr	r3, [pc, #300]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f284:	2200      	movs	r2, #0
 800f286:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800f28a:	4b4a      	ldr	r3, [pc, #296]	@ (800f3b4 <ProcessRadioRxDone+0x1fc>)
 800f28c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f28e:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
 800f290:	4849      	ldr	r0, [pc, #292]	@ (800f3b8 <ProcessRadioRxDone+0x200>)
 800f292:	f00f fdad 	bl	801edf0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800f296:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f29a:	4619      	mov	r1, r3
 800f29c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800f2a0:	f005 fdce 	bl	8014e40 <LoRaMacClassBRxBeacon>
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d00b      	beq.n	800f2c2 <ProcessRadioRxDone+0x10a>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800f2aa:	4a41      	ldr	r2, [pc, #260]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f2ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f2b0:	f8a2 3472 	strh.w	r3, [r2, #1138]	@ 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800f2b4:	4a3e      	ldr	r2, [pc, #248]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f2b6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f2ba:	f882 3474 	strb.w	r3, [r2, #1140]	@ 0x474
        return;
 800f2be:	f000 bc1f 	b.w	800fb00 <ProcessRadioRxDone+0x948>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f2c2:	4b3a      	ldr	r3, [pc, #232]	@ (800f3ac <ProcessRadioRxDone+0x1f4>)
 800f2c4:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f2c8:	2b01      	cmp	r3, #1
 800f2ca:	d11e      	bne.n	800f30a <ProcessRadioRxDone+0x152>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f2cc:	f005 ff4c 	bl	8015168 <LoRaMacClassBIsPingExpected>
 800f2d0:	4603      	mov	r3, r0
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d00a      	beq.n	800f2ec <ProcessRadioRxDone+0x134>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f2d6:	2000      	movs	r0, #0
 800f2d8:	f005 f916 	bl	8014508 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f2dc:	2000      	movs	r0, #0
 800f2de:	f005 fb5b 	bl	8014998 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f2e2:	4b33      	ldr	r3, [pc, #204]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f2e4:	2204      	movs	r2, #4
 800f2e6:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
 800f2ea:	e00e      	b.n	800f30a <ProcessRadioRxDone+0x152>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f2ec:	f005 ff4c 	bl	8015188 <LoRaMacClassBIsMulticastExpected>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d009      	beq.n	800f30a <ProcessRadioRxDone+0x152>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f2f6:	2000      	movs	r0, #0
 800f2f8:	f005 f916 	bl	8014528 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f2fc:	2000      	movs	r0, #0
 800f2fe:	f005 fc4d 	bl	8014b9c <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f302:	4b2b      	ldr	r3, [pc, #172]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f304:	2205      	movs	r2, #5
 800f306:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800f30a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d106      	bne.n	800f320 <ProcessRadioRxDone+0x168>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f312:	4b27      	ldr	r3, [pc, #156]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f314:	2201      	movs	r2, #1
 800f316:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
        PrepareRxDoneAbort( );
 800f31a:	f7ff ff27 	bl	800f16c <PrepareRxDoneAbort>
        return;
 800f31e:	e3ef      	b.n	800fb00 <ProcessRadioRxDone+0x948>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800f320:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f324:	1c5a      	adds	r2, r3, #1
 800f326:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800f32a:	461a      	mov	r2, r3
 800f32c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f330:	4413      	add	r3, r2
 800f332:	781b      	ldrb	r3, [r3, #0]
 800f334:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800f338:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800f33c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800f340:	b2db      	uxtb	r3, r3
 800f342:	3b01      	subs	r3, #1
 800f344:	2b06      	cmp	r3, #6
 800f346:	f200 83b4 	bhi.w	800fab2 <ProcessRadioRxDone+0x8fa>
 800f34a:	a201      	add	r2, pc, #4	@ (adr r2, 800f350 <ProcessRadioRxDone+0x198>)
 800f34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f350:	0800f36d 	.word	0x0800f36d
 800f354:	0800fab3 	.word	0x0800fab3
 800f358:	0800f54d 	.word	0x0800f54d
 800f35c:	0800fab3 	.word	0x0800fab3
 800f360:	0800f545 	.word	0x0800f545
 800f364:	0800fab3 	.word	0x0800fab3
 800f368:	0800fa57 	.word	0x0800fa57
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800f36c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f370:	2b10      	cmp	r3, #16
 800f372:	d806      	bhi.n	800f382 <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f374:	4b0e      	ldr	r3, [pc, #56]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f376:	2201      	movs	r2, #1
 800f378:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f37c:	f7ff fef6 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f380:	e3be      	b.n	800fb00 <ProcessRadioRxDone+0x948>
            }
            macMsgJoinAccept.Buffer = payload;
 800f382:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f386:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800f388:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f38c:	b2db      	uxtb	r3, r3
 800f38e:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800f390:	4b06      	ldr	r3, [pc, #24]	@ (800f3ac <ProcessRadioRxDone+0x1f4>)
 800f392:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 800f396:	2b00      	cmp	r3, #0
 800f398:	d010      	beq.n	800f3bc <ProcessRadioRxDone+0x204>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f39a:	4b05      	ldr	r3, [pc, #20]	@ (800f3b0 <ProcessRadioRxDone+0x1f8>)
 800f39c:	2201      	movs	r2, #1
 800f39e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f3a2:	f7ff fee3 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f3a6:	e3ab      	b.n	800fb00 <ProcessRadioRxDone+0x948>
 800f3a8:	200013f0 	.word	0x200013f0
 800f3ac:	20000c70 	.word	0x20000c70
 800f3b0:	20000768 	.word	0x20000768
 800f3b4:	080207d0 	.word	0x080207d0
 800f3b8:	20000b00 	.word	0x20000b00
            }

            SecureElementGetJoinEui( joinEui );
 800f3bc:	1d3b      	adds	r3, r7, #4
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f7fe f992 	bl	800d6e8 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800f3c4:	f107 0214 	add.w	r2, r7, #20
 800f3c8:	1d3b      	adds	r3, r7, #4
 800f3ca:	4619      	mov	r1, r3
 800f3cc:	20ff      	movs	r0, #255	@ 0xff
 800f3ce:	f007 fbc9 	bl	8016b64 <LoRaMacCryptoHandleJoinAccept>
 800f3d2:	4603      	mov	r3, r0
 800f3d4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                        break;
                    }
                }
#else
            VerifyParams_t verifyRxDr;
            bool rxDrValid = false;
 800f3d8:	2300      	movs	r3, #0
 800f3da:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
            verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f3de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f3e2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f3e6:	b2db      	uxtb	r3, r3
 800f3e8:	b25b      	sxtb	r3, r3
 800f3ea:	703b      	strb	r3, [r7, #0]
            verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f3ec:	4bbb      	ldr	r3, [pc, #748]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f3ee:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f3f2:	707b      	strb	r3, [r7, #1]
            rxDrValid = RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR );
 800f3f4:	4bb9      	ldr	r3, [pc, #740]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f3f6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f3fa:	4639      	mov	r1, r7
 800f3fc:	2207      	movs	r2, #7
 800f3fe:	4618      	mov	r0, r3
 800f400:	f008 f979 	bl	80176f6 <RegionVerify>
 800f404:	4603      	mov	r3, r0
 800f406:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
 800f40a:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f40e:	2b00      	cmp	r3, #0
 800f410:	f040 808c 	bne.w	800f52c <ProcessRadioRxDone+0x374>
 800f414:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f418:	2b00      	cmp	r3, #0
 800f41a:	f000 8087 	beq.w	800f52c <ProcessRadioRxDone+0x374>
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800f41e:	7f7b      	ldrb	r3, [r7, #29]
 800f420:	461a      	mov	r2, r3
 800f422:	4bae      	ldr	r3, [pc, #696]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f424:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800f428:	4bac      	ldr	r3, [pc, #688]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f42a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f42e:	7fbb      	ldrb	r3, [r7, #30]
 800f430:	021b      	lsls	r3, r3, #8
 800f432:	4313      	orrs	r3, r2
 800f434:	4aa9      	ldr	r2, [pc, #676]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f436:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800f43a:	4ba8      	ldr	r3, [pc, #672]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f43c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f440:	7ffb      	ldrb	r3, [r7, #31]
 800f442:	041b      	lsls	r3, r3, #16
 800f444:	4313      	orrs	r3, r2
 800f446:	4aa5      	ldr	r2, [pc, #660]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f448:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800f44c:	6a3b      	ldr	r3, [r7, #32]
 800f44e:	4aa3      	ldr	r2, [pc, #652]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f450:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800f454:	4ba1      	ldr	r3, [pc, #644]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f456:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f45a:	4619      	mov	r1, r3
 800f45c:	2002      	movs	r0, #2
 800f45e:	f7fe f95b 	bl	800d718 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800f462:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f466:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800f46a:	b2db      	uxtb	r3, r3
 800f46c:	461a      	mov	r2, r3
 800f46e:	4b9b      	ldr	r3, [pc, #620]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f470:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f474:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f478:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f47c:	b2db      	uxtb	r3, r3
 800f47e:	461a      	mov	r2, r3
 800f480:	4b96      	ldr	r3, [pc, #600]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f482:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f486:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f48a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f48e:	b2db      	uxtb	r3, r3
 800f490:	461a      	mov	r2, r3
 800f492:	4b92      	ldr	r3, [pc, #584]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f494:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800f498:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f49c:	461a      	mov	r2, r3
 800f49e:	4b8f      	ldr	r3, [pc, #572]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4a0:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800f4a2:	4b8e      	ldr	r3, [pc, #568]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d102      	bne.n	800f4b0 <ProcessRadioRxDone+0x2f8>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800f4aa:	4b8c      	ldr	r3, [pc, #560]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4ac:	2201      	movs	r2, #1
 800f4ae:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800f4b0:	4b8a      	ldr	r3, [pc, #552]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f4b8:	fb02 f303 	mul.w	r3, r2, r3
 800f4bc:	4a87      	ldr	r2, [pc, #540]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4be:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800f4c0:	4b86      	ldr	r3, [pc, #536]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4c4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800f4c8:	4a84      	ldr	r2, [pc, #528]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4ca:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800f4cc:	4b83      	ldr	r3, [pc, #524]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4ce:	2201      	movs	r2, #1
 800f4d0:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800f4d4:	4b81      	ldr	r3, [pc, #516]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800f4dc:	f107 0314 	add.w	r3, r7, #20
 800f4e0:	3312      	adds	r3, #18
 800f4e2:	67bb      	str	r3, [r7, #120]	@ 0x78
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800f4e4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f4e8:	b2db      	uxtb	r3, r3
 800f4ea:	3b11      	subs	r3, #17
 800f4ec:	b2db      	uxtb	r3, r3
 800f4ee:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800f4f2:	4b7a      	ldr	r3, [pc, #488]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f4f4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f4f8:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800f4fc:	4611      	mov	r1, r2
 800f4fe:	4618      	mov	r0, r3
 800f500:	f008 f91a 	bl	8017738 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800f504:	4b75      	ldr	r3, [pc, #468]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f506:	2202      	movs	r2, #2
 800f508:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800f50c:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f510:	4618      	mov	r0, r3
 800f512:	f006 fe05 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 800f516:	4603      	mov	r3, r0
 800f518:	2b00      	cmp	r3, #0
 800f51a:	f000 82d2 	beq.w	800fac2 <ProcessRadioRxDone+0x90a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800f51e:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f522:	4619      	mov	r1, r3
 800f524:	2000      	movs	r0, #0
 800f526:	f006 fd6f 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800f52a:	e2ca      	b.n	800fac2 <ProcessRadioRxDone+0x90a>
#endif /* LORAMAC_VERSION */
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f52c:	2001      	movs	r0, #1
 800f52e:	f006 fdf7 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 800f532:	4603      	mov	r3, r0
 800f534:	2b00      	cmp	r3, #0
 800f536:	f000 82c3 	beq.w	800fac0 <ProcessRadioRxDone+0x908>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f53a:	2101      	movs	r1, #1
 800f53c:	2007      	movs	r0, #7
 800f53e:	f006 fd63 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
                }
            }

            break;
 800f542:	e2bd      	b.n	800fac0 <ProcessRadioRxDone+0x908>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f544:	4b66      	ldr	r3, [pc, #408]	@ (800f6e0 <ProcessRadioRxDone+0x528>)
 800f546:	2201      	movs	r2, #1
 800f548:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f54c:	4b63      	ldr	r3, [pc, #396]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f54e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f552:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800f556:	4b62      	ldr	r3, [pc, #392]	@ (800f6e0 <ProcessRadioRxDone+0x528>)
 800f558:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 800f55c:	b25b      	sxtb	r3, r3
 800f55e:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800f562:	230d      	movs	r3, #13
 800f564:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800f568:	4b5c      	ldr	r3, [pc, #368]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f56a:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d002      	beq.n	800f578 <ProcessRadioRxDone+0x3c0>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800f572:	230e      	movs	r3, #14
 800f574:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f578:	4b58      	ldr	r3, [pc, #352]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f57a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f57e:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800f582:	4611      	mov	r1, r2
 800f584:	4618      	mov	r0, r3
 800f586:	f008 f868 	bl	801765a <RegionGetPhyParam>
 800f58a:	4603      	mov	r3, r0
 800f58c:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800f58e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f592:	3b0d      	subs	r3, #13
 800f594:	b29b      	uxth	r3, r3
 800f596:	b21b      	sxth	r3, r3
 800f598:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f59c:	b21a      	sxth	r2, r3
 800f59e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f5a0:	b21b      	sxth	r3, r3
 800f5a2:	429a      	cmp	r2, r3
 800f5a4:	dc03      	bgt.n	800f5ae <ProcessRadioRxDone+0x3f6>
 800f5a6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f5aa:	2b0b      	cmp	r3, #11
 800f5ac:	d806      	bhi.n	800f5bc <ProcessRadioRxDone+0x404>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f5ae:	4b4c      	ldr	r3, [pc, #304]	@ (800f6e0 <ProcessRadioRxDone+0x528>)
 800f5b0:	2201      	movs	r2, #1
 800f5b2:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f5b6:	f7ff fdd9 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f5ba:	e2a1      	b.n	800fb00 <ProcessRadioRxDone+0x948>
            }
            macMsgData.Buffer = payload;
 800f5bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f5c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800f5c2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f5c6:	b2db      	uxtb	r3, r3
 800f5c8:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800f5cc:	4b45      	ldr	r3, [pc, #276]	@ (800f6e4 <ProcessRadioRxDone+0x52c>)
 800f5ce:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800f5d0:	23ff      	movs	r3, #255	@ 0xff
 800f5d2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800f5d6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f007 fdbf 	bl	801715e <LoRaMacParserData>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d006      	beq.n	800f5f4 <ProcessRadioRxDone+0x43c>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f5e6:	4b3e      	ldr	r3, [pc, #248]	@ (800f6e0 <ProcessRadioRxDone+0x528>)
 800f5e8:	2201      	movs	r2, #1
 800f5ea:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f5ee:	f7ff fdbd 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f5f2:	e285      	b.n	800fb00 <ProcessRadioRxDone+0x948>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800f5f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5f6:	4a3a      	ldr	r2, [pc, #232]	@ (800f6e0 <ProcessRadioRxDone+0x528>)
 800f5f8:	f8c2 342c 	str.w	r3, [r2, #1068]	@ 0x42c

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800f5fc:	f107 020e 	add.w	r2, r7, #14
 800f600:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f604:	4611      	mov	r1, r2
 800f606:	4618      	mov	r0, r3
 800f608:	f002 fc79 	bl	8011efe <DetermineFrameType>
 800f60c:	4603      	mov	r3, r0
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d006      	beq.n	800f620 <ProcessRadioRxDone+0x468>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f612:	4b33      	ldr	r3, [pc, #204]	@ (800f6e0 <ProcessRadioRxDone+0x528>)
 800f614:	2201      	movs	r2, #1
 800f616:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f61a:	f7ff fda7 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f61e:	e26f      	b.n	800fb00 <ProcessRadioRxDone+0x948>
            }

            //Check if it is a multicast message
            multicast = 0;
 800f620:	2300      	movs	r3, #0
 800f622:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800f626:	2300      	movs	r3, #0
 800f628:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f62a:	2300      	movs	r3, #0
 800f62c:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f630:	e04f      	b.n	800f6d2 <ProcessRadioRxDone+0x51a>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f632:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f636:	4929      	ldr	r1, [pc, #164]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f638:	4613      	mov	r3, r2
 800f63a:	005b      	lsls	r3, r3, #1
 800f63c:	4413      	add	r3, r2
 800f63e:	011b      	lsls	r3, r3, #4
 800f640:	440b      	add	r3, r1
 800f642:	33ec      	adds	r3, #236	@ 0xec
 800f644:	681a      	ldr	r2, [r3, #0]
 800f646:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f648:	429a      	cmp	r2, r3
 800f64a:	d13d      	bne.n	800f6c8 <ProcessRadioRxDone+0x510>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800f64c:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f650:	4922      	ldr	r1, [pc, #136]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f652:	4613      	mov	r3, r2
 800f654:	005b      	lsls	r3, r3, #1
 800f656:	4413      	add	r3, r2
 800f658:	011b      	lsls	r3, r3, #4
 800f65a:	440b      	add	r3, r1
 800f65c:	33e9      	adds	r3, #233	@ 0xe9
 800f65e:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f660:	2b00      	cmp	r3, #0
 800f662:	d031      	beq.n	800f6c8 <ProcessRadioRxDone+0x510>
                {
                    multicast = 1;
 800f664:	2301      	movs	r3, #1
 800f666:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800f66a:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f66e:	491b      	ldr	r1, [pc, #108]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f670:	4613      	mov	r3, r2
 800f672:	005b      	lsls	r3, r3, #1
 800f674:	4413      	add	r3, r2
 800f676:	011b      	lsls	r3, r3, #4
 800f678:	440b      	add	r3, r1
 800f67a:	33ea      	adds	r3, #234	@ 0xea
 800f67c:	781b      	ldrb	r3, [r3, #0]
 800f67e:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800f682:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f686:	4915      	ldr	r1, [pc, #84]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f688:	4613      	mov	r3, r2
 800f68a:	005b      	lsls	r3, r3, #1
 800f68c:	4413      	add	r3, r2
 800f68e:	011b      	lsls	r3, r3, #4
 800f690:	440b      	add	r3, r1
 800f692:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800f69c:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f6a0:	490e      	ldr	r1, [pc, #56]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f6a2:	4613      	mov	r3, r2
 800f6a4:	005b      	lsls	r3, r3, #1
 800f6a6:	4413      	add	r3, r2
 800f6a8:	011b      	lsls	r3, r3, #4
 800f6aa:	440b      	add	r3, r1
 800f6ac:	33ec      	adds	r3, #236	@ 0xec
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800f6b4:	4b09      	ldr	r3, [pc, #36]	@ (800f6dc <ProcessRadioRxDone+0x524>)
 800f6b6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f6ba:	2b02      	cmp	r3, #2
 800f6bc:	d114      	bne.n	800f6e8 <ProcessRadioRxDone+0x530>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800f6be:	4b08      	ldr	r3, [pc, #32]	@ (800f6e0 <ProcessRadioRxDone+0x528>)
 800f6c0:	2203      	movs	r2, #3
 800f6c2:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
                    }
                    break;
 800f6c6:	e00f      	b.n	800f6e8 <ProcessRadioRxDone+0x530>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f6c8:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f6cc:	3301      	adds	r3, #1
 800f6ce:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f6d2:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d0ab      	beq.n	800f632 <ProcessRadioRxDone+0x47a>
 800f6da:	e006      	b.n	800f6ea <ProcessRadioRxDone+0x532>
 800f6dc:	20000c70 	.word	0x20000c70
 800f6e0:	20000768 	.word	0x20000768
 800f6e4:	200009a0 	.word	0x200009a0
                    break;
 800f6e8:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f6ea:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f6ee:	2b01      	cmp	r3, #1
 800f6f0:	d117      	bne.n	800f722 <ProcessRadioRxDone+0x56a>
 800f6f2:	7bbb      	ldrb	r3, [r7, #14]
 800f6f4:	2b03      	cmp	r3, #3
 800f6f6:	d10d      	bne.n	800f714 <ProcessRadioRxDone+0x55c>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f6f8:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f6fc:	f003 0320 	and.w	r3, r3, #32
 800f700:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f702:	2b00      	cmp	r3, #0
 800f704:	d106      	bne.n	800f714 <ProcessRadioRxDone+0x55c>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800f706:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f70a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f70e:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f710:	2b00      	cmp	r3, #0
 800f712:	d006      	beq.n	800f722 <ProcessRadioRxDone+0x56a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f714:	4bb3      	ldr	r3, [pc, #716]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f716:	2201      	movs	r2, #1
 800f718:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f71c:	f7ff fd26 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f720:	e1ee      	b.n	800fb00 <ProcessRadioRxDone+0x948>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800f722:	2315      	movs	r3, #21
 800f724:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f728:	4baf      	ldr	r3, [pc, #700]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f72a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f72e:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800f732:	4611      	mov	r1, r2
 800f734:	4618      	mov	r0, r3
 800f736:	f007 ff90 	bl	801765a <RegionGetPhyParam>
 800f73a:	4603      	mov	r3, r0
 800f73c:	66fb      	str	r3, [r7, #108]	@ 0x6c

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800f73e:	7bb9      	ldrb	r1, [r7, #14]
 800f740:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f742:	b29b      	uxth	r3, r3
 800f744:	4da8      	ldr	r5, [pc, #672]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f746:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800f74a:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f74e:	f107 0210 	add.w	r2, r7, #16
 800f752:	9202      	str	r2, [sp, #8]
 800f754:	f107 020f 	add.w	r2, r7, #15
 800f758:	9201      	str	r2, [sp, #4]
 800f75a:	9300      	str	r3, [sp, #0]
 800f75c:	f8d5 3128 	ldr.w	r3, [r5, #296]	@ 0x128
 800f760:	4622      	mov	r2, r4
 800f762:	f000 fe8d 	bl	8010480 <GetFCntDown>
 800f766:	4603      	mov	r3, r0
 800f768:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f76c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f770:	2b00      	cmp	r3, #0
 800f772:	d035      	beq.n	800f7e0 <ProcessRadioRxDone+0x628>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800f774:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f778:	2b07      	cmp	r3, #7
 800f77a:	d119      	bne.n	800f7b0 <ProcessRadioRxDone+0x5f8>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800f77c:	4b99      	ldr	r3, [pc, #612]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f77e:	2208      	movs	r2, #8
 800f780:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 800f784:	4b98      	ldr	r3, [pc, #608]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f786:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d11d      	bne.n	800f7ca <ProcessRadioRxDone+0x612>
 800f78e:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800f792:	f023 031f 	bic.w	r3, r3, #31
 800f796:	b2db      	uxtb	r3, r3
 800f798:	2ba0      	cmp	r3, #160	@ 0xa0
 800f79a:	d116      	bne.n	800f7ca <ProcessRadioRxDone+0x612>
 800f79c:	4b92      	ldr	r3, [pc, #584]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f79e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f7a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f7a2:	429a      	cmp	r2, r3
 800f7a4:	d111      	bne.n	800f7ca <ProcessRadioRxDone+0x612>
                    {
                        Nvm.MacGroup1.SrvAckRequested = true;
 800f7a6:	4b90      	ldr	r3, [pc, #576]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f7a8:	2201      	movs	r2, #1
 800f7aa:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800f7ae:	e00c      	b.n	800f7ca <ProcessRadioRxDone+0x612>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800f7b0:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f7b4:	2b08      	cmp	r3, #8
 800f7b6:	d104      	bne.n	800f7c2 <ProcessRadioRxDone+0x60a>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800f7b8:	4b8a      	ldr	r3, [pc, #552]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f7ba:	220a      	movs	r2, #10
 800f7bc:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 800f7c0:	e003      	b.n	800f7ca <ProcessRadioRxDone+0x612>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f7c2:	4b88      	ldr	r3, [pc, #544]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f7c4:	2201      	movs	r2, #1
 800f7c6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f7ca:	693b      	ldr	r3, [r7, #16]
 800f7cc:	4a85      	ldr	r2, [pc, #532]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f7ce:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f7d2:	693b      	ldr	r3, [r7, #16]
 800f7d4:	4a83      	ldr	r2, [pc, #524]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f7d6:	f8c2 3460 	str.w	r3, [r2, #1120]	@ 0x460
                PrepareRxDoneAbort( );
 800f7da:	f7ff fcc7 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f7de:	e18f      	b.n	800fb00 <ProcessRadioRxDone+0x948>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800f7e0:	7bfa      	ldrb	r2, [r7, #15]
 800f7e2:	6939      	ldr	r1, [r7, #16]
 800f7e4:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f7e8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f7ec:	9300      	str	r3, [sp, #0]
 800f7ee:	460b      	mov	r3, r1
 800f7f0:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800f7f4:	f007 fb16 	bl	8016e24 <LoRaMacCryptoUnsecureMessage>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f7fe:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f802:	2b00      	cmp	r3, #0
 800f804:	d00f      	beq.n	800f826 <ProcessRadioRxDone+0x66e>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800f806:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f80a:	2b02      	cmp	r3, #2
 800f80c:	d104      	bne.n	800f818 <ProcessRadioRxDone+0x660>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800f80e:	4b75      	ldr	r3, [pc, #468]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f810:	220b      	movs	r2, #11
 800f812:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 800f816:	e003      	b.n	800f820 <ProcessRadioRxDone+0x668>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800f818:	4b72      	ldr	r3, [pc, #456]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f81a:	220c      	movs	r2, #12
 800f81c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                }
                PrepareRxDoneAbort( );
 800f820:	f7ff fca4 	bl	800f16c <PrepareRxDoneAbort>
                return;
 800f824:	e16c      	b.n	800fb00 <ProcessRadioRxDone+0x948>
                PrepareRxDoneAbort( );
                return;
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f826:	4b6f      	ldr	r3, [pc, #444]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f828:	2200      	movs	r2, #0
 800f82a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            MacCtx.McpsIndication.Multicast = multicast;
 800f82e:	4a6d      	ldr	r2, [pc, #436]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f830:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f834:	f882 341a 	strb.w	r3, [r2, #1050]	@ 0x41a
            MacCtx.McpsIndication.Buffer = NULL;
 800f838:	4b6a      	ldr	r3, [pc, #424]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f83a:	2200      	movs	r2, #0
 800f83c:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.BufferSize = 0;
 800f840:	4b68      	ldr	r3, [pc, #416]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f842:	2200      	movs	r2, #0
 800f844:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f848:	693b      	ldr	r3, [r7, #16]
 800f84a:	4a66      	ldr	r2, [pc, #408]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f84c:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	4a64      	ldr	r2, [pc, #400]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f854:	f8c2 3460 	str.w	r3, [r2, #1120]	@ 0x460
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f858:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f85c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f860:	b2db      	uxtb	r3, r3
 800f862:	2b00      	cmp	r3, #0
 800f864:	bf14      	ite	ne
 800f866:	2301      	movne	r3, #1
 800f868:	2300      	moveq	r3, #0
 800f86a:	b2da      	uxtb	r2, r3
 800f86c:	4b5d      	ldr	r3, [pc, #372]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f86e:	f883 2426 	strb.w	r2, [r3, #1062]	@ 0x426

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f872:	4b5c      	ldr	r3, [pc, #368]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f874:	2200      	movs	r2, #0
 800f876:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f87a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f87e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f882:	b2db      	uxtb	r3, r3
 800f884:	2b00      	cmp	r3, #0
 800f886:	bf14      	ite	ne
 800f888:	2301      	movne	r3, #1
 800f88a:	2300      	moveq	r3, #0
 800f88c:	b2da      	uxtb	r2, r3
 800f88e:	4b55      	ldr	r3, [pc, #340]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f890:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f894:	4b53      	ldr	r3, [pc, #332]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f896:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d004      	beq.n	800f8a8 <ProcessRadioRxDone+0x6f0>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f89e:	4b51      	ldr	r3, [pc, #324]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f8a0:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f8a4:	2b01      	cmp	r3, #1
 800f8a6:	d102      	bne.n	800f8ae <ProcessRadioRxDone+0x6f6>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800f8a8:	4b4f      	ldr	r3, [pc, #316]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	629a      	str	r2, [r3, #40]	@ 0x28
                Nvm.MacGroup2.DownlinkReceived = true;
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800f8ae:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f8b2:	2b01      	cmp	r3, #1
 800f8b4:	d104      	bne.n	800f8c0 <ProcessRadioRxDone+0x708>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800f8b6:	4b4b      	ldr	r3, [pc, #300]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f8b8:	2202      	movs	r2, #2
 800f8ba:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800f8be:	e01f      	b.n	800f900 <ProcessRadioRxDone+0x748>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800f8c0:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800f8c4:	f023 031f 	bic.w	r3, r3, #31
 800f8c8:	b2db      	uxtb	r3, r3
 800f8ca:	2ba0      	cmp	r3, #160	@ 0xa0
 800f8cc:	d110      	bne.n	800f8f0 <ProcessRadioRxDone+0x738>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800f8ce:	4b46      	ldr	r3, [pc, #280]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f8d0:	2201      	movs	r2, #1
 800f8d2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800f8d6:	4b44      	ldr	r3, [pc, #272]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f8d8:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d102      	bne.n	800f8e6 <ProcessRadioRxDone+0x72e>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800f8e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f8e2:	4a41      	ldr	r2, [pc, #260]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f8e4:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f8e6:	4b3f      	ldr	r3, [pc, #252]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f8e8:	2201      	movs	r2, #1
 800f8ea:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800f8ee:	e007      	b.n	800f900 <ProcessRadioRxDone+0x748>
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800f8f0:	4b3d      	ldr	r3, [pc, #244]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f8f8:	4b3a      	ldr	r3, [pc, #232]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
//            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
//                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) )
            if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
 800f900:	4b39      	ldr	r3, [pc, #228]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f902:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800f906:	2b00      	cmp	r3, #0
 800f908:	d106      	bne.n	800f918 <ProcessRadioRxDone+0x760>
 800f90a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f90e:	f003 0310 	and.w	r3, r3, #16
 800f912:	b2db      	uxtb	r3, r3
 800f914:	2b00      	cmp	r3, #0
 800f916:	d008      	beq.n	800f92a <ProcessRadioRxDone+0x772>
 800f918:	4b33      	ldr	r3, [pc, #204]	@ (800f9e8 <ProcessRadioRxDone+0x830>)
 800f91a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d103      	bne.n	800f92a <ProcessRadioRxDone+0x772>
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800f922:	4b30      	ldr	r3, [pc, #192]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f924:	2201      	movs	r2, #1
 800f926:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800f92a:	4b2e      	ldr	r3, [pc, #184]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f92c:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f930:	4a2c      	ldr	r2, [pc, #176]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f932:	f892 2434 	ldrb.w	r2, [r2, #1076]	@ 0x434
 800f936:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800f93a:	4618      	mov	r0, r3
 800f93c:	f001 ff02 	bl	8011744 <RemoveMacCommands>

            switch( fType )
 800f940:	7bbb      	ldrb	r3, [r7, #14]
 800f942:	2b03      	cmp	r3, #3
 800f944:	d878      	bhi.n	800fa38 <ProcessRadioRxDone+0x880>
 800f946:	a201      	add	r2, pc, #4	@ (adr r2, 800f94c <ProcessRadioRxDone+0x794>)
 800f948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f94c:	0800f95d 	.word	0x0800f95d
 800f950:	0800f9ad 	.word	0x0800f9ad
 800f954:	0800f9ed 	.word	0x0800f9ed
 800f958:	0800fa13 	.word	0x0800fa13
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f95c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f960:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f964:	b2db      	uxtb	r3, r3
 800f966:	461c      	mov	r4, r3
 800f968:	4b1e      	ldr	r3, [pc, #120]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f96a:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f96e:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f972:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f976:	f102 0010 	add.w	r0, r2, #16
 800f97a:	9300      	str	r3, [sp, #0]
 800f97c:	460b      	mov	r3, r1
 800f97e:	4622      	mov	r2, r4
 800f980:	2100      	movs	r1, #0
 800f982:	f000 fef7 	bl	8010774 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f986:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f98a:	4b16      	ldr	r3, [pc, #88]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f98c:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f990:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f992:	4a14      	ldr	r2, [pc, #80]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f994:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f998:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f99c:	4b11      	ldr	r3, [pc, #68]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f99e:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
                    MacCtx.McpsIndication.RxData = true;
 800f9a2:	4b10      	ldr	r3, [pc, #64]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f9a4:	2201      	movs	r2, #1
 800f9a6:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                    break;
 800f9aa:	e04c      	b.n	800fa46 <ProcessRadioRxDone+0x88e>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f9ac:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f9b0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f9b4:	b2db      	uxtb	r3, r3
 800f9b6:	461c      	mov	r4, r3
 800f9b8:	4b0a      	ldr	r3, [pc, #40]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f9ba:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f9be:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f9c2:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f9c6:	f102 0010 	add.w	r0, r2, #16
 800f9ca:	9300      	str	r3, [sp, #0]
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	4622      	mov	r2, r4
 800f9d0:	2100      	movs	r1, #0
 800f9d2:	f000 fecf 	bl	8010774 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f9d6:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f9da:	4b02      	ldr	r3, [pc, #8]	@ (800f9e4 <ProcessRadioRxDone+0x82c>)
 800f9dc:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    break;
 800f9e0:	e031      	b.n	800fa46 <ProcessRadioRxDone+0x88e>
 800f9e2:	bf00      	nop
 800f9e4:	20000768 	.word	0x20000768
 800f9e8:	20000c70 	.word	0x20000c70
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800f9ec:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800f9ee:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f9f2:	4b45      	ldr	r3, [pc, #276]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800f9f4:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f9f8:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f9fc:	9300      	str	r3, [sp, #0]
 800f9fe:	460b      	mov	r3, r1
 800fa00:	2100      	movs	r1, #0
 800fa02:	f000 feb7 	bl	8010774 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fa06:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fa0a:	4b3f      	ldr	r3, [pc, #252]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa0c:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    break;
 800fa10:	e019      	b.n	800fa46 <ProcessRadioRxDone+0x88e>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fa12:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fa16:	4b3c      	ldr	r3, [pc, #240]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa18:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800fa1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa1e:	4a3a      	ldr	r2, [pc, #232]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa20:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800fa24:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fa28:	4b37      	ldr	r3, [pc, #220]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa2a:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
                    MacCtx.McpsIndication.RxData = true;
 800fa2e:	4b36      	ldr	r3, [pc, #216]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa30:	2201      	movs	r2, #1
 800fa32:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                    break;
 800fa36:	e006      	b.n	800fa46 <ProcessRadioRxDone+0x88e>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fa38:	4b33      	ldr	r3, [pc, #204]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                    PrepareRxDoneAbort( );
 800fa40:	f7ff fb94 	bl	800f16c <PrepareRxDoneAbort>
                    break;
 800fa44:	bf00      	nop
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800fa46:	4a30      	ldr	r2, [pc, #192]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa48:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fa4c:	f043 0302 	orr.w	r3, r3, #2
 800fa50:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481

            break;
 800fa54:	e035      	b.n	800fac2 <ProcessRadioRxDone+0x90a>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800fa56:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fa5a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800fa5e:	18d1      	adds	r1, r2, r3
 800fa60:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fa64:	b29b      	uxth	r3, r3
 800fa66:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800fa6a:	1ad3      	subs	r3, r2, r3
 800fa6c:	b29b      	uxth	r3, r3
 800fa6e:	461a      	mov	r2, r3
 800fa70:	4826      	ldr	r0, [pc, #152]	@ (800fb0c <ProcessRadioRxDone+0x954>)
 800fa72:	f00b fd86 	bl	801b582 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800fa76:	4b24      	ldr	r3, [pc, #144]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa78:	2203      	movs	r2, #3
 800fa7a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fa7e:	4b22      	ldr	r3, [pc, #136]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa80:	2200      	movs	r2, #0
 800fa82:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800fa86:	4b20      	ldr	r3, [pc, #128]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa88:	4a20      	ldr	r2, [pc, #128]	@ (800fb0c <ProcessRadioRxDone+0x954>)
 800fa8a:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800fa8e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fa92:	b2da      	uxtb	r2, r3
 800fa94:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fa98:	1ad3      	subs	r3, r2, r3
 800fa9a:	b2da      	uxtb	r2, r3
 800fa9c:	4b1a      	ldr	r3, [pc, #104]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fa9e:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800faa2:	4a19      	ldr	r2, [pc, #100]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800faa4:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800faa8:	f043 0302 	orr.w	r3, r3, #2
 800faac:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            break;
 800fab0:	e007      	b.n	800fac2 <ProcessRadioRxDone+0x90a>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fab2:	4b15      	ldr	r3, [pc, #84]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fab4:	2201      	movs	r2, #1
 800fab6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            PrepareRxDoneAbort( );
 800faba:	f7ff fb57 	bl	800f16c <PrepareRxDoneAbort>
            break;
 800fabe:	e000      	b.n	800fac2 <ProcessRadioRxDone+0x90a>
            break;
 800fac0:	bf00      	nop
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800fac2:	4b11      	ldr	r3, [pc, #68]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800fac4:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d008      	beq.n	800fade <ProcessRadioRxDone+0x926>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800facc:	4b0e      	ldr	r3, [pc, #56]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800face:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d00b      	beq.n	800faee <ProcessRadioRxDone+0x936>
        {
            OnAckTimeoutTimerEvent( NULL );
 800fad6:	2000      	movs	r0, #0
 800fad8:	f000 fcaa 	bl	8010430 <OnAckTimeoutTimerEvent>
 800fadc:	e007      	b.n	800faee <ProcessRadioRxDone+0x936>
        }
    }
    else
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800fade:	4b0c      	ldr	r3, [pc, #48]	@ (800fb10 <ProcessRadioRxDone+0x958>)
 800fae0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fae4:	2b02      	cmp	r3, #2
 800fae6:	d102      	bne.n	800faee <ProcessRadioRxDone+0x936>
        {
            OnAckTimeoutTimerEvent( NULL );
 800fae8:	2000      	movs	r0, #0
 800faea:	f000 fca1 	bl	8010430 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800faee:	4a06      	ldr	r2, [pc, #24]	@ (800fb08 <ProcessRadioRxDone+0x950>)
 800faf0:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800faf4:	f043 0310 	orr.w	r3, r3, #16
 800faf8:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800fafc:	f7ff fa6c 	bl	800efd8 <UpdateRxSlotIdleState>
}
 800fb00:	3798      	adds	r7, #152	@ 0x98
 800fb02:	46bd      	mov	sp, r7
 800fb04:	bdb0      	pop	{r4, r5, r7, pc}
 800fb06:	bf00      	nop
 800fb08:	20000768 	.word	0x20000768
 800fb0c:	200009a0 	.word	0x200009a0
 800fb10:	20000c70 	.word	0x20000c70

0800fb14 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fb18:	4b11      	ldr	r3, [pc, #68]	@ (800fb60 <ProcessRadioTxTimeout+0x4c>)
 800fb1a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fb1e:	2b02      	cmp	r3, #2
 800fb20:	d002      	beq.n	800fb28 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800fb22:	4b10      	ldr	r3, [pc, #64]	@ (800fb64 <ProcessRadioTxTimeout+0x50>)
 800fb24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb26:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800fb28:	f7ff fa56 	bl	800efd8 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800fb2c:	4b0e      	ldr	r3, [pc, #56]	@ (800fb68 <ProcessRadioTxTimeout+0x54>)
 800fb2e:	2202      	movs	r2, #2
 800fb30:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800fb34:	2002      	movs	r0, #2
 800fb36:	f006 fabf 	bl	80160b8 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800fb3a:	4b0b      	ldr	r3, [pc, #44]	@ (800fb68 <ProcessRadioTxTimeout+0x54>)
 800fb3c:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d003      	beq.n	800fb4c <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
 800fb44:	4b08      	ldr	r3, [pc, #32]	@ (800fb68 <ProcessRadioTxTimeout+0x54>)
 800fb46:	2201      	movs	r2, #1
 800fb48:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800fb4c:	4a06      	ldr	r2, [pc, #24]	@ (800fb68 <ProcessRadioTxTimeout+0x54>)
 800fb4e:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fb52:	f043 0310 	orr.w	r3, r3, #16
 800fb56:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
}
 800fb5a:	bf00      	nop
 800fb5c:	bd80      	pop	{r7, pc}
 800fb5e:	bf00      	nop
 800fb60:	20000c70 	.word	0x20000c70
 800fb64:	080207d0 	.word	0x080207d0
 800fb68:	20000768 	.word	0x20000768

0800fb6c <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b084      	sub	sp, #16
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	4603      	mov	r3, r0
 800fb74:	460a      	mov	r2, r1
 800fb76:	71fb      	strb	r3, [r7, #7]
 800fb78:	4613      	mov	r3, r2
 800fb7a:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fb80:	4b40      	ldr	r3, [pc, #256]	@ (800fc84 <HandleRadioRxErrorTimeout+0x118>)
 800fb82:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fb86:	2b02      	cmp	r3, #2
 800fb88:	d002      	beq.n	800fb90 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800fb8a:	4b3f      	ldr	r3, [pc, #252]	@ (800fc88 <HandleRadioRxErrorTimeout+0x11c>)
 800fb8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb8e:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800fb90:	f005 fad2 	bl	8015138 <LoRaMacClassBIsBeaconExpected>
 800fb94:	4603      	mov	r3, r0
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d007      	beq.n	800fbaa <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800fb9a:	2002      	movs	r0, #2
 800fb9c:	f004 fc7e 	bl	801449c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800fba0:	2000      	movs	r0, #0
 800fba2:	f004 fce7 	bl	8014574 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800fba6:	2301      	movs	r3, #1
 800fba8:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800fbaa:	4b36      	ldr	r3, [pc, #216]	@ (800fc84 <HandleRadioRxErrorTimeout+0x118>)
 800fbac:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fbb0:	2b01      	cmp	r3, #1
 800fbb2:	d119      	bne.n	800fbe8 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800fbb4:	f005 fad8 	bl	8015168 <LoRaMacClassBIsPingExpected>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d007      	beq.n	800fbce <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fbbe:	2000      	movs	r0, #0
 800fbc0:	f004 fca2 	bl	8014508 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800fbc4:	2000      	movs	r0, #0
 800fbc6:	f004 fee7 	bl	8014998 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800fbca:	2301      	movs	r3, #1
 800fbcc:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800fbce:	f005 fadb 	bl	8015188 <LoRaMacClassBIsMulticastExpected>
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d007      	beq.n	800fbe8 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fbd8:	2000      	movs	r0, #0
 800fbda:	f004 fca5 	bl	8014528 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800fbde:	2000      	movs	r0, #0
 800fbe0:	f004 ffdc 	bl	8014b9c <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800fbe4:	2301      	movs	r3, #1
 800fbe6:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800fbe8:	7bfb      	ldrb	r3, [r7, #15]
 800fbea:	f083 0301 	eor.w	r3, r3, #1
 800fbee:	b2db      	uxtb	r3, r3
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d040      	beq.n	800fc76 <HandleRadioRxErrorTimeout+0x10a>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800fbf4:	4b25      	ldr	r3, [pc, #148]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fbf6:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d122      	bne.n	800fc44 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800fbfe:	4b23      	ldr	r3, [pc, #140]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fc00:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d003      	beq.n	800fc10 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800fc08:	4a20      	ldr	r2, [pc, #128]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fc0a:	79fb      	ldrb	r3, [r7, #7]
 800fc0c:	f882 3435 	strb.w	r3, [r2, #1077]	@ 0x435
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800fc10:	79fb      	ldrb	r3, [r7, #7]
 800fc12:	4618      	mov	r0, r3
 800fc14:	f006 fa50 	bl	80160b8 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800fc18:	4b1a      	ldr	r3, [pc, #104]	@ (800fc84 <HandleRadioRxErrorTimeout+0x118>)
 800fc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f00f fa13 	bl	801f048 <UTIL_TIMER_GetElapsedTime>
 800fc22:	4602      	mov	r2, r0
 800fc24:	4b19      	ldr	r3, [pc, #100]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fc26:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800fc2a:	429a      	cmp	r2, r3
 800fc2c:	d323      	bcc.n	800fc76 <HandleRadioRxErrorTimeout+0x10a>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800fc2e:	4818      	ldr	r0, [pc, #96]	@ (800fc90 <HandleRadioRxErrorTimeout+0x124>)
 800fc30:	f00f f8de 	bl	801edf0 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800fc34:	4a15      	ldr	r2, [pc, #84]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fc36:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fc3a:	f043 0310 	orr.w	r3, r3, #16
 800fc3e:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 800fc42:	e018      	b.n	800fc76 <HandleRadioRxErrorTimeout+0x10a>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800fc44:	4b11      	ldr	r3, [pc, #68]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fc46:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d003      	beq.n	800fc56 <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800fc4e:	4a0f      	ldr	r2, [pc, #60]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fc50:	79bb      	ldrb	r3, [r7, #6]
 800fc52:	f882 3435 	strb.w	r3, [r2, #1077]	@ 0x435
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800fc56:	79bb      	ldrb	r3, [r7, #6]
 800fc58:	4618      	mov	r0, r3
 800fc5a:	f006 fa2d 	bl	80160b8 <LoRaMacConfirmQueueSetStatusCmn>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fc5e:	4b09      	ldr	r3, [pc, #36]	@ (800fc84 <HandleRadioRxErrorTimeout+0x118>)
 800fc60:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fc64:	2b02      	cmp	r3, #2
 800fc66:	d006      	beq.n	800fc76 <HandleRadioRxErrorTimeout+0x10a>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800fc68:	4a08      	ldr	r2, [pc, #32]	@ (800fc8c <HandleRadioRxErrorTimeout+0x120>)
 800fc6a:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fc6e:	f043 0310 	orr.w	r3, r3, #16
 800fc72:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            MacCtx.MacFlags.Bits.MacDone = 1;
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800fc76:	f7ff f9af 	bl	800efd8 <UpdateRxSlotIdleState>
}
 800fc7a:	bf00      	nop
 800fc7c:	3710      	adds	r7, #16
 800fc7e:	46bd      	mov	sp, r7
 800fc80:	bd80      	pop	{r7, pc}
 800fc82:	bf00      	nop
 800fc84:	20000c70 	.word	0x20000c70
 800fc88:	080207d0 	.word	0x080207d0
 800fc8c:	20000768 	.word	0x20000768
 800fc90:	20000b00 	.word	0x20000b00

0800fc94 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800fc98:	2106      	movs	r1, #6
 800fc9a:	2005      	movs	r0, #5
 800fc9c:	f7ff ff66 	bl	800fb6c <HandleRadioRxErrorTimeout>
}
 800fca0:	bf00      	nop
 800fca2:	bd80      	pop	{r7, pc}

0800fca4 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800fca4:	b580      	push	{r7, lr}
 800fca6:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800fca8:	2104      	movs	r1, #4
 800fcaa:	2003      	movs	r0, #3
 800fcac:	f7ff ff5e 	bl	800fb6c <HandleRadioRxErrorTimeout>
}
 800fcb0:	bf00      	nop
 800fcb2:	bd80      	pop	{r7, pc}

0800fcb4 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800fcb4:	b580      	push	{r7, lr}
 800fcb6:	b084      	sub	sp, #16
 800fcb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fcba:	f3ef 8310 	mrs	r3, PRIMASK
 800fcbe:	607b      	str	r3, [r7, #4]
  return(result);
 800fcc0:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800fcc2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800fcc4:	b672      	cpsid	i
}
 800fcc6:	bf00      	nop
    events = LoRaMacRadioEvents;
 800fcc8:	4b1d      	ldr	r3, [pc, #116]	@ (800fd40 <LoRaMacHandleIrqEvents+0x8c>)
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800fcce:	4b1c      	ldr	r3, [pc, #112]	@ (800fd40 <LoRaMacHandleIrqEvents+0x8c>)
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	601a      	str	r2, [r3, #0]
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fcd8:	68bb      	ldr	r3, [r7, #8]
 800fcda:	f383 8810 	msr	PRIMASK, r3
}
 800fcde:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800fce0:	683b      	ldr	r3, [r7, #0]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d027      	beq.n	800fd36 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800fce6:	783b      	ldrb	r3, [r7, #0]
 800fce8:	f003 0310 	and.w	r3, r3, #16
 800fcec:	b2db      	uxtb	r3, r3
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d001      	beq.n	800fcf6 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800fcf2:	f7ff f989 	bl	800f008 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800fcf6:	783b      	ldrb	r3, [r7, #0]
 800fcf8:	f003 0308 	and.w	r3, r3, #8
 800fcfc:	b2db      	uxtb	r3, r3
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d001      	beq.n	800fd06 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800fd02:	f7ff fa59 	bl	800f1b8 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800fd06:	783b      	ldrb	r3, [r7, #0]
 800fd08:	f003 0304 	and.w	r3, r3, #4
 800fd0c:	b2db      	uxtb	r3, r3
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d001      	beq.n	800fd16 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800fd12:	f7ff feff 	bl	800fb14 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800fd16:	783b      	ldrb	r3, [r7, #0]
 800fd18:	f003 0302 	and.w	r3, r3, #2
 800fd1c:	b2db      	uxtb	r3, r3
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d001      	beq.n	800fd26 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800fd22:	f7ff ffb7 	bl	800fc94 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800fd26:	783b      	ldrb	r3, [r7, #0]
 800fd28:	f003 0301 	and.w	r3, r3, #1
 800fd2c:	b2db      	uxtb	r3, r3
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d001      	beq.n	800fd36 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800fd32:	f7ff ffb7 	bl	800fca4 <ProcessRadioRxTimeout>
        }
    }
}
 800fd36:	bf00      	nop
 800fd38:	3710      	adds	r7, #16
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd80      	pop	{r7, pc}
 800fd3e:	bf00      	nop
 800fd40:	200013e8 	.word	0x200013e8

0800fd44 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800fd44:	b480      	push	{r7}
 800fd46:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800fd48:	4b0b      	ldr	r3, [pc, #44]	@ (800fd78 <LoRaMacIsBusy+0x34>)
 800fd4a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fd4e:	2b01      	cmp	r3, #1
 800fd50:	d101      	bne.n	800fd56 <LoRaMacIsBusy+0x12>
    {
        return false;
 800fd52:	2300      	movs	r3, #0
 800fd54:	e00c      	b.n	800fd70 <LoRaMacIsBusy+0x2c>
    {
        return true;
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fd56:	4b08      	ldr	r3, [pc, #32]	@ (800fd78 <LoRaMacIsBusy+0x34>)
 800fd58:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d106      	bne.n	800fd6e <LoRaMacIsBusy+0x2a>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800fd60:	4b05      	ldr	r3, [pc, #20]	@ (800fd78 <LoRaMacIsBusy+0x34>)
 800fd62:	f893 3482 	ldrb.w	r3, [r3, #1154]	@ 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fd66:	2b01      	cmp	r3, #1
 800fd68:	d101      	bne.n	800fd6e <LoRaMacIsBusy+0x2a>
    {
        return false;
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	e000      	b.n	800fd70 <LoRaMacIsBusy+0x2c>
    }
    return true;
 800fd6e:	2301      	movs	r3, #1
}
 800fd70:	4618      	mov	r0, r3
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bc80      	pop	{r7}
 800fd76:	4770      	bx	lr
 800fd78:	20000768 	.word	0x20000768

0800fd7c <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800fd80:	4b05      	ldr	r3, [pc, #20]	@ (800fd98 <LoRaMacIsStopped+0x1c>)
 800fd82:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fd86:	2b01      	cmp	r3, #1
 800fd88:	d101      	bne.n	800fd8e <LoRaMacIsStopped+0x12>
    {
        return true;
 800fd8a:	2301      	movs	r3, #1
 800fd8c:	e000      	b.n	800fd90 <LoRaMacIsStopped+0x14>
    }
    return false;
 800fd8e:	2300      	movs	r3, #0
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	46bd      	mov	sp, r7
 800fd94:	bc80      	pop	{r7}
 800fd96:	4770      	bx	lr
 800fd98:	20000768 	.word	0x20000768

0800fd9c <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800fd9c:	b480      	push	{r7}
 800fd9e:	b083      	sub	sp, #12
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	4603      	mov	r3, r0
 800fda4:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800fda6:	4a04      	ldr	r2, [pc, #16]	@ (800fdb8 <LoRaMacEnableRequests+0x1c>)
 800fda8:	79fb      	ldrb	r3, [r7, #7]
 800fdaa:	f882 3482 	strb.w	r3, [r2, #1154]	@ 0x482
}
 800fdae:	bf00      	nop
 800fdb0:	370c      	adds	r7, #12
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	bc80      	pop	{r7}
 800fdb6:	4770      	bx	lr
 800fdb8:	20000768 	.word	0x20000768

0800fdbc <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b082      	sub	sp, #8
 800fdc0:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800fdc2:	4b2c      	ldr	r3, [pc, #176]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fdc4:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fdc8:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800fdca:	4b2a      	ldr	r3, [pc, #168]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fdcc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d14a      	bne.n	800fe6a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800fdd4:	4b27      	ldr	r3, [pc, #156]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fdd6:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fdda:	f003 0301 	and.w	r3, r3, #1
 800fdde:	b2db      	uxtb	r3, r3
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d006      	beq.n	800fdf2 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800fde4:	4a23      	ldr	r2, [pc, #140]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fde6:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fdea:	f023 0301 	bic.w	r3, r3, #1
 800fdee:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800fdf2:	4b20      	ldr	r3, [pc, #128]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fdf4:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fdf8:	f003 0304 	and.w	r3, r3, #4
 800fdfc:	b2db      	uxtb	r3, r3
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d006      	beq.n	800fe10 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800fe02:	4a1c      	ldr	r2, [pc, #112]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fe04:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fe08:	f023 0304 	bic.w	r3, r3, #4
 800fe0c:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800fe10:	2001      	movs	r0, #1
 800fe12:	f7ff ffc3 	bl	800fd9c <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800fe16:	793b      	ldrb	r3, [r7, #4]
 800fe18:	f003 0301 	and.w	r3, r3, #1
 800fe1c:	b2db      	uxtb	r3, r3
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d005      	beq.n	800fe2e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800fe22:	4b14      	ldr	r3, [pc, #80]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fe24:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	4813      	ldr	r0, [pc, #76]	@ (800fe78 <LoRaMacHandleRequestEvents+0xbc>)
 800fe2c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800fe2e:	793b      	ldrb	r3, [r7, #4]
 800fe30:	f003 0304 	and.w	r3, r3, #4
 800fe34:	b2db      	uxtb	r3, r3
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d00e      	beq.n	800fe58 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800fe3a:	4810      	ldr	r0, [pc, #64]	@ (800fe7c <LoRaMacHandleRequestEvents+0xc0>)
 800fe3c:	f006 f98a 	bl	8016154 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800fe40:	f006 f9da 	bl	80161f8 <LoRaMacConfirmQueueGetCnt>
 800fe44:	4603      	mov	r3, r0
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d006      	beq.n	800fe58 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800fe4a:	4a0a      	ldr	r2, [pc, #40]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fe4c:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fe50:	f043 0304 	orr.w	r3, r3, #4
 800fe54:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800fe58:	f005 fa2a 	bl	80152b0 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800fe5c:	4a05      	ldr	r2, [pc, #20]	@ (800fe74 <LoRaMacHandleRequestEvents+0xb8>)
 800fe5e:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fe62:	f023 0310 	bic.w	r3, r3, #16
 800fe66:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
}
 800fe6a:	bf00      	nop
 800fe6c:	3708      	adds	r7, #8
 800fe6e:	46bd      	mov	sp, r7
 800fe70:	bd80      	pop	{r7, pc}
 800fe72:	bf00      	nop
 800fe74:	20000768 	.word	0x20000768
 800fe78:	20000b9c 	.word	0x20000b9c
 800fe7c:	20000bb0 	.word	0x20000bb0

0800fe80 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800fe80:	b580      	push	{r7, lr}
 800fe82:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800fe84:	4b16      	ldr	r3, [pc, #88]	@ (800fee0 <LoRaMacHandleIndicationEvents+0x60>)
 800fe86:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fe8a:	f003 0308 	and.w	r3, r3, #8
 800fe8e:	b2db      	uxtb	r3, r3
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d00d      	beq.n	800feb0 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800fe94:	4a12      	ldr	r2, [pc, #72]	@ (800fee0 <LoRaMacHandleIndicationEvents+0x60>)
 800fe96:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fe9a:	f023 0308 	bic.w	r3, r3, #8
 800fe9e:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800fea2:	4b0f      	ldr	r3, [pc, #60]	@ (800fee0 <LoRaMacHandleIndicationEvents+0x60>)
 800fea4:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fea8:	68db      	ldr	r3, [r3, #12]
 800feaa:	490e      	ldr	r1, [pc, #56]	@ (800fee4 <LoRaMacHandleIndicationEvents+0x64>)
 800feac:	480e      	ldr	r0, [pc, #56]	@ (800fee8 <LoRaMacHandleIndicationEvents+0x68>)
 800feae:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800feb0:	4b0b      	ldr	r3, [pc, #44]	@ (800fee0 <LoRaMacHandleIndicationEvents+0x60>)
 800feb2:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800feb6:	f003 0302 	and.w	r3, r3, #2
 800feba:	b2db      	uxtb	r3, r3
 800febc:	2b00      	cmp	r3, #0
 800febe:	d00d      	beq.n	800fedc <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800fec0:	4a07      	ldr	r2, [pc, #28]	@ (800fee0 <LoRaMacHandleIndicationEvents+0x60>)
 800fec2:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fec6:	f023 0302 	bic.w	r3, r3, #2
 800feca:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800fece:	4b04      	ldr	r3, [pc, #16]	@ (800fee0 <LoRaMacHandleIndicationEvents+0x60>)
 800fed0:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fed4:	685b      	ldr	r3, [r3, #4]
 800fed6:	4903      	ldr	r1, [pc, #12]	@ (800fee4 <LoRaMacHandleIndicationEvents+0x64>)
 800fed8:	4804      	ldr	r0, [pc, #16]	@ (800feec <LoRaMacHandleIndicationEvents+0x6c>)
 800feda:	4798      	blx	r3
    }
}
 800fedc:	bf00      	nop
 800fede:	bd80      	pop	{r7, pc}
 800fee0:	20000768 	.word	0x20000768
 800fee4:	20000be4 	.word	0x20000be4
 800fee8:	20000bc4 	.word	0x20000bc4
 800feec:	20000b80 	.word	0x20000b80

0800fef0 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b082      	sub	sp, #8
 800fef4:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800fef6:	4b32      	ldr	r3, [pc, #200]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800fef8:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fefc:	f003 0301 	and.w	r3, r3, #1
 800ff00:	b2db      	uxtb	r3, r3
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d058      	beq.n	800ffb8 <LoRaMacHandleMcpsRequest+0xc8>
    {
        bool stopRetransmission = false;
 800ff06:	2300      	movs	r3, #0
 800ff08:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800ff0a:	2300      	movs	r3, #0
 800ff0c:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ff0e:	4b2c      	ldr	r3, [pc, #176]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ff10:	f893 3434 	ldrb.w	r3, [r3, #1076]	@ 0x434
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d004      	beq.n	800ff22 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800ff18:	4b29      	ldr	r3, [pc, #164]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ff1a:	f893 3434 	ldrb.w	r3, [r3, #1076]	@ 0x434
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ff1e:	2b03      	cmp	r3, #3
 800ff20:	d104      	bne.n	800ff2c <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800ff22:	f002 f83b 	bl	8011f9c <CheckRetransUnconfirmedUplink>
 800ff26:	4603      	mov	r3, r0
 800ff28:	71fb      	strb	r3, [r7, #7]
 800ff2a:	e020      	b.n	800ff6e <LoRaMacHandleMcpsRequest+0x7e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800ff2c:	4b24      	ldr	r3, [pc, #144]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ff2e:	f893 3434 	ldrb.w	r3, [r3, #1076]	@ 0x434
 800ff32:	2b01      	cmp	r3, #1
 800ff34:	d11b      	bne.n	800ff6e <LoRaMacHandleMcpsRequest+0x7e>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( MacCtx.AckTimeoutRetry == true )
 800ff36:	4b22      	ldr	r3, [pc, #136]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ff38:	f893 340f 	ldrb.w	r3, [r3, #1039]	@ 0x40f
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d014      	beq.n	800ff6a <LoRaMacHandleMcpsRequest+0x7a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800ff40:	f002 f858 	bl	8011ff4 <CheckRetransConfirmedUplink>
 800ff44:	4603      	mov	r3, r0
 800ff46:	71fb      	strb	r3, [r7, #7]

                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800ff48:	4b1e      	ldr	r3, [pc, #120]	@ (800ffc4 <LoRaMacHandleMcpsRequest+0xd4>)
 800ff4a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d10d      	bne.n	800ff6e <LoRaMacHandleMcpsRequest+0x7e>
                {
                    if( stopRetransmission == false )
 800ff52:	79fb      	ldrb	r3, [r7, #7]
 800ff54:	f083 0301 	eor.w	r3, r3, #1
 800ff58:	b2db      	uxtb	r3, r3
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d002      	beq.n	800ff64 <LoRaMacHandleMcpsRequest+0x74>
                    {
                        AckTimeoutRetriesProcess( );
 800ff5e:	f002 f8db 	bl	8012118 <AckTimeoutRetriesProcess>
 800ff62:	e004      	b.n	800ff6e <LoRaMacHandleMcpsRequest+0x7e>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800ff64:	f002 f916 	bl	8012194 <AckTimeoutRetriesFinalize>
 800ff68:	e001      	b.n	800ff6e <LoRaMacHandleMcpsRequest+0x7e>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800ff6a:	2301      	movs	r3, #1
 800ff6c:	71bb      	strb	r3, [r7, #6]
                waitForRetransmission = true;
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800ff6e:	79fb      	ldrb	r3, [r7, #7]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d00d      	beq.n	800ff90 <LoRaMacHandleMcpsRequest+0xa0>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800ff74:	4814      	ldr	r0, [pc, #80]	@ (800ffc8 <LoRaMacHandleMcpsRequest+0xd8>)
 800ff76:	f00e ff3b 	bl	801edf0 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800ff7a:	4b11      	ldr	r3, [pc, #68]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ff7c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ff80:	f023 0320 	bic.w	r3, r3, #32
 800ff84:	4a0e      	ldr	r2, [pc, #56]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ff86:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 800ff8a:	f002 f855 	bl	8012038 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800ff8e:	e013      	b.n	800ffb8 <LoRaMacHandleMcpsRequest+0xc8>
        else if( waitForRetransmission == false )
 800ff90:	79bb      	ldrb	r3, [r7, #6]
 800ff92:	f083 0301 	eor.w	r3, r3, #1
 800ff96:	b2db      	uxtb	r3, r3
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d00d      	beq.n	800ffb8 <LoRaMacHandleMcpsRequest+0xc8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800ff9c:	4a08      	ldr	r2, [pc, #32]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ff9e:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800ffa2:	f023 0310 	bic.w	r3, r3, #16
 800ffa6:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            MacCtx.AckTimeoutRetry = false;
 800ffaa:	4b05      	ldr	r3, [pc, #20]	@ (800ffc0 <LoRaMacHandleMcpsRequest+0xd0>)
 800ffac:	2200      	movs	r2, #0
 800ffae:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
            OnTxDelayedTimerEvent( NULL );
 800ffb2:	2000      	movs	r0, #0
 800ffb4:	f000 f992 	bl	80102dc <OnTxDelayedTimerEvent>
}
 800ffb8:	bf00      	nop
 800ffba:	3708      	adds	r7, #8
 800ffbc:	46bd      	mov	sp, r7
 800ffbe:	bd80      	pop	{r7, pc}
 800ffc0:	20000768 	.word	0x20000768
 800ffc4:	20000c70 	.word	0x20000c70
 800ffc8:	20000ad0 	.word	0x20000ad0

0800ffcc <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ffd0:	4b1b      	ldr	r3, [pc, #108]	@ (8010040 <LoRaMacHandleMlmeRequest+0x74>)
 800ffd2:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800ffd6:	f003 0304 	and.w	r3, r3, #4
 800ffda:	b2db      	uxtb	r3, r3
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d02c      	beq.n	801003a <LoRaMacHandleMlmeRequest+0x6e>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ffe0:	2001      	movs	r0, #1
 800ffe2:	f006 f89d 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 800ffe6:	4603      	mov	r3, r0
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d012      	beq.n	8010012 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800ffec:	2001      	movs	r0, #1
 800ffee:	f006 f839 	bl	8016064 <LoRaMacConfirmQueueGetStatus>
 800fff2:	4603      	mov	r3, r0
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d103      	bne.n	8010000 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800fff8:	4b11      	ldr	r3, [pc, #68]	@ (8010040 <LoRaMacHandleMlmeRequest+0x74>)
 800fffa:	2200      	movs	r2, #0
 800fffc:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010000:	4b0f      	ldr	r3, [pc, #60]	@ (8010040 <LoRaMacHandleMlmeRequest+0x74>)
 8010002:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010006:	f023 0302 	bic.w	r3, r3, #2
 801000a:	4a0d      	ldr	r2, [pc, #52]	@ (8010040 <LoRaMacHandleMlmeRequest+0x74>)
 801000c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 8010010:	e013      	b.n	801003a <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8010012:	2006      	movs	r0, #6
 8010014:	f006 f884 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8010018:	4603      	mov	r3, r0
 801001a:	2b00      	cmp	r3, #0
 801001c:	d105      	bne.n	801002a <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 801001e:	2007      	movs	r0, #7
 8010020:	f006 f87e 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8010024:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8010026:	2b00      	cmp	r3, #0
 8010028:	d007      	beq.n	801003a <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801002a:	4b05      	ldr	r3, [pc, #20]	@ (8010040 <LoRaMacHandleMlmeRequest+0x74>)
 801002c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010030:	f023 0302 	bic.w	r3, r3, #2
 8010034:	4a02      	ldr	r2, [pc, #8]	@ (8010040 <LoRaMacHandleMlmeRequest+0x74>)
 8010036:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 801003a:	bf00      	nop
 801003c:	bd80      	pop	{r7, pc}
 801003e:	bf00      	nop
 8010040:	20000768 	.word	0x20000768

08010044 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8010044:	b580      	push	{r7, lr}
 8010046:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010048:	200c      	movs	r0, #12
 801004a:	f006 f869 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 801004e:	4603      	mov	r3, r0
 8010050:	2b00      	cmp	r3, #0
 8010052:	d019      	beq.n	8010088 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8010054:	4b0e      	ldr	r3, [pc, #56]	@ (8010090 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010056:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 801005a:	f003 0301 	and.w	r3, r3, #1
 801005e:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010060:	2b00      	cmp	r3, #0
 8010062:	d111      	bne.n	8010088 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010064:	4b0a      	ldr	r3, [pc, #40]	@ (8010090 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010066:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 801006a:	f003 0304 	and.w	r3, r3, #4
 801006e:	b2db      	uxtb	r3, r3
 8010070:	2b00      	cmp	r3, #0
 8010072:	d009      	beq.n	8010088 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010074:	4b06      	ldr	r3, [pc, #24]	@ (8010090 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010076:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801007a:	f023 0302 	bic.w	r3, r3, #2
 801007e:	4a04      	ldr	r2, [pc, #16]	@ (8010090 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010080:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 8010084:	2301      	movs	r3, #1
 8010086:	e000      	b.n	801008a <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8010088:	2300      	movs	r3, #0
}
 801008a:	4618      	mov	r0, r3
 801008c:	bd80      	pop	{r7, pc}
 801008e:	bf00      	nop
 8010090:	20000768 	.word	0x20000768

08010094 <LoRaMacCheckForRxAbort>:
    return false;
}
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 8010094:	b480      	push	{r7}
 8010096:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8010098:	4b0d      	ldr	r3, [pc, #52]	@ (80100d0 <LoRaMacCheckForRxAbort+0x3c>)
 801009a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801009e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d00f      	beq.n	80100c6 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 80100a6:	4b0a      	ldr	r3, [pc, #40]	@ (80100d0 <LoRaMacCheckForRxAbort+0x3c>)
 80100a8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80100ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80100b0:	4a07      	ldr	r2, [pc, #28]	@ (80100d0 <LoRaMacCheckForRxAbort+0x3c>)
 80100b2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80100b6:	4b06      	ldr	r3, [pc, #24]	@ (80100d0 <LoRaMacCheckForRxAbort+0x3c>)
 80100b8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80100bc:	f023 0302 	bic.w	r3, r3, #2
 80100c0:	4a03      	ldr	r2, [pc, #12]	@ (80100d0 <LoRaMacCheckForRxAbort+0x3c>)
 80100c2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 80100c6:	bf00      	nop
 80100c8:	46bd      	mov	sp, r7
 80100ca:	bc80      	pop	{r7}
 80100cc:	4770      	bx	lr
 80100ce:	bf00      	nop
 80100d0:	20000768 	.word	0x20000768

080100d4 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 80100d4:	b580      	push	{r7, lr}
 80100d6:	b084      	sub	sp, #16
 80100d8:	af00      	add	r7, sp, #0
 80100da:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 80100dc:	2300      	movs	r3, #0
 80100de:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 80100e0:	2300      	movs	r3, #0
 80100e2:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 80100e4:	4b50      	ldr	r3, [pc, #320]	@ (8010228 <LoRaMacHandleNvm+0x154>)
 80100e6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	f040 8098 	bne.w	8010220 <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	2124      	movs	r1, #36	@ 0x24
 80100f4:	4618      	mov	r0, r3
 80100f6:	f00b fa99 	bl	801b62c <Crc32>
 80100fa:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010100:	68ba      	ldr	r2, [r7, #8]
 8010102:	429a      	cmp	r2, r3
 8010104:	d006      	beq.n	8010114 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	68ba      	ldr	r2, [r7, #8]
 801010a:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 801010c:	89fb      	ldrh	r3, [r7, #14]
 801010e:	f043 0301 	orr.w	r3, r3, #1
 8010112:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	3328      	adds	r3, #40	@ 0x28
 8010118:	211c      	movs	r1, #28
 801011a:	4618      	mov	r0, r3
 801011c:	f00b fa86 	bl	801b62c <Crc32>
 8010120:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010126:	68ba      	ldr	r2, [r7, #8]
 8010128:	429a      	cmp	r2, r3
 801012a:	d006      	beq.n	801013a <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	68ba      	ldr	r2, [r7, #8]
 8010130:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 8010132:	89fb      	ldrh	r3, [r7, #14]
 8010134:	f043 0302 	orr.w	r3, r3, #2
 8010138:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	3348      	adds	r3, #72	@ 0x48
 801013e:	21fc      	movs	r1, #252	@ 0xfc
 8010140:	4618      	mov	r0, r3
 8010142:	f00b fa73 	bl	801b62c <Crc32>
 8010146:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 801014e:	68ba      	ldr	r2, [r7, #8]
 8010150:	429a      	cmp	r2, r3
 8010152:	d007      	beq.n	8010164 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	68ba      	ldr	r2, [r7, #8]
 8010158:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 801015c:	89fb      	ldrh	r3, [r7, #14]
 801015e:	f043 0304 	orr.w	r3, r3, #4
 8010162:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 801016a:	21d4      	movs	r1, #212	@ 0xd4
 801016c:	4618      	mov	r0, r3
 801016e:	f00b fa5d 	bl	801b62c <Crc32>
 8010172:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 801017a:	68ba      	ldr	r2, [r7, #8]
 801017c:	429a      	cmp	r2, r3
 801017e:	d007      	beq.n	8010190 <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	68ba      	ldr	r2, [r7, #8]
 8010184:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 8010188:	89fb      	ldrh	r3, [r7, #14]
 801018a:	f043 0308 	orr.w	r3, r3, #8
 801018e:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8010196:	21a0      	movs	r1, #160	@ 0xa0
 8010198:	4618      	mov	r0, r3
 801019a:	f00b fa47 	bl	801b62c <Crc32>
 801019e:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80101a6:	68ba      	ldr	r2, [r7, #8]
 80101a8:	429a      	cmp	r2, r3
 80101aa:	d007      	beq.n	80101bc <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	68ba      	ldr	r2, [r7, #8]
 80101b0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 80101b4:	89fb      	ldrh	r3, [r7, #14]
 80101b6:	f043 0310 	orr.w	r3, r3, #16
 80101ba:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80101c2:	f44f 6193 	mov.w	r1, #1176	@ 0x498
 80101c6:	4618      	mov	r0, r3
 80101c8:	f00b fa30 	bl	801b62c <Crc32>
 80101cc:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	f8d3 375c 	ldr.w	r3, [r3, #1884]	@ 0x75c
 80101d4:	68ba      	ldr	r2, [r7, #8]
 80101d6:	429a      	cmp	r2, r3
 80101d8:	d007      	beq.n	80101ea <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	68ba      	ldr	r2, [r7, #8]
 80101de:	f8c3 275c 	str.w	r2, [r3, #1884]	@ 0x75c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 80101e2:	89fb      	ldrh	r3, [r7, #14]
 80101e4:	f043 0320 	orr.w	r3, r3, #32
 80101e8:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 80101f0:	2114      	movs	r1, #20
 80101f2:	4618      	mov	r0, r3
 80101f4:	f00b fa1a 	bl	801b62c <Crc32>
 80101f8:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	f8d3 3774 	ldr.w	r3, [r3, #1908]	@ 0x774
 8010200:	68ba      	ldr	r2, [r7, #8]
 8010202:	429a      	cmp	r2, r3
 8010204:	d007      	beq.n	8010216 <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	68ba      	ldr	r2, [r7, #8]
 801020a:	f8c3 2774 	str.w	r2, [r3, #1908]	@ 0x774
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 801020e:	89fb      	ldrh	r3, [r7, #14]
 8010210:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010214:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 8010216:	89fb      	ldrh	r3, [r7, #14]
 8010218:	4618      	mov	r0, r3
 801021a:	f001 ff5f 	bl	80120dc <CallNvmDataChangeCallback>
 801021e:	e000      	b.n	8010222 <LoRaMacHandleNvm+0x14e>
        return;
 8010220:	bf00      	nop
}
 8010222:	3710      	adds	r7, #16
 8010224:	46bd      	mov	sp, r7
 8010226:	bd80      	pop	{r7, pc}
 8010228:	20000768 	.word	0x20000768

0801022c <LoRaMacProcess>:
    return false;
}
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 801022c:	b580      	push	{r7, lr}
 801022e:	b082      	sub	sp, #8
 8010230:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 8010232:	2300      	movs	r3, #0
 8010234:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 8010236:	f7ff fd3d 	bl	800fcb4 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 801023a:	f005 fadf 	bl	80157fc <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 801023e:	4b25      	ldr	r3, [pc, #148]	@ (80102d4 <LoRaMacProcess+0xa8>)
 8010240:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010244:	f003 0310 	and.w	r3, r3, #16
 8010248:	b2db      	uxtb	r3, r3
 801024a:	2b00      	cmp	r3, #0
 801024c:	d023      	beq.n	8010296 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 801024e:	2000      	movs	r0, #0
 8010250:	f7ff fda4 	bl	800fd9c <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 8010254:	f7ff ff1e 	bl	8010094 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 8010258:	f001 ffd0 	bl	80121fc <IsRequestPending>
 801025c:	4603      	mov	r3, r0
 801025e:	2b00      	cmp	r3, #0
 8010260:	d006      	beq.n	8010270 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 8010262:	f7ff feef 	bl	8010044 <LoRaMacCheckForBeaconAcquisition>
 8010266:	4603      	mov	r3, r0
 8010268:	461a      	mov	r2, r3
 801026a:	79fb      	ldrb	r3, [r7, #7]
 801026c:	4313      	orrs	r3, r2
 801026e:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 8010270:	79fb      	ldrb	r3, [r7, #7]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d103      	bne.n	801027e <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 8010276:	f7ff fea9 	bl	800ffcc <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 801027a:	f7ff fe39 	bl	800fef0 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 801027e:	f7ff fd9d 	bl	800fdbc <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010282:	2001      	movs	r0, #1
 8010284:	f7ff fd8a 	bl	800fd9c <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8010288:	4a12      	ldr	r2, [pc, #72]	@ (80102d4 <LoRaMacProcess+0xa8>)
 801028a:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 801028e:	f043 0320 	orr.w	r3, r3, #32
 8010292:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
    LoRaMacHandleIndicationEvents( );
 8010296:	f7ff fdf3 	bl	800fe80 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 801029a:	4b0e      	ldr	r3, [pc, #56]	@ (80102d4 <LoRaMacProcess+0xa8>)
 801029c:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 80102a0:	2b02      	cmp	r3, #2
 80102a2:	d101      	bne.n	80102a8 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 80102a4:	f001 fbc8 	bl	8011a38 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 80102a8:	4b0a      	ldr	r3, [pc, #40]	@ (80102d4 <LoRaMacProcess+0xa8>)
 80102aa:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 80102ae:	f003 0320 	and.w	r3, r3, #32
 80102b2:	b2db      	uxtb	r3, r3
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d009      	beq.n	80102cc <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 80102b8:	4a06      	ldr	r2, [pc, #24]	@ (80102d4 <LoRaMacProcess+0xa8>)
 80102ba:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80102be:	f023 0320 	bic.w	r3, r3, #32
 80102c2:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        LoRaMacHandleNvm( &Nvm );
 80102c6:	4804      	ldr	r0, [pc, #16]	@ (80102d8 <LoRaMacProcess+0xac>)
 80102c8:	f7ff ff04 	bl	80100d4 <LoRaMacHandleNvm>
    }
}
 80102cc:	bf00      	nop
 80102ce:	3708      	adds	r7, #8
 80102d0:	46bd      	mov	sp, r7
 80102d2:	bd80      	pop	{r7, pc}
 80102d4:	20000768 	.word	0x20000768
 80102d8:	20000c70 	.word	0x20000c70

080102dc <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b082      	sub	sp, #8
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 80102e4:	4817      	ldr	r0, [pc, #92]	@ (8010344 <OnTxDelayedTimerEvent+0x68>)
 80102e6:	f00e fd83 	bl	801edf0 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80102ea:	4b17      	ldr	r3, [pc, #92]	@ (8010348 <OnTxDelayedTimerEvent+0x6c>)
 80102ec:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80102f0:	f023 0320 	bic.w	r3, r3, #32
 80102f4:	4a14      	ldr	r2, [pc, #80]	@ (8010348 <OnTxDelayedTimerEvent+0x6c>)
 80102f6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 80102fa:	2001      	movs	r0, #1
 80102fc:	f001 f8f4 	bl	80114e8 <ScheduleTx>
 8010300:	4603      	mov	r3, r0
 8010302:	2b00      	cmp	r3, #0
 8010304:	d018      	beq.n	8010338 <OnTxDelayedTimerEvent+0x5c>
 8010306:	2b0b      	cmp	r3, #11
 8010308:	d016      	beq.n	8010338 <OnTxDelayedTimerEvent+0x5c>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801030a:	4b10      	ldr	r3, [pc, #64]	@ (801034c <OnTxDelayedTimerEvent+0x70>)
 801030c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010310:	b2da      	uxtb	r2, r3
 8010312:	4b0d      	ldr	r3, [pc, #52]	@ (8010348 <OnTxDelayedTimerEvent+0x6c>)
 8010314:	f883 2436 	strb.w	r2, [r3, #1078]	@ 0x436
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8010318:	4b0b      	ldr	r3, [pc, #44]	@ (8010348 <OnTxDelayedTimerEvent+0x6c>)
 801031a:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
 801031e:	4b0a      	ldr	r3, [pc, #40]	@ (8010348 <OnTxDelayedTimerEvent+0x6c>)
 8010320:	f883 2439 	strb.w	r2, [r3, #1081]	@ 0x439
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8010324:	4b08      	ldr	r3, [pc, #32]	@ (8010348 <OnTxDelayedTimerEvent+0x6c>)
 8010326:	2209      	movs	r2, #9
 8010328:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 801032c:	2009      	movs	r0, #9
 801032e:	f005 fec3 	bl	80160b8 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 8010332:	f001 fe81 	bl	8012038 <StopRetransmission>
            break;
 8010336:	e000      	b.n	801033a <OnTxDelayedTimerEvent+0x5e>
            break;
 8010338:	bf00      	nop
        }
    }
}
 801033a:	bf00      	nop
 801033c:	3708      	adds	r7, #8
 801033e:	46bd      	mov	sp, r7
 8010340:	bd80      	pop	{r7, pc}
 8010342:	bf00      	nop
 8010344:	20000ad0 	.word	0x20000ad0
 8010348:	20000768 	.word	0x20000768
 801034c:	20000c70 	.word	0x20000c70

08010350 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8010350:	b580      	push	{r7, lr}
 8010352:	b082      	sub	sp, #8
 8010354:	af00      	add	r7, sp, #0
 8010356:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8010358:	4b14      	ldr	r3, [pc, #80]	@ (80103ac <OnRxWindow1TimerEvent+0x5c>)
 801035a:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 801035e:	4b13      	ldr	r3, [pc, #76]	@ (80103ac <OnRxWindow1TimerEvent+0x5c>)
 8010360:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 8010364:	4b12      	ldr	r3, [pc, #72]	@ (80103b0 <OnRxWindow1TimerEvent+0x60>)
 8010366:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 801036a:	b25a      	sxtb	r2, r3
 801036c:	4b0f      	ldr	r3, [pc, #60]	@ (80103ac <OnRxWindow1TimerEvent+0x5c>)
 801036e:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010372:	4b0f      	ldr	r3, [pc, #60]	@ (80103b0 <OnRxWindow1TimerEvent+0x60>)
 8010374:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010378:	4b0c      	ldr	r3, [pc, #48]	@ (80103ac <OnRxWindow1TimerEvent+0x5c>)
 801037a:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801037e:	4b0c      	ldr	r3, [pc, #48]	@ (80103b0 <OnRxWindow1TimerEvent+0x60>)
 8010380:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010384:	4b09      	ldr	r3, [pc, #36]	@ (80103ac <OnRxWindow1TimerEvent+0x5c>)
 8010386:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 801038a:	4b08      	ldr	r3, [pc, #32]	@ (80103ac <OnRxWindow1TimerEvent+0x5c>)
 801038c:	2200      	movs	r2, #0
 801038e:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 8010392:	4b06      	ldr	r3, [pc, #24]	@ (80103ac <OnRxWindow1TimerEvent+0x5c>)
 8010394:	2200      	movs	r2, #0
 8010396:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 801039a:	4906      	ldr	r1, [pc, #24]	@ (80103b4 <OnRxWindow1TimerEvent+0x64>)
 801039c:	4806      	ldr	r0, [pc, #24]	@ (80103b8 <OnRxWindow1TimerEvent+0x68>)
 801039e:	f001 fb17 	bl	80119d0 <RxWindowSetup>
}
 80103a2:	bf00      	nop
 80103a4:	3708      	adds	r7, #8
 80103a6:	46bd      	mov	sp, r7
 80103a8:	bd80      	pop	{r7, pc}
 80103aa:	bf00      	nop
 80103ac:	20000768 	.word	0x20000768
 80103b0:	20000c70 	.word	0x20000c70
 80103b4:	20000b20 	.word	0x20000b20
 80103b8:	20000ae8 	.word	0x20000ae8

080103bc <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b082      	sub	sp, #8
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80103c4:	4b16      	ldr	r3, [pc, #88]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 80103c6:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d023      	beq.n	8010416 <OnRxWindow2TimerEvent+0x5a>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80103ce:	4b14      	ldr	r3, [pc, #80]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 80103d0:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 80103d4:	4b12      	ldr	r3, [pc, #72]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 80103d6:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80103da:	4b12      	ldr	r3, [pc, #72]	@ (8010424 <OnRxWindow2TimerEvent+0x68>)
 80103dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80103de:	4a10      	ldr	r2, [pc, #64]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 80103e0:	f8c2 33d0 	str.w	r3, [r2, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80103e4:	4b0f      	ldr	r3, [pc, #60]	@ (8010424 <OnRxWindow2TimerEvent+0x68>)
 80103e6:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80103ea:	4b0d      	ldr	r3, [pc, #52]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 80103ec:	f883 23dc 	strb.w	r2, [r3, #988]	@ 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80103f0:	4b0c      	ldr	r3, [pc, #48]	@ (8010424 <OnRxWindow2TimerEvent+0x68>)
 80103f2:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80103f6:	4b0a      	ldr	r3, [pc, #40]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 80103f8:	f883 23dd 	strb.w	r2, [r3, #989]	@ 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 80103fc:	4b08      	ldr	r3, [pc, #32]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 80103fe:	2200      	movs	r2, #0
 8010400:	f883 23de 	strb.w	r2, [r3, #990]	@ 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010404:	4b06      	ldr	r3, [pc, #24]	@ (8010420 <OnRxWindow2TimerEvent+0x64>)
 8010406:	2201      	movs	r2, #1
 8010408:	f883 23df 	strb.w	r2, [r3, #991]	@ 0x3df
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 801040c:	4906      	ldr	r1, [pc, #24]	@ (8010428 <OnRxWindow2TimerEvent+0x6c>)
 801040e:	4807      	ldr	r0, [pc, #28]	@ (801042c <OnRxWindow2TimerEvent+0x70>)
 8010410:	f001 fade 	bl	80119d0 <RxWindowSetup>
 8010414:	e000      	b.n	8010418 <OnRxWindow2TimerEvent+0x5c>
        return;
 8010416:	bf00      	nop
}
 8010418:	3708      	adds	r7, #8
 801041a:	46bd      	mov	sp, r7
 801041c:	bd80      	pop	{r7, pc}
 801041e:	bf00      	nop
 8010420:	20000768 	.word	0x20000768
 8010424:	20000c70 	.word	0x20000c70
 8010428:	20000b34 	.word	0x20000b34
 801042c:	20000b00 	.word	0x20000b00

08010430 <OnAckTimeoutTimerEvent>:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static void OnAckTimeoutTimerEvent( void* context )
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b082      	sub	sp, #8
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 8010438:	480e      	ldr	r0, [pc, #56]	@ (8010474 <OnAckTimeoutTimerEvent+0x44>)
 801043a:	f00e fcd9 	bl	801edf0 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 801043e:	4b0e      	ldr	r3, [pc, #56]	@ (8010478 <OnAckTimeoutTimerEvent+0x48>)
 8010440:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8010444:	2b00      	cmp	r3, #0
 8010446:	d003      	beq.n	8010450 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 8010448:	4b0b      	ldr	r3, [pc, #44]	@ (8010478 <OnAckTimeoutTimerEvent+0x48>)
 801044a:	2201      	movs	r2, #1
 801044c:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8010450:	4b0a      	ldr	r3, [pc, #40]	@ (801047c <OnAckTimeoutTimerEvent+0x4c>)
 8010452:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010456:	2b02      	cmp	r3, #2
 8010458:	d106      	bne.n	8010468 <OnAckTimeoutTimerEvent+0x38>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 801045a:	4a07      	ldr	r2, [pc, #28]	@ (8010478 <OnAckTimeoutTimerEvent+0x48>)
 801045c:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010460:	f043 0310 	orr.w	r3, r3, #16
 8010464:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
    OnMacProcessNotify( );
 8010468:	f001 fe22 	bl	80120b0 <OnMacProcessNotify>
}
 801046c:	bf00      	nop
 801046e:	3708      	adds	r7, #8
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}
 8010474:	20000b5c 	.word	0x20000b5c
 8010478:	20000768 	.word	0x20000768
 801047c:	20000c70 	.word	0x20000c70

08010480 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b084      	sub	sp, #16
 8010484:	af00      	add	r7, sp, #0
 8010486:	60ba      	str	r2, [r7, #8]
 8010488:	607b      	str	r3, [r7, #4]
 801048a:	4603      	mov	r3, r0
 801048c:	73fb      	strb	r3, [r7, #15]
 801048e:	460b      	mov	r3, r1
 8010490:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d005      	beq.n	80104a4 <GetFCntDown+0x24>
 8010498:	69fb      	ldr	r3, [r7, #28]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d002      	beq.n	80104a4 <GetFCntDown+0x24>
 801049e:	6a3b      	ldr	r3, [r7, #32]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d101      	bne.n	80104a8 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80104a4:	230a      	movs	r3, #10
 80104a6:	e029      	b.n	80104fc <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 80104a8:	7bfb      	ldrb	r3, [r7, #15]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d016      	beq.n	80104dc <GetFCntDown+0x5c>
 80104ae:	2b01      	cmp	r3, #1
 80104b0:	d118      	bne.n	80104e4 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 80104b2:	79bb      	ldrb	r3, [r7, #6]
 80104b4:	2b01      	cmp	r3, #1
 80104b6:	d10d      	bne.n	80104d4 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 80104b8:	7bbb      	ldrb	r3, [r7, #14]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d002      	beq.n	80104c4 <GetFCntDown+0x44>
 80104be:	7bbb      	ldrb	r3, [r7, #14]
 80104c0:	2b03      	cmp	r3, #3
 80104c2:	d103      	bne.n	80104cc <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 80104c4:	69fb      	ldr	r3, [r7, #28]
 80104c6:	2202      	movs	r2, #2
 80104c8:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 80104ca:	e00d      	b.n	80104e8 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 80104cc:	69fb      	ldr	r3, [r7, #28]
 80104ce:	2201      	movs	r2, #1
 80104d0:	701a      	strb	r2, [r3, #0]
            break;
 80104d2:	e009      	b.n	80104e8 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 80104d4:	69fb      	ldr	r3, [r7, #28]
 80104d6:	2203      	movs	r2, #3
 80104d8:	701a      	strb	r2, [r3, #0]
            break;
 80104da:	e005      	b.n	80104e8 <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 80104dc:	69fb      	ldr	r3, [r7, #28]
 80104de:	2204      	movs	r2, #4
 80104e0:	701a      	strb	r2, [r3, #0]
            break;
 80104e2:	e001      	b.n	80104e8 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80104e4:	2305      	movs	r3, #5
 80104e6:	e009      	b.n	80104fc <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 80104e8:	69fb      	ldr	r3, [r7, #28]
 80104ea:	7818      	ldrb	r0, [r3, #0]
 80104ec:	68bb      	ldr	r3, [r7, #8]
 80104ee:	89db      	ldrh	r3, [r3, #14]
 80104f0:	461a      	mov	r2, r3
 80104f2:	8b39      	ldrh	r1, [r7, #24]
 80104f4:	6a3b      	ldr	r3, [r7, #32]
 80104f6:	f006 fa19 	bl	801692c <LoRaMacCryptoGetFCntDown>
 80104fa:	4603      	mov	r3, r0
}
 80104fc:	4618      	mov	r0, r3
 80104fe:	3710      	adds	r7, #16
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}

08010504 <SwitchClass>:
    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
}
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8010504:	b5b0      	push	{r4, r5, r7, lr}
 8010506:	b084      	sub	sp, #16
 8010508:	af00      	add	r7, sp, #0
 801050a:	4603      	mov	r3, r0
 801050c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801050e:	2303      	movs	r3, #3
 8010510:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010512:	4b6d      	ldr	r3, [pc, #436]	@ (80106c8 <SwitchClass+0x1c4>)
 8010514:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010518:	2b02      	cmp	r3, #2
 801051a:	f000 80b9 	beq.w	8010690 <SwitchClass+0x18c>
 801051e:	2b02      	cmp	r3, #2
 8010520:	f300 80cc 	bgt.w	80106bc <SwitchClass+0x1b8>
 8010524:	2b00      	cmp	r3, #0
 8010526:	d003      	beq.n	8010530 <SwitchClass+0x2c>
 8010528:	2b01      	cmp	r3, #1
 801052a:	f000 80a3 	beq.w	8010674 <SwitchClass+0x170>
 801052e:	e0c5      	b.n	80106bc <SwitchClass+0x1b8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8010530:	79fb      	ldrb	r3, [r7, #7]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d109      	bne.n	801054a <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8010536:	4b64      	ldr	r3, [pc, #400]	@ (80106c8 <SwitchClass+0x1c4>)
 8010538:	4a63      	ldr	r2, [pc, #396]	@ (80106c8 <SwitchClass+0x1c4>)
 801053a:	3374      	adds	r3, #116	@ 0x74
 801053c:	326c      	adds	r2, #108	@ 0x6c
 801053e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010542:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 8010546:	2300      	movs	r3, #0
 8010548:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 801054a:	79fb      	ldrb	r3, [r7, #7]
 801054c:	2b01      	cmp	r3, #1
 801054e:	d10c      	bne.n	801056a <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8010550:	79fb      	ldrb	r3, [r7, #7]
 8010552:	4618      	mov	r0, r3
 8010554:	f004 fece 	bl	80152f4 <LoRaMacClassBSwitchClass>
 8010558:	4603      	mov	r3, r0
 801055a:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 801055c:	7bfb      	ldrb	r3, [r7, #15]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d103      	bne.n	801056a <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 8010562:	4a59      	ldr	r2, [pc, #356]	@ (80106c8 <SwitchClass+0x1c4>)
 8010564:	79fb      	ldrb	r3, [r7, #7]
 8010566:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 801056a:	79fb      	ldrb	r3, [r7, #7]
 801056c:	2b02      	cmp	r3, #2
 801056e:	f040 80a0 	bne.w	80106b2 <SwitchClass+0x1ae>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010572:	4a55      	ldr	r2, [pc, #340]	@ (80106c8 <SwitchClass+0x1c4>)
 8010574:	79fb      	ldrb	r3, [r7, #7]
 8010576:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 801057a:	4a54      	ldr	r2, [pc, #336]	@ (80106cc <SwitchClass+0x1c8>)
 801057c:	4b53      	ldr	r3, [pc, #332]	@ (80106cc <SwitchClass+0x1c8>)
 801057e:	f502 7478 	add.w	r4, r2, #992	@ 0x3e0
 8010582:	f503 7573 	add.w	r5, r3, #972	@ 0x3cc
 8010586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801058a:	682b      	ldr	r3, [r5, #0]
 801058c:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801058e:	4b4f      	ldr	r3, [pc, #316]	@ (80106cc <SwitchClass+0x1c8>)
 8010590:	2202      	movs	r2, #2
 8010592:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010596:	2300      	movs	r3, #0
 8010598:	73bb      	strb	r3, [r7, #14]
 801059a:	e05b      	b.n	8010654 <SwitchClass+0x150>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 801059c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80105a0:	4949      	ldr	r1, [pc, #292]	@ (80106c8 <SwitchClass+0x1c4>)
 80105a2:	4613      	mov	r3, r2
 80105a4:	005b      	lsls	r3, r3, #1
 80105a6:	4413      	add	r3, r2
 80105a8:	011b      	lsls	r3, r3, #4
 80105aa:	440b      	add	r3, r1
 80105ac:	33e9      	adds	r3, #233	@ 0xe9
 80105ae:	781b      	ldrb	r3, [r3, #0]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d049      	beq.n	8010648 <SwitchClass+0x144>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 80105b4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80105b8:	4943      	ldr	r1, [pc, #268]	@ (80106c8 <SwitchClass+0x1c4>)
 80105ba:	4613      	mov	r3, r2
 80105bc:	005b      	lsls	r3, r3, #1
 80105be:	4413      	add	r3, r2
 80105c0:	011b      	lsls	r3, r3, #4
 80105c2:	440b      	add	r3, r1
 80105c4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80105c8:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 80105ca:	2b02      	cmp	r3, #2
 80105cc:	d13c      	bne.n	8010648 <SwitchClass+0x144>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 80105ce:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80105d2:	493d      	ldr	r1, [pc, #244]	@ (80106c8 <SwitchClass+0x1c4>)
 80105d4:	4613      	mov	r3, r2
 80105d6:	005b      	lsls	r3, r3, #1
 80105d8:	4413      	add	r3, r2
 80105da:	011b      	lsls	r3, r3, #4
 80105dc:	440b      	add	r3, r1
 80105de:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	4a38      	ldr	r2, [pc, #224]	@ (80106c8 <SwitchClass+0x1c4>)
 80105e6:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 80105e8:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80105ec:	4936      	ldr	r1, [pc, #216]	@ (80106c8 <SwitchClass+0x1c4>)
 80105ee:	4613      	mov	r3, r2
 80105f0:	005b      	lsls	r3, r3, #1
 80105f2:	4413      	add	r3, r2
 80105f4:	011b      	lsls	r3, r3, #4
 80105f6:	440b      	add	r3, r1
 80105f8:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80105fc:	f993 3000 	ldrsb.w	r3, [r3]
 8010600:	b2da      	uxtb	r2, r3
 8010602:	4b31      	ldr	r3, [pc, #196]	@ (80106c8 <SwitchClass+0x1c4>)
 8010604:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8010608:	4b30      	ldr	r3, [pc, #192]	@ (80106cc <SwitchClass+0x1c8>)
 801060a:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 801060e:	4b2f      	ldr	r3, [pc, #188]	@ (80106cc <SwitchClass+0x1c8>)
 8010610:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010614:	4b2c      	ldr	r3, [pc, #176]	@ (80106c8 <SwitchClass+0x1c4>)
 8010616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010618:	4a2c      	ldr	r2, [pc, #176]	@ (80106cc <SwitchClass+0x1c8>)
 801061a:	f8c2 33e4 	str.w	r3, [r2, #996]	@ 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801061e:	4b2a      	ldr	r3, [pc, #168]	@ (80106c8 <SwitchClass+0x1c4>)
 8010620:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010624:	4b29      	ldr	r3, [pc, #164]	@ (80106cc <SwitchClass+0x1c8>)
 8010626:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801062a:	4b27      	ldr	r3, [pc, #156]	@ (80106c8 <SwitchClass+0x1c4>)
 801062c:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010630:	4b26      	ldr	r3, [pc, #152]	@ (80106cc <SwitchClass+0x1c8>)
 8010632:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8010636:	4b25      	ldr	r3, [pc, #148]	@ (80106cc <SwitchClass+0x1c8>)
 8010638:	2203      	movs	r2, #3
 801063a:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 801063e:	4b23      	ldr	r3, [pc, #140]	@ (80106cc <SwitchClass+0x1c8>)
 8010640:	2201      	movs	r2, #1
 8010642:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
                        break;
 8010646:	e009      	b.n	801065c <SwitchClass+0x158>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010648:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801064c:	b2db      	uxtb	r3, r3
 801064e:	3301      	adds	r3, #1
 8010650:	b2db      	uxtb	r3, r3
 8010652:	73bb      	strb	r3, [r7, #14]
 8010654:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010658:	2b00      	cmp	r3, #0
 801065a:	dd9f      	ble.n	801059c <SwitchClass+0x98>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 801065c:	4b1b      	ldr	r3, [pc, #108]	@ (80106cc <SwitchClass+0x1c8>)
 801065e:	2200      	movs	r2, #0
 8010660:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8010664:	4b1a      	ldr	r3, [pc, #104]	@ (80106d0 <SwitchClass+0x1cc>)
 8010666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010668:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 801066a:	f001 f9e5 	bl	8011a38 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 801066e:	2300      	movs	r3, #0
 8010670:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8010672:	e01e      	b.n	80106b2 <SwitchClass+0x1ae>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8010674:	79fb      	ldrb	r3, [r7, #7]
 8010676:	4618      	mov	r0, r3
 8010678:	f004 fe3c 	bl	80152f4 <LoRaMacClassBSwitchClass>
 801067c:	4603      	mov	r3, r0
 801067e:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8010680:	7bfb      	ldrb	r3, [r7, #15]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d117      	bne.n	80106b6 <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010686:	4a10      	ldr	r2, [pc, #64]	@ (80106c8 <SwitchClass+0x1c4>)
 8010688:	79fb      	ldrb	r3, [r7, #7]
 801068a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 801068e:	e012      	b.n	80106b6 <SwitchClass+0x1b2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8010690:	79fb      	ldrb	r3, [r7, #7]
 8010692:	2b00      	cmp	r3, #0
 8010694:	d111      	bne.n	80106ba <SwitchClass+0x1b6>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 8010696:	4b0d      	ldr	r3, [pc, #52]	@ (80106cc <SwitchClass+0x1c8>)
 8010698:	2206      	movs	r2, #6
 801069a:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480

                Nvm.MacGroup2.DeviceClass = deviceClass;
 801069e:	4a0a      	ldr	r2, [pc, #40]	@ (80106c8 <SwitchClass+0x1c4>)
 80106a0:	79fb      	ldrb	r3, [r7, #7]
 80106a2:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 80106a6:	4b0a      	ldr	r3, [pc, #40]	@ (80106d0 <SwitchClass+0x1cc>)
 80106a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106aa:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 80106ac:	2300      	movs	r3, #0
 80106ae:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 80106b0:	e003      	b.n	80106ba <SwitchClass+0x1b6>
            break;
 80106b2:	bf00      	nop
 80106b4:	e002      	b.n	80106bc <SwitchClass+0x1b8>
            break;
 80106b6:	bf00      	nop
 80106b8:	e000      	b.n	80106bc <SwitchClass+0x1b8>
            break;
 80106ba:	bf00      	nop
        }
    }

    return status;
 80106bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80106be:	4618      	mov	r0, r3
 80106c0:	3710      	adds	r7, #16
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bdb0      	pop	{r4, r5, r7, pc}
 80106c6:	bf00      	nop
 80106c8:	20000c70 	.word	0x20000c70
 80106cc:	20000768 	.word	0x20000768
 80106d0:	080207d0 	.word	0x080207d0

080106d4 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b086      	sub	sp, #24
 80106d8:	af00      	add	r7, sp, #0
 80106da:	4603      	mov	r3, r0
 80106dc:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80106de:	4b10      	ldr	r3, [pc, #64]	@ (8010720 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80106e0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80106e4:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 80106e6:	79fb      	ldrb	r3, [r7, #7]
 80106e8:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 80106ea:	230d      	movs	r3, #13
 80106ec:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 80106ee:	4b0c      	ldr	r3, [pc, #48]	@ (8010720 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80106f0:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d001      	beq.n	80106fc <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80106f8:	230e      	movs	r3, #14
 80106fa:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80106fc:	4b08      	ldr	r3, [pc, #32]	@ (8010720 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80106fe:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010702:	f107 0210 	add.w	r2, r7, #16
 8010706:	4611      	mov	r1, r2
 8010708:	4618      	mov	r0, r3
 801070a:	f006 ffa6 	bl	801765a <RegionGetPhyParam>
 801070e:	4603      	mov	r3, r0
 8010710:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	b2db      	uxtb	r3, r3
}
 8010716:	4618      	mov	r0, r3
 8010718:	3718      	adds	r7, #24
 801071a:	46bd      	mov	sp, r7
 801071c:	bd80      	pop	{r7, pc}
 801071e:	bf00      	nop
 8010720:	20000c70 	.word	0x20000c70

08010724 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8010724:	b580      	push	{r7, lr}
 8010726:	b084      	sub	sp, #16
 8010728:	af00      	add	r7, sp, #0
 801072a:	4603      	mov	r3, r0
 801072c:	71fb      	strb	r3, [r7, #7]
 801072e:	460b      	mov	r3, r1
 8010730:	71bb      	strb	r3, [r7, #6]
 8010732:	4613      	mov	r3, r2
 8010734:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8010736:	2300      	movs	r3, #0
 8010738:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 801073a:	2300      	movs	r3, #0
 801073c:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801073e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010742:	4618      	mov	r0, r3
 8010744:	f7ff ffc6 	bl	80106d4 <GetMaxAppPayloadWithoutFOptsLength>
 8010748:	4603      	mov	r3, r0
 801074a:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 801074c:	79fb      	ldrb	r3, [r7, #7]
 801074e:	b29a      	uxth	r2, r3
 8010750:	797b      	ldrb	r3, [r7, #5]
 8010752:	b29b      	uxth	r3, r3
 8010754:	4413      	add	r3, r2
 8010756:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8010758:	89ba      	ldrh	r2, [r7, #12]
 801075a:	89fb      	ldrh	r3, [r7, #14]
 801075c:	429a      	cmp	r2, r3
 801075e:	d804      	bhi.n	801076a <ValidatePayloadLength+0x46>
 8010760:	89bb      	ldrh	r3, [r7, #12]
 8010762:	2bff      	cmp	r3, #255	@ 0xff
 8010764:	d801      	bhi.n	801076a <ValidatePayloadLength+0x46>
    {
        return true;
 8010766:	2301      	movs	r3, #1
 8010768:	e000      	b.n	801076c <ValidatePayloadLength+0x48>
    }
    return false;
 801076a:	2300      	movs	r3, #0
}
 801076c:	4618      	mov	r0, r3
 801076e:	3710      	adds	r7, #16
 8010770:	46bd      	mov	sp, r7
 8010772:	bd80      	pop	{r7, pc}

08010774 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8010774:	b590      	push	{r4, r7, lr}
 8010776:	b0a5      	sub	sp, #148	@ 0x94
 8010778:	af02      	add	r7, sp, #8
 801077a:	6078      	str	r0, [r7, #4]
 801077c:	4608      	mov	r0, r1
 801077e:	4611      	mov	r1, r2
 8010780:	461a      	mov	r2, r3
 8010782:	4603      	mov	r3, r0
 8010784:	70fb      	strb	r3, [r7, #3]
 8010786:	460b      	mov	r3, r1
 8010788:	70bb      	strb	r3, [r7, #2]
 801078a:	4613      	mov	r3, r2
 801078c:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 801078e:	2300      	movs	r3, #0
 8010790:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 8010794:	2300      	movs	r3, #0
 8010796:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801079a:	2300      	movs	r3, #0
 801079c:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 80107a0:	f000 bc7d 	b.w	801109e <ProcessMacCommands+0x92a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 80107a4:	78fb      	ldrb	r3, [r7, #3]
 80107a6:	687a      	ldr	r2, [r7, #4]
 80107a8:	4413      	add	r3, r2
 80107aa:	781b      	ldrb	r3, [r3, #0]
 80107ac:	4618      	mov	r0, r3
 80107ae:	f005 fadf 	bl	8015d70 <LoRaMacCommandsGetCmdSize>
 80107b2:	4603      	mov	r3, r0
 80107b4:	461a      	mov	r2, r3
 80107b6:	78fb      	ldrb	r3, [r7, #3]
 80107b8:	441a      	add	r2, r3
 80107ba:	78bb      	ldrb	r3, [r7, #2]
 80107bc:	429a      	cmp	r2, r3
 80107be:	f300 8474 	bgt.w	80110aa <ProcessMacCommands+0x936>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 80107c2:	78fb      	ldrb	r3, [r7, #3]
 80107c4:	1c5a      	adds	r2, r3, #1
 80107c6:	70fa      	strb	r2, [r7, #3]
 80107c8:	461a      	mov	r2, r3
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	4413      	add	r3, r2
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	3b02      	subs	r3, #2
 80107d2:	2b11      	cmp	r3, #17
 80107d4:	f200 846b 	bhi.w	80110ae <ProcessMacCommands+0x93a>
 80107d8:	a201      	add	r2, pc, #4	@ (adr r2, 80107e0 <ProcessMacCommands+0x6c>)
 80107da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107de:	bf00      	nop
 80107e0:	08010829 	.word	0x08010829
 80107e4:	0801086b 	.word	0x0801086b
 80107e8:	08010987 	.word	0x08010987
 80107ec:	080109c5 	.word	0x080109c5
 80107f0:	08010aaf 	.word	0x08010aaf
 80107f4:	08010b0d 	.word	0x08010b0d
 80107f8:	08010bc9 	.word	0x08010bc9
 80107fc:	08010c1f 	.word	0x08010c1f
 8010800:	08010d05 	.word	0x08010d05
 8010804:	080110af 	.word	0x080110af
 8010808:	080110af 	.word	0x080110af
 801080c:	08010da9 	.word	0x08010da9
 8010810:	080110af 	.word	0x080110af
 8010814:	080110af 	.word	0x080110af
 8010818:	08010ebf 	.word	0x08010ebf
 801081c:	08010ef3 	.word	0x08010ef3
 8010820:	08010f83 	.word	0x08010f83
 8010824:	08010ffb 	.word	0x08010ffb
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8010828:	2005      	movs	r0, #5
 801082a:	f005 fc79 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 801082e:	4603      	mov	r3, r0
 8010830:	2b00      	cmp	r3, #0
 8010832:	f000 8425 	beq.w	8011080 <ProcessMacCommands+0x90c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8010836:	2105      	movs	r1, #5
 8010838:	2000      	movs	r0, #0
 801083a:	f005 fbe5 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 801083e:	78fb      	ldrb	r3, [r7, #3]
 8010840:	1c5a      	adds	r2, r3, #1
 8010842:	70fa      	strb	r2, [r7, #3]
 8010844:	461a      	mov	r2, r3
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	4413      	add	r3, r2
 801084a:	781a      	ldrb	r2, [r3, #0]
 801084c:	4bac      	ldr	r3, [pc, #688]	@ (8010b00 <ProcessMacCommands+0x38c>)
 801084e:	f883 2450 	strb.w	r2, [r3, #1104]	@ 0x450
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8010852:	78fb      	ldrb	r3, [r7, #3]
 8010854:	1c5a      	adds	r2, r3, #1
 8010856:	70fa      	strb	r2, [r7, #3]
 8010858:	461a      	mov	r2, r3
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	4413      	add	r3, r2
 801085e:	781a      	ldrb	r2, [r3, #0]
 8010860:	4ba7      	ldr	r3, [pc, #668]	@ (8010b00 <ProcessMacCommands+0x38c>)
 8010862:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451
                }
                break;
 8010866:	f000 bc0b 	b.w	8011080 <ProcessMacCommands+0x90c>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 801086a:	2300      	movs	r3, #0
 801086c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8010870:	2300      	movs	r3, #0
 8010872:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 8010876:	2300      	movs	r3, #0
 8010878:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 801087c:	2300      	movs	r3, #0
 801087e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

                // The end node is allowed to process one block of LinkAdrRequests.
                // It must ignore subsequent blocks
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                if( adrBlockFound == false )
 8010882:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8010886:	f083 0301 	eor.w	r3, r3, #1
 801088a:	b2db      	uxtb	r3, r3
 801088c:	2b00      	cmp	r3, #0
 801088e:	f000 83f9 	beq.w	8011084 <ProcessMacCommands+0x910>
                {
                    adrBlockFound = true;
 8010892:	2301      	movs	r3, #1
 8010894:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 8010898:	78fb      	ldrb	r3, [r7, #3]
 801089a:	3b01      	subs	r3, #1
 801089c:	687a      	ldr	r2, [r7, #4]
 801089e:	4413      	add	r3, r2
 80108a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 80108a2:	78ba      	ldrb	r2, [r7, #2]
 80108a4:	78fb      	ldrb	r3, [r7, #3]
 80108a6:	1ad3      	subs	r3, r2, r3
 80108a8:	b2db      	uxtb	r3, r3
 80108aa:	3301      	adds	r3, #1
 80108ac:	b2db      	uxtb	r3, r3
 80108ae:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80108b2:	4b94      	ldr	r3, [pc, #592]	@ (8010b04 <ProcessMacCommands+0x390>)
 80108b4:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80108b8:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80108bc:	4b91      	ldr	r3, [pc, #580]	@ (8010b04 <ProcessMacCommands+0x390>)
 80108be:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80108c2:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 80108c6:	4b8f      	ldr	r3, [pc, #572]	@ (8010b04 <ProcessMacCommands+0x390>)
 80108c8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80108cc:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80108d0:	4b8c      	ldr	r3, [pc, #560]	@ (8010b04 <ProcessMacCommands+0x390>)
 80108d2:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80108d6:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80108da:	4b8a      	ldr	r3, [pc, #552]	@ (8010b04 <ProcessMacCommands+0x390>)
 80108dc:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80108e0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 80108e4:	4b87      	ldr	r3, [pc, #540]	@ (8010b04 <ProcessMacCommands+0x390>)
 80108e6:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 80108ea:	65bb      	str	r3, [r7, #88]	@ 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 80108ec:	4b85      	ldr	r3, [pc, #532]	@ (8010b04 <ProcessMacCommands+0x390>)
 80108ee:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80108f2:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 80108f6:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 80108fa:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80108fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8010902:	9301      	str	r3, [sp, #4]
 8010904:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8010908:	9300      	str	r3, [sp, #0]
 801090a:	4623      	mov	r3, r4
 801090c:	f006 ffa8 	bl	8017860 <RegionLinkAdrReq>
 8010910:	4603      	mov	r3, r0
 8010912:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 8010916:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801091a:	f003 0307 	and.w	r3, r3, #7
 801091e:	2b07      	cmp	r3, #7
 8010920:	d10e      	bne.n	8010940 <ProcessMacCommands+0x1cc>
                    {
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010922:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8010926:	4b77      	ldr	r3, [pc, #476]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010928:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 801092c:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010930:	4b74      	ldr	r3, [pc, #464]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010932:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8010936:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 801093a:	4b72      	ldr	r3, [pc, #456]	@ (8010b04 <ProcessMacCommands+0x390>)
 801093c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010940:	2300      	movs	r3, #0
 8010942:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010946:	e00b      	b.n	8010960 <ProcessMacCommands+0x1ec>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8010948:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 801094c:	2201      	movs	r2, #1
 801094e:	4619      	mov	r1, r3
 8010950:	2003      	movs	r0, #3
 8010952:	f005 f8ad 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010956:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 801095a:	3301      	adds	r3, #1
 801095c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010960:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8010964:	4a68      	ldr	r2, [pc, #416]	@ (8010b08 <ProcessMacCommands+0x394>)
 8010966:	fba2 2303 	umull	r2, r3, r2, r3
 801096a:	089b      	lsrs	r3, r3, #2
 801096c:	b2db      	uxtb	r3, r3
 801096e:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 8010972:	429a      	cmp	r2, r3
 8010974:	d3e8      	bcc.n	8010948 <ProcessMacCommands+0x1d4>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 8010976:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 801097a:	78fb      	ldrb	r3, [r7, #3]
 801097c:	4413      	add	r3, r2
 801097e:	b2db      	uxtb	r3, r3
 8010980:	3b01      	subs	r3, #1
 8010982:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 8010984:	e37e      	b.n	8011084 <ProcessMacCommands+0x910>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8010986:	78fb      	ldrb	r3, [r7, #3]
 8010988:	1c5a      	adds	r2, r3, #1
 801098a:	70fa      	strb	r2, [r7, #3]
 801098c:	461a      	mov	r2, r3
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	4413      	add	r3, r2
 8010992:	781b      	ldrb	r3, [r3, #0]
 8010994:	f003 030f 	and.w	r3, r3, #15
 8010998:	b2da      	uxtb	r2, r3
 801099a:	4b5a      	ldr	r3, [pc, #360]	@ (8010b04 <ProcessMacCommands+0x390>)
 801099c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 80109a0:	4b58      	ldr	r3, [pc, #352]	@ (8010b04 <ProcessMacCommands+0x390>)
 80109a2:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80109a6:	461a      	mov	r2, r3
 80109a8:	2301      	movs	r3, #1
 80109aa:	4093      	lsls	r3, r2
 80109ac:	b29a      	uxth	r2, r3
 80109ae:	4b55      	ldr	r3, [pc, #340]	@ (8010b04 <ProcessMacCommands+0x390>)
 80109b0:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 80109b4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80109b8:	2200      	movs	r2, #0
 80109ba:	4619      	mov	r1, r3
 80109bc:	2004      	movs	r0, #4
 80109be:	f005 f877 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                break;
 80109c2:	e36c      	b.n	801109e <ProcessMacCommands+0x92a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 80109c4:	2307      	movs	r3, #7
 80109c6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 80109ca:	78fb      	ldrb	r3, [r7, #3]
 80109cc:	687a      	ldr	r2, [r7, #4]
 80109ce:	4413      	add	r3, r2
 80109d0:	781b      	ldrb	r3, [r3, #0]
 80109d2:	091b      	lsrs	r3, r3, #4
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	b25b      	sxtb	r3, r3
 80109d8:	f003 0307 	and.w	r3, r3, #7
 80109dc:	b25b      	sxtb	r3, r3
 80109de:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 80109e2:	78fb      	ldrb	r3, [r7, #3]
 80109e4:	687a      	ldr	r2, [r7, #4]
 80109e6:	4413      	add	r3, r2
 80109e8:	781b      	ldrb	r3, [r3, #0]
 80109ea:	b25b      	sxtb	r3, r3
 80109ec:	f003 030f 	and.w	r3, r3, #15
 80109f0:	b25b      	sxtb	r3, r3
 80109f2:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 80109f6:	78fb      	ldrb	r3, [r7, #3]
 80109f8:	3301      	adds	r3, #1
 80109fa:	70fb      	strb	r3, [r7, #3]
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 80109fc:	78fb      	ldrb	r3, [r7, #3]
 80109fe:	1c5a      	adds	r2, r3, #1
 8010a00:	70fa      	strb	r2, [r7, #3]
 8010a02:	461a      	mov	r2, r3
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	4413      	add	r3, r2
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010a0c:	78fb      	ldrb	r3, [r7, #3]
 8010a0e:	1c5a      	adds	r2, r3, #1
 8010a10:	70fa      	strb	r2, [r7, #3]
 8010a12:	461a      	mov	r2, r3
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	4413      	add	r3, r2
 8010a18:	781b      	ldrb	r3, [r3, #0]
 8010a1a:	021a      	lsls	r2, r3, #8
 8010a1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a1e:	4313      	orrs	r3, r2
 8010a20:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010a22:	78fb      	ldrb	r3, [r7, #3]
 8010a24:	1c5a      	adds	r2, r3, #1
 8010a26:	70fa      	strb	r2, [r7, #3]
 8010a28:	461a      	mov	r2, r3
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	4413      	add	r3, r2
 8010a2e:	781b      	ldrb	r3, [r3, #0]
 8010a30:	041a      	lsls	r2, r3, #16
 8010a32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a34:	4313      	orrs	r3, r2
 8010a36:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 8010a38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a3a:	2264      	movs	r2, #100	@ 0x64
 8010a3c:	fb02 f303 	mul.w	r3, r2, r3
 8010a40:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8010a42:	4b30      	ldr	r3, [pc, #192]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010a44:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010a48:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8010a4c:	4611      	mov	r1, r2
 8010a4e:	4618      	mov	r0, r3
 8010a50:	f006 ff2d 	bl	80178ae <RegionRxParamSetupReq>
 8010a54:	4603      	mov	r3, r0
 8010a56:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 8010a5a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010a5e:	f003 0307 	and.w	r3, r3, #7
 8010a62:	2b07      	cmp	r3, #7
 8010a64:	d117      	bne.n	8010a96 <ProcessMacCommands+0x322>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8010a66:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010a6a:	b2da      	uxtb	r2, r3
 8010a6c:	4b25      	ldr	r3, [pc, #148]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010a6e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8010a72:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010a76:	b2da      	uxtb	r2, r3
 8010a78:	4b22      	ldr	r3, [pc, #136]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010a7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8010a7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a80:	4a20      	ldr	r2, [pc, #128]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010a82:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8010a84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a86:	4a1f      	ldr	r2, [pc, #124]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010a88:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8010a8a:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8010a8e:	b2da      	uxtb	r2, r3
 8010a90:	4b1c      	ldr	r3, [pc, #112]	@ (8010b04 <ProcessMacCommands+0x390>)
 8010a92:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 8010a96:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010a9a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8010a9e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010aa2:	2201      	movs	r2, #1
 8010aa4:	4619      	mov	r1, r3
 8010aa6:	2005      	movs	r0, #5
 8010aa8:	f005 f802 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                break;
 8010aac:	e2f7      	b.n	801109e <ProcessMacCommands+0x92a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8010aae:	23ff      	movs	r3, #255	@ 0xff
 8010ab0:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8010ab4:	4b12      	ldr	r3, [pc, #72]	@ (8010b00 <ProcessMacCommands+0x38c>)
 8010ab6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d00d      	beq.n	8010ada <ProcessMacCommands+0x366>
 8010abe:	4b10      	ldr	r3, [pc, #64]	@ (8010b00 <ProcessMacCommands+0x38c>)
 8010ac0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d007      	beq.n	8010ada <ProcessMacCommands+0x366>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8010aca:	4b0d      	ldr	r3, [pc, #52]	@ (8010b00 <ProcessMacCommands+0x38c>)
 8010acc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	4798      	blx	r3
 8010ad4:	4603      	mov	r3, r0
 8010ad6:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8010ada:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8010ade:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8010ae2:	787b      	ldrb	r3, [r7, #1]
 8010ae4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010ae8:	b2db      	uxtb	r3, r3
 8010aea:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8010aee:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010af2:	2202      	movs	r2, #2
 8010af4:	4619      	mov	r1, r3
 8010af6:	2006      	movs	r0, #6
 8010af8:	f004 ffda 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                break;
 8010afc:	e2cf      	b.n	801109e <ProcessMacCommands+0x92a>
 8010afe:	bf00      	nop
 8010b00:	20000768 	.word	0x20000768
 8010b04:	20000c70 	.word	0x20000c70
 8010b08:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8010b0c:	2303      	movs	r3, #3
 8010b0e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8010b12:	78fb      	ldrb	r3, [r7, #3]
 8010b14:	1c5a      	adds	r2, r3, #1
 8010b16:	70fa      	strb	r2, [r7, #3]
 8010b18:	461a      	mov	r2, r3
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	4413      	add	r3, r2
 8010b1e:	781b      	ldrb	r3, [r3, #0]
 8010b20:	b25b      	sxtb	r3, r3
 8010b22:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 8010b26:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8010b2a:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8010b2c:	78fb      	ldrb	r3, [r7, #3]
 8010b2e:	1c5a      	adds	r2, r3, #1
 8010b30:	70fa      	strb	r2, [r7, #3]
 8010b32:	461a      	mov	r2, r3
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	4413      	add	r3, r2
 8010b38:	781b      	ldrb	r3, [r3, #0]
 8010b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010b3c:	78fb      	ldrb	r3, [r7, #3]
 8010b3e:	1c5a      	adds	r2, r3, #1
 8010b40:	70fa      	strb	r2, [r7, #3]
 8010b42:	461a      	mov	r2, r3
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	4413      	add	r3, r2
 8010b48:	781b      	ldrb	r3, [r3, #0]
 8010b4a:	021a      	lsls	r2, r3, #8
 8010b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b4e:	4313      	orrs	r3, r2
 8010b50:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010b52:	78fb      	ldrb	r3, [r7, #3]
 8010b54:	1c5a      	adds	r2, r3, #1
 8010b56:	70fa      	strb	r2, [r7, #3]
 8010b58:	461a      	mov	r2, r3
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	4413      	add	r3, r2
 8010b5e:	781b      	ldrb	r3, [r3, #0]
 8010b60:	041a      	lsls	r2, r3, #16
 8010b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b64:	4313      	orrs	r3, r2
 8010b66:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 8010b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b6a:	2264      	movs	r2, #100	@ 0x64
 8010b6c:	fb02 f303 	mul.w	r3, r2, r3
 8010b70:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 8010b72:	2300      	movs	r3, #0
 8010b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8010b76:	78fb      	ldrb	r3, [r7, #3]
 8010b78:	1c5a      	adds	r2, r3, #1
 8010b7a:	70fa      	strb	r2, [r7, #3]
 8010b7c:	461a      	mov	r2, r3
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	4413      	add	r3, r2
 8010b82:	781b      	ldrb	r3, [r3, #0]
 8010b84:	b25b      	sxtb	r3, r3
 8010b86:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 8010b8a:	4b85      	ldr	r3, [pc, #532]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010b8c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010b90:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8010b94:	4611      	mov	r1, r2
 8010b96:	4618      	mov	r0, r3
 8010b98:	f006 fea4 	bl	80178e4 <RegionNewChannelReq>
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	b2db      	uxtb	r3, r3
 8010ba0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010ba4:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010ba8:	b25b      	sxtb	r3, r3
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	f2c0 826c 	blt.w	8011088 <ProcessMacCommands+0x914>
                {
                    macCmdPayload[0] = status;
 8010bb0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010bb4:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8010bb8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010bbc:	2201      	movs	r2, #1
 8010bbe:	4619      	mov	r1, r3
 8010bc0:	2007      	movs	r0, #7
 8010bc2:	f004 ff75 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                }
                break;
 8010bc6:	e25f      	b.n	8011088 <ProcessMacCommands+0x914>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8010bc8:	78fb      	ldrb	r3, [r7, #3]
 8010bca:	1c5a      	adds	r2, r3, #1
 8010bcc:	70fa      	strb	r2, [r7, #3]
 8010bce:	461a      	mov	r2, r3
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	4413      	add	r3, r2
 8010bd4:	781b      	ldrb	r3, [r3, #0]
 8010bd6:	f003 030f 	and.w	r3, r3, #15
 8010bda:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 8010bde:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d104      	bne.n	8010bf0 <ProcessMacCommands+0x47c>
                {
                    delay++;
 8010be6:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010bea:	3301      	adds	r3, #1
 8010bec:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8010bf0:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010bf4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010bf8:	fb02 f303 	mul.w	r3, r2, r3
 8010bfc:	461a      	mov	r2, r3
 8010bfe:	4b68      	ldr	r3, [pc, #416]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010c00:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8010c02:	4b67      	ldr	r3, [pc, #412]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c06:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8010c0a:	4a65      	ldr	r2, [pc, #404]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010c0c:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8010c0e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010c12:	2200      	movs	r2, #0
 8010c14:	4619      	mov	r1, r3
 8010c16:	2008      	movs	r0, #8
 8010c18:	f004 ff4a 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                break;
 8010c1c:	e23f      	b.n	801109e <ProcessMacCommands+0x92a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8010c1e:	78fb      	ldrb	r3, [r7, #3]
 8010c20:	1c5a      	adds	r2, r3, #1
 8010c22:	70fa      	strb	r2, [r7, #3]
 8010c24:	461a      	mov	r2, r3
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	4413      	add	r3, r2
 8010c2a:	781b      	ldrb	r3, [r3, #0]
 8010c2c:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8010c30:	2300      	movs	r3, #0
 8010c32:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8010c36:	2300      	movs	r3, #0
 8010c38:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8010c3c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010c40:	f003 0320 	and.w	r3, r3, #32
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d002      	beq.n	8010c4e <ProcessMacCommands+0x4da>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8010c48:	2301      	movs	r3, #1
 8010c4a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8010c4e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010c52:	f003 0310 	and.w	r3, r3, #16
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d002      	beq.n	8010c60 <ProcessMacCommands+0x4ec>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8010c5a:	2301      	movs	r3, #1
 8010c5c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8010c60:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010c64:	f003 030f 	and.w	r3, r3, #15
 8010c68:	b2db      	uxtb	r3, r3
 8010c6a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 8010c6e:	4b4c      	ldr	r3, [pc, #304]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010c70:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010c74:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8010c78:	4611      	mov	r1, r2
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	f006 fe4d 	bl	801791a <RegionTxParamSetupReq>
 8010c80:	4603      	mov	r3, r0
 8010c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c86:	f000 8201 	beq.w	801108c <ProcessMacCommands+0x918>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8010c8a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8010c8e:	4b44      	ldr	r3, [pc, #272]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010c90:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010c94:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8010c98:	4b41      	ldr	r3, [pc, #260]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010c9a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8010c9e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	4b3f      	ldr	r3, [pc, #252]	@ (8010da4 <ProcessMacCommands+0x630>)
 8010ca6:	5c9b      	ldrb	r3, [r3, r2]
 8010ca8:	4618      	mov	r0, r3
 8010caa:	f7ef fddf 	bl	800086c <__aeabi_ui2f>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	4a3b      	ldr	r2, [pc, #236]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010cb2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8010cb6:	2302      	movs	r3, #2
 8010cb8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010cbc:	4b38      	ldr	r3, [pc, #224]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010cbe:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010cc2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010cc6:	4b36      	ldr	r3, [pc, #216]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010cc8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010ccc:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010cd0:	4611      	mov	r1, r2
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	f006 fcc1 	bl	801765a <RegionGetPhyParam>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8010cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cde:	b25a      	sxtb	r2, r3
 8010ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010ce2:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010ce6:	4293      	cmp	r3, r2
 8010ce8:	bfb8      	it	lt
 8010cea:	4613      	movlt	r3, r2
 8010cec:	b25a      	sxtb	r2, r3
 8010cee:	4b2c      	ldr	r3, [pc, #176]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010cf0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8010cf4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010cf8:	2200      	movs	r2, #0
 8010cfa:	4619      	mov	r1, r3
 8010cfc:	2009      	movs	r0, #9
 8010cfe:	f004 fed7 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                }
                break;
 8010d02:	e1c3      	b.n	801108c <ProcessMacCommands+0x918>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8010d04:	2303      	movs	r3, #3
 8010d06:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8010d0a:	78fb      	ldrb	r3, [r7, #3]
 8010d0c:	1c5a      	adds	r2, r3, #1
 8010d0e:	70fa      	strb	r2, [r7, #3]
 8010d10:	461a      	mov	r2, r3
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	4413      	add	r3, r2
 8010d16:	781b      	ldrb	r3, [r3, #0]
 8010d18:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8010d1c:	78fb      	ldrb	r3, [r7, #3]
 8010d1e:	1c5a      	adds	r2, r3, #1
 8010d20:	70fa      	strb	r2, [r7, #3]
 8010d22:	461a      	mov	r2, r3
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	4413      	add	r3, r2
 8010d28:	781b      	ldrb	r3, [r3, #0]
 8010d2a:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010d2c:	78fb      	ldrb	r3, [r7, #3]
 8010d2e:	1c5a      	adds	r2, r3, #1
 8010d30:	70fa      	strb	r2, [r7, #3]
 8010d32:	461a      	mov	r2, r3
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	4413      	add	r3, r2
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	021a      	lsls	r2, r3, #8
 8010d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d3e:	4313      	orrs	r3, r2
 8010d40:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010d42:	78fb      	ldrb	r3, [r7, #3]
 8010d44:	1c5a      	adds	r2, r3, #1
 8010d46:	70fa      	strb	r2, [r7, #3]
 8010d48:	461a      	mov	r2, r3
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	4413      	add	r3, r2
 8010d4e:	781b      	ldrb	r3, [r3, #0]
 8010d50:	041a      	lsls	r2, r3, #16
 8010d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d54:	4313      	orrs	r3, r2
 8010d56:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8010d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d5a:	2264      	movs	r2, #100	@ 0x64
 8010d5c:	fb02 f303 	mul.w	r3, r2, r3
 8010d60:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 8010d62:	4b0f      	ldr	r3, [pc, #60]	@ (8010da0 <ProcessMacCommands+0x62c>)
 8010d64:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010d68:	f107 0220 	add.w	r2, r7, #32
 8010d6c:	4611      	mov	r1, r2
 8010d6e:	4618      	mov	r0, r3
 8010d70:	f006 fdee 	bl	8017950 <RegionDlChannelReq>
 8010d74:	4603      	mov	r3, r0
 8010d76:	b2db      	uxtb	r3, r3
 8010d78:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010d7c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010d80:	b25b      	sxtb	r3, r3
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	f2c0 8184 	blt.w	8011090 <ProcessMacCommands+0x91c>
                {
                    macCmdPayload[0] = status;
 8010d88:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010d8c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010d90:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010d94:	2201      	movs	r2, #1
 8010d96:	4619      	mov	r1, r3
 8010d98:	200a      	movs	r0, #10
 8010d9a:	f004 fe89 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                }
                break;
 8010d9e:	e177      	b.n	8011090 <ProcessMacCommands+0x91c>
 8010da0:	20000c70 	.word	0x20000c70
 8010da4:	08020704 	.word	0x08020704
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8010da8:	200a      	movs	r0, #10
 8010daa:	f005 f9b9 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8010dae:	4603      	mov	r3, r0
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	f000 816f 	beq.w	8011094 <ProcessMacCommands+0x920>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8010db6:	210a      	movs	r1, #10
 8010db8:	2000      	movs	r0, #0
 8010dba:	f005 f925 	bl	8016008 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010dbe:	f107 0318 	add.w	r3, r7, #24
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	601a      	str	r2, [r3, #0]
 8010dc6:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8010dc8:	f107 0310 	add.w	r3, r7, #16
 8010dcc:	2200      	movs	r2, #0
 8010dce:	601a      	str	r2, [r3, #0]
 8010dd0:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8010dd2:	f107 0308 	add.w	r3, r7, #8
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	601a      	str	r2, [r3, #0]
 8010dda:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8010ddc:	78fb      	ldrb	r3, [r7, #3]
 8010dde:	1c5a      	adds	r2, r3, #1
 8010de0:	70fa      	strb	r2, [r7, #3]
 8010de2:	461a      	mov	r2, r3
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	4413      	add	r3, r2
 8010de8:	781b      	ldrb	r3, [r3, #0]
 8010dea:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8010dec:	78fb      	ldrb	r3, [r7, #3]
 8010dee:	1c5a      	adds	r2, r3, #1
 8010df0:	70fa      	strb	r2, [r7, #3]
 8010df2:	461a      	mov	r2, r3
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	4413      	add	r3, r2
 8010df8:	781b      	ldrb	r3, [r3, #0]
 8010dfa:	021a      	lsls	r2, r3, #8
 8010dfc:	69bb      	ldr	r3, [r7, #24]
 8010dfe:	4313      	orrs	r3, r2
 8010e00:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8010e02:	78fb      	ldrb	r3, [r7, #3]
 8010e04:	1c5a      	adds	r2, r3, #1
 8010e06:	70fa      	strb	r2, [r7, #3]
 8010e08:	461a      	mov	r2, r3
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	4413      	add	r3, r2
 8010e0e:	781b      	ldrb	r3, [r3, #0]
 8010e10:	041a      	lsls	r2, r3, #16
 8010e12:	69bb      	ldr	r3, [r7, #24]
 8010e14:	4313      	orrs	r3, r2
 8010e16:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8010e18:	78fb      	ldrb	r3, [r7, #3]
 8010e1a:	1c5a      	adds	r2, r3, #1
 8010e1c:	70fa      	strb	r2, [r7, #3]
 8010e1e:	461a      	mov	r2, r3
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	4413      	add	r3, r2
 8010e24:	781b      	ldrb	r3, [r3, #0]
 8010e26:	061a      	lsls	r2, r3, #24
 8010e28:	69bb      	ldr	r3, [r7, #24]
 8010e2a:	4313      	orrs	r3, r2
 8010e2c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8010e2e:	78fb      	ldrb	r3, [r7, #3]
 8010e30:	1c5a      	adds	r2, r3, #1
 8010e32:	70fa      	strb	r2, [r7, #3]
 8010e34:	461a      	mov	r2, r3
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	4413      	add	r3, r2
 8010e3a:	781b      	ldrb	r3, [r3, #0]
 8010e3c:	b21b      	sxth	r3, r3
 8010e3e:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8010e40:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8010e44:	461a      	mov	r2, r3
 8010e46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010e4a:	fb02 f303 	mul.w	r3, r2, r3
 8010e4e:	121b      	asrs	r3, r3, #8
 8010e50:	b21b      	sxth	r3, r3
 8010e52:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8010e54:	f107 0310 	add.w	r3, r7, #16
 8010e58:	f107 0218 	add.w	r2, r7, #24
 8010e5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010e60:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8010e64:	693a      	ldr	r2, [r7, #16]
 8010e66:	4b94      	ldr	r3, [pc, #592]	@ (80110b8 <ProcessMacCommands+0x944>)
 8010e68:	4413      	add	r3, r2
 8010e6a:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8010e6c:	f107 0308 	add.w	r3, r7, #8
 8010e70:	4618      	mov	r0, r3
 8010e72:	f00d fa57 	bl	801e324 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8010e76:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8010e7a:	4b90      	ldr	r3, [pc, #576]	@ (80110bc <ProcessMacCommands+0x948>)
 8010e7c:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8010e80:	9200      	str	r2, [sp, #0]
 8010e82:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 8010e86:	f107 0210 	add.w	r2, r7, #16
 8010e8a:	ca06      	ldmia	r2, {r1, r2}
 8010e8c:	f00d f9e3 	bl	801e256 <SysTimeSub>
 8010e90:	f107 0010 	add.w	r0, r7, #16
 8010e94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010e96:	9300      	str	r3, [sp, #0]
 8010e98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e9a:	f107 0208 	add.w	r2, r7, #8
 8010e9e:	ca06      	ldmia	r2, {r1, r2}
 8010ea0:	f00d f9a0 	bl	801e1e4 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8010ea4:	f107 0310 	add.w	r3, r7, #16
 8010ea8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010eac:	f00d fa0c 	bl	801e2c8 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010eb0:	f004 fb70 	bl	8015594 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8010eb4:	4b81      	ldr	r3, [pc, #516]	@ (80110bc <ProcessMacCommands+0x948>)
 8010eb6:	2201      	movs	r2, #1
 8010eb8:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8010ebc:	e0ea      	b.n	8011094 <ProcessMacCommands+0x920>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8010ebe:	200d      	movs	r0, #13
 8010ec0:	f005 f92e 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8010ec4:	4603      	mov	r3, r0
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	f000 80e6 	beq.w	8011098 <ProcessMacCommands+0x924>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8010ecc:	210d      	movs	r1, #13
 8010ece:	2000      	movs	r0, #0
 8010ed0:	f005 f89a 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8010ed4:	4b79      	ldr	r3, [pc, #484]	@ (80110bc <ProcessMacCommands+0x948>)
 8010ed6:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 8010eda:	2b04      	cmp	r3, #4
 8010edc:	f000 80dc 	beq.w	8011098 <ProcessMacCommands+0x924>
 8010ee0:	4b76      	ldr	r3, [pc, #472]	@ (80110bc <ProcessMacCommands+0x948>)
 8010ee2:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 8010ee6:	2b05      	cmp	r3, #5
 8010ee8:	f000 80d6 	beq.w	8011098 <ProcessMacCommands+0x924>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8010eec:	f004 fa72 	bl	80153d4 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8010ef0:	e0d2      	b.n	8011098 <ProcessMacCommands+0x924>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010ef2:	2303      	movs	r3, #3
 8010ef4:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 8010ef8:	2300      	movs	r3, #0
 8010efa:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8010efc:	78fb      	ldrb	r3, [r7, #3]
 8010efe:	1c5a      	adds	r2, r3, #1
 8010f00:	70fa      	strb	r2, [r7, #3]
 8010f02:	461a      	mov	r2, r3
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	4413      	add	r3, r2
 8010f08:	781b      	ldrb	r3, [r3, #0]
 8010f0a:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010f0c:	78fb      	ldrb	r3, [r7, #3]
 8010f0e:	1c5a      	adds	r2, r3, #1
 8010f10:	70fa      	strb	r2, [r7, #3]
 8010f12:	461a      	mov	r2, r3
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	4413      	add	r3, r2
 8010f18:	781b      	ldrb	r3, [r3, #0]
 8010f1a:	021b      	lsls	r3, r3, #8
 8010f1c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010f1e:	4313      	orrs	r3, r2
 8010f20:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8010f22:	78fb      	ldrb	r3, [r7, #3]
 8010f24:	1c5a      	adds	r2, r3, #1
 8010f26:	70fa      	strb	r2, [r7, #3]
 8010f28:	461a      	mov	r2, r3
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	4413      	add	r3, r2
 8010f2e:	781b      	ldrb	r3, [r3, #0]
 8010f30:	041b      	lsls	r3, r3, #16
 8010f32:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010f34:	4313      	orrs	r3, r2
 8010f36:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 8010f38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010f3a:	2264      	movs	r2, #100	@ 0x64
 8010f3c:	fb02 f303 	mul.w	r3, r2, r3
 8010f40:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 8010f42:	78fb      	ldrb	r3, [r7, #3]
 8010f44:	1c5a      	adds	r2, r3, #1
 8010f46:	70fa      	strb	r2, [r7, #3]
 8010f48:	461a      	mov	r2, r3
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	4413      	add	r3, r2
 8010f4e:	781b      	ldrb	r3, [r3, #0]
 8010f50:	f003 030f 	and.w	r3, r3, #15
 8010f54:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8010f58:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8010f5c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f004 fa4e 	bl	8015400 <LoRaMacClassBPingSlotChannelReq>
 8010f64:	4603      	mov	r3, r0
 8010f66:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8010f6a:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8010f6e:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8010f72:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010f76:	2201      	movs	r2, #1
 8010f78:	4619      	mov	r1, r3
 8010f7a:	2011      	movs	r0, #17
 8010f7c:	f004 fd98 	bl	8015ab0 <LoRaMacCommandsAddCmd>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
#endif /* LORAMAC_VERSION */
                break;
 8010f80:	e08d      	b.n	801109e <ProcessMacCommands+0x92a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010f82:	200e      	movs	r0, #14
 8010f84:	f005 f8cc 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8010f88:	4603      	mov	r3, r0
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	f000 8086 	beq.w	801109c <ProcessMacCommands+0x928>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8010f90:	210e      	movs	r1, #14
 8010f92:	2000      	movs	r0, #0
 8010f94:	f005 f838 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8010f98:	2300      	movs	r3, #0
 8010f9a:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010fa4:	78fb      	ldrb	r3, [r7, #3]
 8010fa6:	1c5a      	adds	r2, r3, #1
 8010fa8:	70fa      	strb	r2, [r7, #3]
 8010faa:	461a      	mov	r2, r3
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	4413      	add	r3, r2
 8010fb0:	781b      	ldrb	r3, [r3, #0]
 8010fb2:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010fb6:	78fb      	ldrb	r3, [r7, #3]
 8010fb8:	1c5a      	adds	r2, r3, #1
 8010fba:	70fa      	strb	r2, [r7, #3]
 8010fbc:	461a      	mov	r2, r3
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	4413      	add	r3, r2
 8010fc2:	781b      	ldrb	r3, [r3, #0]
 8010fc4:	021b      	lsls	r3, r3, #8
 8010fc6:	b21a      	sxth	r2, r3
 8010fc8:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8010fcc:	4313      	orrs	r3, r2
 8010fce:	b21b      	sxth	r3, r3
 8010fd0:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8010fd4:	78fb      	ldrb	r3, [r7, #3]
 8010fd6:	1c5a      	adds	r2, r3, #1
 8010fd8:	70fa      	strb	r2, [r7, #3]
 8010fda:	461a      	mov	r2, r3
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	4413      	add	r3, r2
 8010fe0:	781b      	ldrb	r3, [r3, #0]
 8010fe2:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8010fe6:	4b36      	ldr	r3, [pc, #216]	@ (80110c0 <ProcessMacCommands+0x94c>)
 8010fe8:	681a      	ldr	r2, [r3, #0]
 8010fea:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 8010fee:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	f004 fa70 	bl	80154d8 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8010ff8:	e050      	b.n	801109c <ProcessMacCommands+0x928>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8011000:	78fb      	ldrb	r3, [r7, #3]
 8011002:	1c5a      	adds	r2, r3, #1
 8011004:	70fa      	strb	r2, [r7, #3]
 8011006:	461a      	mov	r2, r3
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	4413      	add	r3, r2
 801100c:	781b      	ldrb	r3, [r3, #0]
 801100e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8011012:	78fb      	ldrb	r3, [r7, #3]
 8011014:	1c5a      	adds	r2, r3, #1
 8011016:	70fa      	strb	r2, [r7, #3]
 8011018:	461a      	mov	r2, r3
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	4413      	add	r3, r2
 801101e:	781b      	ldrb	r3, [r3, #0]
 8011020:	021b      	lsls	r3, r3, #8
 8011022:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011026:	4313      	orrs	r3, r2
 8011028:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 801102c:	78fb      	ldrb	r3, [r7, #3]
 801102e:	1c5a      	adds	r2, r3, #1
 8011030:	70fa      	strb	r2, [r7, #3]
 8011032:	461a      	mov	r2, r3
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	4413      	add	r3, r2
 8011038:	781b      	ldrb	r3, [r3, #0]
 801103a:	041b      	lsls	r3, r3, #16
 801103c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011040:	4313      	orrs	r3, r2
 8011042:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 8011046:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801104a:	2264      	movs	r2, #100	@ 0x64
 801104c:	fb02 f303 	mul.w	r3, r2, r3
 8011050:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8011054:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8011058:	f004 fb14 	bl	8015684 <LoRaMacClassBBeaconFreqReq>
 801105c:	4603      	mov	r3, r0
 801105e:	2b00      	cmp	r3, #0
 8011060:	d003      	beq.n	801106a <ProcessMacCommands+0x8f6>
                    {
                        macCmdPayload[0] = 1;
 8011062:	2301      	movs	r3, #1
 8011064:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8011068:	e002      	b.n	8011070 <ProcessMacCommands+0x8fc>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 801106a:	2300      	movs	r3, #0
 801106c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8011070:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011074:	2201      	movs	r2, #1
 8011076:	4619      	mov	r1, r3
 8011078:	2013      	movs	r0, #19
 801107a:	f004 fd19 	bl	8015ab0 <LoRaMacCommandsAddCmd>
                }
                break;
 801107e:	e00e      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 8011080:	bf00      	nop
 8011082:	e00c      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 8011084:	bf00      	nop
 8011086:	e00a      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 8011088:	bf00      	nop
 801108a:	e008      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 801108c:	bf00      	nop
 801108e:	e006      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 8011090:	bf00      	nop
 8011092:	e004      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 8011094:	bf00      	nop
 8011096:	e002      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 8011098:	bf00      	nop
 801109a:	e000      	b.n	801109e <ProcessMacCommands+0x92a>
                break;
 801109c:	bf00      	nop
    while( macIndex < commandsSize )
 801109e:	78fa      	ldrb	r2, [r7, #3]
 80110a0:	78bb      	ldrb	r3, [r7, #2]
 80110a2:	429a      	cmp	r2, r3
 80110a4:	f4ff ab7e 	bcc.w	80107a4 <ProcessMacCommands+0x30>
 80110a8:	e002      	b.n	80110b0 <ProcessMacCommands+0x93c>
            return;
 80110aa:	bf00      	nop
 80110ac:	e000      	b.n	80110b0 <ProcessMacCommands+0x93c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 80110ae:	bf00      	nop
        }
    }
}
 80110b0:	378c      	adds	r7, #140	@ 0x8c
 80110b2:	46bd      	mov	sp, r7
 80110b4:	bd90      	pop	{r4, r7, pc}
 80110b6:	bf00      	nop
 80110b8:	12d53d80 	.word	0x12d53d80
 80110bc:	20000768 	.word	0x20000768
 80110c0:	200013f0 	.word	0x200013f0

080110c4 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b08e      	sub	sp, #56	@ 0x38
 80110c8:	af02      	add	r7, sp, #8
 80110ca:	60f8      	str	r0, [r7, #12]
 80110cc:	607a      	str	r2, [r7, #4]
 80110ce:	461a      	mov	r2, r3
 80110d0:	460b      	mov	r3, r1
 80110d2:	72fb      	strb	r3, [r7, #11]
 80110d4:	4613      	mov	r3, r2
 80110d6:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80110d8:	2303      	movs	r3, #3
 80110da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 80110de:	4b65      	ldr	r3, [pc, #404]	@ (8011274 <Send+0x1b0>)
 80110e0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80110e4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 80110e8:	4b62      	ldr	r3, [pc, #392]	@ (8011274 <Send+0x1b0>)
 80110ea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80110ee:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80110f2:	4b60      	ldr	r3, [pc, #384]	@ (8011274 <Send+0x1b0>)
 80110f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80110f8:	4b5e      	ldr	r3, [pc, #376]	@ (8011274 <Send+0x1b0>)
 80110fa:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d101      	bne.n	8011106 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8011102:	2307      	movs	r3, #7
 8011104:	e0b1      	b.n	801126a <Send+0x1a6>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8011106:	4b5b      	ldr	r3, [pc, #364]	@ (8011274 <Send+0x1b0>)
 8011108:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 801110c:	2b00      	cmp	r3, #0
 801110e:	d102      	bne.n	8011116 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011110:	4b58      	ldr	r3, [pc, #352]	@ (8011274 <Send+0x1b0>)
 8011112:	2200      	movs	r2, #0
 8011114:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 8011116:	2300      	movs	r3, #0
 8011118:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 801111c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011120:	f023 030f 	bic.w	r3, r3, #15
 8011124:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8011128:	4b52      	ldr	r3, [pc, #328]	@ (8011274 <Send+0x1b0>)
 801112a:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 801112e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011132:	f362 13c7 	bfi	r3, r2, #7, #1
 8011136:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801113a:	4b4e      	ldr	r3, [pc, #312]	@ (8011274 <Send+0x1b0>)
 801113c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011140:	2b01      	cmp	r3, #1
 8011142:	d106      	bne.n	8011152 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8011144:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011148:	f043 0310 	orr.w	r3, r3, #16
 801114c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011150:	e005      	b.n	801115e <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8011152:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011156:	f023 0310 	bic.w	r3, r3, #16
 801115a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 801115e:	4b45      	ldr	r3, [pc, #276]	@ (8011274 <Send+0x1b0>)
 8011160:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8011164:	2b00      	cmp	r3, #0
 8011166:	d005      	beq.n	8011174 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8011168:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801116c:	f043 0320 	orr.w	r3, r3, #32
 8011170:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8011174:	2301      	movs	r3, #1
 8011176:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8011178:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801117c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8011180:	b2db      	uxtb	r3, r3
 8011182:	2b00      	cmp	r3, #0
 8011184:	bf14      	ite	ne
 8011186:	2301      	movne	r3, #1
 8011188:	2300      	moveq	r3, #0
 801118a:	b2db      	uxtb	r3, r3
 801118c:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801118e:	4b39      	ldr	r3, [pc, #228]	@ (8011274 <Send+0x1b0>)
 8011190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011192:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8011194:	4b37      	ldr	r3, [pc, #220]	@ (8011274 <Send+0x1b0>)
 8011196:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 801119a:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 801119c:	4b35      	ldr	r3, [pc, #212]	@ (8011274 <Send+0x1b0>)
 801119e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80111a2:	847b      	strh	r3, [r7, #34]	@ 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80111a4:	4b33      	ldr	r3, [pc, #204]	@ (8011274 <Send+0x1b0>)
 80111a6:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80111aa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80111ae:	4b31      	ldr	r3, [pc, #196]	@ (8011274 <Send+0x1b0>)
 80111b0:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80111b4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80111b8:	4b2e      	ldr	r3, [pc, #184]	@ (8011274 <Send+0x1b0>)
 80111ba:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80111be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 80111c2:	4b2c      	ldr	r3, [pc, #176]	@ (8011274 <Send+0x1b0>)
 80111c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80111c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
 80111cc:	4b29      	ldr	r3, [pc, #164]	@ (8011274 <Send+0x1b0>)
 80111ce:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 80111d2:	617b      	str	r3, [r7, #20]
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 80111d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80111d8:	f107 0014 	add.w	r0, r7, #20
 80111dc:	4a26      	ldr	r2, [pc, #152]	@ (8011278 <Send+0x1b4>)
 80111de:	4927      	ldr	r1, [pc, #156]	@ (801127c <Send+0x1b8>)
 80111e0:	f002 fc56 	bl	8013a90 <LoRaMacAdrCalcNext>
 80111e4:	4603      	mov	r3, r0
 80111e6:	461a      	mov	r2, r3
 80111e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80111ec:	f362 1386 	bfi	r3, r2, #6, #1
 80111f0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80111f4:	7afa      	ldrb	r2, [r7, #11]
 80111f6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80111fa:	893b      	ldrh	r3, [r7, #8]
 80111fc:	9300      	str	r3, [sp, #0]
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	68f8      	ldr	r0, [r7, #12]
 8011202:	f000 fc5d 	bl	8011ac0 <PrepareFrame>
 8011206:	4603      	mov	r3, r0
 8011208:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 801120c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011210:	2b00      	cmp	r3, #0
 8011212:	d003      	beq.n	801121c <Send+0x158>
 8011214:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011218:	2b0a      	cmp	r3, #10
 801121a:	d107      	bne.n	801122c <Send+0x168>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 801121c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8011220:	4618      	mov	r0, r3
 8011222:	f000 f961 	bl	80114e8 <ScheduleTx>
 8011226:	4603      	mov	r3, r0
 8011228:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 801122c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011230:	2b00      	cmp	r3, #0
 8011232:	d00a      	beq.n	801124a <Send+0x186>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8011234:	4a0f      	ldr	r2, [pc, #60]	@ (8011274 <Send+0x1b0>)
 8011236:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801123a:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 801123e:	4a0d      	ldr	r2, [pc, #52]	@ (8011274 <Send+0x1b0>)
 8011240:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8011244:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8011248:	e00d      	b.n	8011266 <Send+0x1a2>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 801124a:	4b0a      	ldr	r3, [pc, #40]	@ (8011274 <Send+0x1b0>)
 801124c:	2200      	movs	r2, #0
 801124e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8011252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011254:	4a07      	ldr	r2, [pc, #28]	@ (8011274 <Send+0x1b0>)
 8011256:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8011258:	f004 fcd0 	bl	8015bfc <LoRaMacCommandsRemoveNoneStickyCmds>
 801125c:	4603      	mov	r3, r0
 801125e:	2b00      	cmp	r3, #0
 8011260:	d001      	beq.n	8011266 <Send+0x1a2>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011262:	2313      	movs	r3, #19
 8011264:	e001      	b.n	801126a <Send+0x1a6>
        }
    }
    return status;
 8011266:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801126a:	4618      	mov	r0, r3
 801126c:	3730      	adds	r7, #48	@ 0x30
 801126e:	46bd      	mov	sp, r7
 8011270:	bd80      	pop	{r7, pc}
 8011272:	bf00      	nop
 8011274:	20000c70 	.word	0x20000c70
 8011278:	20000ca8 	.word	0x20000ca8
 801127c:	20000ca9 	.word	0x20000ca9

08011280 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8011280:	b580      	push	{r7, lr}
 8011282:	b084      	sub	sp, #16
 8011284:	af00      	add	r7, sp, #0
 8011286:	4603      	mov	r3, r0
 8011288:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801128a:	2300      	movs	r3, #0
 801128c:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 801128e:	2300      	movs	r3, #0
 8011290:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8011292:	2301      	movs	r3, #1
 8011294:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8011296:	79fb      	ldrb	r3, [r7, #7]
 8011298:	2bff      	cmp	r3, #255	@ 0xff
 801129a:	d11f      	bne.n	80112dc <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 801129c:	2000      	movs	r0, #0
 801129e:	f7ff f931 	bl	8010504 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 80112a2:	4b15      	ldr	r3, [pc, #84]	@ (80112f8 <SendReJoinReq+0x78>)
 80112a4:	2200      	movs	r2, #0
 80112a6:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 80112aa:	4b13      	ldr	r3, [pc, #76]	@ (80112f8 <SendReJoinReq+0x78>)
 80112ac:	4a13      	ldr	r2, [pc, #76]	@ (80112fc <SendReJoinReq+0x7c>)
 80112ae:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80112b2:	4b11      	ldr	r3, [pc, #68]	@ (80112f8 <SendReJoinReq+0x78>)
 80112b4:	22ff      	movs	r2, #255	@ 0xff
 80112b6:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80112ba:	7b3b      	ldrb	r3, [r7, #12]
 80112bc:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80112c0:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80112c2:	7b3a      	ldrb	r2, [r7, #12]
 80112c4:	4b0c      	ldr	r3, [pc, #48]	@ (80112f8 <SendReJoinReq+0x78>)
 80112c6:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 80112ca:	480d      	ldr	r0, [pc, #52]	@ (8011300 <SendReJoinReq+0x80>)
 80112cc:	f7fc fa0c 	bl	800d6e8 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 80112d0:	480c      	ldr	r0, [pc, #48]	@ (8011304 <SendReJoinReq+0x84>)
 80112d2:	f7fc f9d9 	bl	800d688 <SecureElementGetDevEui>

            allowDelayedTx = false;
 80112d6:	2300      	movs	r3, #0
 80112d8:	73fb      	strb	r3, [r7, #15]

            break;
 80112da:	e002      	b.n	80112e2 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80112dc:	2302      	movs	r3, #2
 80112de:	73bb      	strb	r3, [r7, #14]
            break;
 80112e0:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 80112e2:	7bfb      	ldrb	r3, [r7, #15]
 80112e4:	4618      	mov	r0, r3
 80112e6:	f000 f8ff 	bl	80114e8 <ScheduleTx>
 80112ea:	4603      	mov	r3, r0
 80112ec:	73bb      	strb	r3, [r7, #14]
    return status;
 80112ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80112f0:	4618      	mov	r0, r3
 80112f2:	3710      	adds	r7, #16
 80112f4:	46bd      	mov	sp, r7
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	20000768 	.word	0x20000768
 80112fc:	2000076a 	.word	0x2000076a
 8011300:	20000876 	.word	0x20000876
 8011304:	2000087e 	.word	0x2000087e

08011308 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8011308:	b580      	push	{r7, lr}
 801130a:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 801130c:	f003 ff14 	bl	8015138 <LoRaMacClassBIsBeaconExpected>
 8011310:	4603      	mov	r3, r0
 8011312:	2b00      	cmp	r3, #0
 8011314:	d001      	beq.n	801131a <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8011316:	230e      	movs	r3, #14
 8011318:	e013      	b.n	8011342 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801131a:	4b0b      	ldr	r3, [pc, #44]	@ (8011348 <CheckForClassBCollision+0x40>)
 801131c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011320:	2b01      	cmp	r3, #1
 8011322:	d10d      	bne.n	8011340 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8011324:	f003 ff20 	bl	8015168 <LoRaMacClassBIsPingExpected>
 8011328:	4603      	mov	r3, r0
 801132a:	2b00      	cmp	r3, #0
 801132c:	d001      	beq.n	8011332 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801132e:	230f      	movs	r3, #15
 8011330:	e007      	b.n	8011342 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8011332:	f003 ff29 	bl	8015188 <LoRaMacClassBIsMulticastExpected>
 8011336:	4603      	mov	r3, r0
 8011338:	2b00      	cmp	r3, #0
 801133a:	d001      	beq.n	8011340 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801133c:	230f      	movs	r3, #15
 801133e:	e000      	b.n	8011342 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8011340:	2300      	movs	r3, #0
}
 8011342:	4618      	mov	r0, r3
 8011344:	bd80      	pop	{r7, pc}
 8011346:	bf00      	nop
 8011348:	20000c70 	.word	0x20000c70

0801134c <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 801134c:	b590      	push	{r4, r7, lr}
 801134e:	b083      	sub	sp, #12
 8011350:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011352:	4b2d      	ldr	r3, [pc, #180]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 8011354:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011358:	4b2b      	ldr	r3, [pc, #172]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 801135a:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801135e:	4b2a      	ldr	r3, [pc, #168]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 8011360:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8011364:	4b28      	ldr	r3, [pc, #160]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 8011366:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 801136a:	4b27      	ldr	r3, [pc, #156]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 801136c:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011370:	b25b      	sxtb	r3, r3
 8011372:	f006 fb68 	bl	8017a46 <RegionApplyDrOffset>
 8011376:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011378:	b259      	sxtb	r1, r3
 801137a:	4b23      	ldr	r3, [pc, #140]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 801137c:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011380:	4b21      	ldr	r3, [pc, #132]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 8011382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011384:	4821      	ldr	r0, [pc, #132]	@ (801140c <ComputeRxWindowParameters+0xc0>)
 8011386:	9000      	str	r0, [sp, #0]
 8011388:	4620      	mov	r0, r4
 801138a:	f006 fa07 	bl	801779c <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801138e:	4b1e      	ldr	r3, [pc, #120]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 8011390:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8011394:	4b1c      	ldr	r3, [pc, #112]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 8011396:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801139a:	b259      	sxtb	r1, r3
 801139c:	4b1a      	ldr	r3, [pc, #104]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 801139e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80113a2:	4b19      	ldr	r3, [pc, #100]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 80113a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80113a6:	4c1a      	ldr	r4, [pc, #104]	@ (8011410 <ComputeRxWindowParameters+0xc4>)
 80113a8:	9400      	str	r4, [sp, #0]
 80113aa:	f006 f9f7 	bl	801779c <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80113ae:	4b16      	ldr	r3, [pc, #88]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 80113b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80113b2:	4a18      	ldr	r2, [pc, #96]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113b4:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 80113b8:	4413      	add	r3, r2
 80113ba:	4a16      	ldr	r2, [pc, #88]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113bc:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80113c0:	4b11      	ldr	r3, [pc, #68]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 80113c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80113c4:	4a13      	ldr	r2, [pc, #76]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113c6:	f8d2 23d8 	ldr.w	r2, [r2, #984]	@ 0x3d8
 80113ca:	4413      	add	r3, r2
 80113cc:	4a11      	ldr	r2, [pc, #68]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113ce:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 80113d2:	4b10      	ldr	r3, [pc, #64]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113d4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80113d8:	2b04      	cmp	r3, #4
 80113da:	d011      	beq.n	8011400 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80113dc:	4b0a      	ldr	r3, [pc, #40]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 80113de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80113e0:	4a0c      	ldr	r2, [pc, #48]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113e2:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 80113e6:	4413      	add	r3, r2
 80113e8:	4a0a      	ldr	r2, [pc, #40]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113ea:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80113ee:	4b06      	ldr	r3, [pc, #24]	@ (8011408 <ComputeRxWindowParameters+0xbc>)
 80113f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113f2:	4a08      	ldr	r2, [pc, #32]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113f4:	f8d2 23d8 	ldr.w	r2, [r2, #984]	@ 0x3d8
 80113f8:	4413      	add	r3, r2
 80113fa:	4a06      	ldr	r2, [pc, #24]	@ (8011414 <ComputeRxWindowParameters+0xc8>)
 80113fc:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8011400:	bf00      	nop
 8011402:	3704      	adds	r7, #4
 8011404:	46bd      	mov	sp, r7
 8011406:	bd90      	pop	{r4, r7, pc}
 8011408:	20000c70 	.word	0x20000c70
 801140c:	20000b20 	.word	0x20000b20
 8011410:	20000b34 	.word	0x20000b34
 8011414:	20000768 	.word	0x20000768

08011418 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8011418:	b580      	push	{r7, lr}
 801141a:	b082      	sub	sp, #8
 801141c:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 801141e:	2300      	movs	r3, #0
 8011420:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8011422:	4b13      	ldr	r3, [pc, #76]	@ (8011470 <VerifyTxFrame+0x58>)
 8011424:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8011428:	2b00      	cmp	r3, #0
 801142a:	d01b      	beq.n	8011464 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801142c:	1d3b      	adds	r3, r7, #4
 801142e:	4618      	mov	r0, r3
 8011430:	f004 fc34 	bl	8015c9c <LoRaMacCommandsGetSizeSerializedCmds>
 8011434:	4603      	mov	r3, r0
 8011436:	2b00      	cmp	r3, #0
 8011438:	d001      	beq.n	801143e <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801143a:	2313      	movs	r3, #19
 801143c:	e013      	b.n	8011466 <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 801143e:	4b0d      	ldr	r3, [pc, #52]	@ (8011474 <VerifyTxFrame+0x5c>)
 8011440:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011444:	4a0a      	ldr	r2, [pc, #40]	@ (8011470 <VerifyTxFrame+0x58>)
 8011446:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 801144a:	687a      	ldr	r2, [r7, #4]
 801144c:	b2d2      	uxtb	r2, r2
 801144e:	4618      	mov	r0, r3
 8011450:	f7ff f968 	bl	8010724 <ValidatePayloadLength>
 8011454:	4603      	mov	r3, r0
 8011456:	f083 0301 	eor.w	r3, r3, #1
 801145a:	b2db      	uxtb	r3, r3
 801145c:	2b00      	cmp	r3, #0
 801145e:	d001      	beq.n	8011464 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8011460:	2308      	movs	r3, #8
 8011462:	e000      	b.n	8011466 <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8011464:	2300      	movs	r3, #0
}
 8011466:	4618      	mov	r0, r3
 8011468:	3708      	adds	r7, #8
 801146a:	46bd      	mov	sp, r7
 801146c:	bd80      	pop	{r7, pc}
 801146e:	bf00      	nop
 8011470:	20000c70 	.word	0x20000c70
 8011474:	20000768 	.word	0x20000768

08011478 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b082      	sub	sp, #8
 801147c:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 801147e:	4b18      	ldr	r3, [pc, #96]	@ (80114e0 <SerializeTxFrame+0x68>)
 8011480:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011484:	2b00      	cmp	r3, #0
 8011486:	d002      	beq.n	801148e <SerializeTxFrame+0x16>
 8011488:	2b04      	cmp	r3, #4
 801148a:	d011      	beq.n	80114b0 <SerializeTxFrame+0x38>
 801148c:	e021      	b.n	80114d2 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 801148e:	4815      	ldr	r0, [pc, #84]	@ (80114e4 <SerializeTxFrame+0x6c>)
 8011490:	f005 ff57 	bl	8017342 <LoRaMacSerializerJoinRequest>
 8011494:	4603      	mov	r3, r0
 8011496:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011498:	79fb      	ldrb	r3, [r7, #7]
 801149a:	2b00      	cmp	r3, #0
 801149c:	d001      	beq.n	80114a2 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801149e:	2311      	movs	r3, #17
 80114a0:	e01a      	b.n	80114d8 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80114a2:	4b0f      	ldr	r3, [pc, #60]	@ (80114e0 <SerializeTxFrame+0x68>)
 80114a4:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80114a8:	461a      	mov	r2, r3
 80114aa:	4b0d      	ldr	r3, [pc, #52]	@ (80114e0 <SerializeTxFrame+0x68>)
 80114ac:	801a      	strh	r2, [r3, #0]
            break;
 80114ae:	e012      	b.n	80114d6 <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80114b0:	480c      	ldr	r0, [pc, #48]	@ (80114e4 <SerializeTxFrame+0x6c>)
 80114b2:	f005 ffc8 	bl	8017446 <LoRaMacSerializerData>
 80114b6:	4603      	mov	r3, r0
 80114b8:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80114ba:	79fb      	ldrb	r3, [r7, #7]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d001      	beq.n	80114c4 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80114c0:	2311      	movs	r3, #17
 80114c2:	e009      	b.n	80114d8 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80114c4:	4b06      	ldr	r3, [pc, #24]	@ (80114e0 <SerializeTxFrame+0x68>)
 80114c6:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80114ca:	461a      	mov	r2, r3
 80114cc:	4b04      	ldr	r3, [pc, #16]	@ (80114e0 <SerializeTxFrame+0x68>)
 80114ce:	801a      	strh	r2, [r3, #0]
            break;
 80114d0:	e001      	b.n	80114d6 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80114d2:	2303      	movs	r3, #3
 80114d4:	e000      	b.n	80114d8 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 80114d6:	2300      	movs	r3, #0
}
 80114d8:	4618      	mov	r0, r3
 80114da:	3708      	adds	r7, #8
 80114dc:	46bd      	mov	sp, r7
 80114de:	bd80      	pop	{r7, pc}
 80114e0:	20000768 	.word	0x20000768
 80114e4:	20000870 	.word	0x20000870

080114e8 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b090      	sub	sp, #64	@ 0x40
 80114ec:	af02      	add	r7, sp, #8
 80114ee:	4603      	mov	r3, r0
 80114f0:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80114f2:	2303      	movs	r3, #3
 80114f4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 80114f8:	f7ff ff06 	bl	8011308 <CheckForClassBCollision>
 80114fc:	4603      	mov	r3, r0
 80114fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011502:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011506:	2b00      	cmp	r3, #0
 8011508:	d002      	beq.n	8011510 <ScheduleTx+0x28>
    {
        return status;
 801150a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801150e:	e092      	b.n	8011636 <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8011510:	f000 f8fe 	bl	8011710 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8011514:	f7ff ffb0 	bl	8011478 <SerializeTxFrame>
 8011518:	4603      	mov	r3, r0
 801151a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 801151e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011522:	2b00      	cmp	r3, #0
 8011524:	d002      	beq.n	801152c <ScheduleTx+0x44>
    {
        return status;
 8011526:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801152a:	e084      	b.n	8011636 <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 801152c:	4b44      	ldr	r3, [pc, #272]	@ (8011640 <ScheduleTx+0x158>)
 801152e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011530:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011532:	4b43      	ldr	r3, [pc, #268]	@ (8011640 <ScheduleTx+0x158>)
 8011534:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011538:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 801153a:	4b41      	ldr	r3, [pc, #260]	@ (8011640 <ScheduleTx+0x158>)
 801153c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8011540:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8011542:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011546:	4618      	mov	r0, r3
 8011548:	f00c ff24 	bl	801e394 <SysTimeGetMcuTime>
 801154c:	4638      	mov	r0, r7
 801154e:	4b3c      	ldr	r3, [pc, #240]	@ (8011640 <ScheduleTx+0x158>)
 8011550:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
 8011554:	9200      	str	r2, [sp, #0]
 8011556:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 801155a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801155e:	ca06      	ldmia	r2, {r1, r2}
 8011560:	f00c fe79 	bl	801e256 <SysTimeSub>
 8011564:	f107 0320 	add.w	r3, r7, #32
 8011568:	463a      	mov	r2, r7
 801156a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801156e:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8011572:	4b33      	ldr	r3, [pc, #204]	@ (8011640 <ScheduleTx+0x158>)
 8011574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011576:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8011578:	2300      	movs	r3, #0
 801157a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 801157e:	2301      	movs	r3, #1
 8011580:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8011582:	4b30      	ldr	r3, [pc, #192]	@ (8011644 <ScheduleTx+0x15c>)
 8011584:	881b      	ldrh	r3, [r3, #0]
 8011586:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011588:	4b2d      	ldr	r3, [pc, #180]	@ (8011640 <ScheduleTx+0x158>)
 801158a:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 801158e:	2b00      	cmp	r3, #0
 8011590:	d104      	bne.n	801159c <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8011592:	2301      	movs	r3, #1
 8011594:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8011598:	2300      	movs	r3, #0
 801159a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 801159c:	4b28      	ldr	r3, [pc, #160]	@ (8011640 <ScheduleTx+0x158>)
 801159e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80115a2:	f107 0114 	add.w	r1, r7, #20
 80115a6:	4b28      	ldr	r3, [pc, #160]	@ (8011648 <ScheduleTx+0x160>)
 80115a8:	9300      	str	r3, [sp, #0]
 80115aa:	4b28      	ldr	r3, [pc, #160]	@ (801164c <ScheduleTx+0x164>)
 80115ac:	4a28      	ldr	r2, [pc, #160]	@ (8011650 <ScheduleTx+0x168>)
 80115ae:	f006 fa10 	bl	80179d2 <RegionNextChannel>
 80115b2:	4603      	mov	r3, r0
 80115b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 80115b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d025      	beq.n	801160c <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 80115c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80115c4:	2b0b      	cmp	r3, #11
 80115c6:	d11e      	bne.n	8011606 <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 80115c8:	4b1e      	ldr	r3, [pc, #120]	@ (8011644 <ScheduleTx+0x15c>)
 80115ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d01c      	beq.n	801160c <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 80115d2:	7bfb      	ldrb	r3, [r7, #15]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d013      	beq.n	8011600 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 80115d8:	4b1a      	ldr	r3, [pc, #104]	@ (8011644 <ScheduleTx+0x15c>)
 80115da:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80115de:	f043 0320 	orr.w	r3, r3, #32
 80115e2:	4a18      	ldr	r2, [pc, #96]	@ (8011644 <ScheduleTx+0x15c>)
 80115e4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 80115e8:	4b16      	ldr	r3, [pc, #88]	@ (8011644 <ScheduleTx+0x15c>)
 80115ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80115ee:	4619      	mov	r1, r3
 80115f0:	4818      	ldr	r0, [pc, #96]	@ (8011654 <ScheduleTx+0x16c>)
 80115f2:	f00d fc6d 	bl	801eed0 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 80115f6:	4817      	ldr	r0, [pc, #92]	@ (8011654 <ScheduleTx+0x16c>)
 80115f8:	f00d fb8c 	bl	801ed14 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 80115fc:	2300      	movs	r3, #0
 80115fe:	e01a      	b.n	8011636 <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8011600:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011604:	e017      	b.n	8011636 <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8011606:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801160a:	e014      	b.n	8011636 <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 801160c:	f7ff fe9e 	bl	801134c <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8011610:	f7ff ff02 	bl	8011418 <VerifyTxFrame>
 8011614:	4603      	mov	r3, r0
 8011616:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 801161a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801161e:	2b00      	cmp	r3, #0
 8011620:	d002      	beq.n	8011628 <ScheduleTx+0x140>
    {
        return status;
 8011622:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011626:	e006      	b.n	8011636 <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8011628:	4b06      	ldr	r3, [pc, #24]	@ (8011644 <ScheduleTx+0x15c>)
 801162a:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
 801162e:	4618      	mov	r0, r3
 8011630:	f000 fb60 	bl	8011cf4 <SendFrameOnChannel>
 8011634:	4603      	mov	r3, r0
}
 8011636:	4618      	mov	r0, r3
 8011638:	3738      	adds	r7, #56	@ 0x38
 801163a:	46bd      	mov	sp, r7
 801163c:	bd80      	pop	{r7, pc}
 801163e:	bf00      	nop
 8011640:	20000c70 	.word	0x20000c70
 8011644:	20000768 	.word	0x20000768
 8011648:	20000ca0 	.word	0x20000ca0
 801164c:	20000bec 	.word	0x20000bec
 8011650:	20000b79 	.word	0x20000b79
 8011654:	20000ad0 	.word	0x20000ad0

08011658 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8011658:	b580      	push	{r7, lr}
 801165a:	b084      	sub	sp, #16
 801165c:	af00      	add	r7, sp, #0
 801165e:	4603      	mov	r3, r0
 8011660:	460a      	mov	r2, r1
 8011662:	71fb      	strb	r3, [r7, #7]
 8011664:	4613      	mov	r3, r2
 8011666:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011668:	2313      	movs	r3, #19
 801166a:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 801166c:	2300      	movs	r3, #0
 801166e:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8011670:	4b25      	ldr	r3, [pc, #148]	@ (8011708 <SecureFrame+0xb0>)
 8011672:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011676:	2b00      	cmp	r3, #0
 8011678:	d002      	beq.n	8011680 <SecureFrame+0x28>
 801167a:	2b04      	cmp	r3, #4
 801167c:	d011      	beq.n	80116a2 <SecureFrame+0x4a>
 801167e:	e03b      	b.n	80116f8 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011680:	4822      	ldr	r0, [pc, #136]	@ (801170c <SecureFrame+0xb4>)
 8011682:	f005 fa2b 	bl	8016adc <LoRaMacCryptoPrepareJoinRequest>
 8011686:	4603      	mov	r3, r0
 8011688:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801168a:	7bfb      	ldrb	r3, [r7, #15]
 801168c:	2b00      	cmp	r3, #0
 801168e:	d001      	beq.n	8011694 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011690:	2311      	movs	r3, #17
 8011692:	e034      	b.n	80116fe <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011694:	4b1c      	ldr	r3, [pc, #112]	@ (8011708 <SecureFrame+0xb0>)
 8011696:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801169a:	461a      	mov	r2, r3
 801169c:	4b1a      	ldr	r3, [pc, #104]	@ (8011708 <SecureFrame+0xb0>)
 801169e:	801a      	strh	r2, [r3, #0]
            break;
 80116a0:	e02c      	b.n	80116fc <SecureFrame+0xa4>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80116a2:	f107 0308 	add.w	r3, r7, #8
 80116a6:	4618      	mov	r0, r3
 80116a8:	f005 f928 	bl	80168fc <LoRaMacCryptoGetFCntUp>
 80116ac:	4603      	mov	r3, r0
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d001      	beq.n	80116b6 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80116b2:	2312      	movs	r3, #18
 80116b4:	e023      	b.n	80116fe <SecureFrame+0xa6>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 80116b6:	4b14      	ldr	r3, [pc, #80]	@ (8011708 <SecureFrame+0xb0>)
 80116b8:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d104      	bne.n	80116ca <SecureFrame+0x72>
 80116c0:	4b11      	ldr	r3, [pc, #68]	@ (8011708 <SecureFrame+0xb0>)
 80116c2:	f893 340e 	ldrb.w	r3, [r3, #1038]	@ 0x40e
 80116c6:	2b01      	cmp	r3, #1
 80116c8:	d902      	bls.n	80116d0 <SecureFrame+0x78>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 80116ca:	68bb      	ldr	r3, [r7, #8]
 80116cc:	3b01      	subs	r3, #1
 80116ce:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 80116d0:	68b8      	ldr	r0, [r7, #8]
 80116d2:	79ba      	ldrb	r2, [r7, #6]
 80116d4:	79f9      	ldrb	r1, [r7, #7]
 80116d6:	4b0d      	ldr	r3, [pc, #52]	@ (801170c <SecureFrame+0xb4>)
 80116d8:	f005 fb2c 	bl	8016d34 <LoRaMacCryptoSecureMessage>
 80116dc:	4603      	mov	r3, r0
 80116de:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80116e0:	7bfb      	ldrb	r3, [r7, #15]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d001      	beq.n	80116ea <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80116e6:	2311      	movs	r3, #17
 80116e8:	e009      	b.n	80116fe <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80116ea:	4b07      	ldr	r3, [pc, #28]	@ (8011708 <SecureFrame+0xb0>)
 80116ec:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80116f0:	461a      	mov	r2, r3
 80116f2:	4b05      	ldr	r3, [pc, #20]	@ (8011708 <SecureFrame+0xb0>)
 80116f4:	801a      	strh	r2, [r3, #0]
            break;
 80116f6:	e001      	b.n	80116fc <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80116f8:	2303      	movs	r3, #3
 80116fa:	e000      	b.n	80116fe <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 80116fc:	2300      	movs	r3, #0
}
 80116fe:	4618      	mov	r0, r3
 8011700:	3710      	adds	r7, #16
 8011702:	46bd      	mov	sp, r7
 8011704:	bd80      	pop	{r7, pc}
 8011706:	bf00      	nop
 8011708:	20000768 	.word	0x20000768
 801170c:	20000870 	.word	0x20000870

08011710 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8011710:	b480      	push	{r7}
 8011712:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8011714:	4b09      	ldr	r3, [pc, #36]	@ (801173c <CalculateBackOff+0x2c>)
 8011716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011718:	2b00      	cmp	r3, #0
 801171a:	d10a      	bne.n	8011732 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 801171c:	4b07      	ldr	r3, [pc, #28]	@ (801173c <CalculateBackOff+0x2c>)
 801171e:	f8b3 311e 	ldrh.w	r3, [r3, #286]	@ 0x11e
 8011722:	3b01      	subs	r3, #1
 8011724:	4a06      	ldr	r2, [pc, #24]	@ (8011740 <CalculateBackOff+0x30>)
 8011726:	f8d2 2414 	ldr.w	r2, [r2, #1044]	@ 0x414
 801172a:	fb02 f303 	mul.w	r3, r2, r3
 801172e:	4a03      	ldr	r2, [pc, #12]	@ (801173c <CalculateBackOff+0x2c>)
 8011730:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8011732:	bf00      	nop
 8011734:	46bd      	mov	sp, r7
 8011736:	bc80      	pop	{r7}
 8011738:	4770      	bx	lr
 801173a:	bf00      	nop
 801173c:	20000c70 	.word	0x20000c70
 8011740:	20000768 	.word	0x20000768

08011744 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b082      	sub	sp, #8
 8011748:	af00      	add	r7, sp, #0
 801174a:	4603      	mov	r3, r0
 801174c:	7139      	strb	r1, [r7, #4]
 801174e:	71fb      	strb	r3, [r7, #7]
 8011750:	4613      	mov	r3, r2
 8011752:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8011754:	79fb      	ldrb	r3, [r7, #7]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d002      	beq.n	8011760 <RemoveMacCommands+0x1c>
 801175a:	79fb      	ldrb	r3, [r7, #7]
 801175c:	2b01      	cmp	r3, #1
 801175e:	d10d      	bne.n	801177c <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8011760:	79bb      	ldrb	r3, [r7, #6]
 8011762:	2b01      	cmp	r3, #1
 8011764:	d108      	bne.n	8011778 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8011766:	793b      	ldrb	r3, [r7, #4]
 8011768:	f003 0320 	and.w	r3, r3, #32
 801176c:	b2db      	uxtb	r3, r3
 801176e:	2b00      	cmp	r3, #0
 8011770:	d004      	beq.n	801177c <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8011772:	f004 fa67 	bl	8015c44 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8011776:	e001      	b.n	801177c <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8011778:	f004 fa64 	bl	8015c44 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 801177c:	bf00      	nop
 801177e:	3708      	adds	r7, #8
 8011780:	46bd      	mov	sp, r7
 8011782:	bd80      	pop	{r7, pc}

08011784 <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8011784:	b5b0      	push	{r4, r5, r7, lr}
 8011786:	b090      	sub	sp, #64	@ 0x40
 8011788:	af00      	add	r7, sp, #0
 801178a:	4603      	mov	r3, r0
 801178c:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 801178e:	79fb      	ldrb	r3, [r7, #7]
 8011790:	f083 0301 	eor.w	r3, r3, #1
 8011794:	b2db      	uxtb	r3, r3
 8011796:	2b00      	cmp	r3, #0
 8011798:	d003      	beq.n	80117a2 <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 801179a:	4b80      	ldr	r3, [pc, #512]	@ (801199c <ResetMacParameters+0x218>)
 801179c:	2200      	movs	r2, #0
 801179e:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 80117a2:	4b7e      	ldr	r3, [pc, #504]	@ (801199c <ResetMacParameters+0x218>)
 80117a4:	2200      	movs	r2, #0
 80117a6:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 80117a8:	4b7d      	ldr	r3, [pc, #500]	@ (80119a0 <ResetMacParameters+0x21c>)
 80117aa:	2200      	movs	r2, #0
 80117ac:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
 80117b0:	4b7b      	ldr	r3, [pc, #492]	@ (80119a0 <ResetMacParameters+0x21c>)
 80117b2:	2201      	movs	r2, #1
 80117b4:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
    MacCtx.AckTimeoutRetriesCounter = 1;
 80117b8:	4b79      	ldr	r3, [pc, #484]	@ (80119a0 <ResetMacParameters+0x21c>)
 80117ba:	2201      	movs	r2, #1
 80117bc:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e
    MacCtx.AckTimeoutRetry = false;
 80117c0:	4b77      	ldr	r3, [pc, #476]	@ (80119a0 <ResetMacParameters+0x21c>)
 80117c2:	2200      	movs	r2, #0
 80117c4:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
    MacCtx.ResponseTimeoutStartTime = 0;
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 80117c8:	4b74      	ldr	r3, [pc, #464]	@ (801199c <ResetMacParameters+0x218>)
 80117ca:	2200      	movs	r2, #0
 80117cc:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 80117d0:	4b72      	ldr	r3, [pc, #456]	@ (801199c <ResetMacParameters+0x218>)
 80117d2:	2201      	movs	r2, #1
 80117d4:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80117d8:	4b70      	ldr	r3, [pc, #448]	@ (801199c <ResetMacParameters+0x218>)
 80117da:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 80117de:	4b6f      	ldr	r3, [pc, #444]	@ (801199c <ResetMacParameters+0x218>)
 80117e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 80117e4:	4b6d      	ldr	r3, [pc, #436]	@ (801199c <ResetMacParameters+0x218>)
 80117e6:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 80117ea:	4b6c      	ldr	r3, [pc, #432]	@ (801199c <ResetMacParameters+0x218>)
 80117ec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 80117f0:	4b6a      	ldr	r3, [pc, #424]	@ (801199c <ResetMacParameters+0x218>)
 80117f2:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 80117f6:	4b69      	ldr	r3, [pc, #420]	@ (801199c <ResetMacParameters+0x218>)
 80117f8:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 80117fc:	4b67      	ldr	r3, [pc, #412]	@ (801199c <ResetMacParameters+0x218>)
 80117fe:	4a67      	ldr	r2, [pc, #412]	@ (801199c <ResetMacParameters+0x218>)
 8011800:	336c      	adds	r3, #108	@ 0x6c
 8011802:	32b4      	adds	r2, #180	@ 0xb4
 8011804:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011808:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 801180c:	4b63      	ldr	r3, [pc, #396]	@ (801199c <ResetMacParameters+0x218>)
 801180e:	4a63      	ldr	r2, [pc, #396]	@ (801199c <ResetMacParameters+0x218>)
 8011810:	3374      	adds	r3, #116	@ 0x74
 8011812:	32bc      	adds	r2, #188	@ 0xbc
 8011814:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011818:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 801181c:	4b5f      	ldr	r3, [pc, #380]	@ (801199c <ResetMacParameters+0x218>)
 801181e:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 8011822:	4b5e      	ldr	r3, [pc, #376]	@ (801199c <ResetMacParameters+0x218>)
 8011824:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8011828:	4b5c      	ldr	r3, [pc, #368]	@ (801199c <ResetMacParameters+0x218>)
 801182a:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 801182e:	4b5b      	ldr	r3, [pc, #364]	@ (801199c <ResetMacParameters+0x218>)
 8011830:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8011834:	4b59      	ldr	r3, [pc, #356]	@ (801199c <ResetMacParameters+0x218>)
 8011836:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 801183a:	4a58      	ldr	r2, [pc, #352]	@ (801199c <ResetMacParameters+0x218>)
 801183c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011840:	4b56      	ldr	r3, [pc, #344]	@ (801199c <ResetMacParameters+0x218>)
 8011842:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8011846:	4a55      	ldr	r2, [pc, #340]	@ (801199c <ResetMacParameters+0x218>)
 8011848:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 801184c:	4b53      	ldr	r3, [pc, #332]	@ (801199c <ResetMacParameters+0x218>)
 801184e:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8011852:	4b52      	ldr	r3, [pc, #328]	@ (801199c <ResetMacParameters+0x218>)
 8011854:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8011858:	4b50      	ldr	r3, [pc, #320]	@ (801199c <ResetMacParameters+0x218>)
 801185a:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 801185e:	4b4f      	ldr	r3, [pc, #316]	@ (801199c <ResetMacParameters+0x218>)
 8011860:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 8011864:	4b4e      	ldr	r3, [pc, #312]	@ (80119a0 <ResetMacParameters+0x21c>)
 8011866:	2200      	movs	r2, #0
 8011868:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    Nvm.MacGroup1.SrvAckRequested = false;
 801186c:	4b4b      	ldr	r3, [pc, #300]	@ (801199c <ResetMacParameters+0x218>)
 801186e:	2200      	movs	r2, #0
 8011870:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
    Nvm.MacGroup2.DownlinkReceived = false;
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8011874:	4b49      	ldr	r3, [pc, #292]	@ (801199c <ResetMacParameters+0x218>)
 8011876:	2200      	movs	r2, #0
 8011878:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 801187c:	4b47      	ldr	r3, [pc, #284]	@ (801199c <ResetMacParameters+0x218>)
 801187e:	2200      	movs	r2, #0
 8011880:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinType = 0;
 8011884:	4b45      	ldr	r3, [pc, #276]	@ (801199c <ResetMacParameters+0x218>)
 8011886:	2200      	movs	r2, #0
 8011888:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 801188c:	4b43      	ldr	r3, [pc, #268]	@ (801199c <ResetMacParameters+0x218>)
 801188e:	2200      	movs	r2, #0
 8011890:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8011894:	4b41      	ldr	r3, [pc, #260]	@ (801199c <ResetMacParameters+0x218>)
 8011896:	2200      	movs	r2, #0
 8011898:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 801189c:	4b3f      	ldr	r3, [pc, #252]	@ (801199c <ResetMacParameters+0x218>)
 801189e:	2200      	movs	r2, #0
 80118a0:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 80118a4:	4b3d      	ldr	r3, [pc, #244]	@ (801199c <ResetMacParameters+0x218>)
 80118a6:	2200      	movs	r2, #0
 80118a8:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 80118ac:	4b3b      	ldr	r3, [pc, #236]	@ (801199c <ResetMacParameters+0x218>)
 80118ae:	2200      	movs	r2, #0
 80118b0:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 80118b4:	2301      	movs	r3, #1
 80118b6:	753b      	strb	r3, [r7, #20]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80118b8:	4b3a      	ldr	r3, [pc, #232]	@ (80119a4 <ResetMacParameters+0x220>)
 80118ba:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80118bc:	4b3a      	ldr	r3, [pc, #232]	@ (80119a8 <ResetMacParameters+0x224>)
 80118be:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80118c0:	4b36      	ldr	r3, [pc, #216]	@ (801199c <ResetMacParameters+0x218>)
 80118c2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80118c6:	f107 020c 	add.w	r2, r7, #12
 80118ca:	4611      	mov	r1, r2
 80118cc:	4618      	mov	r0, r3
 80118ce:	f005 fefb 	bl	80176c8 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 80118d2:	4b33      	ldr	r3, [pc, #204]	@ (80119a0 <ResetMacParameters+0x21c>)
 80118d4:	2200      	movs	r2, #0
 80118d6:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80118da:	4b31      	ldr	r3, [pc, #196]	@ (80119a0 <ResetMacParameters+0x21c>)
 80118dc:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 80118e0:	4b2f      	ldr	r3, [pc, #188]	@ (80119a0 <ResetMacParameters+0x21c>)
 80118e2:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80118e6:	4b2d      	ldr	r3, [pc, #180]	@ (801199c <ResetMacParameters+0x218>)
 80118e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118ea:	4a2d      	ldr	r2, [pc, #180]	@ (80119a0 <ResetMacParameters+0x21c>)
 80118ec:	f8c2 33d0 	str.w	r3, [r2, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80118f0:	4b2a      	ldr	r3, [pc, #168]	@ (801199c <ResetMacParameters+0x218>)
 80118f2:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80118f6:	4b2a      	ldr	r3, [pc, #168]	@ (80119a0 <ResetMacParameters+0x21c>)
 80118f8:	f883 23dc 	strb.w	r2, [r3, #988]	@ 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80118fc:	4b27      	ldr	r3, [pc, #156]	@ (801199c <ResetMacParameters+0x218>)
 80118fe:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011902:	4b27      	ldr	r3, [pc, #156]	@ (80119a0 <ResetMacParameters+0x21c>)
 8011904:	f883 23dd 	strb.w	r2, [r3, #989]	@ 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8011908:	4b25      	ldr	r3, [pc, #148]	@ (80119a0 <ResetMacParameters+0x21c>)
 801190a:	2200      	movs	r2, #0
 801190c:	f883 23de 	strb.w	r2, [r3, #990]	@ 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8011910:	4b23      	ldr	r3, [pc, #140]	@ (80119a0 <ResetMacParameters+0x21c>)
 8011912:	2201      	movs	r2, #1
 8011914:	f883 23df 	strb.w	r2, [r3, #991]	@ 0x3df
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8011918:	4a21      	ldr	r2, [pc, #132]	@ (80119a0 <ResetMacParameters+0x21c>)
 801191a:	4b21      	ldr	r3, [pc, #132]	@ (80119a0 <ResetMacParameters+0x21c>)
 801191c:	f502 7478 	add.w	r4, r2, #992	@ 0x3e0
 8011920:	f503 7573 	add.w	r5, r3, #972	@ 0x3cc
 8011924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011928:	682b      	ldr	r3, [r5, #0]
 801192a:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801192c:	4b1c      	ldr	r3, [pc, #112]	@ (80119a0 <ResetMacParameters+0x21c>)
 801192e:	2201      	movs	r2, #1
 8011930:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011934:	4b1a      	ldr	r3, [pc, #104]	@ (80119a0 <ResetMacParameters+0x21c>)
 8011936:	2202      	movs	r2, #2
 8011938:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801193c:	2300      	movs	r3, #0
 801193e:	63bb      	str	r3, [r7, #56]	@ 0x38
    classBCallbacks.MacProcessNotify = NULL;
 8011940:	2300      	movs	r3, #0
 8011942:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if( MacCtx.MacCallbacks != NULL )
 8011944:	4b16      	ldr	r3, [pc, #88]	@ (80119a0 <ResetMacParameters+0x21c>)
 8011946:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801194a:	2b00      	cmp	r3, #0
 801194c:	d009      	beq.n	8011962 <ResetMacParameters+0x1de>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 801194e:	4b14      	ldr	r3, [pc, #80]	@ (80119a0 <ResetMacParameters+0x21c>)
 8011950:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011954:	685b      	ldr	r3, [r3, #4]
 8011956:	63bb      	str	r3, [r7, #56]	@ 0x38
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8011958:	4b11      	ldr	r3, [pc, #68]	@ (80119a0 <ResetMacParameters+0x21c>)
 801195a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801195e:	695b      	ldr	r3, [r3, #20]
 8011960:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011962:	4b12      	ldr	r3, [pc, #72]	@ (80119ac <ResetMacParameters+0x228>)
 8011964:	61bb      	str	r3, [r7, #24]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8011966:	4b12      	ldr	r3, [pc, #72]	@ (80119b0 <ResetMacParameters+0x22c>)
 8011968:	61fb      	str	r3, [r7, #28]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801196a:	4b12      	ldr	r3, [pc, #72]	@ (80119b4 <ResetMacParameters+0x230>)
 801196c:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801196e:	4b12      	ldr	r3, [pc, #72]	@ (80119b8 <ResetMacParameters+0x234>)
 8011970:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8011972:	4b12      	ldr	r3, [pc, #72]	@ (80119bc <ResetMacParameters+0x238>)
 8011974:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8011976:	4b12      	ldr	r3, [pc, #72]	@ (80119c0 <ResetMacParameters+0x23c>)
 8011978:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 801197a:	4b12      	ldr	r3, [pc, #72]	@ (80119c4 <ResetMacParameters+0x240>)
 801197c:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 801197e:	4b12      	ldr	r3, [pc, #72]	@ (80119c8 <ResetMacParameters+0x244>)
 8011980:	637b      	str	r3, [r7, #52]	@ 0x34
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8011982:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8011986:	f107 0318 	add.w	r3, r7, #24
 801198a:	4a10      	ldr	r2, [pc, #64]	@ (80119cc <ResetMacParameters+0x248>)
 801198c:	4618      	mov	r0, r3
 801198e:	f002 fd35 	bl	80143fc <LoRaMacClassBInit>
}
 8011992:	bf00      	nop
 8011994:	3740      	adds	r7, #64	@ 0x40
 8011996:	46bd      	mov	sp, r7
 8011998:	bdb0      	pop	{r4, r5, r7, pc}
 801199a:	bf00      	nop
 801199c:	20000c70 	.word	0x20000c70
 80119a0:	20000768 	.word	0x20000768
 80119a4:	20000e90 	.word	0x20000e90
 80119a8:	20000f34 	.word	0x20000f34
 80119ac:	20000bc4 	.word	0x20000bc4
 80119b0:	20000b80 	.word	0x20000b80
 80119b4:	20000bb0 	.word	0x20000bb0
 80119b8:	20000be9 	.word	0x20000be9
 80119bc:	20000d54 	.word	0x20000d54
 80119c0:	20000cb8 	.word	0x20000cb8
 80119c4:	20000cbc 	.word	0x20000cbc
 80119c8:	20000d58 	.word	0x20000d58
 80119cc:	200013d0 	.word	0x200013d0

080119d0 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	b082      	sub	sp, #8
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	6078      	str	r0, [r7, #4]
 80119d8:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 80119da:	6878      	ldr	r0, [r7, #4]
 80119dc:	f00d fa08 	bl	801edf0 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 80119e0:	4b11      	ldr	r3, [pc, #68]	@ (8011a28 <RxWindowSetup+0x58>)
 80119e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119e4:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80119e6:	4b11      	ldr	r3, [pc, #68]	@ (8011a2c <RxWindowSetup+0x5c>)
 80119e8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80119ec:	4a10      	ldr	r2, [pc, #64]	@ (8011a30 <RxWindowSetup+0x60>)
 80119ee:	6839      	ldr	r1, [r7, #0]
 80119f0:	4618      	mov	r0, r3
 80119f2:	f005 fef6 	bl	80177e2 <RegionRxConfig>
 80119f6:	4603      	mov	r3, r0
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d010      	beq.n	8011a1e <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80119fc:	4b0d      	ldr	r3, [pc, #52]	@ (8011a34 <RxWindowSetup+0x64>)
 80119fe:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8011a02:	4b0c      	ldr	r3, [pc, #48]	@ (8011a34 <RxWindowSetup+0x64>)
 8011a04:	f883 245e 	strb.w	r2, [r3, #1118]	@ 0x45e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8011a08:	4b07      	ldr	r3, [pc, #28]	@ (8011a28 <RxWindowSetup+0x58>)
 8011a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a0c:	4a07      	ldr	r2, [pc, #28]	@ (8011a2c <RxWindowSetup+0x5c>)
 8011a0e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8011a10:	4610      	mov	r0, r2
 8011a12:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8011a14:	683b      	ldr	r3, [r7, #0]
 8011a16:	7cda      	ldrb	r2, [r3, #19]
 8011a18:	4b06      	ldr	r3, [pc, #24]	@ (8011a34 <RxWindowSetup+0x64>)
 8011a1a:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
}
 8011a1e:	bf00      	nop
 8011a20:	3708      	adds	r7, #8
 8011a22:	46bd      	mov	sp, r7
 8011a24:	bd80      	pop	{r7, pc}
 8011a26:	bf00      	nop
 8011a28:	080207d0 	.word	0x080207d0
 8011a2c:	20000c70 	.word	0x20000c70
 8011a30:	20000b84 	.word	0x20000b84
 8011a34:	20000768 	.word	0x20000768

08011a38 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8011a38:	b590      	push	{r4, r7, lr}
 8011a3a:	b083      	sub	sp, #12
 8011a3c:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011a3e:	4b1b      	ldr	r3, [pc, #108]	@ (8011aac <OpenContinuousRxCWindow+0x74>)
 8011a40:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8011a44:	4b19      	ldr	r3, [pc, #100]	@ (8011aac <OpenContinuousRxCWindow+0x74>)
 8011a46:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011a4a:	b259      	sxtb	r1, r3
 8011a4c:	4b17      	ldr	r3, [pc, #92]	@ (8011aac <OpenContinuousRxCWindow+0x74>)
 8011a4e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011a52:	4b16      	ldr	r3, [pc, #88]	@ (8011aac <OpenContinuousRxCWindow+0x74>)
 8011a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a56:	4c16      	ldr	r4, [pc, #88]	@ (8011ab0 <OpenContinuousRxCWindow+0x78>)
 8011a58:	9400      	str	r4, [sp, #0]
 8011a5a:	f005 fe9f 	bl	801779c <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011a5e:	4b15      	ldr	r3, [pc, #84]	@ (8011ab4 <OpenContinuousRxCWindow+0x7c>)
 8011a60:	2202      	movs	r2, #2
 8011a62:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011a66:	4b13      	ldr	r3, [pc, #76]	@ (8011ab4 <OpenContinuousRxCWindow+0x7c>)
 8011a68:	2201      	movs	r2, #1
 8011a6a:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8011a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8011aac <OpenContinuousRxCWindow+0x74>)
 8011a70:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011a74:	4a10      	ldr	r2, [pc, #64]	@ (8011ab8 <OpenContinuousRxCWindow+0x80>)
 8011a76:	490e      	ldr	r1, [pc, #56]	@ (8011ab0 <OpenContinuousRxCWindow+0x78>)
 8011a78:	4618      	mov	r0, r3
 8011a7a:	f005 feb2 	bl	80177e2 <RegionRxConfig>
 8011a7e:	4603      	mov	r3, r0
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d00f      	beq.n	8011aa4 <OpenContinuousRxCWindow+0x6c>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011a84:	4b0b      	ldr	r3, [pc, #44]	@ (8011ab4 <OpenContinuousRxCWindow+0x7c>)
 8011a86:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8011a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8011ab4 <OpenContinuousRxCWindow+0x7c>)
 8011a8c:	f883 245e 	strb.w	r2, [r3, #1118]	@ 0x45e
        Radio.Rx( 0 ); // Continuous mode
 8011a90:	4b0a      	ldr	r3, [pc, #40]	@ (8011abc <OpenContinuousRxCWindow+0x84>)
 8011a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a94:	2000      	movs	r0, #0
 8011a96:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8011a98:	4b06      	ldr	r3, [pc, #24]	@ (8011ab4 <OpenContinuousRxCWindow+0x7c>)
 8011a9a:	f893 23f3 	ldrb.w	r2, [r3, #1011]	@ 0x3f3
 8011a9e:	4b05      	ldr	r3, [pc, #20]	@ (8011ab4 <OpenContinuousRxCWindow+0x7c>)
 8011aa0:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
}
 8011aa4:	bf00      	nop
 8011aa6:	3704      	adds	r7, #4
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd90      	pop	{r4, r7, pc}
 8011aac:	20000c70 	.word	0x20000c70
 8011ab0:	20000b48 	.word	0x20000b48
 8011ab4:	20000768 	.word	0x20000768
 8011ab8:	20000b84 	.word	0x20000b84
 8011abc:	080207d0 	.word	0x080207d0

08011ac0 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b088      	sub	sp, #32
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	60f8      	str	r0, [r7, #12]
 8011ac8:	60b9      	str	r1, [r7, #8]
 8011aca:	603b      	str	r3, [r7, #0]
 8011acc:	4613      	mov	r3, r2
 8011ace:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8011ad0:	4b81      	ldr	r3, [pc, #516]	@ (8011cd8 <PrepareFrame+0x218>)
 8011ad2:	2200      	movs	r2, #0
 8011ad4:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8011ad6:	4b80      	ldr	r3, [pc, #512]	@ (8011cd8 <PrepareFrame+0x218>)
 8011ad8:	2200      	movs	r2, #0
 8011ada:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    uint32_t fCntUp = 0;
 8011ade:	2300      	movs	r3, #0
 8011ae0:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8011aea:	683b      	ldr	r3, [r7, #0]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d101      	bne.n	8011af4 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8011af0:	2300      	movs	r3, #0
 8011af2:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8011af4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011af6:	461a      	mov	r2, r3
 8011af8:	6839      	ldr	r1, [r7, #0]
 8011afa:	4878      	ldr	r0, [pc, #480]	@ (8011cdc <PrepareFrame+0x21c>)
 8011afc:	f009 fd41 	bl	801b582 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8011b00:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011b02:	b2da      	uxtb	r2, r3
 8011b04:	4b74      	ldr	r3, [pc, #464]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b06:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	781a      	ldrb	r2, [r3, #0]
 8011b0e:	4b72      	ldr	r3, [pc, #456]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b10:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	781b      	ldrb	r3, [r3, #0]
 8011b16:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8011b1a:	b2db      	uxtb	r3, r3
 8011b1c:	2b07      	cmp	r3, #7
 8011b1e:	f000 80b9 	beq.w	8011c94 <PrepareFrame+0x1d4>
 8011b22:	2b07      	cmp	r3, #7
 8011b24:	f300 80ce 	bgt.w	8011cc4 <PrepareFrame+0x204>
 8011b28:	2b02      	cmp	r3, #2
 8011b2a:	d006      	beq.n	8011b3a <PrepareFrame+0x7a>
 8011b2c:	2b04      	cmp	r3, #4
 8011b2e:	f040 80c9 	bne.w	8011cc4 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8011b32:	4b69      	ldr	r3, [pc, #420]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b34:	2201      	movs	r2, #1
 8011b36:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8011b3a:	4b67      	ldr	r3, [pc, #412]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b3c:	2204      	movs	r2, #4
 8011b3e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8011b42:	4b65      	ldr	r3, [pc, #404]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b44:	4a66      	ldr	r2, [pc, #408]	@ (8011ce0 <PrepareFrame+0x220>)
 8011b46:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011b4a:	4b63      	ldr	r3, [pc, #396]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b4c:	22ff      	movs	r2, #255	@ 0xff
 8011b4e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	781a      	ldrb	r2, [r3, #0]
 8011b56:	4b60      	ldr	r3, [pc, #384]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b58:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8011b5c:	4a5e      	ldr	r2, [pc, #376]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b5e:	79fb      	ldrb	r3, [r7, #7]
 8011b60:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8011b64:	4b5f      	ldr	r3, [pc, #380]	@ (8011ce4 <PrepareFrame+0x224>)
 8011b66:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8011b6a:	4a5b      	ldr	r2, [pc, #364]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b6c:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011b70:	68bb      	ldr	r3, [r7, #8]
 8011b72:	781a      	ldrb	r2, [r3, #0]
 8011b74:	4b58      	ldr	r3, [pc, #352]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b76:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8011b7a:	4b57      	ldr	r3, [pc, #348]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b7c:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8011b80:	4b55      	ldr	r3, [pc, #340]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b82:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8011b86:	4b54      	ldr	r3, [pc, #336]	@ (8011cd8 <PrepareFrame+0x218>)
 8011b88:	4a54      	ldr	r2, [pc, #336]	@ (8011cdc <PrepareFrame+0x21c>)
 8011b8a:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011b8e:	f107 0318 	add.w	r3, r7, #24
 8011b92:	4618      	mov	r0, r3
 8011b94:	f004 feb2 	bl	80168fc <LoRaMacCryptoGetFCntUp>
 8011b98:	4603      	mov	r3, r0
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d001      	beq.n	8011ba2 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011b9e:	2312      	movs	r3, #18
 8011ba0:	e096      	b.n	8011cd0 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8011ba2:	69bb      	ldr	r3, [r7, #24]
 8011ba4:	b29a      	uxth	r2, r3
 8011ba6:	4b4c      	ldr	r3, [pc, #304]	@ (8011cd8 <PrepareFrame+0x218>)
 8011ba8:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
 8011bac:	4b4a      	ldr	r3, [pc, #296]	@ (8011cd8 <PrepareFrame+0x218>)
 8011bae:	2200      	movs	r2, #0
 8011bb0:	f883 2439 	strb.w	r2, [r3, #1081]	@ 0x439
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8011bb4:	4b48      	ldr	r3, [pc, #288]	@ (8011cd8 <PrepareFrame+0x218>)
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8011bbc:	69bb      	ldr	r3, [r7, #24]
 8011bbe:	4a46      	ldr	r2, [pc, #280]	@ (8011cd8 <PrepareFrame+0x218>)
 8011bc0:	f8c2 3440 	str.w	r3, [r2, #1088]	@ 0x440

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011bc4:	f107 0314 	add.w	r3, r7, #20
 8011bc8:	4618      	mov	r0, r3
 8011bca:	f004 f867 	bl	8015c9c <LoRaMacCommandsGetSizeSerializedCmds>
 8011bce:	4603      	mov	r3, r0
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d001      	beq.n	8011bd8 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011bd4:	2313      	movs	r3, #19
 8011bd6:	e07b      	b.n	8011cd0 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8011bd8:	697b      	ldr	r3, [r7, #20]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d074      	beq.n	8011cc8 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8011bde:	4b41      	ldr	r3, [pc, #260]	@ (8011ce4 <PrepareFrame+0x224>)
 8011be0:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011be4:	4618      	mov	r0, r3
 8011be6:	f7fe fd75 	bl	80106d4 <GetMaxAppPayloadWithoutFOptsLength>
 8011bea:	4603      	mov	r3, r0
 8011bec:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011bee:	4b3a      	ldr	r3, [pc, #232]	@ (8011cd8 <PrepareFrame+0x218>)
 8011bf0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d01d      	beq.n	8011c34 <PrepareFrame+0x174>
 8011bf8:	697b      	ldr	r3, [r7, #20]
 8011bfa:	2b0f      	cmp	r3, #15
 8011bfc:	d81a      	bhi.n	8011c34 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8011bfe:	f107 0314 	add.w	r3, r7, #20
 8011c02:	4a39      	ldr	r2, [pc, #228]	@ (8011ce8 <PrepareFrame+0x228>)
 8011c04:	4619      	mov	r1, r3
 8011c06:	200f      	movs	r0, #15
 8011c08:	f004 f85e 	bl	8015cc8 <LoRaMacCommandsSerializeCmds>
 8011c0c:	4603      	mov	r3, r0
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d001      	beq.n	8011c16 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011c12:	2313      	movs	r3, #19
 8011c14:	e05c      	b.n	8011cd0 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8011c16:	697b      	ldr	r3, [r7, #20]
 8011c18:	f003 030f 	and.w	r3, r3, #15
 8011c1c:	b2d9      	uxtb	r1, r3
 8011c1e:	68ba      	ldr	r2, [r7, #8]
 8011c20:	7813      	ldrb	r3, [r2, #0]
 8011c22:	f361 0303 	bfi	r3, r1, #0, #4
 8011c26:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011c28:	68bb      	ldr	r3, [r7, #8]
 8011c2a:	781a      	ldrb	r2, [r3, #0]
 8011c2c:	4b2a      	ldr	r3, [pc, #168]	@ (8011cd8 <PrepareFrame+0x218>)
 8011c2e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8011c32:	e049      	b.n	8011cc8 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011c34:	4b28      	ldr	r3, [pc, #160]	@ (8011cd8 <PrepareFrame+0x218>)
 8011c36:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d010      	beq.n	8011c60 <PrepareFrame+0x1a0>
 8011c3e:	697b      	ldr	r3, [r7, #20]
 8011c40:	2b0f      	cmp	r3, #15
 8011c42:	d90d      	bls.n	8011c60 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011c44:	7ffb      	ldrb	r3, [r7, #31]
 8011c46:	f107 0114 	add.w	r1, r7, #20
 8011c4a:	4a28      	ldr	r2, [pc, #160]	@ (8011cec <PrepareFrame+0x22c>)
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	f004 f83b 	bl	8015cc8 <LoRaMacCommandsSerializeCmds>
 8011c52:	4603      	mov	r3, r0
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d001      	beq.n	8011c5c <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011c58:	2313      	movs	r3, #19
 8011c5a:	e039      	b.n	8011cd0 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8011c5c:	230a      	movs	r3, #10
 8011c5e:	e037      	b.n	8011cd0 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011c60:	7ffb      	ldrb	r3, [r7, #31]
 8011c62:	f107 0114 	add.w	r1, r7, #20
 8011c66:	4a21      	ldr	r2, [pc, #132]	@ (8011cec <PrepareFrame+0x22c>)
 8011c68:	4618      	mov	r0, r3
 8011c6a:	f004 f82d 	bl	8015cc8 <LoRaMacCommandsSerializeCmds>
 8011c6e:	4603      	mov	r3, r0
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d001      	beq.n	8011c78 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011c74:	2313      	movs	r3, #19
 8011c76:	e02b      	b.n	8011cd0 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8011c78:	4b17      	ldr	r3, [pc, #92]	@ (8011cd8 <PrepareFrame+0x218>)
 8011c7a:	2200      	movs	r2, #0
 8011c7c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8011c80:	4b15      	ldr	r3, [pc, #84]	@ (8011cd8 <PrepareFrame+0x218>)
 8011c82:	4a1a      	ldr	r2, [pc, #104]	@ (8011cec <PrepareFrame+0x22c>)
 8011c84:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011c88:	697b      	ldr	r3, [r7, #20]
 8011c8a:	b2da      	uxtb	r2, r3
 8011c8c:	4b12      	ldr	r3, [pc, #72]	@ (8011cd8 <PrepareFrame+0x218>)
 8011c8e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 8011c92:	e019      	b.n	8011cc8 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d018      	beq.n	8011ccc <PrepareFrame+0x20c>
 8011c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8011cd8 <PrepareFrame+0x218>)
 8011c9c:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d013      	beq.n	8011ccc <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8011ca4:	4812      	ldr	r0, [pc, #72]	@ (8011cf0 <PrepareFrame+0x230>)
 8011ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8011cd8 <PrepareFrame+0x218>)
 8011ca8:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011cac:	461a      	mov	r2, r3
 8011cae:	6839      	ldr	r1, [r7, #0]
 8011cb0:	f009 fc67 	bl	801b582 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8011cb4:	4b08      	ldr	r3, [pc, #32]	@ (8011cd8 <PrepareFrame+0x218>)
 8011cb6:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011cba:	3301      	adds	r3, #1
 8011cbc:	b29a      	uxth	r2, r3
 8011cbe:	4b06      	ldr	r3, [pc, #24]	@ (8011cd8 <PrepareFrame+0x218>)
 8011cc0:	801a      	strh	r2, [r3, #0]
            }
            break;
 8011cc2:	e003      	b.n	8011ccc <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011cc4:	2302      	movs	r3, #2
 8011cc6:	e003      	b.n	8011cd0 <PrepareFrame+0x210>
            break;
 8011cc8:	bf00      	nop
 8011cca:	e000      	b.n	8011cce <PrepareFrame+0x20e>
            break;
 8011ccc:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8011cce:	2300      	movs	r3, #0
}
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	3720      	adds	r7, #32
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}
 8011cd8:	20000768 	.word	0x20000768
 8011cdc:	200008a0 	.word	0x200008a0
 8011ce0:	2000076a 	.word	0x2000076a
 8011ce4:	20000c70 	.word	0x20000c70
 8011ce8:	20000880 	.word	0x20000880
 8011cec:	20000bf0 	.word	0x20000bf0
 8011cf0:	2000076b 	.word	0x2000076b

08011cf4 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	b08a      	sub	sp, #40	@ 0x28
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	4603      	mov	r3, r0
 8011cfc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011cfe:	2303      	movs	r3, #3
 8011d00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8011d04:	2300      	movs	r3, #0
 8011d06:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8011d08:	79fb      	ldrb	r3, [r7, #7]
 8011d0a:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011d0c:	4b48      	ldr	r3, [pc, #288]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011d0e:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011d12:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011d14:	4b46      	ldr	r3, [pc, #280]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011d16:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011d1a:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8011d1c:	4b44      	ldr	r3, [pc, #272]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d22:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011d24:	4b42      	ldr	r3, [pc, #264]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011d26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011d2a:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8011d2c:	4b41      	ldr	r3, [pc, #260]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d2e:	881b      	ldrh	r3, [r3, #0]
 8011d30:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8011d32:	4b3f      	ldr	r3, [pc, #252]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011d34:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011d38:	f107 020f 	add.w	r2, r7, #15
 8011d3c:	f107 0110 	add.w	r1, r7, #16
 8011d40:	4b3d      	ldr	r3, [pc, #244]	@ (8011e38 <SendFrameOnChannel+0x144>)
 8011d42:	f005 fd6c 	bl	801781e <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011d46:	4b3b      	ldr	r3, [pc, #236]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d48:	2201      	movs	r2, #1
 8011d4a:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011d4e:	4b38      	ldr	r3, [pc, #224]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011d50:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011d54:	b2da      	uxtb	r2, r3
 8011d56:	4b37      	ldr	r3, [pc, #220]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d58:	f883 2436 	strb.w	r2, [r3, #1078]	@ 0x436
    MacCtx.McpsConfirm.TxPower = txPower;
 8011d5c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8011d60:	4b34      	ldr	r3, [pc, #208]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d62:	f883 2437 	strb.w	r2, [r3, #1079]	@ 0x437
    MacCtx.McpsConfirm.Channel = channel;
 8011d66:	79fb      	ldrb	r3, [r7, #7]
 8011d68:	4a32      	ldr	r2, [pc, #200]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d6a:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011d6e:	4b31      	ldr	r3, [pc, #196]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d70:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8011d74:	4a2f      	ldr	r2, [pc, #188]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d76:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d7c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8011d80:	4a2c      	ldr	r2, [pc, #176]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d82:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8011d86:	f003 fa21 	bl	80151cc <LoRaMacClassBIsBeaconModeActive>
 8011d8a:	4603      	mov	r3, r0
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d00b      	beq.n	8011da8 <SendFrameOnChannel+0xb4>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011d90:	4b28      	ldr	r3, [pc, #160]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011d92:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8011d96:	4618      	mov	r0, r3
 8011d98:	f003 fca8 	bl	80156ec <LoRaMacClassBIsUplinkCollision>
 8011d9c:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011d9e:	6a3b      	ldr	r3, [r7, #32]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d001      	beq.n	8011da8 <SendFrameOnChannel+0xb4>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8011da4:	2310      	movs	r3, #16
 8011da6:	e03e      	b.n	8011e26 <SendFrameOnChannel+0x132>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011da8:	4b21      	ldr	r3, [pc, #132]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011daa:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011dae:	2b01      	cmp	r3, #1
 8011db0:	d101      	bne.n	8011db6 <SendFrameOnChannel+0xc2>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8011db2:	f003 fccf 	bl	8015754 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8011db6:	f003 fa3f 	bl	8015238 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8011dba:	4b1d      	ldr	r3, [pc, #116]	@ (8011e30 <SendFrameOnChannel+0x13c>)
 8011dbc:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011dc0:	b2db      	uxtb	r3, r3
 8011dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011dc4:	f892 2411 	ldrb.w	r2, [r2, #1041]	@ 0x411
 8011dc8:	4611      	mov	r1, r2
 8011dca:	4618      	mov	r0, r3
 8011dcc:	f7ff fc44 	bl	8011658 <SecureFrame>
 8011dd0:	4603      	mov	r3, r0
 8011dd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8011dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d002      	beq.n	8011de4 <SendFrameOnChannel+0xf0>
    {
        return status;
 8011dde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011de2:	e020      	b.n	8011e26 <SendFrameOnChannel+0x132>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011de4:	4b13      	ldr	r3, [pc, #76]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011de6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011dea:	f043 0302 	orr.w	r3, r3, #2
 8011dee:	4a11      	ldr	r2, [pc, #68]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011df0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( MacCtx.NodeAckRequested == false )
 8011df4:	4b0f      	ldr	r3, [pc, #60]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011df6:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8011dfa:	f083 0301 	eor.w	r3, r3, #1
 8011dfe:	b2db      	uxtb	r3, r3
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d007      	beq.n	8011e14 <SendFrameOnChannel+0x120>
    {
        MacCtx.ChannelsNbTransCounter++;
 8011e04:	4b0b      	ldr	r3, [pc, #44]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011e06:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 8011e0a:	3301      	adds	r3, #1
 8011e0c:	b2da      	uxtb	r2, r3
 8011e0e:	4b09      	ldr	r3, [pc, #36]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011e10:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
    MacCtx.ResponseTimeoutStartTime = 0;
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8011e14:	4b09      	ldr	r3, [pc, #36]	@ (8011e3c <SendFrameOnChannel+0x148>)
 8011e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e18:	4a06      	ldr	r2, [pc, #24]	@ (8011e34 <SendFrameOnChannel+0x140>)
 8011e1a:	8812      	ldrh	r2, [r2, #0]
 8011e1c:	b2d2      	uxtb	r2, r2
 8011e1e:	4611      	mov	r1, r2
 8011e20:	4807      	ldr	r0, [pc, #28]	@ (8011e40 <SendFrameOnChannel+0x14c>)
 8011e22:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8011e24:	2300      	movs	r3, #0
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3728      	adds	r7, #40	@ 0x28
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}
 8011e2e:	bf00      	nop
 8011e30:	20000c70 	.word	0x20000c70
 8011e34:	20000768 	.word	0x20000768
 8011e38:	20000b7c 	.word	0x20000b7c
 8011e3c:	080207d0 	.word	0x080207d0
 8011e40:	2000076a 	.word	0x2000076a

08011e44 <SetTxContinuousWave>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8011e44:	b580      	push	{r7, lr}
 8011e46:	b086      	sub	sp, #24
 8011e48:	af00      	add	r7, sp, #0
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8011e4e:	4b16      	ldr	r3, [pc, #88]	@ (8011ea8 <SetTxContinuousWave+0x64>)
 8011e50:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
 8011e54:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011e56:	4b15      	ldr	r3, [pc, #84]	@ (8011eac <SetTxContinuousWave+0x68>)
 8011e58:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011e5c:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011e5e:	4b13      	ldr	r3, [pc, #76]	@ (8011eac <SetTxContinuousWave+0x68>)
 8011e60:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011e64:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8011e66:	4b11      	ldr	r3, [pc, #68]	@ (8011eac <SetTxContinuousWave+0x68>)
 8011e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e6c:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8011eac <SetTxContinuousWave+0x68>)
 8011e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011e74:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8011e76:	88fb      	ldrh	r3, [r7, #6]
 8011e78:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 8011e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8011eac <SetTxContinuousWave+0x68>)
 8011e7c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011e80:	f107 0208 	add.w	r2, r7, #8
 8011e84:	4611      	mov	r1, r2
 8011e86:	4618      	mov	r0, r3
 8011e88:	f005 fdc6 	bl	8017a18 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011e8c:	4b06      	ldr	r3, [pc, #24]	@ (8011ea8 <SetTxContinuousWave+0x64>)
 8011e8e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011e92:	f043 0302 	orr.w	r3, r3, #2
 8011e96:	4a04      	ldr	r2, [pc, #16]	@ (8011ea8 <SetTxContinuousWave+0x64>)
 8011e98:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8011e9c:	2300      	movs	r3, #0
}
 8011e9e:	4618      	mov	r0, r3
 8011ea0:	3718      	adds	r7, #24
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	bd80      	pop	{r7, pc}
 8011ea6:	bf00      	nop
 8011ea8:	20000768 	.word	0x20000768
 8011eac:	20000c70 	.word	0x20000c70

08011eb0 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8011eb0:	b580      	push	{r7, lr}
 8011eb2:	b082      	sub	sp, #8
 8011eb4:	af00      	add	r7, sp, #0
 8011eb6:	4603      	mov	r3, r0
 8011eb8:	6039      	str	r1, [r7, #0]
 8011eba:	80fb      	strh	r3, [r7, #6]
 8011ebc:	4613      	mov	r3, r2
 8011ebe:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8011ec0:	4b09      	ldr	r3, [pc, #36]	@ (8011ee8 <SetTxContinuousWave1+0x38>)
 8011ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ec4:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8011ec8:	88fa      	ldrh	r2, [r7, #6]
 8011eca:	6838      	ldr	r0, [r7, #0]
 8011ecc:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011ece:	4b07      	ldr	r3, [pc, #28]	@ (8011eec <SetTxContinuousWave1+0x3c>)
 8011ed0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011ed4:	f043 0302 	orr.w	r3, r3, #2
 8011ed8:	4a04      	ldr	r2, [pc, #16]	@ (8011eec <SetTxContinuousWave1+0x3c>)
 8011eda:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8011ede:	2300      	movs	r3, #0
}
 8011ee0:	4618      	mov	r0, r3
 8011ee2:	3708      	adds	r7, #8
 8011ee4:	46bd      	mov	sp, r7
 8011ee6:	bd80      	pop	{r7, pc}
 8011ee8:	080207d0 	.word	0x080207d0
 8011eec:	20000768 	.word	0x20000768

08011ef0 <RestoreNvmData>:
    return LORAMAC_STATUS_OK;
}
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8011ef0:	b480      	push	{r7}
 8011ef2:	af00      	add	r7, sp, #0
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8011ef4:	2300      	movs	r3, #0
}
 8011ef6:	4618      	mov	r0, r3
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	bc80      	pop	{r7}
 8011efc:	4770      	bx	lr

08011efe <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8011efe:	b480      	push	{r7}
 8011f00:	b083      	sub	sp, #12
 8011f02:	af00      	add	r7, sp, #0
 8011f04:	6078      	str	r0, [r7, #4]
 8011f06:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d002      	beq.n	8011f14 <DetermineFrameType+0x16>
 8011f0e:	683b      	ldr	r3, [r7, #0]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d101      	bne.n	8011f18 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011f14:	2303      	movs	r3, #3
 8011f16:	e03b      	b.n	8011f90 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	7b1b      	ldrb	r3, [r3, #12]
 8011f1c:	f003 030f 	and.w	r3, r3, #15
 8011f20:	b2db      	uxtb	r3, r3
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d008      	beq.n	8011f38 <DetermineFrameType+0x3a>
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d003      	beq.n	8011f38 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8011f30:	683b      	ldr	r3, [r7, #0]
 8011f32:	2200      	movs	r2, #0
 8011f34:	701a      	strb	r2, [r3, #0]
 8011f36:	e02a      	b.n	8011f8e <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d103      	bne.n	8011f4a <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	2201      	movs	r2, #1
 8011f46:	701a      	strb	r2, [r3, #0]
 8011f48:	e021      	b.n	8011f8e <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	7b1b      	ldrb	r3, [r3, #12]
 8011f4e:	f003 030f 	and.w	r3, r3, #15
 8011f52:	b2db      	uxtb	r3, r3
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d108      	bne.n	8011f6a <DetermineFrameType+0x6c>
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d103      	bne.n	8011f6a <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8011f62:	683b      	ldr	r3, [r7, #0]
 8011f64:	2202      	movs	r2, #2
 8011f66:	701a      	strb	r2, [r3, #0]
 8011f68:	e011      	b.n	8011f8e <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	7b1b      	ldrb	r3, [r3, #12]
 8011f6e:	f003 030f 	and.w	r3, r3, #15
 8011f72:	b2db      	uxtb	r3, r3
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d108      	bne.n	8011f8a <DetermineFrameType+0x8c>
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d003      	beq.n	8011f8a <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8011f82:	683b      	ldr	r3, [r7, #0]
 8011f84:	2203      	movs	r2, #3
 8011f86:	701a      	strb	r2, [r3, #0]
 8011f88:	e001      	b.n	8011f8e <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8011f8a:	2318      	movs	r3, #24
 8011f8c:	e000      	b.n	8011f90 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8011f8e:	2300      	movs	r3, #0
}
 8011f90:	4618      	mov	r0, r3
 8011f92:	370c      	adds	r7, #12
 8011f94:	46bd      	mov	sp, r7
 8011f96:	bc80      	pop	{r7}
 8011f98:	4770      	bx	lr
	...

08011f9c <CheckRetransUnconfirmedUplink>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static bool CheckRetransUnconfirmedUplink( void )
{
 8011f9c:	b480      	push	{r7}
 8011f9e:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 8011fa0:	4b12      	ldr	r3, [pc, #72]	@ (8011fec <CheckRetransUnconfirmedUplink+0x50>)
 8011fa2:	f893 240c 	ldrb.w	r2, [r3, #1036]	@ 0x40c
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 8011fa6:	4b12      	ldr	r3, [pc, #72]	@ (8011ff0 <CheckRetransUnconfirmedUplink+0x54>)
 8011fa8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    if( MacCtx.ChannelsNbTransCounter >=
 8011fac:	429a      	cmp	r2, r3
 8011fae:	d301      	bcc.n	8011fb4 <CheckRetransUnconfirmedUplink+0x18>
    {
        return true;
 8011fb0:	2301      	movs	r3, #1
 8011fb2:	e016      	b.n	8011fe2 <CheckRetransUnconfirmedUplink+0x46>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8011fec <CheckRetransUnconfirmedUplink+0x50>)
 8011fb6:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8011fba:	f003 0302 	and.w	r3, r3, #2
 8011fbe:	b2db      	uxtb	r3, r3
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d00d      	beq.n	8011fe0 <CheckRetransUnconfirmedUplink+0x44>
    {
        // For Class A stop in each case
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8011fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8011ff0 <CheckRetransUnconfirmedUplink+0x54>)
 8011fc6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d101      	bne.n	8011fd2 <CheckRetransUnconfirmedUplink+0x36>
        {
            return true;
 8011fce:	2301      	movs	r3, #1
 8011fd0:	e007      	b.n	8011fe2 <CheckRetransUnconfirmedUplink+0x46>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 8011fd2:	4b06      	ldr	r3, [pc, #24]	@ (8011fec <CheckRetransUnconfirmedUplink+0x50>)
 8011fd4:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d101      	bne.n	8011fe0 <CheckRetransUnconfirmedUplink+0x44>
            {
                return true;
 8011fdc:	2301      	movs	r3, #1
 8011fde:	e000      	b.n	8011fe2 <CheckRetransUnconfirmedUplink+0x46>
            }
        }
    }
    return false;
 8011fe0:	2300      	movs	r3, #0
}
 8011fe2:	4618      	mov	r0, r3
 8011fe4:	46bd      	mov	sp, r7
 8011fe6:	bc80      	pop	{r7}
 8011fe8:	4770      	bx	lr
 8011fea:	bf00      	nop
 8011fec:	20000768 	.word	0x20000768
 8011ff0:	20000c70 	.word	0x20000c70

08011ff4 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8011ff4:	b480      	push	{r7}
 8011ff6:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 8011ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8012034 <CheckRetransConfirmedUplink+0x40>)
 8011ffa:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
        MacCtx.AckTimeoutRetries )
 8011ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8012034 <CheckRetransConfirmedUplink+0x40>)
 8012000:	f893 340d 	ldrb.w	r3, [r3, #1037]	@ 0x40d
    if( MacCtx.AckTimeoutRetriesCounter >=
 8012004:	429a      	cmp	r2, r3
 8012006:	d301      	bcc.n	801200c <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 8012008:	2301      	movs	r3, #1
 801200a:	e00f      	b.n	801202c <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801200c:	4b09      	ldr	r3, [pc, #36]	@ (8012034 <CheckRetransConfirmedUplink+0x40>)
 801200e:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8012012:	f003 0302 	and.w	r3, r3, #2
 8012016:	b2db      	uxtb	r3, r3
 8012018:	2b00      	cmp	r3, #0
 801201a:	d006      	beq.n	801202a <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 801201c:	4b05      	ldr	r3, [pc, #20]	@ (8012034 <CheckRetransConfirmedUplink+0x40>)
 801201e:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 8012022:	2b00      	cmp	r3, #0
 8012024:	d001      	beq.n	801202a <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 8012026:	2301      	movs	r3, #1
 8012028:	e000      	b.n	801202c <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 801202a:	2300      	movs	r3, #0
}
 801202c:	4618      	mov	r0, r3
 801202e:	46bd      	mov	sp, r7
 8012030:	bc80      	pop	{r7}
 8012032:	4770      	bx	lr
 8012034:	20000768 	.word	0x20000768

08012038 <StopRetransmission>:
    return counter;
}
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8012038:	b480      	push	{r7}
 801203a:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801203c:	4b1a      	ldr	r3, [pc, #104]	@ (80120a8 <StopRetransmission+0x70>)
 801203e:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8012042:	f003 0302 	and.w	r3, r3, #2
 8012046:	b2db      	uxtb	r3, r3
 8012048:	2b00      	cmp	r3, #0
 801204a:	d009      	beq.n	8012060 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 801204c:	4b16      	ldr	r3, [pc, #88]	@ (80120a8 <StopRetransmission+0x70>)
 801204e:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8012052:	2b00      	cmp	r3, #0
 8012054:	d00e      	beq.n	8012074 <StopRetransmission+0x3c>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8012056:	4b14      	ldr	r3, [pc, #80]	@ (80120a8 <StopRetransmission+0x70>)
 8012058:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 801205c:	2b01      	cmp	r3, #1
 801205e:	d009      	beq.n	8012074 <StopRetransmission+0x3c>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8012060:	4b12      	ldr	r3, [pc, #72]	@ (80120ac <StopRetransmission+0x74>)
 8012062:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012066:	2b00      	cmp	r3, #0
 8012068:	d004      	beq.n	8012074 <StopRetransmission+0x3c>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
 801206a:	4b10      	ldr	r3, [pc, #64]	@ (80120ac <StopRetransmission+0x74>)
 801206c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801206e:	3301      	adds	r3, #1
 8012070:	4a0e      	ldr	r2, [pc, #56]	@ (80120ac <StopRetransmission+0x74>)
 8012072:	6293      	str	r3, [r2, #40]	@ 0x28
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8012074:	4b0c      	ldr	r3, [pc, #48]	@ (80120a8 <StopRetransmission+0x70>)
 8012076:	2200      	movs	r2, #0
 8012078:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
    MacCtx.NodeAckRequested = false;
 801207c:	4b0a      	ldr	r3, [pc, #40]	@ (80120a8 <StopRetransmission+0x70>)
 801207e:	2200      	movs	r2, #0
 8012080:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
 8012084:	4b08      	ldr	r3, [pc, #32]	@ (80120a8 <StopRetransmission+0x70>)
 8012086:	2200      	movs	r2, #0
 8012088:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801208c:	4b06      	ldr	r3, [pc, #24]	@ (80120a8 <StopRetransmission+0x70>)
 801208e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012092:	f023 0302 	bic.w	r3, r3, #2
 8012096:	4a04      	ldr	r2, [pc, #16]	@ (80120a8 <StopRetransmission+0x70>)
 8012098:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 801209c:	2301      	movs	r3, #1
}
 801209e:	4618      	mov	r0, r3
 80120a0:	46bd      	mov	sp, r7
 80120a2:	bc80      	pop	{r7}
 80120a4:	4770      	bx	lr
 80120a6:	bf00      	nop
 80120a8:	20000768 	.word	0x20000768
 80120ac:	20000c70 	.word	0x20000c70

080120b0 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80120b4:	4b08      	ldr	r3, [pc, #32]	@ (80120d8 <OnMacProcessNotify+0x28>)
 80120b6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d00a      	beq.n	80120d4 <OnMacProcessNotify+0x24>
 80120be:	4b06      	ldr	r3, [pc, #24]	@ (80120d8 <OnMacProcessNotify+0x28>)
 80120c0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80120c4:	695b      	ldr	r3, [r3, #20]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d004      	beq.n	80120d4 <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80120ca:	4b03      	ldr	r3, [pc, #12]	@ (80120d8 <OnMacProcessNotify+0x28>)
 80120cc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80120d0:	695b      	ldr	r3, [r3, #20]
 80120d2:	4798      	blx	r3
    }
}
 80120d4:	bf00      	nop
 80120d6:	bd80      	pop	{r7, pc}
 80120d8:	20000768 	.word	0x20000768

080120dc <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 80120dc:	b580      	push	{r7, lr}
 80120de:	b082      	sub	sp, #8
 80120e0:	af00      	add	r7, sp, #0
 80120e2:	4603      	mov	r3, r0
 80120e4:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 80120e6:	4b0b      	ldr	r3, [pc, #44]	@ (8012114 <CallNvmDataChangeCallback+0x38>)
 80120e8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d00c      	beq.n	801210a <CallNvmDataChangeCallback+0x2e>
 80120f0:	4b08      	ldr	r3, [pc, #32]	@ (8012114 <CallNvmDataChangeCallback+0x38>)
 80120f2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80120f6:	691b      	ldr	r3, [r3, #16]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d006      	beq.n	801210a <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 80120fc:	4b05      	ldr	r3, [pc, #20]	@ (8012114 <CallNvmDataChangeCallback+0x38>)
 80120fe:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012102:	691b      	ldr	r3, [r3, #16]
 8012104:	88fa      	ldrh	r2, [r7, #6]
 8012106:	4610      	mov	r0, r2
 8012108:	4798      	blx	r3
    }
}
 801210a:	bf00      	nop
 801210c:	3708      	adds	r7, #8
 801210e:	46bd      	mov	sp, r7
 8012110:	bd80      	pop	{r7, pc}
 8012112:	bf00      	nop
 8012114:	20000768 	.word	0x20000768

08012118 <AckTimeoutRetriesProcess>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static void AckTimeoutRetriesProcess( void )
{
 8012118:	b580      	push	{r7, lr}
 801211a:	b084      	sub	sp, #16
 801211c:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 801211e:	4b1b      	ldr	r3, [pc, #108]	@ (801218c <AckTimeoutRetriesProcess+0x74>)
 8012120:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
 8012124:	4b19      	ldr	r3, [pc, #100]	@ (801218c <AckTimeoutRetriesProcess+0x74>)
 8012126:	f893 340d 	ldrb.w	r3, [r3, #1037]	@ 0x40d
 801212a:	429a      	cmp	r2, r3
 801212c:	d229      	bcs.n	8012182 <AckTimeoutRetriesProcess+0x6a>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 801212e:	4b17      	ldr	r3, [pc, #92]	@ (801218c <AckTimeoutRetriesProcess+0x74>)
 8012130:	f893 340e 	ldrb.w	r3, [r3, #1038]	@ 0x40e
 8012134:	3301      	adds	r3, #1
 8012136:	b2da      	uxtb	r2, r3
 8012138:	4b14      	ldr	r3, [pc, #80]	@ (801218c <AckTimeoutRetriesProcess+0x74>)
 801213a:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 801213e:	4b13      	ldr	r3, [pc, #76]	@ (801218c <AckTimeoutRetriesProcess+0x74>)
 8012140:	f893 340e 	ldrb.w	r3, [r3, #1038]	@ 0x40e
 8012144:	f003 0301 	and.w	r3, r3, #1
 8012148:	b2db      	uxtb	r3, r3
 801214a:	2b00      	cmp	r3, #0
 801214c:	d019      	beq.n	8012182 <AckTimeoutRetriesProcess+0x6a>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801214e:	2322      	movs	r3, #34	@ 0x22
 8012150:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012152:	4b0f      	ldr	r3, [pc, #60]	@ (8012190 <AckTimeoutRetriesProcess+0x78>)
 8012154:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012158:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801215a:	4b0d      	ldr	r3, [pc, #52]	@ (8012190 <AckTimeoutRetriesProcess+0x78>)
 801215c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012160:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012162:	4b0b      	ldr	r3, [pc, #44]	@ (8012190 <AckTimeoutRetriesProcess+0x78>)
 8012164:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012168:	f107 0208 	add.w	r2, r7, #8
 801216c:	4611      	mov	r1, r2
 801216e:	4618      	mov	r0, r3
 8012170:	f005 fa73 	bl	801765a <RegionGetPhyParam>
 8012174:	4603      	mov	r3, r0
 8012176:	607b      	str	r3, [r7, #4]
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	b25a      	sxtb	r2, r3
 801217c:	4b04      	ldr	r3, [pc, #16]	@ (8012190 <AckTimeoutRetriesProcess+0x78>)
 801217e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        }
    }
}
 8012182:	bf00      	nop
 8012184:	3710      	adds	r7, #16
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}
 801218a:	bf00      	nop
 801218c:	20000768 	.word	0x20000768
 8012190:	20000c70 	.word	0x20000c70

08012194 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b084      	sub	sp, #16
 8012198:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 801219a:	4b14      	ldr	r3, [pc, #80]	@ (80121ec <AckTimeoutRetriesFinalize+0x58>)
 801219c:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 80121a0:	f083 0301 	eor.w	r3, r3, #1
 80121a4:	b2db      	uxtb	r3, r3
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d015      	beq.n	80121d6 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80121aa:	2302      	movs	r3, #2
 80121ac:	733b      	strb	r3, [r7, #12]
        params.NvmGroup1 = &Nvm.RegionGroup1;
 80121ae:	4b10      	ldr	r3, [pc, #64]	@ (80121f0 <AckTimeoutRetriesFinalize+0x5c>)
 80121b0:	607b      	str	r3, [r7, #4]
        params.NvmGroup2 = &Nvm.RegionGroup2;
 80121b2:	4b10      	ldr	r3, [pc, #64]	@ (80121f4 <AckTimeoutRetriesFinalize+0x60>)
 80121b4:	60bb      	str	r3, [r7, #8]
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80121b6:	4b10      	ldr	r3, [pc, #64]	@ (80121f8 <AckTimeoutRetriesFinalize+0x64>)
 80121b8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80121bc:	1d3a      	adds	r2, r7, #4
 80121be:	4611      	mov	r1, r2
 80121c0:	4618      	mov	r0, r3
 80121c2:	f005 fa81 	bl	80176c8 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 80121c6:	4b09      	ldr	r3, [pc, #36]	@ (80121ec <AckTimeoutRetriesFinalize+0x58>)
 80121c8:	2200      	movs	r2, #0
 80121ca:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
        MacCtx.McpsConfirm.AckReceived = false;
 80121ce:	4b07      	ldr	r3, [pc, #28]	@ (80121ec <AckTimeoutRetriesFinalize+0x58>)
 80121d0:	2200      	movs	r2, #0
 80121d2:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 80121d6:	4b05      	ldr	r3, [pc, #20]	@ (80121ec <AckTimeoutRetriesFinalize+0x58>)
 80121d8:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
 80121dc:	4b03      	ldr	r3, [pc, #12]	@ (80121ec <AckTimeoutRetriesFinalize+0x58>)
 80121de:	f883 2439 	strb.w	r2, [r3, #1081]	@ 0x439
}
 80121e2:	bf00      	nop
 80121e4:	3710      	adds	r7, #16
 80121e6:	46bd      	mov	sp, r7
 80121e8:	bd80      	pop	{r7, pc}
 80121ea:	bf00      	nop
 80121ec:	20000768 	.word	0x20000768
 80121f0:	20000e90 	.word	0x20000e90
 80121f4:	20000f34 	.word	0x20000f34
 80121f8:	20000c70 	.word	0x20000c70

080121fc <IsRequestPending>:
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 80121fc:	b480      	push	{r7}
 80121fe:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012200:	4b0b      	ldr	r3, [pc, #44]	@ (8012230 <IsRequestPending+0x34>)
 8012202:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8012206:	f003 0304 	and.w	r3, r3, #4
 801220a:	b2db      	uxtb	r3, r3
 801220c:	2b00      	cmp	r3, #0
 801220e:	d107      	bne.n	8012220 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8012210:	4b07      	ldr	r3, [pc, #28]	@ (8012230 <IsRequestPending+0x34>)
 8012212:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8012216:	f003 0301 	and.w	r3, r3, #1
 801221a:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801221c:	2b00      	cmp	r3, #0
 801221e:	d001      	beq.n	8012224 <IsRequestPending+0x28>
    {
        return 1;
 8012220:	2301      	movs	r3, #1
 8012222:	e000      	b.n	8012226 <IsRequestPending+0x2a>
    }
    return 0;
 8012224:	2300      	movs	r3, #0
}
 8012226:	4618      	mov	r0, r3
 8012228:	46bd      	mov	sp, r7
 801222a:	bc80      	pop	{r7}
 801222c:	4770      	bx	lr
 801222e:	bf00      	nop
 8012230:	20000768 	.word	0x20000768

08012234 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8012234:	b590      	push	{r4, r7, lr}
 8012236:	b08f      	sub	sp, #60	@ 0x3c
 8012238:	af02      	add	r7, sp, #8
 801223a:	6178      	str	r0, [r7, #20]
 801223c:	6139      	str	r1, [r7, #16]
 801223e:	4613      	mov	r3, r2
 8012240:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 8012242:	697b      	ldr	r3, [r7, #20]
 8012244:	2b00      	cmp	r3, #0
 8012246:	d002      	beq.n	801224e <LoRaMacInitialization+0x1a>
 8012248:	693b      	ldr	r3, [r7, #16]
 801224a:	2b00      	cmp	r3, #0
 801224c:	d101      	bne.n	8012252 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801224e:	2303      	movs	r3, #3
 8012250:	e273      	b.n	801273a <LoRaMacInitialization+0x506>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012252:	697b      	ldr	r3, [r7, #20]
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	2b00      	cmp	r3, #0
 8012258:	d00b      	beq.n	8012272 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 801225a:	697b      	ldr	r3, [r7, #20]
 801225c:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801225e:	2b00      	cmp	r3, #0
 8012260:	d007      	beq.n	8012272 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8012262:	697b      	ldr	r3, [r7, #20]
 8012264:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8012266:	2b00      	cmp	r3, #0
 8012268:	d003      	beq.n	8012272 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 801226a:	697b      	ldr	r3, [r7, #20]
 801226c:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801226e:	2b00      	cmp	r3, #0
 8012270:	d101      	bne.n	8012276 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012272:	2303      	movs	r3, #3
 8012274:	e261      	b.n	801273a <LoRaMacInitialization+0x506>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8012276:	7bfb      	ldrb	r3, [r7, #15]
 8012278:	4618      	mov	r0, r3
 801227a:	f005 f9d9 	bl	8017630 <RegionIsActive>
 801227e:	4603      	mov	r3, r0
 8012280:	f083 0301 	eor.w	r3, r3, #1
 8012284:	b2db      	uxtb	r3, r3
 8012286:	2b00      	cmp	r3, #0
 8012288:	d001      	beq.n	801228e <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801228a:	2309      	movs	r3, #9
 801228c:	e255      	b.n	801273a <LoRaMacInitialization+0x506>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 801228e:	6978      	ldr	r0, [r7, #20]
 8012290:	f003 fe3c 	bl	8015f0c <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8012294:	f44f 62ef 	mov.w	r2, #1912	@ 0x778
 8012298:	2100      	movs	r1, #0
 801229a:	48c7      	ldr	r0, [pc, #796]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801229c:	f009 f9ac 	bl	801b5f8 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80122a0:	f44f 62a1 	mov.w	r2, #1288	@ 0x508
 80122a4:	2100      	movs	r1, #0
 80122a6:	48c5      	ldr	r0, [pc, #788]	@ (80125bc <LoRaMacInitialization+0x388>)
 80122a8:	f009 f9a6 	bl	801b5f8 <memset1>

    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
 80122ac:	4bc3      	ldr	r3, [pc, #780]	@ (80125bc <LoRaMacInitialization+0x388>)
 80122ae:	2201      	movs	r2, #1
 80122b0:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e
    MacCtx.AckTimeoutRetries = 1;
 80122b4:	4bc1      	ldr	r3, [pc, #772]	@ (80125bc <LoRaMacInitialization+0x388>)
 80122b6:	2201      	movs	r2, #1
 80122b8:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 80122bc:	4abe      	ldr	r2, [pc, #760]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80122be:	7bfb      	ldrb	r3, [r7, #15]
 80122c0:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80122c4:	4bbc      	ldr	r3, [pc, #752]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80122c6:	2200      	movs	r2, #0
 80122c8:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 80122cc:	4bba      	ldr	r3, [pc, #744]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80122ce:	2200      	movs	r2, #0
 80122d0:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80122d4:	4bb8      	ldr	r3, [pc, #736]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80122d6:	4aba      	ldr	r2, [pc, #744]	@ (80125c0 <LoRaMacInitialization+0x38c>)
 80122d8:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
    params.Bands = &RegionBands;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 80122dc:	230f      	movs	r3, #15
 80122de:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80122e2:	4bb5      	ldr	r3, [pc, #724]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80122e4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80122e8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80122ec:	4611      	mov	r1, r2
 80122ee:	4618      	mov	r0, r3
 80122f0:	f005 f9b3 	bl	801765a <RegionGetPhyParam>
 80122f4:	4603      	mov	r3, r0
 80122f6:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 80122f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	bf14      	ite	ne
 80122fe:	2301      	movne	r3, #1
 8012300:	2300      	moveq	r3, #0
 8012302:	b2da      	uxtb	r2, r3
 8012304:	4bac      	ldr	r3, [pc, #688]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012306:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 801230a:	230a      	movs	r3, #10
 801230c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012310:	4ba9      	ldr	r3, [pc, #676]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012312:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012316:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801231a:	4611      	mov	r1, r2
 801231c:	4618      	mov	r0, r3
 801231e:	f005 f99c 	bl	801765a <RegionGetPhyParam>
 8012322:	4603      	mov	r3, r0
 8012324:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8012326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012328:	b25a      	sxtb	r2, r3
 801232a:	4ba3      	ldr	r3, [pc, #652]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801232c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8012330:	2306      	movs	r3, #6
 8012332:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012336:	4ba0      	ldr	r3, [pc, #640]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012338:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801233c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012340:	4611      	mov	r1, r2
 8012342:	4618      	mov	r0, r3
 8012344:	f005 f989 	bl	801765a <RegionGetPhyParam>
 8012348:	4603      	mov	r3, r0
 801234a:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 801234c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801234e:	b25a      	sxtb	r2, r3
 8012350:	4b99      	ldr	r3, [pc, #612]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012352:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8012356:	2310      	movs	r3, #16
 8012358:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801235c:	4b96      	ldr	r3, [pc, #600]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801235e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012362:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012366:	4611      	mov	r1, r2
 8012368:	4618      	mov	r0, r3
 801236a:	f005 f976 	bl	801765a <RegionGetPhyParam>
 801236e:	4603      	mov	r3, r0
 8012370:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8012372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012374:	4a90      	ldr	r2, [pc, #576]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012376:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 801237a:	2311      	movs	r3, #17
 801237c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012380:	4b8d      	ldr	r3, [pc, #564]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012382:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012386:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801238a:	4611      	mov	r1, r2
 801238c:	4618      	mov	r0, r3
 801238e:	f005 f964 	bl	801765a <RegionGetPhyParam>
 8012392:	4603      	mov	r3, r0
 8012394:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8012396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012398:	4a87      	ldr	r2, [pc, #540]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801239a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 801239e:	2312      	movs	r3, #18
 80123a0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123a4:	4b84      	ldr	r3, [pc, #528]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80123a6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80123aa:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80123ae:	4611      	mov	r1, r2
 80123b0:	4618      	mov	r0, r3
 80123b2:	f005 f952 	bl	801765a <RegionGetPhyParam>
 80123b6:	4603      	mov	r3, r0
 80123b8:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 80123ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123bc:	4a7e      	ldr	r2, [pc, #504]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80123be:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 80123c2:	2313      	movs	r3, #19
 80123c4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123c8:	4b7b      	ldr	r3, [pc, #492]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80123ca:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80123ce:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80123d2:	4611      	mov	r1, r2
 80123d4:	4618      	mov	r0, r3
 80123d6:	f005 f940 	bl	801765a <RegionGetPhyParam>
 80123da:	4603      	mov	r3, r0
 80123dc:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 80123de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123e0:	4a75      	ldr	r2, [pc, #468]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80123e2:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 80123e6:	2314      	movs	r3, #20
 80123e8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123ec:	4b72      	ldr	r3, [pc, #456]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80123ee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80123f2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80123f6:	4611      	mov	r1, r2
 80123f8:	4618      	mov	r0, r3
 80123fa:	f005 f92e 	bl	801765a <RegionGetPhyParam>
 80123fe:	4603      	mov	r3, r0
 8012400:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8012402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012404:	4a6c      	ldr	r2, [pc, #432]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012406:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 801240a:	2317      	movs	r3, #23
 801240c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012410:	4b69      	ldr	r3, [pc, #420]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012412:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012416:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801241a:	4611      	mov	r1, r2
 801241c:	4618      	mov	r0, r3
 801241e:	f005 f91c 	bl	801765a <RegionGetPhyParam>
 8012422:	4603      	mov	r3, r0
 8012424:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8012426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012428:	b2da      	uxtb	r2, r3
 801242a:	4b63      	ldr	r3, [pc, #396]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801242c:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8012430:	2318      	movs	r3, #24
 8012432:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012436:	4b60      	ldr	r3, [pc, #384]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012438:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801243c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012440:	4611      	mov	r1, r2
 8012442:	4618      	mov	r0, r3
 8012444:	f005 f909 	bl	801765a <RegionGetPhyParam>
 8012448:	4603      	mov	r3, r0
 801244a:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 801244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801244e:	4a5a      	ldr	r2, [pc, #360]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012450:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8012454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012456:	4a58      	ldr	r2, [pc, #352]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012458:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 801245c:	2319      	movs	r3, #25
 801245e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012462:	4b55      	ldr	r3, [pc, #340]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012464:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012468:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801246c:	4611      	mov	r1, r2
 801246e:	4618      	mov	r0, r3
 8012470:	f005 f8f3 	bl	801765a <RegionGetPhyParam>
 8012474:	4603      	mov	r3, r0
 8012476:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8012478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801247a:	b2da      	uxtb	r2, r3
 801247c:	4b4e      	ldr	r3, [pc, #312]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801247e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8012482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012484:	b2da      	uxtb	r2, r3
 8012486:	4b4c      	ldr	r3, [pc, #304]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012488:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 801248c:	231e      	movs	r3, #30
 801248e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012492:	4b49      	ldr	r3, [pc, #292]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012494:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012498:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801249c:	4611      	mov	r1, r2
 801249e:	4618      	mov	r0, r3
 80124a0:	f005 f8db 	bl	801765a <RegionGetPhyParam>
 80124a4:	4603      	mov	r3, r0
 80124a6:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 80124a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124aa:	b2da      	uxtb	r2, r3
 80124ac:	4b42      	ldr	r3, [pc, #264]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80124ae:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 80124b2:	231f      	movs	r3, #31
 80124b4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80124b8:	4b3f      	ldr	r3, [pc, #252]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80124ba:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80124be:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80124c2:	4611      	mov	r1, r2
 80124c4:	4618      	mov	r0, r3
 80124c6:	f005 f8c8 	bl	801765a <RegionGetPhyParam>
 80124ca:	4603      	mov	r3, r0
 80124cc:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 80124ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124d0:	b2da      	uxtb	r2, r3
 80124d2:	4b39      	ldr	r3, [pc, #228]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80124d4:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 80124d8:	2320      	movs	r3, #32
 80124da:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80124de:	4b36      	ldr	r3, [pc, #216]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80124e0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80124e4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80124e8:	4611      	mov	r1, r2
 80124ea:	4618      	mov	r0, r3
 80124ec:	f005 f8b5 	bl	801765a <RegionGetPhyParam>
 80124f0:	4603      	mov	r3, r0
 80124f2:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 80124f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124f6:	4a30      	ldr	r2, [pc, #192]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80124f8:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 80124fc:	2321      	movs	r3, #33	@ 0x21
 80124fe:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012502:	4b2d      	ldr	r3, [pc, #180]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012504:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012508:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801250c:	4611      	mov	r1, r2
 801250e:	4618      	mov	r0, r3
 8012510:	f005 f8a3 	bl	801765a <RegionGetPhyParam>
 8012514:	4603      	mov	r3, r0
 8012516:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8012518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801251a:	4a27      	ldr	r2, [pc, #156]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801251c:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8012520:	230b      	movs	r3, #11
 8012522:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012526:	4b24      	ldr	r3, [pc, #144]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012528:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801252c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012530:	4611      	mov	r1, r2
 8012532:	4618      	mov	r0, r3
 8012534:	f005 f891 	bl	801765a <RegionGetPhyParam>
 8012538:	4603      	mov	r3, r0
 801253a:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 801253c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801253e:	b29a      	uxth	r2, r3
 8012540:	4b1d      	ldr	r3, [pc, #116]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012542:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8012546:	230c      	movs	r3, #12
 8012548:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801254c:	4b1a      	ldr	r3, [pc, #104]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801254e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012552:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012556:	4611      	mov	r1, r2
 8012558:	4618      	mov	r0, r3
 801255a:	f005 f87e 	bl	801765a <RegionGetPhyParam>
 801255e:	4603      	mov	r3, r0
 8012560:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 8012562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012564:	b29a      	uxth	r2, r3
 8012566:	4b14      	ldr	r3, [pc, #80]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012568:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 801256c:	4b12      	ldr	r3, [pc, #72]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801256e:	2201      	movs	r2, #1
 8012570:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8012574:	4b10      	ldr	r3, [pc, #64]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012576:	220a      	movs	r2, #10
 8012578:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 801257c:	4b0e      	ldr	r3, [pc, #56]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801257e:	2206      	movs	r2, #6
 8012580:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8012584:	4b0c      	ldr	r3, [pc, #48]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801258a:	4a0b      	ldr	r2, [pc, #44]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801258c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 801258e:	4b0a      	ldr	r3, [pc, #40]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012590:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8012594:	4b08      	ldr	r3, [pc, #32]	@ (80125b8 <LoRaMacInitialization+0x384>)
 8012596:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 801259a:	4b07      	ldr	r3, [pc, #28]	@ (80125b8 <LoRaMacInitialization+0x384>)
 801259c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80125a0:	4a05      	ldr	r2, [pc, #20]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80125a2:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 80125a4:	4b04      	ldr	r3, [pc, #16]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80125a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80125aa:	4a03      	ldr	r2, [pc, #12]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80125ac:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 80125ae:	4b02      	ldr	r3, [pc, #8]	@ (80125b8 <LoRaMacInitialization+0x384>)
 80125b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80125b4:	e006      	b.n	80125c4 <LoRaMacInitialization+0x390>
 80125b6:	bf00      	nop
 80125b8:	20000c70 	.word	0x20000c70
 80125bc:	20000768 	.word	0x20000768
 80125c0:	01000300 	.word	0x01000300
 80125c4:	4a5f      	ldr	r2, [pc, #380]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125c6:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 80125c8:	4b5e      	ldr	r3, [pc, #376]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80125ce:	4a5d      	ldr	r2, [pc, #372]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125d0:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 80125d2:	4b5c      	ldr	r3, [pc, #368]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80125d8:	4a5a      	ldr	r2, [pc, #360]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125da:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 80125dc:	4b59      	ldr	r3, [pc, #356]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125de:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 80125e2:	4b58      	ldr	r3, [pc, #352]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125e4:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80125e8:	2300      	movs	r3, #0
 80125ea:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80125ee:	4b56      	ldr	r3, [pc, #344]	@ (8012748 <LoRaMacInitialization+0x514>)
 80125f0:	61bb      	str	r3, [r7, #24]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80125f2:	4b56      	ldr	r3, [pc, #344]	@ (801274c <LoRaMacInitialization+0x518>)
 80125f4:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80125f6:	4b53      	ldr	r3, [pc, #332]	@ (8012744 <LoRaMacInitialization+0x510>)
 80125f8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80125fc:	f107 0218 	add.w	r2, r7, #24
 8012600:	4611      	mov	r1, r2
 8012602:	4618      	mov	r0, r3
 8012604:	f005 f860 	bl	80176c8 <RegionInitDefaults>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8012608:	4a51      	ldr	r2, [pc, #324]	@ (8012750 <LoRaMacInitialization+0x51c>)
 801260a:	693b      	ldr	r3, [r7, #16]
 801260c:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 8012610:	2000      	movs	r0, #0
 8012612:	f7ff f8b7 	bl	8011784 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8012616:	4b4b      	ldr	r3, [pc, #300]	@ (8012744 <LoRaMacInitialization+0x510>)
 8012618:	2201      	movs	r2, #1
 801261a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 801261e:	4a4c      	ldr	r2, [pc, #304]	@ (8012750 <LoRaMacInitialization+0x51c>)
 8012620:	697b      	ldr	r3, [r7, #20]
 8012622:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8012626:	4b4a      	ldr	r3, [pc, #296]	@ (8012750 <LoRaMacInitialization+0x51c>)
 8012628:	2200      	movs	r2, #0
 801262a:	f883 2481 	strb.w	r2, [r3, #1153]	@ 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 801262e:	4b48      	ldr	r3, [pc, #288]	@ (8012750 <LoRaMacInitialization+0x51c>)
 8012630:	2201      	movs	r2, #1
 8012632:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8012636:	4b43      	ldr	r3, [pc, #268]	@ (8012744 <LoRaMacInitialization+0x510>)
 8012638:	2200      	movs	r2, #0
 801263a:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 801263c:	4b41      	ldr	r3, [pc, #260]	@ (8012744 <LoRaMacInitialization+0x510>)
 801263e:	2200      	movs	r2, #0
 8012640:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8012642:	2300      	movs	r3, #0
 8012644:	9300      	str	r3, [sp, #0]
 8012646:	4b43      	ldr	r3, [pc, #268]	@ (8012754 <LoRaMacInitialization+0x520>)
 8012648:	2200      	movs	r2, #0
 801264a:	f04f 31ff 	mov.w	r1, #4294967295
 801264e:	4842      	ldr	r0, [pc, #264]	@ (8012758 <LoRaMacInitialization+0x524>)
 8012650:	f00c fb2a 	bl	801eca8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8012654:	2300      	movs	r3, #0
 8012656:	9300      	str	r3, [sp, #0]
 8012658:	4b40      	ldr	r3, [pc, #256]	@ (801275c <LoRaMacInitialization+0x528>)
 801265a:	2200      	movs	r2, #0
 801265c:	f04f 31ff 	mov.w	r1, #4294967295
 8012660:	483f      	ldr	r0, [pc, #252]	@ (8012760 <LoRaMacInitialization+0x52c>)
 8012662:	f00c fb21 	bl	801eca8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8012666:	2300      	movs	r3, #0
 8012668:	9300      	str	r3, [sp, #0]
 801266a:	4b3e      	ldr	r3, [pc, #248]	@ (8012764 <LoRaMacInitialization+0x530>)
 801266c:	2200      	movs	r2, #0
 801266e:	f04f 31ff 	mov.w	r1, #4294967295
 8012672:	483d      	ldr	r0, [pc, #244]	@ (8012768 <LoRaMacInitialization+0x534>)
 8012674:	f00c fb18 	bl	801eca8 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 8012678:	2300      	movs	r3, #0
 801267a:	9300      	str	r3, [sp, #0]
 801267c:	4b3b      	ldr	r3, [pc, #236]	@ (801276c <LoRaMacInitialization+0x538>)
 801267e:	2200      	movs	r2, #0
 8012680:	f04f 31ff 	mov.w	r1, #4294967295
 8012684:	483a      	ldr	r0, [pc, #232]	@ (8012770 <LoRaMacInitialization+0x53c>)
 8012686:	f00c fb0f 	bl	801eca8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 801268a:	4c2e      	ldr	r4, [pc, #184]	@ (8012744 <LoRaMacInitialization+0x510>)
 801268c:	463b      	mov	r3, r7
 801268e:	4618      	mov	r0, r3
 8012690:	f00b fe80 	bl	801e394 <SysTimeGetMcuTime>
 8012694:	f504 7390 	add.w	r3, r4, #288	@ 0x120
 8012698:	463a      	mov	r2, r7
 801269a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801269e:	e883 0003 	stmia.w	r3, {r0, r1}
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 80126a2:	4b2b      	ldr	r3, [pc, #172]	@ (8012750 <LoRaMacInitialization+0x51c>)
 80126a4:	4a33      	ldr	r2, [pc, #204]	@ (8012774 <LoRaMacInitialization+0x540>)
 80126a6:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 80126aa:	4b29      	ldr	r3, [pc, #164]	@ (8012750 <LoRaMacInitialization+0x51c>)
 80126ac:	4a32      	ldr	r2, [pc, #200]	@ (8012778 <LoRaMacInitialization+0x544>)
 80126ae:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 80126b2:	4b27      	ldr	r3, [pc, #156]	@ (8012750 <LoRaMacInitialization+0x51c>)
 80126b4:	4a31      	ldr	r2, [pc, #196]	@ (801277c <LoRaMacInitialization+0x548>)
 80126b6:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 80126ba:	4b25      	ldr	r3, [pc, #148]	@ (8012750 <LoRaMacInitialization+0x51c>)
 80126bc:	4a30      	ldr	r2, [pc, #192]	@ (8012780 <LoRaMacInitialization+0x54c>)
 80126be:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 80126c2:	4b23      	ldr	r3, [pc, #140]	@ (8012750 <LoRaMacInitialization+0x51c>)
 80126c4:	4a2f      	ldr	r2, [pc, #188]	@ (8012784 <LoRaMacInitialization+0x550>)
 80126c6:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 80126ca:	4b2f      	ldr	r3, [pc, #188]	@ (8012788 <LoRaMacInitialization+0x554>)
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	482f      	ldr	r0, [pc, #188]	@ (801278c <LoRaMacInitialization+0x558>)
 80126d0:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 80126d2:	482f      	ldr	r0, [pc, #188]	@ (8012790 <LoRaMacInitialization+0x55c>)
 80126d4:	f7fa fd04 	bl	800d0e0 <SecureElementInit>
 80126d8:	4603      	mov	r3, r0
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d001      	beq.n	80126e2 <LoRaMacInitialization+0x4ae>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80126de:	2311      	movs	r3, #17
 80126e0:	e02b      	b.n	801273a <LoRaMacInitialization+0x506>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 80126e2:	4818      	ldr	r0, [pc, #96]	@ (8012744 <LoRaMacInitialization+0x510>)
 80126e4:	f004 f8ce 	bl	8016884 <LoRaMacCryptoInit>
 80126e8:	4603      	mov	r3, r0
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d001      	beq.n	80126f2 <LoRaMacInitialization+0x4be>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80126ee:	2311      	movs	r3, #17
 80126f0:	e023      	b.n	801273a <LoRaMacInitialization+0x506>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 80126f2:	f003 f9cd 	bl	8015a90 <LoRaMacCommandsInit>
 80126f6:	4603      	mov	r3, r0
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d001      	beq.n	8012700 <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80126fc:	2313      	movs	r3, #19
 80126fe:	e01c      	b.n	801273a <LoRaMacInitialization+0x506>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012700:	4824      	ldr	r0, [pc, #144]	@ (8012794 <LoRaMacInitialization+0x560>)
 8012702:	f004 f989 	bl	8016a18 <LoRaMacCryptoSetMulticastReference>
 8012706:	4603      	mov	r3, r0
 8012708:	2b00      	cmp	r3, #0
 801270a:	d001      	beq.n	8012710 <LoRaMacInitialization+0x4dc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801270c:	2311      	movs	r3, #17
 801270e:	e014      	b.n	801273a <LoRaMacInitialization+0x506>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012710:	4b1d      	ldr	r3, [pc, #116]	@ (8012788 <LoRaMacInitialization+0x554>)
 8012712:	695b      	ldr	r3, [r3, #20]
 8012714:	4798      	blx	r3
 8012716:	4603      	mov	r3, r0
 8012718:	4618      	mov	r0, r3
 801271a:	f008 ff0d 	bl	801b538 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 801271e:	4b1a      	ldr	r3, [pc, #104]	@ (8012788 <LoRaMacInitialization+0x554>)
 8012720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012722:	4a08      	ldr	r2, [pc, #32]	@ (8012744 <LoRaMacInitialization+0x510>)
 8012724:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012728:	4610      	mov	r0, r2
 801272a:	4798      	blx	r3
    Radio.Sleep( );
 801272c:	4b16      	ldr	r3, [pc, #88]	@ (8012788 <LoRaMacInitialization+0x554>)
 801272e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012730:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012732:	2001      	movs	r0, #1
 8012734:	f7fd fb32 	bl	800fd9c <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8012738:	2300      	movs	r3, #0
}
 801273a:	4618      	mov	r0, r3
 801273c:	3734      	adds	r7, #52	@ 0x34
 801273e:	46bd      	mov	sp, r7
 8012740:	bd90      	pop	{r4, r7, pc}
 8012742:	bf00      	nop
 8012744:	20000c70 	.word	0x20000c70
 8012748:	20000e90 	.word	0x20000e90
 801274c:	20000f34 	.word	0x20000f34
 8012750:	20000768 	.word	0x20000768
 8012754:	080102dd 	.word	0x080102dd
 8012758:	20000ad0 	.word	0x20000ad0
 801275c:	08010351 	.word	0x08010351
 8012760:	20000ae8 	.word	0x20000ae8
 8012764:	080103bd 	.word	0x080103bd
 8012768:	20000b00 	.word	0x20000b00
 801276c:	08010431 	.word	0x08010431
 8012770:	20000b5c 	.word	0x20000b5c
 8012774:	0800ee9d 	.word	0x0800ee9d
 8012778:	0800eef9 	.word	0x0800eef9
 801277c:	0800ef91 	.word	0x0800ef91
 8012780:	0800ef65 	.word	0x0800ef65
 8012784:	0800efad 	.word	0x0800efad
 8012788:	080207d0 	.word	0x080207d0
 801278c:	20000ab4 	.word	0x20000ab4
 8012790:	20000db8 	.word	0x20000db8
 8012794:	20000d58 	.word	0x20000d58

08012798 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8012798:	b580      	push	{r7, lr}
 801279a:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 801279c:	4b04      	ldr	r3, [pc, #16]	@ (80127b0 <LoRaMacStart+0x18>)
 801279e:	2200      	movs	r2, #0
 80127a0:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 80127a4:	f7fc fc18 	bl	800efd8 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 80127a8:	2300      	movs	r3, #0
}
 80127aa:	4618      	mov	r0, r3
 80127ac:	bd80      	pop	{r7, pc}
 80127ae:	bf00      	nop
 80127b0:	20000768 	.word	0x20000768

080127b4 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 80127b4:	b580      	push	{r7, lr}
 80127b6:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 80127b8:	f7fd fac4 	bl	800fd44 <LoRaMacIsBusy>
 80127bc:	4603      	mov	r3, r0
 80127be:	f083 0301 	eor.w	r3, r3, #1
 80127c2:	b2db      	uxtb	r3, r3
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d00d      	beq.n	80127e4 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 80127c8:	4b0b      	ldr	r3, [pc, #44]	@ (80127f8 <LoRaMacStop+0x44>)
 80127ca:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80127ce:	2b02      	cmp	r3, #2
 80127d0:	d102      	bne.n	80127d8 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 80127d2:	4b0a      	ldr	r3, [pc, #40]	@ (80127fc <LoRaMacStop+0x48>)
 80127d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127d6:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 80127d8:	4b09      	ldr	r3, [pc, #36]	@ (8012800 <LoRaMacStop+0x4c>)
 80127da:	2201      	movs	r2, #1
 80127dc:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 80127e0:	2300      	movs	r3, #0
 80127e2:	e007      	b.n	80127f4 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 80127e4:	4b06      	ldr	r3, [pc, #24]	@ (8012800 <LoRaMacStop+0x4c>)
 80127e6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80127ea:	2b01      	cmp	r3, #1
 80127ec:	d101      	bne.n	80127f2 <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 80127ee:	2300      	movs	r3, #0
 80127f0:	e000      	b.n	80127f4 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 80127f2:	2301      	movs	r3, #1
}
 80127f4:	4618      	mov	r0, r3
 80127f6:	bd80      	pop	{r7, pc}
 80127f8:	20000c70 	.word	0x20000c70
 80127fc:	080207d0 	.word	0x080207d0
 8012800:	20000768 	.word	0x20000768

08012804 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012804:	b580      	push	{r7, lr}
 8012806:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012808:	480d      	ldr	r0, [pc, #52]	@ (8012840 <LoRaMacHalt+0x3c>)
 801280a:	f00c faf1 	bl	801edf0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 801280e:	480d      	ldr	r0, [pc, #52]	@ (8012844 <LoRaMacHalt+0x40>)
 8012810:	f00c faee 	bl	801edf0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012814:	480c      	ldr	r0, [pc, #48]	@ (8012848 <LoRaMacHalt+0x44>)
 8012816:	f00c faeb 	bl	801edf0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
 801281a:	480c      	ldr	r0, [pc, #48]	@ (801284c <LoRaMacHalt+0x48>)
 801281c:	f00c fae8 	bl	801edf0 <UTIL_TIMER_Stop>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8012820:	f002 fd0a 	bl	8015238 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8012824:	4b0a      	ldr	r3, [pc, #40]	@ (8012850 <LoRaMacHalt+0x4c>)
 8012826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012828:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 801282a:	4b0a      	ldr	r3, [pc, #40]	@ (8012854 <LoRaMacHalt+0x50>)
 801282c:	2200      	movs	r2, #0
 801282e:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8012832:	4b08      	ldr	r3, [pc, #32]	@ (8012854 <LoRaMacHalt+0x50>)
 8012834:	2201      	movs	r2, #1
 8012836:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 801283a:	2300      	movs	r3, #0
}
 801283c:	4618      	mov	r0, r3
 801283e:	bd80      	pop	{r7, pc}
 8012840:	20000ad0 	.word	0x20000ad0
 8012844:	20000ae8 	.word	0x20000ae8
 8012848:	20000b00 	.word	0x20000b00
 801284c:	20000b5c 	.word	0x20000b5c
 8012850:	080207d0 	.word	0x080207d0
 8012854:	20000768 	.word	0x20000768

08012858 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8012858:	b580      	push	{r7, lr}
 801285a:	b08a      	sub	sp, #40	@ 0x28
 801285c:	af00      	add	r7, sp, #0
 801285e:	4603      	mov	r3, r0
 8012860:	6039      	str	r1, [r7, #0]
 8012862:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012864:	4b3e      	ldr	r3, [pc, #248]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 8012866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012868:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 801286a:	4b3d      	ldr	r3, [pc, #244]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 801286c:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 8012870:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012872:	4b3b      	ldr	r3, [pc, #236]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 8012874:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 8012878:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 801287a:	2300      	movs	r3, #0
 801287c:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 801287e:	683b      	ldr	r3, [r7, #0]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d101      	bne.n	8012888 <LoRaMacQueryTxPossible+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012884:	2303      	movs	r3, #3
 8012886:	e066      	b.n	8012956 <LoRaMacQueryTxPossible+0xfe>
    }

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
 8012888:	4b35      	ldr	r3, [pc, #212]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 801288a:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 801288e:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8012890:	2300      	movs	r3, #0
 8012892:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8012894:	4b32      	ldr	r3, [pc, #200]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 8012896:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801289a:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801289c:	4b30      	ldr	r3, [pc, #192]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 801289e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128a0:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 80128a2:	4b2f      	ldr	r3, [pc, #188]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 80128a4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80128a8:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 80128aa:	4b2d      	ldr	r3, [pc, #180]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 80128ac:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80128b0:	847b      	strh	r3, [r7, #34]	@ 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80128b2:	4b2b      	ldr	r3, [pc, #172]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 80128b4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80128b8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80128bc:	4b28      	ldr	r3, [pc, #160]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 80128be:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80128c2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80128c6:	4b26      	ldr	r3, [pc, #152]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 80128c8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80128cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 80128d0:	4b23      	ldr	r3, [pc, #140]	@ (8012960 <LoRaMacQueryTxPossible+0x108>)
 80128d2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80128d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 80128da:	f107 0310 	add.w	r3, r7, #16
 80128de:	f107 020e 	add.w	r2, r7, #14
 80128e2:	f107 010f 	add.w	r1, r7, #15
 80128e6:	f107 0014 	add.w	r0, r7, #20
 80128ea:	f001 f8d1 	bl	8013a90 <LoRaMacAdrCalcNext>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 80128ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80128f2:	4618      	mov	r0, r3
 80128f4:	f7fd feee 	bl	80106d4 <GetMaxAppPayloadWithoutFOptsLength>
 80128f8:	4603      	mov	r3, r0
 80128fa:	461a      	mov	r2, r3
 80128fc:	683b      	ldr	r3, [r7, #0]
 80128fe:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012900:	f107 0308 	add.w	r3, r7, #8
 8012904:	4618      	mov	r0, r3
 8012906:	f003 f9c9 	bl	8015c9c <LoRaMacCommandsGetSizeSerializedCmds>
 801290a:	4603      	mov	r3, r0
 801290c:	2b00      	cmp	r3, #0
 801290e:	d001      	beq.n	8012914 <LoRaMacQueryTxPossible+0xbc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012910:	2313      	movs	r3, #19
 8012912:	e020      	b.n	8012956 <LoRaMacQueryTxPossible+0xfe>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8012914:	68bb      	ldr	r3, [r7, #8]
 8012916:	2b0f      	cmp	r3, #15
 8012918:	d819      	bhi.n	801294e <LoRaMacQueryTxPossible+0xf6>
 801291a:	683b      	ldr	r3, [r7, #0]
 801291c:	785b      	ldrb	r3, [r3, #1]
 801291e:	461a      	mov	r2, r3
 8012920:	68bb      	ldr	r3, [r7, #8]
 8012922:	429a      	cmp	r2, r3
 8012924:	d313      	bcc.n	801294e <LoRaMacQueryTxPossible+0xf6>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8012926:	683b      	ldr	r3, [r7, #0]
 8012928:	785a      	ldrb	r2, [r3, #1]
 801292a:	68bb      	ldr	r3, [r7, #8]
 801292c:	b2db      	uxtb	r3, r3
 801292e:	1ad3      	subs	r3, r2, r3
 8012930:	b2da      	uxtb	r2, r3
 8012932:	683b      	ldr	r3, [r7, #0]
 8012934:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8012936:	683b      	ldr	r3, [r7, #0]
 8012938:	785b      	ldrb	r3, [r3, #1]
 801293a:	4619      	mov	r1, r3
 801293c:	79fa      	ldrb	r2, [r7, #7]
 801293e:	68bb      	ldr	r3, [r7, #8]
 8012940:	4413      	add	r3, r2
 8012942:	4299      	cmp	r1, r3
 8012944:	d301      	bcc.n	801294a <LoRaMacQueryTxPossible+0xf2>
        {
            return LORAMAC_STATUS_OK;
 8012946:	2300      	movs	r3, #0
 8012948:	e005      	b.n	8012956 <LoRaMacQueryTxPossible+0xfe>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 801294a:	2308      	movs	r3, #8
 801294c:	e003      	b.n	8012956 <LoRaMacQueryTxPossible+0xfe>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 801294e:	683b      	ldr	r3, [r7, #0]
 8012950:	2200      	movs	r2, #0
 8012952:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8012954:	2308      	movs	r3, #8
    }
}
 8012956:	4618      	mov	r0, r3
 8012958:	3728      	adds	r7, #40	@ 0x28
 801295a:	46bd      	mov	sp, r7
 801295c:	bd80      	pop	{r7, pc}
 801295e:	bf00      	nop
 8012960:	20000c70 	.word	0x20000c70

08012964 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8012964:	b590      	push	{r4, r7, lr}
 8012966:	b087      	sub	sp, #28
 8012968:	af00      	add	r7, sp, #0
 801296a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801296c:	2300      	movs	r3, #0
 801296e:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d101      	bne.n	801297a <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012976:	2303      	movs	r3, #3
 8012978:	e1a4      	b.n	8012cc4 <LoRaMacMibGetRequestConfirm+0x360>
    }

    switch( mibGet->Type )
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	781b      	ldrb	r3, [r3, #0]
 801297e:	2b3f      	cmp	r3, #63	@ 0x3f
 8012980:	f200 8199 	bhi.w	8012cb6 <LoRaMacMibGetRequestConfirm+0x352>
 8012984:	a201      	add	r2, pc, #4	@ (adr r2, 801298c <LoRaMacMibGetRequestConfirm+0x28>)
 8012986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801298a:	bf00      	nop
 801298c:	08012a8d 	.word	0x08012a8d
 8012990:	08012a99 	.word	0x08012a99
 8012994:	08012aa5 	.word	0x08012aa5
 8012998:	08012ab1 	.word	0x08012ab1
 801299c:	08012abd 	.word	0x08012abd
 80129a0:	08012ac9 	.word	0x08012ac9
 80129a4:	08012ad5 	.word	0x08012ad5
 80129a8:	08012cb7 	.word	0x08012cb7
 80129ac:	08012cb7 	.word	0x08012cb7
 80129b0:	08012cb7 	.word	0x08012cb7
 80129b4:	08012cb7 	.word	0x08012cb7
 80129b8:	08012cb7 	.word	0x08012cb7
 80129bc:	08012cb7 	.word	0x08012cb7
 80129c0:	08012cb7 	.word	0x08012cb7
 80129c4:	08012cb7 	.word	0x08012cb7
 80129c8:	08012ae9 	.word	0x08012ae9
 80129cc:	08012af5 	.word	0x08012af5
 80129d0:	08012b01 	.word	0x08012b01
 80129d4:	08012b23 	.word	0x08012b23
 80129d8:	08012b35 	.word	0x08012b35
 80129dc:	08012b47 	.word	0x08012b47
 80129e0:	08012b59 	.word	0x08012b59
 80129e4:	08012b8d 	.word	0x08012b8d
 80129e8:	08012b6b 	.word	0x08012b6b
 80129ec:	08012baf 	.word	0x08012baf
 80129f0:	08012bbb 	.word	0x08012bbb
 80129f4:	08012bc5 	.word	0x08012bc5
 80129f8:	08012bcf 	.word	0x08012bcf
 80129fc:	08012bd9 	.word	0x08012bd9
 8012a00:	08012be3 	.word	0x08012be3
 8012a04:	08012bed 	.word	0x08012bed
 8012a08:	08012bf9 	.word	0x08012bf9
 8012a0c:	08012c11 	.word	0x08012c11
 8012a10:	08012c05 	.word	0x08012c05
 8012a14:	08012c1d 	.word	0x08012c1d
 8012a18:	08012c27 	.word	0x08012c27
 8012a1c:	08012c33 	.word	0x08012c33
 8012a20:	08012c4f 	.word	0x08012c4f
 8012a24:	08012c3f 	.word	0x08012c3f
 8012a28:	08012c47 	.word	0x08012c47
 8012a2c:	08012cb7 	.word	0x08012cb7
 8012a30:	08012c5b 	.word	0x08012c5b
 8012a34:	08012cb7 	.word	0x08012cb7
 8012a38:	08012cb7 	.word	0x08012cb7
 8012a3c:	08012cb7 	.word	0x08012cb7
 8012a40:	08012cb7 	.word	0x08012cb7
 8012a44:	08012cb7 	.word	0x08012cb7
 8012a48:	08012cb7 	.word	0x08012cb7
 8012a4c:	08012cb7 	.word	0x08012cb7
 8012a50:	08012cb7 	.word	0x08012cb7
 8012a54:	08012cb7 	.word	0x08012cb7
 8012a58:	08012cb7 	.word	0x08012cb7
 8012a5c:	08012cb7 	.word	0x08012cb7
 8012a60:	08012cb7 	.word	0x08012cb7
 8012a64:	08012cb7 	.word	0x08012cb7
 8012a68:	08012cb7 	.word	0x08012cb7
 8012a6c:	08012cb7 	.word	0x08012cb7
 8012a70:	08012c6f 	.word	0x08012c6f
 8012a74:	08012c7b 	.word	0x08012c7b
 8012a78:	08012c87 	.word	0x08012c87
 8012a7c:	08012c93 	.word	0x08012c93
 8012a80:	08012c9f 	.word	0x08012c9f
 8012a84:	08012cab 	.word	0x08012cab
 8012a88:	08012cb1 	.word	0x08012cb1
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8012a8c:	4b8f      	ldr	r3, [pc, #572]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012a8e:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	711a      	strb	r2, [r3, #4]
            break;
 8012a96:	e114      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012a98:	4b8c      	ldr	r3, [pc, #560]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012a9a:	f893 212c 	ldrb.w	r2, [r3, #300]	@ 0x12c
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	711a      	strb	r2, [r3, #4]
            break;
 8012aa2:	e10e      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	685b      	ldr	r3, [r3, #4]
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	f7fa fded 	bl	800d688 <SecureElementGetDevEui>
            break;
 8012aae:	e108      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	685b      	ldr	r3, [r3, #4]
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	f7fa fe17 	bl	800d6e8 <SecureElementGetJoinEui>
            break;
 8012aba:	e102      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012abc:	4b83      	ldr	r3, [pc, #524]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012abe:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	711a      	strb	r2, [r3, #4]
            break;
 8012ac6:	e0fc      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8012ac8:	4b80      	ldr	r3, [pc, #512]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012aca:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	605a      	str	r2, [r3, #4]
            break;
 8012ad2:	e0f6      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8012ad4:	4b7d      	ldr	r3, [pc, #500]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012ad6:	f893 212c 	ldrb.w	r2, [r3, #300]	@ 0x12c
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	3304      	adds	r3, #4
 8012ade:	4619      	mov	r1, r3
 8012ae0:	4610      	mov	r0, r2
 8012ae2:	f7fa fe33 	bl	800d74c <SecureElementGetDevAddr>
            break;
 8012ae6:	e0ec      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8012ae8:	4b78      	ldr	r3, [pc, #480]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012aea:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	711a      	strb	r2, [r3, #4]
            break;
 8012af2:	e0e6      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012af4:	4b75      	ldr	r3, [pc, #468]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012af6:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	711a      	strb	r2, [r3, #4]
            break;
 8012afe:	e0e0      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8012b00:	231d      	movs	r3, #29
 8012b02:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b04:	4b71      	ldr	r3, [pc, #452]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012b06:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b0a:	f107 0210 	add.w	r2, r7, #16
 8012b0e:	4611      	mov	r1, r2
 8012b10:	4618      	mov	r0, r3
 8012b12:	f004 fda2 	bl	801765a <RegionGetPhyParam>
 8012b16:	4603      	mov	r3, r0
 8012b18:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8012b1a:	68fa      	ldr	r2, [r7, #12]
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	605a      	str	r2, [r3, #4]
            break;
 8012b20:	e0cf      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	4a69      	ldr	r2, [pc, #420]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012b26:	3304      	adds	r3, #4
 8012b28:	326c      	adds	r2, #108	@ 0x6c
 8012b2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012b2e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012b32:	e0c6      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	4a65      	ldr	r2, [pc, #404]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012b38:	3304      	adds	r3, #4
 8012b3a:	32b4      	adds	r2, #180	@ 0xb4
 8012b3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012b40:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012b44:	e0bd      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	4a60      	ldr	r2, [pc, #384]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012b4a:	3304      	adds	r3, #4
 8012b4c:	3274      	adds	r2, #116	@ 0x74
 8012b4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012b52:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012b56:	e0b4      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	4a5c      	ldr	r2, [pc, #368]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012b5c:	3304      	adds	r3, #4
 8012b5e:	32bc      	adds	r2, #188	@ 0xbc
 8012b60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012b64:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012b68:	e0ab      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8012b6a:	231b      	movs	r3, #27
 8012b6c:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b6e:	4b57      	ldr	r3, [pc, #348]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012b70:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b74:	f107 0210 	add.w	r2, r7, #16
 8012b78:	4611      	mov	r1, r2
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	f004 fd6d 	bl	801765a <RegionGetPhyParam>
 8012b80:	4603      	mov	r3, r0
 8012b82:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8012b84:	68fa      	ldr	r2, [r7, #12]
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	605a      	str	r2, [r3, #4]
            break;
 8012b8a:	e09a      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8012b8c:	231a      	movs	r3, #26
 8012b8e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b90:	4b4e      	ldr	r3, [pc, #312]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012b92:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b96:	f107 0210 	add.w	r2, r7, #16
 8012b9a:	4611      	mov	r1, r2
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	f004 fd5c 	bl	801765a <RegionGetPhyParam>
 8012ba2:	4603      	mov	r3, r0
 8012ba4:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8012ba6:	68fa      	ldr	r2, [r7, #12]
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	605a      	str	r2, [r3, #4]
            break;
 8012bac:	e089      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8012bae:	4b47      	ldr	r3, [pc, #284]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012bb0:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	711a      	strb	r2, [r3, #4]
            break;
 8012bb8:	e083      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8012bba:	4b44      	ldr	r3, [pc, #272]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012bbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	605a      	str	r2, [r3, #4]
            break;
 8012bc2:	e07e      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8012bc4:	4b41      	ldr	r3, [pc, #260]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012bc6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	605a      	str	r2, [r3, #4]
            break;
 8012bcc:	e079      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8012bce:	4b3f      	ldr	r3, [pc, #252]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012bd0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	605a      	str	r2, [r3, #4]
            break;
 8012bd6:	e074      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8012bd8:	4b3c      	ldr	r3, [pc, #240]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012bda:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	605a      	str	r2, [r3, #4]
            break;
 8012be0:	e06f      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8012be2:	4b3a      	ldr	r3, [pc, #232]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012be4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	605a      	str	r2, [r3, #4]
            break;
 8012bea:	e06a      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012bec:	4b37      	ldr	r3, [pc, #220]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012bee:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	711a      	strb	r2, [r3, #4]
            break;
 8012bf6:	e064      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012bf8:	4b34      	ldr	r3, [pc, #208]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012bfa:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	711a      	strb	r2, [r3, #4]
            break;
 8012c02:	e05e      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012c04:	4b31      	ldr	r3, [pc, #196]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c06:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	711a      	strb	r2, [r3, #4]
            break;
 8012c0e:	e058      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012c10:	4b2e      	ldr	r3, [pc, #184]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c12:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	711a      	strb	r2, [r3, #4]
            break;
 8012c1a:	e052      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8012c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	605a      	str	r2, [r3, #4]
            break;
 8012c24:	e04d      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8012c26:	4b29      	ldr	r3, [pc, #164]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c28:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	711a      	strb	r2, [r3, #4]
            break;
 8012c30:	e047      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8012c32:	4b26      	ldr	r3, [pc, #152]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c34:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	605a      	str	r2, [r3, #4]
            break;
 8012c3c:	e041      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	4a22      	ldr	r2, [pc, #136]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c42:	605a      	str	r2, [r3, #4]
            break;
 8012c44:	e03d      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
#else
            mibGet->Param.BackupContexts = NULL;
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	2200      	movs	r2, #0
 8012c4a:	605a      	str	r2, [r3, #4]
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 8012c4c:	e039      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8012c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c50:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	605a      	str	r2, [r3, #4]
            break;
 8012c58:	e033      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8012c5a:	687b      	ldr	r3, [r7, #4]
 8012c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c5e:	f8d2 2128 	ldr.w	r2, [r2, #296]	@ 0x128
 8012c62:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8012c64:	687c      	ldr	r4, [r7, #4]
 8012c66:	f004 ff37 	bl	8017ad8 <RegionGetVersion>
 8012c6a:	60a0      	str	r0, [r4, #8]
            break;
 8012c6c:	e029      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8012c6e:	4b17      	ldr	r3, [pc, #92]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c70:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	605a      	str	r2, [r3, #4]
            break;
 8012c78:	e023      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8012c7a:	4b14      	ldr	r3, [pc, #80]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c7c:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	809a      	strh	r2, [r3, #4]
            break;
 8012c84:	e01d      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012c86:	4b11      	ldr	r3, [pc, #68]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c88:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	809a      	strh	r2, [r3, #4]
            break;
 8012c90:	e017      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8012c92:	4b0e      	ldr	r3, [pc, #56]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012c94:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	809a      	strh	r2, [r3, #4]
            break;
 8012c9c:	e011      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8012c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8012ccc <LoRaMacMibGetRequestConfirm+0x368>)
 8012ca0:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	809a      	strh	r2, [r3, #4]
            break;
 8012ca8:	e00b      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012caa:	2318      	movs	r3, #24
 8012cac:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012cae:	e008      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012cb0:	2318      	movs	r3, #24
 8012cb2:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012cb4:	e005      	b.n	8012cc2 <LoRaMacMibGetRequestConfirm+0x35e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8012cb6:	6878      	ldr	r0, [r7, #4]
 8012cb8:	f002 fb48 	bl	801534c <LoRaMacClassBMibGetRequestConfirm>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	75fb      	strb	r3, [r7, #23]
            break;
 8012cc0:	bf00      	nop
        }
    }
    return status;
 8012cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8012cc4:	4618      	mov	r0, r3
 8012cc6:	371c      	adds	r7, #28
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	bd90      	pop	{r4, r7, pc}
 8012ccc:	20000c70 	.word	0x20000c70

08012cd0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012cd0:	b580      	push	{r7, lr}
 8012cd2:	b086      	sub	sp, #24
 8012cd4:	af00      	add	r7, sp, #0
 8012cd6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012cd8:	2300      	movs	r3, #0
 8012cda:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d101      	bne.n	8012ce6 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012ce2:	2303      	movs	r3, #3
 8012ce4:	e382      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8012ce6:	4bbb      	ldr	r3, [pc, #748]	@ (8012fd4 <LoRaMacMibSetRequestConfirm+0x304>)
 8012ce8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012cec:	f003 0302 	and.w	r3, r3, #2
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d001      	beq.n	8012cf8 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012cf4:	2301      	movs	r3, #1
 8012cf6:	e379      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
    }

    switch( mibSet->Type )
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	781b      	ldrb	r3, [r3, #0]
 8012cfc:	2b3f      	cmp	r3, #63	@ 0x3f
 8012cfe:	f200 8353 	bhi.w	80133a8 <LoRaMacMibSetRequestConfirm+0x6d8>
 8012d02:	a201      	add	r2, pc, #4	@ (adr r2, 8012d08 <LoRaMacMibSetRequestConfirm+0x38>)
 8012d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d08:	08012e09 	.word	0x08012e09
 8012d0c:	08012e19 	.word	0x08012e19
 8012d10:	08012e33 	.word	0x08012e33
 8012d14:	08012e4b 	.word	0x08012e4b
 8012d18:	08012e63 	.word	0x08012e63
 8012d1c:	08012e6f 	.word	0x08012e6f
 8012d20:	08012e7b 	.word	0x08012e7b
 8012d24:	08012ea5 	.word	0x08012ea5
 8012d28:	08012ecb 	.word	0x08012ecb
 8012d2c:	08012ef1 	.word	0x08012ef1
 8012d30:	08012f17 	.word	0x08012f17
 8012d34:	08012f3d 	.word	0x08012f3d
 8012d38:	08012f63 	.word	0x08012f63
 8012d3c:	08012f89 	.word	0x08012f89
 8012d40:	08012faf 	.word	0x08012faf
 8012d44:	08012fdd 	.word	0x08012fdd
 8012d48:	08012ffd 	.word	0x08012ffd
 8012d4c:	080133a9 	.word	0x080133a9
 8012d50:	08013009 	.word	0x08013009
 8012d54:	08013079 	.word	0x08013079
 8012d58:	080130b9 	.word	0x080130b9
 8012d5c:	0801311b 	.word	0x0801311b
 8012d60:	0801318b 	.word	0x0801318b
 8012d64:	0801315b 	.word	0x0801315b
 8012d68:	080131bb 	.word	0x080131bb
 8012d6c:	080131dd 	.word	0x080131dd
 8012d70:	080131e7 	.word	0x080131e7
 8012d74:	080131f1 	.word	0x080131f1
 8012d78:	080131fb 	.word	0x080131fb
 8012d7c:	08013205 	.word	0x08013205
 8012d80:	0801320f 	.word	0x0801320f
 8012d84:	08013241 	.word	0x08013241
 8012d88:	080132b5 	.word	0x080132b5
 8012d8c:	0801327b 	.word	0x0801327b
 8012d90:	080132e7 	.word	0x080132e7
 8012d94:	080132fd 	.word	0x080132fd
 8012d98:	08013315 	.word	0x08013315
 8012d9c:	08013321 	.word	0x08013321
 8012da0:	0801332d 	.word	0x0801332d
 8012da4:	080133a9 	.word	0x080133a9
 8012da8:	08013337 	.word	0x08013337
 8012dac:	080133a9 	.word	0x080133a9
 8012db0:	080133a9 	.word	0x080133a9
 8012db4:	080133a9 	.word	0x080133a9
 8012db8:	080133a9 	.word	0x080133a9
 8012dbc:	080133a9 	.word	0x080133a9
 8012dc0:	080133a9 	.word	0x080133a9
 8012dc4:	080133a9 	.word	0x080133a9
 8012dc8:	080133a9 	.word	0x080133a9
 8012dcc:	080133a9 	.word	0x080133a9
 8012dd0:	080133a9 	.word	0x080133a9
 8012dd4:	080133a9 	.word	0x080133a9
 8012dd8:	080133a9 	.word	0x080133a9
 8012ddc:	080133a9 	.word	0x080133a9
 8012de0:	080133a9 	.word	0x080133a9
 8012de4:	080133a9 	.word	0x080133a9
 8012de8:	080133a9 	.word	0x080133a9
 8012dec:	08013361 	.word	0x08013361
 8012df0:	0801336d 	.word	0x0801336d
 8012df4:	08013379 	.word	0x08013379
 8012df8:	08013385 	.word	0x08013385
 8012dfc:	08013391 	.word	0x08013391
 8012e00:	0801339d 	.word	0x0801339d
 8012e04:	080133a3 	.word	0x080133a3
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	791b      	ldrb	r3, [r3, #4]
 8012e0c:	4618      	mov	r0, r3
 8012e0e:	f7fd fb79 	bl	8010504 <SwitchClass>
 8012e12:	4603      	mov	r3, r0
 8012e14:	75fb      	strb	r3, [r7, #23]
            break;
 8012e16:	e2e8      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	791b      	ldrb	r3, [r3, #4]
 8012e1c:	2b02      	cmp	r3, #2
 8012e1e:	d005      	beq.n	8012e2c <LoRaMacMibSetRequestConfirm+0x15c>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	791a      	ldrb	r2, [r3, #4]
 8012e24:	4b6c      	ldr	r3, [pc, #432]	@ (8012fd8 <LoRaMacMibSetRequestConfirm+0x308>)
 8012e26:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012e2a:	e2de      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012e2c:	2303      	movs	r3, #3
 8012e2e:	75fb      	strb	r3, [r7, #23]
            break;
 8012e30:	e2db      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	685b      	ldr	r3, [r3, #4]
 8012e36:	4618      	mov	r0, r3
 8012e38:	f7fa fc0e 	bl	800d658 <SecureElementSetDevEui>
 8012e3c:	4603      	mov	r3, r0
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	f000 82b8 	beq.w	80133b4 <LoRaMacMibSetRequestConfirm+0x6e4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012e44:	2303      	movs	r3, #3
 8012e46:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012e48:	e2b4      	b.n	80133b4 <LoRaMacMibSetRequestConfirm+0x6e4>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	685b      	ldr	r3, [r3, #4]
 8012e4e:	4618      	mov	r0, r3
 8012e50:	f7fa fc32 	bl	800d6b8 <SecureElementSetJoinEui>
 8012e54:	4603      	mov	r3, r0
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	f000 82ae 	beq.w	80133b8 <LoRaMacMibSetRequestConfirm+0x6e8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012e5c:	2303      	movs	r3, #3
 8012e5e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012e60:	e2aa      	b.n	80133b8 <LoRaMacMibSetRequestConfirm+0x6e8>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	791a      	ldrb	r2, [r3, #4]
 8012e66:	4b5c      	ldr	r3, [pc, #368]	@ (8012fd8 <LoRaMacMibSetRequestConfirm+0x308>)
 8012e68:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8012e6c:	e2bd      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	685b      	ldr	r3, [r3, #4]
 8012e72:	4a59      	ldr	r2, [pc, #356]	@ (8012fd8 <LoRaMacMibSetRequestConfirm+0x308>)
 8012e74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8012e78:	e2b7      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8012e7a:	4b57      	ldr	r3, [pc, #348]	@ (8012fd8 <LoRaMacMibSetRequestConfirm+0x308>)
 8012e7c:	f893 212c 	ldrb.w	r2, [r3, #300]	@ 0x12c
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	685b      	ldr	r3, [r3, #4]
 8012e84:	4619      	mov	r1, r3
 8012e86:	4610      	mov	r0, r2
 8012e88:	f7fa fc46 	bl	800d718 <SecureElementSetDevAddr>
 8012e8c:	4603      	mov	r3, r0
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d002      	beq.n	8012e98 <LoRaMacMibSetRequestConfirm+0x1c8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012e92:	2303      	movs	r3, #3
 8012e94:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8012e96:	e2a8      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	685b      	ldr	r3, [r3, #4]
 8012e9c:	4a4e      	ldr	r2, [pc, #312]	@ (8012fd8 <LoRaMacMibSetRequestConfirm+0x308>)
 8012e9e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8012ea2:	e2a2      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	685b      	ldr	r3, [r3, #4]
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	d00b      	beq.n	8012ec4 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	685b      	ldr	r3, [r3, #4]
 8012eb0:	4619      	mov	r1, r3
 8012eb2:	2000      	movs	r0, #0
 8012eb4:	f003 fdda 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012eb8:	4603      	mov	r3, r0
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	f000 827e 	beq.w	80133bc <LoRaMacMibSetRequestConfirm+0x6ec>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012ec0:	2311      	movs	r3, #17
 8012ec2:	e293      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ec4:	2303      	movs	r3, #3
 8012ec6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012ec8:	e278      	b.n	80133bc <LoRaMacMibSetRequestConfirm+0x6ec>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	685b      	ldr	r3, [r3, #4]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d00b      	beq.n	8012eea <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	685b      	ldr	r3, [r3, #4]
 8012ed6:	4619      	mov	r1, r3
 8012ed8:	2001      	movs	r0, #1
 8012eda:	f003 fdc7 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012ede:	4603      	mov	r3, r0
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	f000 826d 	beq.w	80133c0 <LoRaMacMibSetRequestConfirm+0x6f0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012ee6:	2311      	movs	r3, #17
 8012ee8:	e280      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012eea:	2303      	movs	r3, #3
 8012eec:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012eee:	e267      	b.n	80133c0 <LoRaMacMibSetRequestConfirm+0x6f0>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	685b      	ldr	r3, [r3, #4]
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d00b      	beq.n	8012f10 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	685b      	ldr	r3, [r3, #4]
 8012efc:	4619      	mov	r1, r3
 8012efe:	2008      	movs	r0, #8
 8012f00:	f003 fdb4 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012f04:	4603      	mov	r3, r0
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	f000 825c 	beq.w	80133c4 <LoRaMacMibSetRequestConfirm+0x6f4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012f0c:	2311      	movs	r3, #17
 8012f0e:	e26d      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f10:	2303      	movs	r3, #3
 8012f12:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f14:	e256      	b.n	80133c4 <LoRaMacMibSetRequestConfirm+0x6f4>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	685b      	ldr	r3, [r3, #4]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d00b      	beq.n	8012f36 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	685b      	ldr	r3, [r3, #4]
 8012f22:	4619      	mov	r1, r3
 8012f24:	2009      	movs	r0, #9
 8012f26:	f003 fda1 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	f000 824b 	beq.w	80133c8 <LoRaMacMibSetRequestConfirm+0x6f8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012f32:	2311      	movs	r3, #17
 8012f34:	e25a      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f36:	2303      	movs	r3, #3
 8012f38:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f3a:	e245      	b.n	80133c8 <LoRaMacMibSetRequestConfirm+0x6f8>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	685b      	ldr	r3, [r3, #4]
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d00b      	beq.n	8012f5c <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	685b      	ldr	r3, [r3, #4]
 8012f48:	4619      	mov	r1, r3
 8012f4a:	200c      	movs	r0, #12
 8012f4c:	f003 fd8e 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012f50:	4603      	mov	r3, r0
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	f000 823a 	beq.w	80133cc <LoRaMacMibSetRequestConfirm+0x6fc>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012f58:	2311      	movs	r3, #17
 8012f5a:	e247      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f5c:	2303      	movs	r3, #3
 8012f5e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f60:	e234      	b.n	80133cc <LoRaMacMibSetRequestConfirm+0x6fc>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	685b      	ldr	r3, [r3, #4]
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d00b      	beq.n	8012f82 <LoRaMacMibSetRequestConfirm+0x2b2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	685b      	ldr	r3, [r3, #4]
 8012f6e:	4619      	mov	r1, r3
 8012f70:	200d      	movs	r0, #13
 8012f72:	f003 fd7b 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012f76:	4603      	mov	r3, r0
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	f000 8229 	beq.w	80133d0 <LoRaMacMibSetRequestConfirm+0x700>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012f7e:	2311      	movs	r3, #17
 8012f80:	e234      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f82:	2303      	movs	r3, #3
 8012f84:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f86:	e223      	b.n	80133d0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	685b      	ldr	r3, [r3, #4]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d00b      	beq.n	8012fa8 <LoRaMacMibSetRequestConfirm+0x2d8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	685b      	ldr	r3, [r3, #4]
 8012f94:	4619      	mov	r1, r3
 8012f96:	200e      	movs	r0, #14
 8012f98:	f003 fd68 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012f9c:	4603      	mov	r3, r0
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	f000 8218 	beq.w	80133d4 <LoRaMacMibSetRequestConfirm+0x704>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012fa4:	2311      	movs	r3, #17
 8012fa6:	e221      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012fa8:	2303      	movs	r3, #3
 8012faa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012fac:	e212      	b.n	80133d4 <LoRaMacMibSetRequestConfirm+0x704>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	685b      	ldr	r3, [r3, #4]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d00b      	beq.n	8012fce <LoRaMacMibSetRequestConfirm+0x2fe>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	685b      	ldr	r3, [r3, #4]
 8012fba:	4619      	mov	r1, r3
 8012fbc:	200f      	movs	r0, #15
 8012fbe:	f003 fd55 	bl	8016a6c <LoRaMacCryptoSetKey>
 8012fc2:	4603      	mov	r3, r0
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	f000 8207 	beq.w	80133d8 <LoRaMacMibSetRequestConfirm+0x708>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012fca:	2311      	movs	r3, #17
 8012fcc:	e20e      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012fce:	2303      	movs	r3, #3
 8012fd0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012fd2:	e201      	b.n	80133d8 <LoRaMacMibSetRequestConfirm+0x708>
 8012fd4:	20000768 	.word	0x20000768
 8012fd8:	20000c70 	.word	0x20000c70
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	791a      	ldrb	r2, [r3, #4]
 8012fe0:	4bb2      	ldr	r3, [pc, #712]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8012fe2:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012fe6:	4bb2      	ldr	r3, [pc, #712]	@ (80132b0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012fea:	4ab0      	ldr	r2, [pc, #704]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8012fec:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012ff0:	4610      	mov	r0, r2
 8012ff2:	4798      	blx	r3
            Radio.Sleep( );
 8012ff4:	4bae      	ldr	r3, [pc, #696]	@ (80132b0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ff8:	4798      	blx	r3
            break;
 8012ffa:	e1f6      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	791a      	ldrb	r2, [r3, #4]
 8013000:	4baa      	ldr	r3, [pc, #680]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013002:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 8013006:	e1f0      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	7a1b      	ldrb	r3, [r3, #8]
 801300c:	b25b      	sxtb	r3, r3
 801300e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013010:	4ba6      	ldr	r3, [pc, #664]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013012:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013016:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8013018:	4ba4      	ldr	r3, [pc, #656]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 801301a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801301e:	f107 0108 	add.w	r1, r7, #8
 8013022:	2207      	movs	r2, #7
 8013024:	4618      	mov	r0, r3
 8013026:	f004 fb66 	bl	80176f6 <RegionVerify>
 801302a:	4603      	mov	r3, r0
 801302c:	f083 0301 	eor.w	r3, r3, #1
 8013030:	b2db      	uxtb	r3, r3
 8013032:	2b00      	cmp	r3, #0
 8013034:	d002      	beq.n	801303c <LoRaMacMibSetRequestConfirm+0x36c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013036:	2303      	movs	r3, #3
 8013038:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 801303a:	e1d6      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	685b      	ldr	r3, [r3, #4]
 8013040:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8013042:	4b9a      	ldr	r3, [pc, #616]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013044:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013048:	f107 0108 	add.w	r1, r7, #8
 801304c:	2200      	movs	r2, #0
 801304e:	4618      	mov	r0, r3
 8013050:	f004 fb51 	bl	80176f6 <RegionVerify>
 8013054:	4603      	mov	r3, r0
 8013056:	f083 0301 	eor.w	r3, r3, #1
 801305a:	b2db      	uxtb	r3, r3
 801305c:	2b00      	cmp	r3, #0
 801305e:	d002      	beq.n	8013066 <LoRaMacMibSetRequestConfirm+0x396>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013060:	2303      	movs	r3, #3
 8013062:	75fb      	strb	r3, [r7, #23]
            break;
 8013064:	e1c1      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8013066:	4b91      	ldr	r3, [pc, #580]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013068:	687a      	ldr	r2, [r7, #4]
 801306a:	336c      	adds	r3, #108	@ 0x6c
 801306c:	3204      	adds	r2, #4
 801306e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013072:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013076:	e1b8      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	7a1b      	ldrb	r3, [r3, #8]
 801307c:	b25b      	sxtb	r3, r3
 801307e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013080:	4b8a      	ldr	r3, [pc, #552]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013082:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013086:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013088:	4b88      	ldr	r3, [pc, #544]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 801308a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801308e:	f107 0108 	add.w	r1, r7, #8
 8013092:	2207      	movs	r2, #7
 8013094:	4618      	mov	r0, r3
 8013096:	f004 fb2e 	bl	80176f6 <RegionVerify>
 801309a:	4603      	mov	r3, r0
 801309c:	2b00      	cmp	r3, #0
 801309e:	d008      	beq.n	80130b2 <LoRaMacMibSetRequestConfirm+0x3e2>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80130a0:	4b82      	ldr	r3, [pc, #520]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130a2:	687a      	ldr	r2, [r7, #4]
 80130a4:	33b4      	adds	r3, #180	@ 0xb4
 80130a6:	3204      	adds	r2, #4
 80130a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80130ac:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80130b0:	e19b      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80130b2:	2303      	movs	r3, #3
 80130b4:	75fb      	strb	r3, [r7, #23]
            break;
 80130b6:	e198      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	7a1b      	ldrb	r3, [r3, #8]
 80130bc:	b25b      	sxtb	r3, r3
 80130be:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80130c0:	4b7a      	ldr	r3, [pc, #488]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130c2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80130c6:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80130c8:	4b78      	ldr	r3, [pc, #480]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130ca:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130ce:	f107 0108 	add.w	r1, r7, #8
 80130d2:	2207      	movs	r2, #7
 80130d4:	4618      	mov	r0, r3
 80130d6:	f004 fb0e 	bl	80176f6 <RegionVerify>
 80130da:	4603      	mov	r3, r0
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d019      	beq.n	8013114 <LoRaMacMibSetRequestConfirm+0x444>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 80130e0:	4b72      	ldr	r3, [pc, #456]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130e2:	687a      	ldr	r2, [r7, #4]
 80130e4:	3374      	adds	r3, #116	@ 0x74
 80130e6:	3204      	adds	r2, #4
 80130e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80130ec:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80130f0:	4b6e      	ldr	r3, [pc, #440]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130f2:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80130f6:	2b02      	cmp	r3, #2
 80130f8:	f040 8170 	bne.w	80133dc <LoRaMacMibSetRequestConfirm+0x70c>
 80130fc:	4b6b      	ldr	r3, [pc, #428]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130fe:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8013102:	2b00      	cmp	r3, #0
 8013104:	f000 816a 	beq.w	80133dc <LoRaMacMibSetRequestConfirm+0x70c>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8013108:	4b69      	ldr	r3, [pc, #420]	@ (80132b0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801310a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801310c:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 801310e:	f7fe fc93 	bl	8011a38 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013112:	e163      	b.n	80133dc <LoRaMacMibSetRequestConfirm+0x70c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013114:	2303      	movs	r3, #3
 8013116:	75fb      	strb	r3, [r7, #23]
            break;
 8013118:	e160      	b.n	80133dc <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	7a1b      	ldrb	r3, [r3, #8]
 801311e:	b25b      	sxtb	r3, r3
 8013120:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013122:	4b62      	ldr	r3, [pc, #392]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013124:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013128:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 801312a:	4b60      	ldr	r3, [pc, #384]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 801312c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013130:	f107 0108 	add.w	r1, r7, #8
 8013134:	2207      	movs	r2, #7
 8013136:	4618      	mov	r0, r3
 8013138:	f004 fadd 	bl	80176f6 <RegionVerify>
 801313c:	4603      	mov	r3, r0
 801313e:	2b00      	cmp	r3, #0
 8013140:	d008      	beq.n	8013154 <LoRaMacMibSetRequestConfirm+0x484>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8013142:	4b5a      	ldr	r3, [pc, #360]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013144:	687a      	ldr	r2, [r7, #4]
 8013146:	33bc      	adds	r3, #188	@ 0xbc
 8013148:	3204      	adds	r2, #4
 801314a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801314e:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013152:	e14a      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013154:	2303      	movs	r3, #3
 8013156:	75fb      	strb	r3, [r7, #23]
            break;
 8013158:	e147      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	685b      	ldr	r3, [r3, #4]
 801315e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8013160:	2301      	movs	r3, #1
 8013162:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013164:	4b51      	ldr	r3, [pc, #324]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013166:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801316a:	f107 020c 	add.w	r2, r7, #12
 801316e:	4611      	mov	r1, r2
 8013170:	4618      	mov	r0, r3
 8013172:	f004 faf8 	bl	8017766 <RegionChanMaskSet>
 8013176:	4603      	mov	r3, r0
 8013178:	f083 0301 	eor.w	r3, r3, #1
 801317c:	b2db      	uxtb	r3, r3
 801317e:	2b00      	cmp	r3, #0
 8013180:	f000 812e 	beq.w	80133e0 <LoRaMacMibSetRequestConfirm+0x710>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013184:	2303      	movs	r3, #3
 8013186:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013188:	e12a      	b.n	80133e0 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	685b      	ldr	r3, [r3, #4]
 801318e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8013190:	2300      	movs	r3, #0
 8013192:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013194:	4b45      	ldr	r3, [pc, #276]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013196:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801319a:	f107 020c 	add.w	r2, r7, #12
 801319e:	4611      	mov	r1, r2
 80131a0:	4618      	mov	r0, r3
 80131a2:	f004 fae0 	bl	8017766 <RegionChanMaskSet>
 80131a6:	4603      	mov	r3, r0
 80131a8:	f083 0301 	eor.w	r3, r3, #1
 80131ac:	b2db      	uxtb	r3, r3
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	f000 8118 	beq.w	80133e4 <LoRaMacMibSetRequestConfirm+0x714>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80131b4:	2303      	movs	r3, #3
 80131b6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80131b8:	e114      	b.n	80133e4 <LoRaMacMibSetRequestConfirm+0x714>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	791b      	ldrb	r3, [r3, #4]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d009      	beq.n	80131d6 <LoRaMacMibSetRequestConfirm+0x506>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80131c6:	2b0f      	cmp	r3, #15
 80131c8:	d805      	bhi.n	80131d6 <LoRaMacMibSetRequestConfirm+0x506>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	791a      	ldrb	r2, [r3, #4]
 80131ce:	4b37      	ldr	r3, [pc, #220]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80131d0:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80131d4:	e109      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80131d6:	2303      	movs	r3, #3
 80131d8:	75fb      	strb	r3, [r7, #23]
            break;
 80131da:	e106      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	685b      	ldr	r3, [r3, #4]
 80131e0:	4a32      	ldr	r2, [pc, #200]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80131e2:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 80131e4:	e101      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	685b      	ldr	r3, [r3, #4]
 80131ea:	4a30      	ldr	r2, [pc, #192]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80131ec:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80131ee:	e0fc      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	685b      	ldr	r3, [r3, #4]
 80131f4:	4a2d      	ldr	r2, [pc, #180]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80131f6:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80131f8:	e0f7      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	685b      	ldr	r3, [r3, #4]
 80131fe:	4a2b      	ldr	r2, [pc, #172]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013200:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 8013202:	e0f2      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	685b      	ldr	r3, [r3, #4]
 8013208:	4a28      	ldr	r2, [pc, #160]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 801320a:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 801320c:	e0ed      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013214:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 8013216:	4b25      	ldr	r3, [pc, #148]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013218:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801321c:	f107 0108 	add.w	r1, r7, #8
 8013220:	2206      	movs	r2, #6
 8013222:	4618      	mov	r0, r3
 8013224:	f004 fa67 	bl	80176f6 <RegionVerify>
 8013228:	4603      	mov	r3, r0
 801322a:	2b00      	cmp	r3, #0
 801322c:	d005      	beq.n	801323a <LoRaMacMibSetRequestConfirm+0x56a>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 801322e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013232:	4b1e      	ldr	r3, [pc, #120]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013234:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013238:	e0d7      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801323a:	2303      	movs	r3, #3
 801323c:	75fb      	strb	r3, [r7, #23]
            break;
 801323e:	e0d4      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013246:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013248:	4b18      	ldr	r3, [pc, #96]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 801324a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801324e:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013250:	4b16      	ldr	r3, [pc, #88]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013252:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013256:	f107 0108 	add.w	r1, r7, #8
 801325a:	2205      	movs	r2, #5
 801325c:	4618      	mov	r0, r3
 801325e:	f004 fa4a 	bl	80176f6 <RegionVerify>
 8013262:	4603      	mov	r3, r0
 8013264:	2b00      	cmp	r3, #0
 8013266:	d005      	beq.n	8013274 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013268:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801326c:	4b0f      	ldr	r3, [pc, #60]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 801326e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013272:	e0ba      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013274:	2303      	movs	r3, #3
 8013276:	75fb      	strb	r3, [r7, #23]
            break;
 8013278:	e0b7      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013280:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8013282:	4b0a      	ldr	r3, [pc, #40]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013284:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013288:	f107 0108 	add.w	r1, r7, #8
 801328c:	220a      	movs	r2, #10
 801328e:	4618      	mov	r0, r3
 8013290:	f004 fa31 	bl	80176f6 <RegionVerify>
 8013294:	4603      	mov	r3, r0
 8013296:	2b00      	cmp	r3, #0
 8013298:	d005      	beq.n	80132a6 <LoRaMacMibSetRequestConfirm+0x5d6>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 801329a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801329e:	4b03      	ldr	r3, [pc, #12]	@ (80132ac <LoRaMacMibSetRequestConfirm+0x5dc>)
 80132a0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80132a4:	e0a1      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80132a6:	2303      	movs	r3, #3
 80132a8:	75fb      	strb	r3, [r7, #23]
            break;
 80132aa:	e09e      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
 80132ac:	20000c70 	.word	0x20000c70
 80132b0:	080207d0 	.word	0x080207d0
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80132ba:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 80132bc:	4b4d      	ldr	r3, [pc, #308]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 80132be:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80132c2:	f107 0108 	add.w	r1, r7, #8
 80132c6:	2209      	movs	r2, #9
 80132c8:	4618      	mov	r0, r3
 80132ca:	f004 fa14 	bl	80176f6 <RegionVerify>
 80132ce:	4603      	mov	r3, r0
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d005      	beq.n	80132e0 <LoRaMacMibSetRequestConfirm+0x610>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 80132d4:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80132d8:	4b46      	ldr	r3, [pc, #280]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 80132da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80132de:	e084      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80132e0:	2303      	movs	r3, #3
 80132e2:	75fb      	strb	r3, [r7, #23]
            break;
 80132e4:	e081      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	685b      	ldr	r3, [r3, #4]
 80132ea:	4a42      	ldr	r2, [pc, #264]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 80132ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80132f0:	4b40      	ldr	r3, [pc, #256]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 80132f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80132f6:	4a3f      	ldr	r2, [pc, #252]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 80132f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
#endif
            break;
 80132fa:	e076      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	791a      	ldrb	r2, [r3, #4]
 8013300:	4b3c      	ldr	r3, [pc, #240]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 8013302:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 8013306:	4b3b      	ldr	r3, [pc, #236]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 8013308:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 801330c:	4b39      	ldr	r3, [pc, #228]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 801330e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 8013312:	e06a      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	685b      	ldr	r3, [r3, #4]
 8013318:	4a36      	ldr	r2, [pc, #216]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 801331a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 801331e:	e064      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	685b      	ldr	r3, [r3, #4]
 8013324:	4a33      	ldr	r2, [pc, #204]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 8013326:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 801332a:	e05e      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 801332c:	f7fe fde0 	bl	8011ef0 <RestoreNvmData>
 8013330:	4603      	mov	r3, r0
 8013332:	75fb      	strb	r3, [r7, #23]
            break;
 8013334:	e059      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	799b      	ldrb	r3, [r3, #6]
 801333a:	2b01      	cmp	r3, #1
 801333c:	d80d      	bhi.n	801335a <LoRaMacMibSetRequestConfirm+0x68a>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 801333e:	4a2d      	ldr	r2, [pc, #180]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	685b      	ldr	r3, [r3, #4]
 8013344:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	6858      	ldr	r0, [r3, #4]
 801334c:	f003 fac6 	bl	80168dc <LoRaMacCryptoSetLrWanVersion>
 8013350:	4603      	mov	r3, r0
 8013352:	2b00      	cmp	r3, #0
 8013354:	d048      	beq.n	80133e8 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013356:	2311      	movs	r3, #17
 8013358:	e048      	b.n	80133ec <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801335a:	2303      	movs	r3, #3
 801335c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801335e:	e043      	b.n	80133e8 <LoRaMacMibSetRequestConfirm+0x718>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	685b      	ldr	r3, [r3, #4]
 8013364:	4a23      	ldr	r2, [pc, #140]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 8013366:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 801336a:	e03e      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	889a      	ldrh	r2, [r3, #4]
 8013370:	4b20      	ldr	r3, [pc, #128]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 8013372:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 8013376:	e038      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	889a      	ldrh	r2, [r3, #4]
 801337c:	4b1d      	ldr	r3, [pc, #116]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 801337e:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8013382:	e032      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	889a      	ldrh	r2, [r3, #4]
 8013388:	4b1a      	ldr	r3, [pc, #104]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 801338a:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 801338e:	e02c      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	889a      	ldrh	r2, [r3, #4]
 8013394:	4b17      	ldr	r3, [pc, #92]	@ (80133f4 <LoRaMacMibSetRequestConfirm+0x724>)
 8013396:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 801339a:	e026      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801339c:	2318      	movs	r3, #24
 801339e:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80133a0:	e023      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80133a2:	2318      	movs	r3, #24
 80133a4:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80133a6:	e020      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80133a8:	6878      	ldr	r0, [r7, #4]
 80133aa:	f001 fff7 	bl	801539c <LoRaMacMibClassBSetRequestConfirm>
 80133ae:	4603      	mov	r3, r0
 80133b0:	75fb      	strb	r3, [r7, #23]
            break;
 80133b2:	e01a      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133b4:	bf00      	nop
 80133b6:	e018      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133b8:	bf00      	nop
 80133ba:	e016      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133bc:	bf00      	nop
 80133be:	e014      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133c0:	bf00      	nop
 80133c2:	e012      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133c4:	bf00      	nop
 80133c6:	e010      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133c8:	bf00      	nop
 80133ca:	e00e      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133cc:	bf00      	nop
 80133ce:	e00c      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133d0:	bf00      	nop
 80133d2:	e00a      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133d4:	bf00      	nop
 80133d6:	e008      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133d8:	bf00      	nop
 80133da:	e006      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133dc:	bf00      	nop
 80133de:	e004      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133e0:	bf00      	nop
 80133e2:	e002      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133e4:	bf00      	nop
 80133e6:	e000      	b.n	80133ea <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 80133e8:	bf00      	nop
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
    }
#endif /* LORAMAC_VERSION */
    return status;
 80133ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80133ec:	4618      	mov	r0, r3
 80133ee:	3718      	adds	r7, #24
 80133f0:	46bd      	mov	sp, r7
 80133f2:	bd80      	pop	{r7, pc}
 80133f4:	20000c70 	.word	0x20000c70

080133f8 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 80133f8:	b580      	push	{r7, lr}
 80133fa:	b086      	sub	sp, #24
 80133fc:	af00      	add	r7, sp, #0
 80133fe:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013400:	2302      	movs	r3, #2
 8013402:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8013404:	2300      	movs	r3, #0
 8013406:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	2b00      	cmp	r3, #0
 801340c:	d101      	bne.n	8013412 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801340e:	2303      	movs	r3, #3
 8013410:	e13a      	b.n	8013688 <LoRaMacMlmeRequest+0x290>
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8013412:	f7fc fc97 	bl	800fd44 <LoRaMacIsBusy>
 8013416:	4603      	mov	r3, r0
 8013418:	2b00      	cmp	r3, #0
 801341a:	d001      	beq.n	8013420 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801341c:	2301      	movs	r3, #1
 801341e:	e133      	b.n	8013688 <LoRaMacMlmeRequest+0x290>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8013420:	f002 fef6 	bl	8016210 <LoRaMacConfirmQueueIsFull>
 8013424:	4603      	mov	r3, r0
 8013426:	2b00      	cmp	r3, #0
 8013428:	d001      	beq.n	801342e <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 801342a:	2301      	movs	r3, #1
 801342c:	e12c      	b.n	8013688 <LoRaMacMlmeRequest+0x290>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801342e:	f002 fee3 	bl	80161f8 <LoRaMacConfirmQueueGetCnt>
 8013432:	4603      	mov	r3, r0
 8013434:	2b00      	cmp	r3, #0
 8013436:	d104      	bne.n	8013442 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8013438:	2214      	movs	r2, #20
 801343a:	2100      	movs	r1, #0
 801343c:	4894      	ldr	r0, [pc, #592]	@ (8013690 <LoRaMacMlmeRequest+0x298>)
 801343e:	f008 f8db 	bl	801b5f8 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013442:	4b94      	ldr	r3, [pc, #592]	@ (8013694 <LoRaMacMlmeRequest+0x29c>)
 8013444:	2201      	movs	r2, #1
 8013446:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801344a:	4a92      	ldr	r2, [pc, #584]	@ (8013694 <LoRaMacMlmeRequest+0x29c>)
 801344c:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8013450:	f043 0304 	orr.w	r3, r3, #4
 8013454:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    queueElement.Request = mlmeRequest->Type;
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	781b      	ldrb	r3, [r3, #0]
 801345c:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801345e:	2301      	movs	r3, #1
 8013460:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 8013462:	2300      	movs	r3, #0
 8013464:	74fb      	strb	r3, [r7, #19]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	781b      	ldrb	r3, [r3, #0]
 801346a:	3b01      	subs	r3, #1
 801346c:	2b0d      	cmp	r3, #13
 801346e:	f200 80e1 	bhi.w	8013634 <LoRaMacMlmeRequest+0x23c>
 8013472:	a201      	add	r2, pc, #4	@ (adr r2, 8013478 <LoRaMacMlmeRequest+0x80>)
 8013474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013478:	080134b1 	.word	0x080134b1
 801347c:	08013635 	.word	0x08013635
 8013480:	08013635 	.word	0x08013635
 8013484:	08013635 	.word	0x08013635
 8013488:	08013529 	.word	0x08013529
 801348c:	08013547 	.word	0x08013547
 8013490:	08013557 	.word	0x08013557
 8013494:	08013635 	.word	0x08013635
 8013498:	08013635 	.word	0x08013635
 801349c:	08013573 	.word	0x08013573
 80134a0:	08013635 	.word	0x08013635
 80134a4:	08013609 	.word	0x08013609
 80134a8:	080135a9 	.word	0x080135a9
 80134ac:	080135eb 	.word	0x080135eb
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 80134b0:	4b78      	ldr	r3, [pc, #480]	@ (8013694 <LoRaMacMlmeRequest+0x29c>)
 80134b2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80134b6:	f003 0320 	and.w	r3, r3, #32
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d001      	beq.n	80134c2 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 80134be:	2301      	movs	r3, #1
 80134c0:	e0e2      	b.n	8013688 <LoRaMacMlmeRequest+0x290>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            ResetMacParameters( false );
 80134c2:	2000      	movs	r0, #0
 80134c4:	f7fe f95e 	bl	8011784 <ResetMacParameters>

            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80134c8:	4b73      	ldr	r3, [pc, #460]	@ (8013698 <LoRaMacMlmeRequest+0x2a0>)
 80134ca:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	795b      	ldrb	r3, [r3, #5]
 80134d2:	b25b      	sxtb	r3, r3
 80134d4:	2200      	movs	r2, #0
 80134d6:	4619      	mov	r1, r3
 80134d8:	f004 fa55 	bl	8017986 <RegionAlternateDr>
 80134dc:	4603      	mov	r3, r0
 80134de:	461a      	mov	r2, r3
 80134e0:	4b6d      	ldr	r3, [pc, #436]	@ (8013698 <LoRaMacMlmeRequest+0x2a0>)
 80134e2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	f993 2006 	ldrsb.w	r2, [r3, #6]
 80134ec:	4b6a      	ldr	r3, [pc, #424]	@ (8013698 <LoRaMacMlmeRequest+0x2a0>)
 80134ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80134f2:	2307      	movs	r3, #7
 80134f4:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 80134f6:	20ff      	movs	r0, #255	@ 0xff
 80134f8:	f7fd fec2 	bl	8011280 <SendReJoinReq>
 80134fc:	4603      	mov	r3, r0
 80134fe:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8013500:	7dfb      	ldrb	r3, [r7, #23]
 8013502:	2b00      	cmp	r3, #0
 8013504:	f000 8098 	beq.w	8013638 <LoRaMacMlmeRequest+0x240>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8013508:	4b63      	ldr	r3, [pc, #396]	@ (8013698 <LoRaMacMlmeRequest+0x2a0>)
 801350a:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	795b      	ldrb	r3, [r3, #5]
 8013512:	b25b      	sxtb	r3, r3
 8013514:	2201      	movs	r2, #1
 8013516:	4619      	mov	r1, r3
 8013518:	f004 fa35 	bl	8017986 <RegionAlternateDr>
 801351c:	4603      	mov	r3, r0
 801351e:	461a      	mov	r2, r3
 8013520:	4b5d      	ldr	r3, [pc, #372]	@ (8013698 <LoRaMacMlmeRequest+0x2a0>)
 8013522:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8013526:	e087      	b.n	8013638 <LoRaMacMlmeRequest+0x240>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013528:	2300      	movs	r3, #0
 801352a:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801352c:	f107 030c 	add.w	r3, r7, #12
 8013530:	2200      	movs	r2, #0
 8013532:	4619      	mov	r1, r3
 8013534:	2002      	movs	r0, #2
 8013536:	f002 fabb 	bl	8015ab0 <LoRaMacCommandsAddCmd>
 801353a:	4603      	mov	r3, r0
 801353c:	2b00      	cmp	r3, #0
 801353e:	d07d      	beq.n	801363c <LoRaMacMlmeRequest+0x244>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013540:	2313      	movs	r3, #19
 8013542:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013544:	e07a      	b.n	801363c <LoRaMacMlmeRequest+0x244>
        }
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	889b      	ldrh	r3, [r3, #4]
 801354a:	4618      	mov	r0, r3
 801354c:	f7fe fc7a 	bl	8011e44 <SetTxContinuousWave>
 8013550:	4603      	mov	r3, r0
 8013552:	75fb      	strb	r3, [r7, #23]
            break;
 8013554:	e079      	b.n	801364a <LoRaMacMlmeRequest+0x252>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	8898      	ldrh	r0, [r3, #4]
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	6899      	ldr	r1, [r3, #8]
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8013564:	b2db      	uxtb	r3, r3
 8013566:	461a      	mov	r2, r3
 8013568:	f7fe fca2 	bl	8011eb0 <SetTxContinuousWave1>
 801356c:	4603      	mov	r3, r0
 801356e:	75fb      	strb	r3, [r7, #23]
            break;
 8013570:	e06b      	b.n	801364a <LoRaMacMlmeRequest+0x252>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013572:	2300      	movs	r3, #0
 8013574:	75fb      	strb	r3, [r7, #23]
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8013576:	f107 0308 	add.w	r3, r7, #8
 801357a:	4619      	mov	r1, r3
 801357c:	200d      	movs	r0, #13
 801357e:	f002 fb17 	bl	8015bb0 <LoRaMacCommandsGetCmd>
 8013582:	4603      	mov	r3, r0
 8013584:	2b00      	cmp	r3, #0
 8013586:	d102      	bne.n	801358e <LoRaMacMlmeRequest+0x196>
            {
                status = LORAMAC_STATUS_OK;
 8013588:	2300      	movs	r3, #0
 801358a:	75fb      	strb	r3, [r7, #23]
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 801358c:	e058      	b.n	8013640 <LoRaMacMlmeRequest+0x248>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801358e:	f107 030c 	add.w	r3, r7, #12
 8013592:	2200      	movs	r2, #0
 8013594:	4619      	mov	r1, r3
 8013596:	200d      	movs	r0, #13
 8013598:	f002 fa8a 	bl	8015ab0 <LoRaMacCommandsAddCmd>
 801359c:	4603      	mov	r3, r0
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d04e      	beq.n	8013640 <LoRaMacMlmeRequest+0x248>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80135a2:	2313      	movs	r3, #19
 80135a4:	75fb      	strb	r3, [r7, #23]
            break;
 80135a6:	e04b      	b.n	8013640 <LoRaMacMlmeRequest+0x248>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 80135a8:	4b3b      	ldr	r3, [pc, #236]	@ (8013698 <LoRaMacMlmeRequest+0x2a0>)
 80135aa:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d148      	bne.n	8013644 <LoRaMacMlmeRequest+0x24c>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	791b      	ldrb	r3, [r3, #4]
 80135b6:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	791b      	ldrb	r3, [r3, #4]
 80135bc:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80135c0:	b2db      	uxtb	r3, r3
 80135c2:	4618      	mov	r0, r3
 80135c4:	f001 fe1a 	bl	80151fc <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80135c8:	7dbb      	ldrb	r3, [r7, #22]
 80135ca:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 80135cc:	2300      	movs	r3, #0
 80135ce:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80135d0:	f107 030c 	add.w	r3, r7, #12
 80135d4:	2201      	movs	r2, #1
 80135d6:	4619      	mov	r1, r3
 80135d8:	2010      	movs	r0, #16
 80135da:	f002 fa69 	bl	8015ab0 <LoRaMacCommandsAddCmd>
 80135de:	4603      	mov	r3, r0
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d02f      	beq.n	8013644 <LoRaMacMlmeRequest+0x24c>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80135e4:	2313      	movs	r3, #19
 80135e6:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 80135e8:	e02c      	b.n	8013644 <LoRaMacMlmeRequest+0x24c>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80135ea:	2300      	movs	r3, #0
 80135ec:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80135ee:	f107 030c 	add.w	r3, r7, #12
 80135f2:	2200      	movs	r2, #0
 80135f4:	4619      	mov	r1, r3
 80135f6:	2012      	movs	r0, #18
 80135f8:	f002 fa5a 	bl	8015ab0 <LoRaMacCommandsAddCmd>
 80135fc:	4603      	mov	r3, r0
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d022      	beq.n	8013648 <LoRaMacMlmeRequest+0x250>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013602:	2313      	movs	r3, #19
 8013604:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013606:	e01f      	b.n	8013648 <LoRaMacMlmeRequest+0x250>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8013608:	2301      	movs	r3, #1
 801360a:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 801360c:	f000 ff9c 	bl	8014548 <LoRaMacClassBIsAcquisitionInProgress>
 8013610:	4603      	mov	r3, r0
 8013612:	f083 0301 	eor.w	r3, r3, #1
 8013616:	b2db      	uxtb	r3, r3
 8013618:	2b00      	cmp	r3, #0
 801361a:	d008      	beq.n	801362e <LoRaMacMlmeRequest+0x236>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 801361c:	2000      	movs	r0, #0
 801361e:	f000 ff3d 	bl	801449c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8013622:	2000      	movs	r0, #0
 8013624:	f000 ffa6 	bl	8014574 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8013628:	2300      	movs	r3, #0
 801362a:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801362c:	e00d      	b.n	801364a <LoRaMacMlmeRequest+0x252>
                status = LORAMAC_STATUS_BUSY;
 801362e:	2301      	movs	r3, #1
 8013630:	75fb      	strb	r3, [r7, #23]
            break;
 8013632:	e00a      	b.n	801364a <LoRaMacMlmeRequest+0x252>
        }
        default:
            break;
 8013634:	bf00      	nop
 8013636:	e008      	b.n	801364a <LoRaMacMlmeRequest+0x252>
            break;
 8013638:	bf00      	nop
 801363a:	e006      	b.n	801364a <LoRaMacMlmeRequest+0x252>
            break;
 801363c:	bf00      	nop
 801363e:	e004      	b.n	801364a <LoRaMacMlmeRequest+0x252>
            break;
 8013640:	bf00      	nop
 8013642:	e002      	b.n	801364a <LoRaMacMlmeRequest+0x252>
            break;
 8013644:	bf00      	nop
 8013646:	e000      	b.n	801364a <LoRaMacMlmeRequest+0x252>
            break;
 8013648:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801364a:	4b12      	ldr	r3, [pc, #72]	@ (8013694 <LoRaMacMlmeRequest+0x29c>)
 801364c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8013654:	7dfb      	ldrb	r3, [r7, #23]
 8013656:	2b00      	cmp	r3, #0
 8013658:	d010      	beq.n	801367c <LoRaMacMlmeRequest+0x284>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801365a:	f002 fdcd 	bl	80161f8 <LoRaMacConfirmQueueGetCnt>
 801365e:	4603      	mov	r3, r0
 8013660:	2b00      	cmp	r3, #0
 8013662:	d110      	bne.n	8013686 <LoRaMacMlmeRequest+0x28e>
        {
            MacCtx.NodeAckRequested = false;
 8013664:	4b0b      	ldr	r3, [pc, #44]	@ (8013694 <LoRaMacMlmeRequest+0x29c>)
 8013666:	2200      	movs	r2, #0
 8013668:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801366c:	4a09      	ldr	r2, [pc, #36]	@ (8013694 <LoRaMacMlmeRequest+0x29c>)
 801366e:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8013672:	f023 0304 	bic.w	r3, r3, #4
 8013676:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 801367a:	e004      	b.n	8013686 <LoRaMacMlmeRequest+0x28e>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801367c:	f107 0310 	add.w	r3, r7, #16
 8013680:	4618      	mov	r0, r3
 8013682:	f002 fc65 	bl	8015f50 <LoRaMacConfirmQueueAdd>
        {
            AbpJoinPendingStart( );
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8013686:	7dfb      	ldrb	r3, [r7, #23]
}
 8013688:	4618      	mov	r0, r3
 801368a:	3718      	adds	r7, #24
 801368c:	46bd      	mov	sp, r7
 801368e:	bd80      	pop	{r7, pc}
 8013690:	20000bb0 	.word	0x20000bb0
 8013694:	20000768 	.word	0x20000768
 8013698:	20000c70 	.word	0x20000c70

0801369c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b08c      	sub	sp, #48	@ 0x30
 80136a0:	af02      	add	r7, sp, #8
 80136a2:	6078      	str	r0, [r7, #4]
 80136a4:	460b      	mov	r3, r1
 80136a6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80136a8:	2302      	movs	r3, #2
 80136aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80136ae:	2300      	movs	r3, #0
 80136b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    void* fBuffer = NULL;
 80136b4:	2300      	movs	r3, #0
 80136b6:	623b      	str	r3, [r7, #32]
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80136b8:	2300      	movs	r3, #0
 80136ba:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 80136bc:	2300      	movs	r3, #0
 80136be:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d101      	bne.n	80136ca <LoRaMacMcpsRequest+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80136c6:	2303      	movs	r3, #3
 80136c8:	e0d4      	b.n	8013874 <LoRaMacMcpsRequest+0x1d8>
    }
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( LoRaMacIsBusy( ) == true )
 80136ca:	f7fc fb3b 	bl	800fd44 <LoRaMacIsBusy>
 80136ce:	4603      	mov	r3, r0
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d001      	beq.n	80136d8 <LoRaMacMcpsRequest+0x3c>
    {
        return LORAMAC_STATUS_BUSY;
 80136d4:	2301      	movs	r3, #1
 80136d6:	e0cd      	b.n	8013874 <LoRaMacMcpsRequest+0x1d8>
    }

    macHdr.Value = 0;
 80136d8:	2300      	movs	r3, #0
 80136da:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 80136dc:	2214      	movs	r2, #20
 80136de:	2100      	movs	r1, #0
 80136e0:	4866      	ldr	r0, [pc, #408]	@ (801387c <LoRaMacMcpsRequest+0x1e0>)
 80136e2:	f007 ff89 	bl	801b5f8 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80136e6:	4b66      	ldr	r3, [pc, #408]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 80136e8:	2201      	movs	r2, #1
 80136ea:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 80136ee:	4b64      	ldr	r3, [pc, #400]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 80136f0:	2201      	movs	r2, #1
 80136f2:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e

    switch( mcpsRequest->Type )
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	781b      	ldrb	r3, [r3, #0]
 80136fa:	2b03      	cmp	r3, #3
 80136fc:	d03d      	beq.n	801377a <LoRaMacMcpsRequest+0xde>
 80136fe:	2b03      	cmp	r3, #3
 8013700:	dc4f      	bgt.n	80137a2 <LoRaMacMcpsRequest+0x106>
 8013702:	2b00      	cmp	r3, #0
 8013704:	d002      	beq.n	801370c <LoRaMacMcpsRequest+0x70>
 8013706:	2b01      	cmp	r3, #1
 8013708:	d019      	beq.n	801373e <LoRaMacMcpsRequest+0xa2>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801370a:	e04a      	b.n	80137a2 <LoRaMacMcpsRequest+0x106>
            readyToSend = true;
 801370c:	2301      	movs	r3, #1
 801370e:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8013710:	4b5b      	ldr	r3, [pc, #364]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 8013712:	2201      	movs	r2, #1
 8013714:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8013718:	7b3b      	ldrb	r3, [r7, #12]
 801371a:	2202      	movs	r2, #2
 801371c:	f362 1347 	bfi	r3, r2, #5, #3
 8013720:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	791b      	ldrb	r3, [r3, #4]
 8013726:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	689b      	ldr	r3, [r3, #8]
 801372e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	899b      	ldrh	r3, [r3, #12]
 8013734:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	7b9b      	ldrb	r3, [r3, #14]
 801373a:	777b      	strb	r3, [r7, #29]
            break;
 801373c:	e032      	b.n	80137a4 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 801373e:	2301      	movs	r3, #1
 8013740:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	7bdb      	ldrb	r3, [r3, #15]
 8013746:	2b08      	cmp	r3, #8
 8013748:	bf28      	it	cs
 801374a:	2308      	movcs	r3, #8
 801374c:	b2da      	uxtb	r2, r3
 801374e:	4b4c      	ldr	r3, [pc, #304]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 8013750:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8013754:	7b3b      	ldrb	r3, [r7, #12]
 8013756:	2204      	movs	r2, #4
 8013758:	f362 1347 	bfi	r3, r2, #5, #3
 801375c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	791b      	ldrb	r3, [r3, #4]
 8013762:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	689b      	ldr	r3, [r3, #8]
 801376a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	899b      	ldrh	r3, [r3, #12]
 8013770:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	7b9b      	ldrb	r3, [r3, #14]
 8013776:	777b      	strb	r3, [r7, #29]
            break;
 8013778:	e014      	b.n	80137a4 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 801377a:	2301      	movs	r3, #1
 801377c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801377e:	4b40      	ldr	r3, [pc, #256]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 8013780:	2201      	movs	r2, #1
 8013782:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8013786:	7b3b      	ldrb	r3, [r7, #12]
 8013788:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 801378c:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	685b      	ldr	r3, [r3, #4]
 8013792:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	891b      	ldrh	r3, [r3, #8]
 8013798:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	7a9b      	ldrb	r3, [r3, #10]
 801379e:	777b      	strb	r3, [r7, #29]
            break;
 80137a0:	e000      	b.n	80137a4 <LoRaMacMcpsRequest+0x108>
            break;
 80137a2:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80137a4:	2302      	movs	r3, #2
 80137a6:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80137a8:	4b36      	ldr	r3, [pc, #216]	@ (8013884 <LoRaMacMcpsRequest+0x1e8>)
 80137aa:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80137ae:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80137b0:	4b34      	ldr	r3, [pc, #208]	@ (8013884 <LoRaMacMcpsRequest+0x1e8>)
 80137b2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80137b6:	f107 0214 	add.w	r2, r7, #20
 80137ba:	4611      	mov	r1, r2
 80137bc:	4618      	mov	r0, r3
 80137be:	f003 ff4c 	bl	801765a <RegionGetPhyParam>
 80137c2:	4603      	mov	r3, r0
 80137c4:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80137c6:	693b      	ldr	r3, [r7, #16]
 80137c8:	b25b      	sxtb	r3, r3
 80137ca:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80137ce:	4293      	cmp	r3, r2
 80137d0:	bfb8      	it	lt
 80137d2:	4613      	movlt	r3, r2
 80137d4:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 80137d6:	7f3b      	ldrb	r3, [r7, #28]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d044      	beq.n	8013866 <LoRaMacMcpsRequest+0x1ca>
    {
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 80137dc:	4b29      	ldr	r3, [pc, #164]	@ (8013884 <LoRaMacMcpsRequest+0x1e8>)
 80137de:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80137e2:	f083 0301 	eor.w	r3, r3, #1
 80137e6:	b2db      	uxtb	r3, r3
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d019      	beq.n	8013820 <LoRaMacMcpsRequest+0x184>
        {
            verify.DatarateParams.Datarate = datarate;
 80137ec:	7f7b      	ldrb	r3, [r7, #29]
 80137ee:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80137f0:	4b24      	ldr	r3, [pc, #144]	@ (8013884 <LoRaMacMcpsRequest+0x1e8>)
 80137f2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80137f6:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80137f8:	4b22      	ldr	r3, [pc, #136]	@ (8013884 <LoRaMacMcpsRequest+0x1e8>)
 80137fa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80137fe:	f107 0108 	add.w	r1, r7, #8
 8013802:	2205      	movs	r2, #5
 8013804:	4618      	mov	r0, r3
 8013806:	f003 ff76 	bl	80176f6 <RegionVerify>
 801380a:	4603      	mov	r3, r0
 801380c:	2b00      	cmp	r3, #0
 801380e:	d005      	beq.n	801381c <LoRaMacMcpsRequest+0x180>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013810:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013814:	4b1b      	ldr	r3, [pc, #108]	@ (8013884 <LoRaMacMcpsRequest+0x1e8>)
 8013816:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 801381a:	e001      	b.n	8013820 <LoRaMacMcpsRequest+0x184>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801381c:	2303      	movs	r3, #3
 801381e:	e029      	b.n	8013874 <LoRaMacMcpsRequest+0x1d8>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8013820:	8bfa      	ldrh	r2, [r7, #30]
 8013822:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 8013826:	f107 000c 	add.w	r0, r7, #12
 801382a:	78fb      	ldrb	r3, [r7, #3]
 801382c:	9300      	str	r3, [sp, #0]
 801382e:	4613      	mov	r3, r2
 8013830:	6a3a      	ldr	r2, [r7, #32]
 8013832:	f7fd fc47 	bl	80110c4 <Send>
 8013836:	4603      	mov	r3, r0
 8013838:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if( status == LORAMAC_STATUS_OK )
 801383c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013840:	2b00      	cmp	r3, #0
 8013842:	d10c      	bne.n	801385e <LoRaMacMcpsRequest+0x1c2>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	781a      	ldrb	r2, [r3, #0]
 8013848:	4b0d      	ldr	r3, [pc, #52]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 801384a:	f883 2434 	strb.w	r2, [r3, #1076]	@ 0x434
            MacCtx.MacFlags.Bits.McpsReq = 1;
 801384e:	4a0c      	ldr	r2, [pc, #48]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 8013850:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8013854:	f043 0301 	orr.w	r3, r3, #1
 8013858:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 801385c:	e003      	b.n	8013866 <LoRaMacMcpsRequest+0x1ca>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 801385e:	4b08      	ldr	r3, [pc, #32]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 8013860:	2200      	movs	r2, #0
 8013862:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013866:	4b06      	ldr	r3, [pc, #24]	@ (8013880 <LoRaMacMcpsRequest+0x1e4>)
 8013868:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	611a      	str	r2, [r3, #16]

    return status;
 8013870:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013874:	4618      	mov	r0, r3
 8013876:	3728      	adds	r7, #40	@ 0x28
 8013878:	46bd      	mov	sp, r7
 801387a:	bd80      	pop	{r7, pc}
 801387c:	20000b9c 	.word	0x20000b9c
 8013880:	20000768 	.word	0x20000768
 8013884:	20000c70 	.word	0x20000c70

08013888 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b084      	sub	sp, #16
 801388c:	af00      	add	r7, sp, #0
 801388e:	4603      	mov	r3, r0
 8013890:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8013892:	79fb      	ldrb	r3, [r7, #7]
 8013894:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8013896:	4b0d      	ldr	r3, [pc, #52]	@ (80138cc <LoRaMacTestSetDutyCycleOn+0x44>)
 8013898:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801389c:	f107 010c 	add.w	r1, r7, #12
 80138a0:	220f      	movs	r2, #15
 80138a2:	4618      	mov	r0, r3
 80138a4:	f003 ff27 	bl	80176f6 <RegionVerify>
 80138a8:	4603      	mov	r3, r0
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d00a      	beq.n	80138c4 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 80138ae:	4a07      	ldr	r2, [pc, #28]	@ (80138cc <LoRaMacTestSetDutyCycleOn+0x44>)
 80138b0:	79fb      	ldrb	r3, [r7, #7]
 80138b2:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80138b6:	4a06      	ldr	r2, [pc, #24]	@ (80138d0 <LoRaMacTestSetDutyCycleOn+0x48>)
 80138b8:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80138bc:	f043 0320 	orr.w	r3, r3, #32
 80138c0:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
}
 80138c4:	bf00      	nop
 80138c6:	3710      	adds	r7, #16
 80138c8:	46bd      	mov	sp, r7
 80138ca:	bd80      	pop	{r7, pc}
 80138cc:	20000c70 	.word	0x20000c70
 80138d0:	20000768 	.word	0x20000768

080138d4 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 80138d4:	b580      	push	{r7, lr}
 80138d6:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 80138d8:	f7fe ff6c 	bl	80127b4 <LoRaMacStop>
 80138dc:	4603      	mov	r3, r0
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d115      	bne.n	801390e <LoRaMacDeInitialization+0x3a>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 80138e2:	480c      	ldr	r0, [pc, #48]	@ (8013914 <LoRaMacDeInitialization+0x40>)
 80138e4:	f00b fa84 	bl	801edf0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 80138e8:	480b      	ldr	r0, [pc, #44]	@ (8013918 <LoRaMacDeInitialization+0x44>)
 80138ea:	f00b fa81 	bl	801edf0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 80138ee:	480b      	ldr	r0, [pc, #44]	@ (801391c <LoRaMacDeInitialization+0x48>)
 80138f0:	f00b fa7e 	bl	801edf0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
 80138f4:	480a      	ldr	r0, [pc, #40]	@ (8013920 <LoRaMacDeInitialization+0x4c>)
 80138f6:	f00b fa7b 	bl	801edf0 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 80138fa:	f001 fc9d 	bl	8015238 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 80138fe:	2000      	movs	r0, #0
 8013900:	f7fd ff40 	bl	8011784 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8013904:	4b07      	ldr	r3, [pc, #28]	@ (8013924 <LoRaMacDeInitialization+0x50>)
 8013906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013908:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 801390a:	2300      	movs	r3, #0
 801390c:	e000      	b.n	8013910 <LoRaMacDeInitialization+0x3c>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 801390e:	2301      	movs	r3, #1
    }
}
 8013910:	4618      	mov	r0, r3
 8013912:	bd80      	pop	{r7, pc}
 8013914:	20000ad0 	.word	0x20000ad0
 8013918:	20000ae8 	.word	0x20000ae8
 801391c:	20000b00 	.word	0x20000b00
 8013920:	20000b5c 	.word	0x20000b5c
 8013924:	080207d0 	.word	0x080207d0

08013928 <CalcNextV10X>:
#include "LoRaMacAdr.h"
#include "LoRaMacVersion.h"

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8013928:	b580      	push	{r7, lr}
 801392a:	b08c      	sub	sp, #48	@ 0x30
 801392c:	af00      	add	r7, sp, #0
 801392e:	60f8      	str	r0, [r7, #12]
 8013930:	60b9      	str	r1, [r7, #8]
 8013932:	607a      	str	r2, [r7, #4]
 8013934:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8013936:	2300      	movs	r3, #0
 8013938:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	7c1b      	ldrb	r3, [r3, #16]
 8013940:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	7c5b      	ldrb	r3, [r3, #17]
 8013948:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 801394c:	68fb      	ldr	r3, [r7, #12]
 801394e:	689a      	ldr	r2, [r3, #8]
 8013950:	683b      	ldr	r3, [r7, #0]
 8013952:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	795b      	ldrb	r3, [r3, #5]
 8013958:	2b00      	cmp	r3, #0
 801395a:	f000 808b 	beq.w	8013a74 <CalcNextV10X+0x14c>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 801395e:	2302      	movs	r3, #2
 8013960:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	7c9b      	ldrb	r3, [r3, #18]
 8013968:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	7cdb      	ldrb	r3, [r3, #19]
 8013970:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013974:	4611      	mov	r1, r2
 8013976:	4618      	mov	r0, r3
 8013978:	f003 fe6f 	bl	801765a <RegionGetPhyParam>
 801397c:	4603      	mov	r3, r0
 801397e:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8013980:	6a3b      	ldr	r3, [r7, #32]
 8013982:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        datarate = MAX( datarate, minTxDatarate );
 8013986:	f997 202c 	ldrsb.w	r2, [r7, #44]	@ 0x2c
 801398a:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 801398e:	4293      	cmp	r3, r2
 8013990:	bfb8      	it	lt
 8013992:	4613      	movlt	r3, r2
 8013994:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( datarate == minTxDatarate )
 8013998:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 801399c:	f997 302c 	ldrsb.w	r3, [r7, #44]	@ 0x2c
 80139a0:	429a      	cmp	r2, r3
 80139a2:	d106      	bne.n	80139b2 <CalcNextV10X+0x8a>
        {
            *adrAckCounter = 0;
 80139a4:	683b      	ldr	r3, [r7, #0]
 80139a6:	2200      	movs	r2, #0
 80139a8:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 80139aa:	2300      	movs	r3, #0
 80139ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80139b0:	e060      	b.n	8013a74 <CalcNextV10X+0x14c>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 80139b2:	68fb      	ldr	r3, [r7, #12]
 80139b4:	689b      	ldr	r3, [r3, #8]
 80139b6:	68fa      	ldr	r2, [r7, #12]
 80139b8:	8992      	ldrh	r2, [r2, #12]
 80139ba:	4293      	cmp	r3, r2
 80139bc:	d303      	bcc.n	80139c6 <CalcNextV10X+0x9e>
            {
                adrAckReq = true;
 80139be:	2301      	movs	r3, #1
 80139c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80139c4:	e002      	b.n	80139cc <CalcNextV10X+0xa4>
            }
            else
            {
                adrAckReq = false;
 80139c6:	2300      	movs	r3, #0
 80139c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	689b      	ldr	r3, [r3, #8]
 80139d0:	68fa      	ldr	r2, [r7, #12]
 80139d2:	8992      	ldrh	r2, [r2, #12]
 80139d4:	4611      	mov	r1, r2
 80139d6:	68fa      	ldr	r2, [r7, #12]
 80139d8:	89d2      	ldrh	r2, [r2, #14]
 80139da:	440a      	add	r2, r1
 80139dc:	4293      	cmp	r3, r2
 80139de:	d349      	bcc.n	8013a74 <CalcNextV10X+0x14c>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 80139e0:	2308      	movs	r3, #8
 80139e2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80139e6:	68fb      	ldr	r3, [r7, #12]
 80139e8:	7cdb      	ldrb	r3, [r3, #19]
 80139ea:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80139ee:	4611      	mov	r1, r2
 80139f0:	4618      	mov	r0, r3
 80139f2:	f003 fe32 	bl	801765a <RegionGetPhyParam>
 80139f6:	4603      	mov	r3, r0
 80139f8:	623b      	str	r3, [r7, #32]
                txPower = phyParam.Value;
 80139fa:	6a3b      	ldr	r3, [r7, #32]
 80139fc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	689b      	ldr	r3, [r3, #8]
 8013a04:	68fa      	ldr	r2, [r7, #12]
 8013a06:	89d2      	ldrh	r2, [r2, #14]
 8013a08:	fbb3 f1f2 	udiv	r1, r3, r2
 8013a0c:	fb01 f202 	mul.w	r2, r1, r2
 8013a10:	1a9b      	subs	r3, r3, r2
 8013a12:	2b01      	cmp	r3, #1
 8013a14:	d12e      	bne.n	8013a74 <CalcNextV10X+0x14c>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8013a16:	2322      	movs	r3, #34	@ 0x22
 8013a18:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                    getPhy.Datarate = datarate;
 8013a1c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013a20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013a24:	68fb      	ldr	r3, [r7, #12]
 8013a26:	7c9b      	ldrb	r3, [r3, #18]
 8013a28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	7cdb      	ldrb	r3, [r3, #19]
 8013a30:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013a34:	4611      	mov	r1, r2
 8013a36:	4618      	mov	r0, r3
 8013a38:	f003 fe0f 	bl	801765a <RegionGetPhyParam>
 8013a3c:	4603      	mov	r3, r0
 8013a3e:	623b      	str	r3, [r7, #32]
                    datarate = phyParam.Value;
 8013a40:	6a3b      	ldr	r3, [r7, #32]
 8013a42:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

                    if( datarate == minTxDatarate )
 8013a46:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 8013a4a:	f997 302c 	ldrsb.w	r3, [r7, #44]	@ 0x2c
 8013a4e:	429a      	cmp	r2, r3
 8013a50:	d110      	bne.n	8013a74 <CalcNextV10X+0x14c>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8013a52:	2300      	movs	r3, #0
 8013a54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        if( adrNext->UpdateChanMask == true )
 8013a58:	68fb      	ldr	r3, [r7, #12]
 8013a5a:	791b      	ldrb	r3, [r3, #4]
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d009      	beq.n	8013a74 <CalcNextV10X+0x14c>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013a60:	2302      	movs	r3, #2
 8013a62:	773b      	strb	r3, [r7, #28]
                            RegionInitDefaults( adrNext->Region, &params );
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	7cdb      	ldrb	r3, [r3, #19]
 8013a68:	f107 0214 	add.w	r2, r7, #20
 8013a6c:	4611      	mov	r1, r2
 8013a6e:	4618      	mov	r0, r3
 8013a70:	f003 fe2a 	bl	80176c8 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8013a74:	68bb      	ldr	r3, [r7, #8]
 8013a76:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8013a7a:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8013a82:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8013a84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013a88:	4618      	mov	r0, r3
 8013a8a:	3730      	adds	r7, #48	@ 0x30
 8013a8c:	46bd      	mov	sp, r7
 8013a8e:	bd80      	pop	{r7, pc}

08013a90 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8013a90:	b580      	push	{r7, lr}
 8013a92:	b084      	sub	sp, #16
 8013a94:	af00      	add	r7, sp, #0
 8013a96:	60f8      	str	r0, [r7, #12]
 8013a98:	60b9      	str	r1, [r7, #8]
 8013a9a:	607a      	str	r2, [r7, #4]
 8013a9c:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	789b      	ldrb	r3, [r3, #2]
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d107      	bne.n	8013ab6 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8013aa6:	683b      	ldr	r3, [r7, #0]
 8013aa8:	687a      	ldr	r2, [r7, #4]
 8013aaa:	68b9      	ldr	r1, [r7, #8]
 8013aac:	68f8      	ldr	r0, [r7, #12]
 8013aae:	f7ff ff3b 	bl	8013928 <CalcNextV10X>
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	e000      	b.n	8013ab8 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8013ab6:	2300      	movs	r3, #0
}
 8013ab8:	4618      	mov	r0, r3
 8013aba:	3710      	adds	r7, #16
 8013abc:	46bd      	mov	sp, r7
 8013abe:	bd80      	pop	{r7, pc}

08013ac0 <TimerTempCompensation>:
 * \retval Compensated time period
 */
static TimerTime_t TimerTempCompensation( TimerTime_t period, int16_t temperature );

static TimerTime_t TimerTempCompensation( TimerTime_t period, int16_t temperature )
{
 8013ac0:	b590      	push	{r4, r7, lr}
 8013ac2:	b089      	sub	sp, #36	@ 0x24
 8013ac4:	af00      	add	r7, sp, #0
 8013ac6:	6078      	str	r0, [r7, #4]
 8013ac8:	460b      	mov	r3, r1
 8013aca:	807b      	strh	r3, [r7, #2]
  float k = RTC_TEMP_COEFFICIENT;
 8013acc:	4b3e      	ldr	r3, [pc, #248]	@ (8013bc8 <TimerTempCompensation+0x108>)
 8013ace:	617b      	str	r3, [r7, #20]
  float kDev = RTC_TEMP_DEV_COEFFICIENT;
 8013ad0:	4b3e      	ldr	r3, [pc, #248]	@ (8013bcc <TimerTempCompensation+0x10c>)
 8013ad2:	613b      	str	r3, [r7, #16]
  float t = RTC_TEMP_TURNOVER;
 8013ad4:	4b3e      	ldr	r3, [pc, #248]	@ (8013bd0 <TimerTempCompensation+0x110>)
 8013ad6:	60fb      	str	r3, [r7, #12]
  float tDev = RTC_TEMP_DEV_TURNOVER;
 8013ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8013bd4 <TimerTempCompensation+0x114>)
 8013ada:	60bb      	str	r3, [r7, #8]
  float interim = 0.0f;
 8013adc:	f04f 0300 	mov.w	r3, #0
 8013ae0:	61fb      	str	r3, [r7, #28]
  float ppm = 0.0f;
 8013ae2:	f04f 0300 	mov.w	r3, #0
 8013ae6:	61bb      	str	r3, [r7, #24]

  if (k < 0.0f)
 8013ae8:	f04f 0100 	mov.w	r1, #0
 8013aec:	6978      	ldr	r0, [r7, #20]
 8013aee:	f7ed f8b3 	bl	8000c58 <__aeabi_fcmplt>
 8013af2:	4603      	mov	r3, r0
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d006      	beq.n	8013b06 <TimerTempCompensation+0x46>
  {
    ppm = (k - kDev);
 8013af8:	6939      	ldr	r1, [r7, #16]
 8013afa:	6978      	ldr	r0, [r7, #20]
 8013afc:	f7ec fe04 	bl	8000708 <__aeabi_fsub>
 8013b00:	4603      	mov	r3, r0
 8013b02:	61bb      	str	r3, [r7, #24]
 8013b04:	e005      	b.n	8013b12 <TimerTempCompensation+0x52>
  }
  else
  {
    ppm = (k + kDev);
 8013b06:	6939      	ldr	r1, [r7, #16]
 8013b08:	6978      	ldr	r0, [r7, #20]
 8013b0a:	f7ec fdff 	bl	800070c <__addsf3>
 8013b0e:	4603      	mov	r3, r0
 8013b10:	61bb      	str	r3, [r7, #24]
  }
  interim = (float)temperature - (t - tDev);
 8013b12:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013b16:	4618      	mov	r0, r3
 8013b18:	f7ec feac 	bl	8000874 <__aeabi_i2f>
 8013b1c:	4604      	mov	r4, r0
 8013b1e:	68b9      	ldr	r1, [r7, #8]
 8013b20:	68f8      	ldr	r0, [r7, #12]
 8013b22:	f7ec fdf1 	bl	8000708 <__aeabi_fsub>
 8013b26:	4603      	mov	r3, r0
 8013b28:	4619      	mov	r1, r3
 8013b2a:	4620      	mov	r0, r4
 8013b2c:	f7ec fdec 	bl	8000708 <__aeabi_fsub>
 8013b30:	4603      	mov	r3, r0
 8013b32:	61fb      	str	r3, [r7, #28]
  ppm *=  interim * interim;
 8013b34:	69f9      	ldr	r1, [r7, #28]
 8013b36:	69f8      	ldr	r0, [r7, #28]
 8013b38:	f7ec fef0 	bl	800091c <__aeabi_fmul>
 8013b3c:	4603      	mov	r3, r0
 8013b3e:	4619      	mov	r1, r3
 8013b40:	69b8      	ldr	r0, [r7, #24]
 8013b42:	f7ec feeb 	bl	800091c <__aeabi_fmul>
 8013b46:	4603      	mov	r3, r0
 8013b48:	61bb      	str	r3, [r7, #24]

  // Calculate the drift in time
  interim = ((float) period * ppm) / 1000000.0f;
 8013b4a:	6878      	ldr	r0, [r7, #4]
 8013b4c:	f7ec fe8e 	bl	800086c <__aeabi_ui2f>
 8013b50:	4603      	mov	r3, r0
 8013b52:	69b9      	ldr	r1, [r7, #24]
 8013b54:	4618      	mov	r0, r3
 8013b56:	f7ec fee1 	bl	800091c <__aeabi_fmul>
 8013b5a:	4603      	mov	r3, r0
 8013b5c:	491e      	ldr	r1, [pc, #120]	@ (8013bd8 <TimerTempCompensation+0x118>)
 8013b5e:	4618      	mov	r0, r3
 8013b60:	f7ec ff90 	bl	8000a84 <__aeabi_fdiv>
 8013b64:	4603      	mov	r3, r0
 8013b66:	61fb      	str	r3, [r7, #28]
  // Calculate the resulting time period
  interim += period;
 8013b68:	6878      	ldr	r0, [r7, #4]
 8013b6a:	f7ec fe7f 	bl	800086c <__aeabi_ui2f>
 8013b6e:	4603      	mov	r3, r0
 8013b70:	4619      	mov	r1, r3
 8013b72:	69f8      	ldr	r0, [r7, #28]
 8013b74:	f7ec fdca 	bl	800070c <__addsf3>
 8013b78:	4603      	mov	r3, r0
 8013b7a:	61fb      	str	r3, [r7, #28]
  interim = floor(interim);
 8013b7c:	69f8      	ldr	r0, [r7, #28]
 8013b7e:	f7ec fc67 	bl	8000450 <__aeabi_f2d>
 8013b82:	4602      	mov	r2, r0
 8013b84:	460b      	mov	r3, r1
 8013b86:	4610      	mov	r0, r2
 8013b88:	4619      	mov	r1, r3
 8013b8a:	f00b fded 	bl	801f768 <floor>
 8013b8e:	4602      	mov	r2, r0
 8013b90:	460b      	mov	r3, r1
 8013b92:	4610      	mov	r0, r2
 8013b94:	4619      	mov	r1, r3
 8013b96:	f7ec fd63 	bl	8000660 <__aeabi_d2f>
 8013b9a:	4603      	mov	r3, r0
 8013b9c:	61fb      	str	r3, [r7, #28]

  if (interim < 0.0f)
 8013b9e:	f04f 0100 	mov.w	r1, #0
 8013ba2:	69f8      	ldr	r0, [r7, #28]
 8013ba4:	f7ed f858 	bl	8000c58 <__aeabi_fcmplt>
 8013ba8:	4603      	mov	r3, r0
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d004      	beq.n	8013bb8 <TimerTempCompensation+0xf8>
  {
    interim = (float)period;
 8013bae:	6878      	ldr	r0, [r7, #4]
 8013bb0:	f7ec fe5c 	bl	800086c <__aeabi_ui2f>
 8013bb4:	4603      	mov	r3, r0
 8013bb6:	61fb      	str	r3, [r7, #28]
  }

  // Calculate the resulting period
  return ( TimerTime_t ) interim;
 8013bb8:	69f8      	ldr	r0, [r7, #28]
 8013bba:	f7ed f89b 	bl	8000cf4 <__aeabi_f2uiz>
 8013bbe:	4603      	mov	r3, r0
}
 8013bc0:	4618      	mov	r0, r3
 8013bc2:	3724      	adds	r7, #36	@ 0x24
 8013bc4:	46bd      	mov	sp, r7
 8013bc6:	bd90      	pop	{r4, r7, pc}
 8013bc8:	bd0f5c29 	.word	0xbd0f5c29
 8013bcc:	3b656042 	.word	0x3b656042
 8013bd0:	41c80000 	.word	0x41c80000
 8013bd4:	40a00000 	.word	0x40a00000
 8013bd8:	49742400 	.word	0x49742400

08013bdc <ComputePingOffset>:
 * \param [in]  address         - Frame address
 * \param [in]  pingPeriod      - Ping period of the node
 * \param [out] pingOffset      - Pseudo random ping offset
 */
static void ComputePingOffset( uint64_t beaconTime, uint32_t address, uint16_t pingPeriod, uint16_t *pingOffset )
{
 8013bdc:	b580      	push	{r7, lr}
 8013bde:	b08e      	sub	sp, #56	@ 0x38
 8013be0:	af00      	add	r7, sp, #0
 8013be2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8013be6:	607a      	str	r2, [r7, #4]
 8013be8:	807b      	strh	r3, [r7, #2]
    uint8_t buffer[16];
    uint8_t cipher[16];
    uint32_t result = 0;
 8013bea:	2300      	movs	r3, #0
 8013bec:	637b      	str	r3, [r7, #52]	@ 0x34
    /* Refer to chapter 15.2 of the LoRaWAN specification v1.1. The beacon time
     * GPS time in seconds modulo 2^32
     */
    uint32_t time = ( beaconTime % ( ( ( uint64_t ) 1 ) << 32 ) );
 8013bee:	68bb      	ldr	r3, [r7, #8]
 8013bf0:	633b      	str	r3, [r7, #48]	@ 0x30

    memset1( buffer, 0, 16 );
 8013bf2:	f107 0320 	add.w	r3, r7, #32
 8013bf6:	2210      	movs	r2, #16
 8013bf8:	2100      	movs	r1, #0
 8013bfa:	4618      	mov	r0, r3
 8013bfc:	f007 fcfc 	bl	801b5f8 <memset1>
    memset1( cipher, 0, 16 );
 8013c00:	f107 0310 	add.w	r3, r7, #16
 8013c04:	2210      	movs	r2, #16
 8013c06:	2100      	movs	r1, #0
 8013c08:	4618      	mov	r0, r3
 8013c0a:	f007 fcf5 	bl	801b5f8 <memset1>

    buffer[0] = ( time ) & 0xFF;
 8013c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c10:	b2db      	uxtb	r3, r3
 8013c12:	f887 3020 	strb.w	r3, [r7, #32]
    buffer[1] = ( time >> 8 ) & 0xFF;
 8013c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c18:	0a1b      	lsrs	r3, r3, #8
 8013c1a:	b2db      	uxtb	r3, r3
 8013c1c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    buffer[2] = ( time >> 16 ) & 0xFF;
 8013c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c22:	0c1b      	lsrs	r3, r3, #16
 8013c24:	b2db      	uxtb	r3, r3
 8013c26:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    buffer[3] = ( time >> 24 ) & 0xFF;
 8013c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c2c:	0e1b      	lsrs	r3, r3, #24
 8013c2e:	b2db      	uxtb	r3, r3
 8013c30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    buffer[4] = ( address ) & 0xFF;
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	b2db      	uxtb	r3, r3
 8013c38:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    buffer[5] = ( address >> 8 ) & 0xFF;
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	0a1b      	lsrs	r3, r3, #8
 8013c40:	b2db      	uxtb	r3, r3
 8013c42:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    buffer[6] = ( address >> 16 ) & 0xFF;
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	0c1b      	lsrs	r3, r3, #16
 8013c4a:	b2db      	uxtb	r3, r3
 8013c4c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    buffer[7] = ( address >> 24 ) & 0xFF;
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	0e1b      	lsrs	r3, r3, #24
 8013c54:	b2db      	uxtb	r3, r3
 8013c56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    SecureElementAesEncrypt( buffer, 16, SLOT_RAND_ZERO_KEY, cipher );
 8013c5a:	f107 0310 	add.w	r3, r7, #16
 8013c5e:	f107 0020 	add.w	r0, r7, #32
 8013c62:	2210      	movs	r2, #16
 8013c64:	2110      	movs	r1, #16
 8013c66:	f7f9 fbad 	bl	800d3c4 <SecureElementAesEncrypt>

    result = ( ( ( uint32_t ) cipher[0] ) + ( ( ( uint32_t ) cipher[1] ) * 256 ) );
 8013c6a:	7c3b      	ldrb	r3, [r7, #16]
 8013c6c:	461a      	mov	r2, r3
 8013c6e:	7c7b      	ldrb	r3, [r7, #17]
 8013c70:	021b      	lsls	r3, r3, #8
 8013c72:	4413      	add	r3, r2
 8013c74:	637b      	str	r3, [r7, #52]	@ 0x34

    *pingOffset = ( uint16_t )( result % pingPeriod );
 8013c76:	887a      	ldrh	r2, [r7, #2]
 8013c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c7a:	fbb3 f1f2 	udiv	r1, r3, r2
 8013c7e:	fb01 f202 	mul.w	r2, r1, r2
 8013c82:	1a9b      	subs	r3, r3, r2
 8013c84:	b29a      	uxth	r2, r3
 8013c86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013c88:	801a      	strh	r2, [r3, #0]
}
 8013c8a:	bf00      	nop
 8013c8c:	3738      	adds	r7, #56	@ 0x38
 8013c8e:	46bd      	mov	sp, r7
 8013c90:	bd80      	pop	{r7, pc}
	...

08013c94 <CalcDownlinkFrequency>:
 *                      calculate the frequency for a beacon.
 *
 * \retval The downlink frequency
 */
static uint32_t CalcDownlinkFrequency( uint8_t channel, bool isBeacon )
{
 8013c94:	b580      	push	{r7, lr}
 8013c96:	b086      	sub	sp, #24
 8013c98:	af00      	add	r7, sp, #0
 8013c9a:	4603      	mov	r3, r0
 8013c9c:	460a      	mov	r2, r1
 8013c9e:	71fb      	strb	r3, [r7, #7]
 8013ca0:	4613      	mov	r3, r2
 8013ca2:	71bb      	strb	r3, [r7, #6]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    getPhy.Attribute = PHY_PING_SLOT_CHANNEL_FREQ;
 8013ca4:	2335      	movs	r3, #53	@ 0x35
 8013ca6:	743b      	strb	r3, [r7, #16]

    if( isBeacon == true )
 8013ca8:	79bb      	ldrb	r3, [r7, #6]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d001      	beq.n	8013cb2 <CalcDownlinkFrequency+0x1e>
    {
        getPhy.Attribute = PHY_BEACON_CHANNEL_FREQ;
 8013cae:	2330      	movs	r3, #48	@ 0x30
 8013cb0:	743b      	strb	r3, [r7, #16]
    }
    getPhy.Channel = channel;
 8013cb2:	79fb      	ldrb	r3, [r7, #7]
 8013cb4:	753b      	strb	r3, [r7, #20]
    phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8013cb6:	4b08      	ldr	r3, [pc, #32]	@ (8013cd8 <CalcDownlinkFrequency+0x44>)
 8013cb8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013cbc:	781b      	ldrb	r3, [r3, #0]
 8013cbe:	f107 0210 	add.w	r2, r7, #16
 8013cc2:	4611      	mov	r1, r2
 8013cc4:	4618      	mov	r0, r3
 8013cc6:	f003 fcc8 	bl	801765a <RegionGetPhyParam>
 8013cca:	4603      	mov	r3, r0
 8013ccc:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8013cce:	68fb      	ldr	r3, [r7, #12]
}
 8013cd0:	4618      	mov	r0, r3
 8013cd2:	3718      	adds	r7, #24
 8013cd4:	46bd      	mov	sp, r7
 8013cd6:	bd80      	pop	{r7, pc}
 8013cd8:	20001404 	.word	0x20001404

08013cdc <CalcDownlinkChannelAndFrequency>:
 *
 * \retval The downlink channel
 */
static uint32_t CalcDownlinkChannelAndFrequency( uint32_t devAddr, TimerTime_t beaconTime,
                                                 TimerTime_t beaconInterval, bool isBeacon )
{
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	b088      	sub	sp, #32
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	60f8      	str	r0, [r7, #12]
 8013ce4:	60b9      	str	r1, [r7, #8]
 8013ce6:	607a      	str	r2, [r7, #4]
 8013ce8:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    uint32_t channel = 0;
 8013cea:	2300      	movs	r3, #0
 8013cec:	61fb      	str	r3, [r7, #28]
    uint8_t nbChannels = 0;
 8013cee:	2300      	movs	r3, #0
 8013cf0:	76fb      	strb	r3, [r7, #27]
    uint8_t offset = 0;
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	76bb      	strb	r3, [r7, #26]

    // Default initialization - ping slot channels
    getPhy.Attribute = PHY_PING_SLOT_NB_CHANNELS;
 8013cf6:	2337      	movs	r3, #55	@ 0x37
 8013cf8:	753b      	strb	r3, [r7, #20]

    if( isBeacon == true )
 8013cfa:	78fb      	ldrb	r3, [r7, #3]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d001      	beq.n	8013d04 <CalcDownlinkChannelAndFrequency+0x28>
    {
        // Beacon channels
        getPhy.Attribute = PHY_BEACON_NB_CHANNELS;
 8013d00:	2333      	movs	r3, #51	@ 0x33
 8013d02:	753b      	strb	r3, [r7, #20]
    }
    phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8013d04:	4b21      	ldr	r3, [pc, #132]	@ (8013d8c <CalcDownlinkChannelAndFrequency+0xb0>)
 8013d06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013d0a:	781b      	ldrb	r3, [r3, #0]
 8013d0c:	f107 0214 	add.w	r2, r7, #20
 8013d10:	4611      	mov	r1, r2
 8013d12:	4618      	mov	r0, r3
 8013d14:	f003 fca1 	bl	801765a <RegionGetPhyParam>
 8013d18:	4603      	mov	r3, r0
 8013d1a:	613b      	str	r3, [r7, #16]
    nbChannels = ( uint8_t ) phyParam.Value;
 8013d1c:	693b      	ldr	r3, [r7, #16]
 8013d1e:	76fb      	strb	r3, [r7, #27]

    // nbChannels is > 1, when the channel plan requires more than one possible channel
    // defined by the calculation below.
    if( nbChannels > 1 )
 8013d20:	7efb      	ldrb	r3, [r7, #27]
 8013d22:	2b01      	cmp	r3, #1
 8013d24:	d926      	bls.n	8013d74 <CalcDownlinkChannelAndFrequency+0x98>
    {
        getPhy.Attribute = PHY_BEACON_CHANNEL_OFFSET;
 8013d26:	2334      	movs	r3, #52	@ 0x34
 8013d28:	753b      	strb	r3, [r7, #20]
        phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8013d2a:	4b18      	ldr	r3, [pc, #96]	@ (8013d8c <CalcDownlinkChannelAndFrequency+0xb0>)
 8013d2c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013d30:	781b      	ldrb	r3, [r3, #0]
 8013d32:	f107 0214 	add.w	r2, r7, #20
 8013d36:	4611      	mov	r1, r2
 8013d38:	4618      	mov	r0, r3
 8013d3a:	f003 fc8e 	bl	801765a <RegionGetPhyParam>
 8013d3e:	4603      	mov	r3, r0
 8013d40:	613b      	str	r3, [r7, #16]
        offset = ( uint8_t ) phyParam.Value;
 8013d42:	693b      	ldr	r3, [r7, #16]
 8013d44:	76bb      	strb	r3, [r7, #26]

        // Calculate the channel for the next downlink
        channel = devAddr + ( beaconTime / ( beaconInterval / 1000 ) );
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	4a11      	ldr	r2, [pc, #68]	@ (8013d90 <CalcDownlinkChannelAndFrequency+0xb4>)
 8013d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8013d4e:	099b      	lsrs	r3, r3, #6
 8013d50:	68ba      	ldr	r2, [r7, #8]
 8013d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8013d56:	68fa      	ldr	r2, [r7, #12]
 8013d58:	4413      	add	r3, r2
 8013d5a:	61fb      	str	r3, [r7, #28]
        channel = channel % nbChannels;
 8013d5c:	7efa      	ldrb	r2, [r7, #27]
 8013d5e:	69fb      	ldr	r3, [r7, #28]
 8013d60:	fbb3 f1f2 	udiv	r1, r3, r2
 8013d64:	fb01 f202 	mul.w	r2, r1, r2
 8013d68:	1a9b      	subs	r3, r3, r2
 8013d6a:	61fb      	str	r3, [r7, #28]
        channel += offset;
 8013d6c:	7ebb      	ldrb	r3, [r7, #26]
 8013d6e:	69fa      	ldr	r2, [r7, #28]
 8013d70:	4413      	add	r3, r2
 8013d72:	61fb      	str	r3, [r7, #28]
    }

    // Calculate the frequency for the next downlink. This holds
    // for beacons and ping slots.
    return CalcDownlinkFrequency( channel, isBeacon );
 8013d74:	69fb      	ldr	r3, [r7, #28]
 8013d76:	b2db      	uxtb	r3, r3
 8013d78:	78fa      	ldrb	r2, [r7, #3]
 8013d7a:	4611      	mov	r1, r2
 8013d7c:	4618      	mov	r0, r3
 8013d7e:	f7ff ff89 	bl	8013c94 <CalcDownlinkFrequency>
 8013d82:	4603      	mov	r3, r0
}
 8013d84:	4618      	mov	r0, r3
 8013d86:	3720      	adds	r7, #32
 8013d88:	46bd      	mov	sp, r7
 8013d8a:	bd80      	pop	{r7, pc}
 8013d8c:	20001404 	.word	0x20001404
 8013d90:	10624dd3 	.word	0x10624dd3

08013d94 <CalculateBeaconRxWindowConfig>:
 * \param [in] rxConfig Reception parameters for the beacon window.
 *
 * \param [in] currentSymbolTimeout Current symbol timeout.
 */
static void CalculateBeaconRxWindowConfig( RxConfigParams_t* rxConfig, uint16_t currentSymbolTimeout )
{
 8013d94:	b590      	push	{r4, r7, lr}
 8013d96:	b089      	sub	sp, #36	@ 0x24
 8013d98:	af02      	add	r7, sp, #8
 8013d9a:	6078      	str	r0, [r7, #4]
 8013d9c:	460b      	mov	r3, r1
 8013d9e:	807b      	strh	r3, [r7, #2]
    PhyParam_t phyParam;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint32_t maxRxError = 0;
#endif /* LORAMAC_VERSION */

    rxConfig->WindowTimeout = currentSymbolTimeout;
 8013da0:	887a      	ldrh	r2, [r7, #2]
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	609a      	str	r2, [r3, #8]
    rxConfig->WindowOffset = 0;
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	2200      	movs	r2, #0
 8013daa:	60da      	str	r2, [r3, #12]

    if( ( Ctx.BeaconCtx.Ctrl.BeaconAcquired == 1 ) || ( Ctx.BeaconCtx.Ctrl.AcquisitionPending == 1 ) )
 8013dac:	4b19      	ldr	r3, [pc, #100]	@ (8013e14 <CalculateBeaconRxWindowConfig+0x80>)
 8013dae:	7b1b      	ldrb	r3, [r3, #12]
 8013db0:	f003 0302 	and.w	r3, r3, #2
 8013db4:	b2db      	uxtb	r3, r3
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d106      	bne.n	8013dc8 <CalculateBeaconRxWindowConfig+0x34>
 8013dba:	4b16      	ldr	r3, [pc, #88]	@ (8013e14 <CalculateBeaconRxWindowConfig+0x80>)
 8013dbc:	7b1b      	ldrb	r3, [r3, #12]
 8013dbe:	f003 0310 	and.w	r3, r3, #16
 8013dc2:	b2db      	uxtb	r3, r3
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d020      	beq.n	8013e0a <CalculateBeaconRxWindowConfig+0x76>
    {
        // Apply the symbol timeout only if we have acquired the beacon
        // Otherwise, take the window enlargement into account
        // Read beacon datarate
        getPhy.Attribute = PHY_BEACON_CHANNEL_DR;
 8013dc8:	2332      	movs	r3, #50	@ 0x32
 8013dca:	743b      	strb	r3, [r7, #16]
        phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8013dcc:	4b11      	ldr	r3, [pc, #68]	@ (8013e14 <CalculateBeaconRxWindowConfig+0x80>)
 8013dce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013dd2:	781b      	ldrb	r3, [r3, #0]
 8013dd4:	f107 0210 	add.w	r2, r7, #16
 8013dd8:	4611      	mov	r1, r2
 8013dda:	4618      	mov	r0, r3
 8013ddc:	f003 fc3d 	bl	801765a <RegionGetPhyParam>
 8013de0:	4603      	mov	r3, r0
 8013de2:	60fb      	str	r3, [r7, #12]

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        // Calculate downlink symbols
        RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8013de4:	4b0b      	ldr	r3, [pc, #44]	@ (8013e14 <CalculateBeaconRxWindowConfig+0x80>)
 8013de6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013dea:	7818      	ldrb	r0, [r3, #0]
                                        ( int8_t )phyParam.Value, // datarate
 8013dec:	68fb      	ldr	r3, [r7, #12]
        RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8013dee:	b259      	sxtb	r1, r3
                                        Ctx.LoRaMacClassBParams.LoRaMacParams->MinRxSymbols,
 8013df0:	4b08      	ldr	r3, [pc, #32]	@ (8013e14 <CalculateBeaconRxWindowConfig+0x80>)
 8013df2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
        RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8013df6:	791a      	ldrb	r2, [r3, #4]
                                        Ctx.LoRaMacClassBParams.LoRaMacParams->SystemMaxRxError,
 8013df8:	4b06      	ldr	r3, [pc, #24]	@ (8013e14 <CalculateBeaconRxWindowConfig+0x80>)
 8013dfa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
        RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8013dfe:	681c      	ldr	r4, [r3, #0]
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	9300      	str	r3, [sp, #0]
 8013e04:	4623      	mov	r3, r4
 8013e06:	f003 fcc9 	bl	801779c <RegionComputeRxWindowParameters>
                                        Ctx.LoRaMacClassBParams.LoRaMacParams->MinRxSymbols,
                                        maxRxError,
                                        rxConfig );
    }
#endif /* LORAMAC_VERSION */
}
 8013e0a:	bf00      	nop
 8013e0c:	371c      	adds	r7, #28
 8013e0e:	46bd      	mov	sp, r7
 8013e10:	bd90      	pop	{r4, r7, pc}
 8013e12:	bf00      	nop
 8013e14:	20001404 	.word	0x20001404

08013e18 <RxBeaconSetup>:
 * \param [in] activateDefaultChannel Set to true, if the function shall setup the default channel
 *
 * \param [in] symbolTimeout Symbol timeout
 */
static void RxBeaconSetup( TimerTime_t rxTime, bool activateDefaultChannel, uint16_t symbolTimeout )
{
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	b086      	sub	sp, #24
 8013e1c:	af00      	add	r7, sp, #0
 8013e1e:	6078      	str	r0, [r7, #4]
 8013e20:	460b      	mov	r3, r1
 8013e22:	70fb      	strb	r3, [r7, #3]
 8013e24:	4613      	mov	r3, r2
 8013e26:	803b      	strh	r3, [r7, #0]
    RxBeaconSetup_t rxBeaconSetup;
    uint32_t frequency = 0;
 8013e28:	2300      	movs	r3, #0
 8013e2a:	617b      	str	r3, [r7, #20]

    if( activateDefaultChannel == true )
 8013e2c:	78fb      	ldrb	r3, [r7, #3]
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d005      	beq.n	8013e3e <RxBeaconSetup+0x26>
    {
        // This is the default frequency in case we don't know when the next
        // beacon will be transmitted. We select channel 0 as default.
        frequency = CalcDownlinkFrequency( 0, true );
 8013e32:	2101      	movs	r1, #1
 8013e34:	2000      	movs	r0, #0
 8013e36:	f7ff ff2d 	bl	8013c94 <CalcDownlinkFrequency>
 8013e3a:	6178      	str	r0, [r7, #20]
 8013e3c:	e00a      	b.n	8013e54 <RxBeaconSetup+0x3c>
    }
    else
    {
        // This is the frequency according to the channel plan
        frequency = CalcDownlinkChannelAndFrequency( 0, Ctx.BeaconCtx.BeaconTime.Seconds + ( CLASSB_BEACON_INTERVAL / 1000 ),
 8013e3e:	4b27      	ldr	r3, [pc, #156]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013e40:	691b      	ldr	r3, [r3, #16]
 8013e42:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 8013e46:	2301      	movs	r3, #1
 8013e48:	f44f 32fa 	mov.w	r2, #128000	@ 0x1f400
 8013e4c:	2000      	movs	r0, #0
 8013e4e:	f7ff ff45 	bl	8013cdc <CalcDownlinkChannelAndFrequency>
 8013e52:	6178      	str	r0, [r7, #20]
                                                     CLASSB_BEACON_INTERVAL, true );
    }

    if( ClassBNvm->BeaconCtx.Ctrl.CustomFreq == 1 )
 8013e54:	4b22      	ldr	r3, [pc, #136]	@ (8013ee0 <RxBeaconSetup+0xc8>)
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	7b1b      	ldrb	r3, [r3, #12]
 8013e5a:	f003 0301 	and.w	r3, r3, #1
 8013e5e:	b2db      	uxtb	r3, r3
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d003      	beq.n	8013e6c <RxBeaconSetup+0x54>
    {
        // Set the frequency from the BeaconFreqReq
        frequency = ClassBNvm->BeaconCtx.Frequency;
 8013e64:	4b1e      	ldr	r3, [pc, #120]	@ (8013ee0 <RxBeaconSetup+0xc8>)
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	691b      	ldr	r3, [r3, #16]
 8013e6a:	617b      	str	r3, [r7, #20]
    }

    if( Ctx.BeaconCtx.Ctrl.BeaconChannelSet == 1 )
 8013e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013e6e:	7b1b      	ldrb	r3, [r3, #12]
 8013e70:	f003 0308 	and.w	r3, r3, #8
 8013e74:	b2db      	uxtb	r3, r3
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d00c      	beq.n	8013e94 <RxBeaconSetup+0x7c>
    {
        // Set the frequency which was provided by BeaconTimingAns MAC command
        Ctx.BeaconCtx.Ctrl.BeaconChannelSet = 0;
 8013e7a:	4a18      	ldr	r2, [pc, #96]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013e7c:	7b13      	ldrb	r3, [r2, #12]
 8013e7e:	f023 0308 	bic.w	r3, r3, #8
 8013e82:	7313      	strb	r3, [r2, #12]
        frequency = CalcDownlinkFrequency( Ctx.BeaconCtx.BeaconTimingChannel, true );
 8013e84:	4b15      	ldr	r3, [pc, #84]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013e86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013e8a:	2101      	movs	r1, #1
 8013e8c:	4618      	mov	r0, r3
 8013e8e:	f7ff ff01 	bl	8013c94 <CalcDownlinkFrequency>
 8013e92:	6178      	str	r0, [r7, #20]
    }

    rxBeaconSetup.SymbolTimeout = symbolTimeout;
 8013e94:	883b      	ldrh	r3, [r7, #0]
 8013e96:	813b      	strh	r3, [r7, #8]
    rxBeaconSetup.RxTime = rxTime;
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	60fb      	str	r3, [r7, #12]
    rxBeaconSetup.Frequency = frequency;
 8013e9c:	697b      	ldr	r3, [r7, #20]
 8013e9e:	613b      	str	r3, [r7, #16]

    RegionRxBeaconSetup( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &rxBeaconSetup, &Ctx.LoRaMacClassBParams.McpsIndication->RxDatarate );
 8013ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013ea2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013ea6:	7818      	ldrb	r0, [r3, #0]
 8013ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013eaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8013eae:	1d1a      	adds	r2, r3, #4
 8013eb0:	f107 0308 	add.w	r3, r7, #8
 8013eb4:	4619      	mov	r1, r3
 8013eb6:	f003 fdf4 	bl	8017aa2 <RegionRxBeaconSetup>

    Ctx.LoRaMacClassBParams.MlmeIndication->BeaconInfo.Frequency = frequency;
 8013eba:	4b08      	ldr	r3, [pc, #32]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013ec0:	697a      	ldr	r2, [r7, #20]
 8013ec2:	611a      	str	r2, [r3, #16]
    Ctx.LoRaMacClassBParams.MlmeIndication->BeaconInfo.Datarate = Ctx.LoRaMacClassBParams.McpsIndication->RxDatarate;
 8013ec4:	4b05      	ldr	r3, [pc, #20]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013ec6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8013eca:	4b04      	ldr	r3, [pc, #16]	@ (8013edc <RxBeaconSetup+0xc4>)
 8013ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013ed0:	7912      	ldrb	r2, [r2, #4]
 8013ed2:	751a      	strb	r2, [r3, #20]
}
 8013ed4:	bf00      	nop
 8013ed6:	3718      	adds	r7, #24
 8013ed8:	46bd      	mov	sp, r7
 8013eda:	bd80      	pop	{r7, pc}
 8013edc:	20001404 	.word	0x20001404
 8013ee0:	200014b8 	.word	0x200014b8

08013ee4 <CalcNextSlotTime>:
 * \param [out] timeOffset Time offset of the next slot, based on current time
 *
 * \retval [true: ping slot found, false: no ping slot found]
 */
static bool CalcNextSlotTime( uint16_t slotOffset, uint16_t pingPeriod, uint16_t pingNb, TimerTime_t* timeOffset )
{
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b088      	sub	sp, #32
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	607b      	str	r3, [r7, #4]
 8013eec:	4603      	mov	r3, r0
 8013eee:	81fb      	strh	r3, [r7, #14]
 8013ef0:	460b      	mov	r3, r1
 8013ef2:	81bb      	strh	r3, [r7, #12]
 8013ef4:	4613      	mov	r3, r2
 8013ef6:	817b      	strh	r3, [r7, #10]
    uint8_t currentPingSlot = 0;
 8013ef8:	2300      	movs	r3, #0
 8013efa:	77fb      	strb	r3, [r7, #31]
    TimerTime_t slotTime = 0;
 8013efc:	2300      	movs	r3, #0
 8013efe:	61bb      	str	r3, [r7, #24]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8013f00:	f00b f890 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 8013f04:	6178      	str	r0, [r7, #20]

    // Calculate the point in time of the last beacon even if we missed it
    slotTime = ( ( currentTime - SysTimeToMs( Ctx.BeaconCtx.LastBeaconRx ) ) % CLASSB_BEACON_INTERVAL );
 8013f06:	4b38      	ldr	r3, [pc, #224]	@ (8013fe8 <CalcNextSlotTime+0x104>)
 8013f08:	3318      	adds	r3, #24
 8013f0a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013f0e:	f00a fa61 	bl	801e3d4 <SysTimeToMs>
 8013f12:	4602      	mov	r2, r0
 8013f14:	697b      	ldr	r3, [r7, #20]
 8013f16:	1a9b      	subs	r3, r3, r2
 8013f18:	4a34      	ldr	r2, [pc, #208]	@ (8013fec <CalcNextSlotTime+0x108>)
 8013f1a:	fba2 1203 	umull	r1, r2, r2, r3
 8013f1e:	0b52      	lsrs	r2, r2, #13
 8013f20:	f44f 31fa 	mov.w	r1, #128000	@ 0x1f400
 8013f24:	fb01 f202 	mul.w	r2, r1, r2
 8013f28:	1a9b      	subs	r3, r3, r2
 8013f2a:	61bb      	str	r3, [r7, #24]
    slotTime = currentTime - slotTime;
 8013f2c:	697a      	ldr	r2, [r7, #20]
 8013f2e:	69bb      	ldr	r3, [r7, #24]
 8013f30:	1ad3      	subs	r3, r2, r3
 8013f32:	61bb      	str	r3, [r7, #24]

    // Add the reserved time and the ping offset
    slotTime += CLASSB_BEACON_RESERVED;
 8013f34:	69bb      	ldr	r3, [r7, #24]
 8013f36:	f603 0348 	addw	r3, r3, #2120	@ 0x848
 8013f3a:	61bb      	str	r3, [r7, #24]
    slotTime += slotOffset * CLASSB_PING_SLOT_WINDOW;
 8013f3c:	89fa      	ldrh	r2, [r7, #14]
 8013f3e:	4613      	mov	r3, r2
 8013f40:	011b      	lsls	r3, r3, #4
 8013f42:	1a9b      	subs	r3, r3, r2
 8013f44:	005b      	lsls	r3, r3, #1
 8013f46:	461a      	mov	r2, r3
 8013f48:	69bb      	ldr	r3, [r7, #24]
 8013f4a:	4413      	add	r3, r2
 8013f4c:	61bb      	str	r3, [r7, #24]

    if( slotTime < currentTime )
 8013f4e:	69ba      	ldr	r2, [r7, #24]
 8013f50:	697b      	ldr	r3, [r7, #20]
 8013f52:	429a      	cmp	r2, r3
 8013f54:	d219      	bcs.n	8013f8a <CalcNextSlotTime+0xa6>
    {
        currentPingSlot = ( ( currentTime - slotTime ) /
 8013f56:	697a      	ldr	r2, [r7, #20]
 8013f58:	69bb      	ldr	r3, [r7, #24]
 8013f5a:	1ad1      	subs	r1, r2, r3
                          ( pingPeriod * CLASSB_PING_SLOT_WINDOW ) ) + 1;
 8013f5c:	89ba      	ldrh	r2, [r7, #12]
 8013f5e:	4613      	mov	r3, r2
 8013f60:	011b      	lsls	r3, r3, #4
 8013f62:	1a9b      	subs	r3, r3, r2
 8013f64:	005b      	lsls	r3, r3, #1
        currentPingSlot = ( ( currentTime - slotTime ) /
 8013f66:	fbb1 f3f3 	udiv	r3, r1, r3
                          ( pingPeriod * CLASSB_PING_SLOT_WINDOW ) ) + 1;
 8013f6a:	b2db      	uxtb	r3, r3
        currentPingSlot = ( ( currentTime - slotTime ) /
 8013f6c:	3301      	adds	r3, #1
 8013f6e:	77fb      	strb	r3, [r7, #31]
        slotTime += ( ( TimerTime_t )( currentPingSlot * pingPeriod ) *
 8013f70:	7ffb      	ldrb	r3, [r7, #31]
 8013f72:	89ba      	ldrh	r2, [r7, #12]
 8013f74:	fb02 f303 	mul.w	r3, r2, r3
 8013f78:	461a      	mov	r2, r3
 8013f7a:	4613      	mov	r3, r2
 8013f7c:	011b      	lsls	r3, r3, #4
 8013f7e:	1a9b      	subs	r3, r3, r2
 8013f80:	005b      	lsls	r3, r3, #1
 8013f82:	461a      	mov	r2, r3
 8013f84:	69bb      	ldr	r3, [r7, #24]
 8013f86:	4413      	add	r3, r2
 8013f88:	61bb      	str	r3, [r7, #24]
                    CLASSB_PING_SLOT_WINDOW );
    }

    if( currentPingSlot < pingNb )
 8013f8a:	7ffb      	ldrb	r3, [r7, #31]
 8013f8c:	b29b      	uxth	r3, r3
 8013f8e:	897a      	ldrh	r2, [r7, #10]
 8013f90:	429a      	cmp	r2, r3
 8013f92:	d923      	bls.n	8013fdc <CalcNextSlotTime+0xf8>
    {
        if( slotTime <= ( SysTimeToMs( Ctx.BeaconCtx.NextBeaconRx ) - CLASSB_BEACON_GUARD - CLASSB_PING_SLOT_WINDOW ) )
 8013f94:	4b14      	ldr	r3, [pc, #80]	@ (8013fe8 <CalcNextSlotTime+0x104>)
 8013f96:	3320      	adds	r3, #32
 8013f98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013f9c:	f00a fa1a 	bl	801e3d4 <SysTimeToMs>
 8013fa0:	4603      	mov	r3, r0
 8013fa2:	f6a3 33d6 	subw	r3, r3, #3030	@ 0xbd6
 8013fa6:	69ba      	ldr	r2, [r7, #24]
 8013fa8:	429a      	cmp	r2, r3
 8013faa:	d817      	bhi.n	8013fdc <CalcNextSlotTime+0xf8>
        {
            // Calculate the relative ping slot time
            slotTime -= currentTime;
 8013fac:	69ba      	ldr	r2, [r7, #24]
 8013fae:	697b      	ldr	r3, [r7, #20]
 8013fb0:	1ad3      	subs	r3, r2, r3
 8013fb2:	61bb      	str	r3, [r7, #24]
            slotTime -= Radio.GetWakeupTime( );
 8013fb4:	4b0e      	ldr	r3, [pc, #56]	@ (8013ff0 <CalcNextSlotTime+0x10c>)
 8013fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013fb8:	4798      	blx	r3
 8013fba:	4602      	mov	r2, r0
 8013fbc:	69bb      	ldr	r3, [r7, #24]
 8013fbe:	1a9b      	subs	r3, r3, r2
 8013fc0:	61bb      	str	r3, [r7, #24]
            slotTime = TimerTempCompensation( slotTime, Ctx.BeaconCtx.Temperature );
 8013fc2:	4b09      	ldr	r3, [pc, #36]	@ (8013fe8 <CalcNextSlotTime+0x104>)
 8013fc4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8013fc8:	4619      	mov	r1, r3
 8013fca:	69b8      	ldr	r0, [r7, #24]
 8013fcc:	f7ff fd78 	bl	8013ac0 <TimerTempCompensation>
 8013fd0:	61b8      	str	r0, [r7, #24]
            *timeOffset = slotTime;
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	69ba      	ldr	r2, [r7, #24]
 8013fd6:	601a      	str	r2, [r3, #0]
            return true;
 8013fd8:	2301      	movs	r3, #1
 8013fda:	e000      	b.n	8013fde <CalcNextSlotTime+0xfa>
        }
    }
    return false;
 8013fdc:	2300      	movs	r3, #0
}
 8013fde:	4618      	mov	r0, r3
 8013fe0:	3720      	adds	r7, #32
 8013fe2:	46bd      	mov	sp, r7
 8013fe4:	bd80      	pop	{r7, pc}
 8013fe6:	bf00      	nop
 8013fe8:	20001404 	.word	0x20001404
 8013fec:	10624dd3 	.word	0x10624dd3
 8013ff0:	080207d0 	.word	0x080207d0

08013ff4 <BeaconCrc>:
 * \param [in] length Length of the data
 *
 * \retval CRC
 */
static uint16_t BeaconCrc( uint8_t *buffer, uint16_t length )
{
 8013ff4:	b480      	push	{r7}
 8013ff6:	b085      	sub	sp, #20
 8013ff8:	af00      	add	r7, sp, #0
 8013ffa:	6078      	str	r0, [r7, #4]
 8013ffc:	460b      	mov	r3, r1
 8013ffe:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint16_t crc = 0x0000;
 8014000:	2300      	movs	r3, #0
 8014002:	81fb      	strh	r3, [r7, #14]

    if( buffer == NULL )
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	2b00      	cmp	r3, #0
 8014008:	d101      	bne.n	801400e <BeaconCrc+0x1a>
    {
        return 0;
 801400a:	2300      	movs	r3, #0
 801400c:	e032      	b.n	8014074 <BeaconCrc+0x80>
    }

    for( uint16_t i = 0; i < length; ++i )
 801400e:	2300      	movs	r3, #0
 8014010:	81bb      	strh	r3, [r7, #12]
 8014012:	e02a      	b.n	801406a <BeaconCrc+0x76>
    {
        crc ^= ( uint16_t ) buffer[i] << 8;
 8014014:	89bb      	ldrh	r3, [r7, #12]
 8014016:	687a      	ldr	r2, [r7, #4]
 8014018:	4413      	add	r3, r2
 801401a:	781b      	ldrb	r3, [r3, #0]
 801401c:	b21b      	sxth	r3, r3
 801401e:	021b      	lsls	r3, r3, #8
 8014020:	b21a      	sxth	r2, r3
 8014022:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014026:	4053      	eors	r3, r2
 8014028:	b21b      	sxth	r3, r3
 801402a:	81fb      	strh	r3, [r7, #14]
        for( uint16_t j = 0; j < 8; ++j )
 801402c:	2300      	movs	r3, #0
 801402e:	817b      	strh	r3, [r7, #10]
 8014030:	e015      	b.n	801405e <BeaconCrc+0x6a>
        {
            crc = ( crc & 0x8000 ) ? ( crc << 1 ) ^ polynom : ( crc << 1 );
 8014032:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014036:	2b00      	cmp	r3, #0
 8014038:	da0a      	bge.n	8014050 <BeaconCrc+0x5c>
 801403a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801403e:	005b      	lsls	r3, r3, #1
 8014040:	b21a      	sxth	r2, r3
 8014042:	f241 0321 	movw	r3, #4129	@ 0x1021
 8014046:	b21b      	sxth	r3, r3
 8014048:	4053      	eors	r3, r2
 801404a:	b21b      	sxth	r3, r3
 801404c:	b29b      	uxth	r3, r3
 801404e:	e002      	b.n	8014056 <BeaconCrc+0x62>
 8014050:	89fb      	ldrh	r3, [r7, #14]
 8014052:	005b      	lsls	r3, r3, #1
 8014054:	b29b      	uxth	r3, r3
 8014056:	81fb      	strh	r3, [r7, #14]
        for( uint16_t j = 0; j < 8; ++j )
 8014058:	897b      	ldrh	r3, [r7, #10]
 801405a:	3301      	adds	r3, #1
 801405c:	817b      	strh	r3, [r7, #10]
 801405e:	897b      	ldrh	r3, [r7, #10]
 8014060:	2b07      	cmp	r3, #7
 8014062:	d9e6      	bls.n	8014032 <BeaconCrc+0x3e>
    for( uint16_t i = 0; i < length; ++i )
 8014064:	89bb      	ldrh	r3, [r7, #12]
 8014066:	3301      	adds	r3, #1
 8014068:	81bb      	strh	r3, [r7, #12]
 801406a:	89ba      	ldrh	r2, [r7, #12]
 801406c:	887b      	ldrh	r3, [r7, #2]
 801406e:	429a      	cmp	r2, r3
 8014070:	d3d0      	bcc.n	8014014 <BeaconCrc+0x20>
        }
    }

    return crc;
 8014072:	89fb      	ldrh	r3, [r7, #14]
}
 8014074:	4618      	mov	r0, r3
 8014076:	3714      	adds	r7, #20
 8014078:	46bd      	mov	sp, r7
 801407a:	bc80      	pop	{r7}
 801407c:	4770      	bx	lr

0801407e <GetTemperature>:

static void GetTemperature( LoRaMacClassBCallback_t *callbacks, BeaconContext_t *beaconCtx )
{
 801407e:	b580      	push	{r7, lr}
 8014080:	b082      	sub	sp, #8
 8014082:	af00      	add	r7, sp, #0
 8014084:	6078      	str	r0, [r7, #4]
 8014086:	6039      	str	r1, [r7, #0]
    // Measure temperature, if available
    if( ( callbacks != NULL ) && ( callbacks->GetTemperatureLevel != NULL ) )
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	2b00      	cmp	r3, #0
 801408c:	d00a      	beq.n	80140a4 <GetTemperature+0x26>
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d006      	beq.n	80140a4 <GetTemperature+0x26>
    {
        beaconCtx->Temperature = callbacks->GetTemperatureLevel( );
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	681b      	ldr	r3, [r3, #0]
 801409a:	4798      	blx	r3
 801409c:	4603      	mov	r3, r0
 801409e:	461a      	mov	r2, r3
 80140a0:	683b      	ldr	r3, [r7, #0]
 80140a2:	805a      	strh	r2, [r3, #2]
    }
}
 80140a4:	bf00      	nop
 80140a6:	3708      	adds	r7, #8
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bd80      	pop	{r7, pc}

080140ac <OnClassBMacProcessNotify>:

static void OnClassBMacProcessNotify( void )
{
 80140ac:	b580      	push	{r7, lr}
 80140ae:	af00      	add	r7, sp, #0
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
 80140b0:	4b05      	ldr	r3, [pc, #20]	@ (80140c8 <OnClassBMacProcessNotify+0x1c>)
 80140b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d003      	beq.n	80140c2 <OnClassBMacProcessNotify+0x16>
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
 80140ba:	4b03      	ldr	r3, [pc, #12]	@ (80140c8 <OnClassBMacProcessNotify+0x1c>)
 80140bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80140c0:	4798      	blx	r3
    }
}
 80140c2:	bf00      	nop
 80140c4:	bd80      	pop	{r7, pc}
 80140c6:	bf00      	nop
 80140c8:	20001404 	.word	0x20001404

080140cc <InitClassB>:

static void InitClassB( void )
{
 80140cc:	b580      	push	{r7, lr}
 80140ce:	b084      	sub	sp, #16
 80140d0:	af00      	add	r7, sp, #0
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Init events
    LoRaMacClassBEvents.Value = 0;
 80140d2:	4b1f      	ldr	r3, [pc, #124]	@ (8014150 <InitClassB+0x84>)
 80140d4:	2200      	movs	r2, #0
 80140d6:	601a      	str	r2, [r3, #0]

    // Init variables to default
    memset1( ( uint8_t* ) ClassBNvm, 0, sizeof( LoRaMacClassBNvmData_t ) );
 80140d8:	4b1e      	ldr	r3, [pc, #120]	@ (8014154 <InitClassB+0x88>)
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	2218      	movs	r2, #24
 80140de:	2100      	movs	r1, #0
 80140e0:	4618      	mov	r0, r3
 80140e2:	f007 fa89 	bl	801b5f8 <memset1>
    memset1( ( uint8_t* ) &Ctx.PingSlotCtx, 0, sizeof( PingSlotContext_t ) );
 80140e6:	220c      	movs	r2, #12
 80140e8:	2100      	movs	r1, #0
 80140ea:	481b      	ldr	r0, [pc, #108]	@ (8014158 <InitClassB+0x8c>)
 80140ec:	f007 fa84 	bl	801b5f8 <memset1>
    memset1( ( uint8_t* ) &Ctx.BeaconCtx, 0, sizeof( BeaconContext_t ) );
 80140f0:	2234      	movs	r2, #52	@ 0x34
 80140f2:	2100      	movs	r1, #0
 80140f4:	4819      	ldr	r0, [pc, #100]	@ (801415c <InitClassB+0x90>)
 80140f6:	f007 fa7f 	bl	801b5f8 <memset1>

    // Setup default temperature
    Ctx.BeaconCtx.Temperature = 25.0;
 80140fa:	4b17      	ldr	r3, [pc, #92]	@ (8014158 <InitClassB+0x8c>)
 80140fc:	2219      	movs	r2, #25
 80140fe:	81da      	strh	r2, [r3, #14]
    GetTemperature( &Ctx.LoRaMacClassBCallbacks, &Ctx.BeaconCtx );
 8014100:	4916      	ldr	r1, [pc, #88]	@ (801415c <InitClassB+0x90>)
 8014102:	4817      	ldr	r0, [pc, #92]	@ (8014160 <InitClassB+0x94>)
 8014104:	f7ff ffbb 	bl	801407e <GetTemperature>

    // Setup default ping slot datarate
    getPhy.Attribute = PHY_PING_SLOT_CHANNEL_DR;
 8014108:	2336      	movs	r3, #54	@ 0x36
 801410a:	723b      	strb	r3, [r7, #8]
    phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 801410c:	4b12      	ldr	r3, [pc, #72]	@ (8014158 <InitClassB+0x8c>)
 801410e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014112:	781b      	ldrb	r3, [r3, #0]
 8014114:	f107 0208 	add.w	r2, r7, #8
 8014118:	4611      	mov	r1, r2
 801411a:	4618      	mov	r0, r3
 801411c:	f003 fa9d 	bl	801765a <RegionGetPhyParam>
 8014120:	4603      	mov	r3, r0
 8014122:	607b      	str	r3, [r7, #4]
    ClassBNvm->PingSlotCtx.Datarate = ( int8_t )( phyParam.Value );
 8014124:	687a      	ldr	r2, [r7, #4]
 8014126:	4b0b      	ldr	r3, [pc, #44]	@ (8014154 <InitClassB+0x88>)
 8014128:	681b      	ldr	r3, [r3, #0]
 801412a:	b252      	sxtb	r2, r2
 801412c:	721a      	strb	r2, [r3, #8]
    // Setup default FPending bit
    ClassBNvm->PingSlotCtx.FPendingSet = 0;
#endif /* LORAMAC_VERSION */

    // Setup default states
    Ctx.BeaconState = BEACON_STATE_ACQUISITION;
 801412e:	4b0a      	ldr	r3, [pc, #40]	@ (8014158 <InitClassB+0x8c>)
 8014130:	2200      	movs	r2, #0
 8014132:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    Ctx.PingSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 8014136:	4b08      	ldr	r3, [pc, #32]	@ (8014158 <InitClassB+0x8c>)
 8014138:	2200      	movs	r2, #0
 801413a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    Ctx.MulticastSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 801413e:	4b06      	ldr	r3, [pc, #24]	@ (8014158 <InitClassB+0x8c>)
 8014140:	2200      	movs	r2, #0
 8014142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
}
 8014146:	bf00      	nop
 8014148:	3710      	adds	r7, #16
 801414a:	46bd      	mov	sp, r7
 801414c:	bd80      	pop	{r7, pc}
 801414e:	bf00      	nop
 8014150:	20001400 	.word	0x20001400
 8014154:	200014b8 	.word	0x200014b8
 8014158:	20001404 	.word	0x20001404
 801415c:	20001410 	.word	0x20001410
 8014160:	20001490 	.word	0x20001490

08014164 <InitClassBDefaults>:

static void InitClassBDefaults( void )
{
 8014164:	b580      	push	{r7, lr}
 8014166:	b086      	sub	sp, #24
 8014168:	af00      	add	r7, sp, #0
    // This function shall reset the Class B settings to default,
    // but should keep important configurations
    LoRaMacClassBBeaconNvmData_t beaconCtx = ClassBNvm->BeaconCtx;
 801416a:	4b1b      	ldr	r3, [pc, #108]	@ (80141d8 <InitClassBDefaults+0x74>)
 801416c:	681a      	ldr	r2, [r3, #0]
 801416e:	f107 0310 	add.w	r3, r7, #16
 8014172:	320c      	adds	r2, #12
 8014174:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014178:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacClassBPingSlotNvmData_t pingSlotCtx = ClassBNvm->PingSlotCtx;
 801417c:	4b16      	ldr	r3, [pc, #88]	@ (80141d8 <InitClassBDefaults+0x74>)
 801417e:	681a      	ldr	r2, [r3, #0]
 8014180:	1d3b      	adds	r3, r7, #4
 8014182:	ca07      	ldmia	r2, {r0, r1, r2}
 8014184:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    InitClassB( );
 8014188:	f7ff ffa0 	bl	80140cc <InitClassB>

    // Parameters from BeaconFreqReq
    ClassBNvm->BeaconCtx.Frequency = beaconCtx.Frequency;
 801418c:	4b12      	ldr	r3, [pc, #72]	@ (80141d8 <InitClassBDefaults+0x74>)
 801418e:	681b      	ldr	r3, [r3, #0]
 8014190:	697a      	ldr	r2, [r7, #20]
 8014192:	611a      	str	r2, [r3, #16]
    ClassBNvm->BeaconCtx.Ctrl.CustomFreq = beaconCtx.Ctrl.CustomFreq;
 8014194:	4b10      	ldr	r3, [pc, #64]	@ (80141d8 <InitClassBDefaults+0x74>)
 8014196:	681a      	ldr	r2, [r3, #0]
 8014198:	7c3b      	ldrb	r3, [r7, #16]
 801419a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801419e:	b2d9      	uxtb	r1, r3
 80141a0:	7b13      	ldrb	r3, [r2, #12]
 80141a2:	f361 0300 	bfi	r3, r1, #0, #1
 80141a6:	7313      	strb	r3, [r2, #12]

    // Parameters from PingSlotChannelReq
    ClassBNvm->PingSlotCtx.Ctrl.CustomFreq = pingSlotCtx.Ctrl.CustomFreq;
 80141a8:	4b0b      	ldr	r3, [pc, #44]	@ (80141d8 <InitClassBDefaults+0x74>)
 80141aa:	681a      	ldr	r2, [r3, #0]
 80141ac:	793b      	ldrb	r3, [r7, #4]
 80141ae:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80141b2:	b2d9      	uxtb	r1, r3
 80141b4:	7813      	ldrb	r3, [r2, #0]
 80141b6:	f361 0341 	bfi	r3, r1, #1, #1
 80141ba:	7013      	strb	r3, [r2, #0]
    ClassBNvm->PingSlotCtx.Frequency = pingSlotCtx.Frequency;
 80141bc:	4b06      	ldr	r3, [pc, #24]	@ (80141d8 <InitClassBDefaults+0x74>)
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	68ba      	ldr	r2, [r7, #8]
 80141c2:	605a      	str	r2, [r3, #4]
    ClassBNvm->PingSlotCtx.Datarate = pingSlotCtx.Datarate;
 80141c4:	4b04      	ldr	r3, [pc, #16]	@ (80141d8 <InitClassBDefaults+0x74>)
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80141cc:	721a      	strb	r2, [r3, #8]
}
 80141ce:	bf00      	nop
 80141d0:	3718      	adds	r7, #24
 80141d2:	46bd      	mov	sp, r7
 80141d4:	bd80      	pop	{r7, pc}
 80141d6:	bf00      	nop
 80141d8:	200014b8 	.word	0x200014b8

080141dc <EnlargeWindowTimeout>:

static void EnlargeWindowTimeout( void )
{
 80141dc:	b480      	push	{r7}
 80141de:	af00      	add	r7, sp, #0
    // Update beacon movement
    Ctx.BeaconCtx.BeaconWindowMovement *= CLASSB_WINDOW_MOVE_EXPANSION_FACTOR;
 80141e0:	4b15      	ldr	r3, [pc, #84]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 80141e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80141e4:	005b      	lsls	r3, r3, #1
 80141e6:	4a14      	ldr	r2, [pc, #80]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 80141e8:	6313      	str	r3, [r2, #48]	@ 0x30
    if( Ctx.BeaconCtx.BeaconWindowMovement > CLASSB_WINDOW_MOVE_EXPANSION_MAX )
 80141ea:	4b13      	ldr	r3, [pc, #76]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 80141ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80141ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80141f2:	d903      	bls.n	80141fc <EnlargeWindowTimeout+0x20>
    {
        Ctx.BeaconCtx.BeaconWindowMovement = CLASSB_WINDOW_MOVE_EXPANSION_MAX;
 80141f4:	4b10      	ldr	r3, [pc, #64]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 80141f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80141fa:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    // Update symbol timeout
    Ctx.BeaconCtx.SymbolTimeout *= CLASSB_BEACON_SYMBOL_TO_EXPANSION_FACTOR;
 80141fc:	4b0e      	ldr	r3, [pc, #56]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 80141fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014200:	005b      	lsls	r3, r3, #1
 8014202:	b29a      	uxth	r2, r3
 8014204:	4b0c      	ldr	r3, [pc, #48]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 8014206:	859a      	strh	r2, [r3, #44]	@ 0x2c
    if( Ctx.BeaconCtx.SymbolTimeout > CLASSB_BEACON_SYMBOL_TO_EXPANSION_MAX )
 8014208:	4b0b      	ldr	r3, [pc, #44]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 801420a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801420c:	2bff      	cmp	r3, #255	@ 0xff
 801420e:	d902      	bls.n	8014216 <EnlargeWindowTimeout+0x3a>
    {
        Ctx.BeaconCtx.SymbolTimeout = CLASSB_BEACON_SYMBOL_TO_EXPANSION_MAX;
 8014210:	4b09      	ldr	r3, [pc, #36]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 8014212:	22ff      	movs	r2, #255	@ 0xff
 8014214:	859a      	strh	r2, [r3, #44]	@ 0x2c
    }
    Ctx.PingSlotCtx.SymbolTimeout *= CLASSB_BEACON_SYMBOL_TO_EXPANSION_FACTOR;
 8014216:	4b08      	ldr	r3, [pc, #32]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 8014218:	88db      	ldrh	r3, [r3, #6]
 801421a:	005b      	lsls	r3, r3, #1
 801421c:	b29a      	uxth	r2, r3
 801421e:	4b06      	ldr	r3, [pc, #24]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 8014220:	80da      	strh	r2, [r3, #6]
    if( Ctx.PingSlotCtx.SymbolTimeout > CLASSB_PING_SLOT_SYMBOL_TO_EXPANSION_MAX )
 8014222:	4b05      	ldr	r3, [pc, #20]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 8014224:	88db      	ldrh	r3, [r3, #6]
 8014226:	2b1e      	cmp	r3, #30
 8014228:	d902      	bls.n	8014230 <EnlargeWindowTimeout+0x54>
    {
        Ctx.PingSlotCtx.SymbolTimeout = CLASSB_PING_SLOT_SYMBOL_TO_EXPANSION_MAX;
 801422a:	4b03      	ldr	r3, [pc, #12]	@ (8014238 <EnlargeWindowTimeout+0x5c>)
 801422c:	221e      	movs	r2, #30
 801422e:	80da      	strh	r2, [r3, #6]
    }
}
 8014230:	bf00      	nop
 8014232:	46bd      	mov	sp, r7
 8014234:	bc80      	pop	{r7}
 8014236:	4770      	bx	lr
 8014238:	20001404 	.word	0x20001404

0801423c <ResetWindowTimeout>:

static void ResetWindowTimeout( void )
{
 801423c:	b480      	push	{r7}
 801423e:	af00      	add	r7, sp, #0
    Ctx.BeaconCtx.SymbolTimeout = CLASSB_BEACON_SYMBOL_TO_DEFAULT;
 8014240:	4b06      	ldr	r3, [pc, #24]	@ (801425c <ResetWindowTimeout+0x20>)
 8014242:	2208      	movs	r2, #8
 8014244:	859a      	strh	r2, [r3, #44]	@ 0x2c
    Ctx.PingSlotCtx.SymbolTimeout = CLASSB_BEACON_SYMBOL_TO_DEFAULT;
 8014246:	4b05      	ldr	r3, [pc, #20]	@ (801425c <ResetWindowTimeout+0x20>)
 8014248:	2208      	movs	r2, #8
 801424a:	80da      	strh	r2, [r3, #6]
    Ctx.BeaconCtx.BeaconWindowMovement  = CLASSB_WINDOW_MOVE_DEFAULT;
 801424c:	4b03      	ldr	r3, [pc, #12]	@ (801425c <ResetWindowTimeout+0x20>)
 801424e:	2202      	movs	r2, #2
 8014250:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8014252:	bf00      	nop
 8014254:	46bd      	mov	sp, r7
 8014256:	bc80      	pop	{r7}
 8014258:	4770      	bx	lr
 801425a:	bf00      	nop
 801425c:	20001404 	.word	0x20001404

08014260 <CalcDelayForNextBeacon>:

static TimerTime_t CalcDelayForNextBeacon( TimerTime_t currentTime, TimerTime_t lastBeaconRx )
{
 8014260:	b480      	push	{r7}
 8014262:	b085      	sub	sp, #20
 8014264:	af00      	add	r7, sp, #0
 8014266:	6078      	str	r0, [r7, #4]
 8014268:	6039      	str	r1, [r7, #0]
    TimerTime_t nextBeaconRxTime = 0;
 801426a:	2300      	movs	r3, #0
 801426c:	60fb      	str	r3, [r7, #12]

    // Calculate the point in time of the next beacon
    nextBeaconRxTime = ( ( currentTime - lastBeaconRx ) % CLASSB_BEACON_INTERVAL );
 801426e:	687a      	ldr	r2, [r7, #4]
 8014270:	683b      	ldr	r3, [r7, #0]
 8014272:	1ad3      	subs	r3, r2, r3
 8014274:	4a08      	ldr	r2, [pc, #32]	@ (8014298 <CalcDelayForNextBeacon+0x38>)
 8014276:	fba2 1203 	umull	r1, r2, r2, r3
 801427a:	0b52      	lsrs	r2, r2, #13
 801427c:	f44f 31fa 	mov.w	r1, #128000	@ 0x1f400
 8014280:	fb01 f202 	mul.w	r2, r1, r2
 8014284:	1a9b      	subs	r3, r3, r2
 8014286:	60fb      	str	r3, [r7, #12]
    return ( CLASSB_BEACON_INTERVAL - nextBeaconRxTime );
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	f5c3 33fa 	rsb	r3, r3, #128000	@ 0x1f400
}
 801428e:	4618      	mov	r0, r3
 8014290:	3714      	adds	r7, #20
 8014292:	46bd      	mov	sp, r7
 8014294:	bc80      	pop	{r7}
 8014296:	4770      	bx	lr
 8014298:	10624dd3 	.word	0x10624dd3

0801429c <IndicateBeaconStatus>:

static void IndicateBeaconStatus( LoRaMacEventInfoStatus_t status )
{
 801429c:	b480      	push	{r7}
 801429e:	b083      	sub	sp, #12
 80142a0:	af00      	add	r7, sp, #0
 80142a2:	4603      	mov	r3, r0
 80142a4:	71fb      	strb	r3, [r7, #7]
    if( Ctx.BeaconCtx.Ctrl.ResumeBeaconing == 0 )
 80142a6:	4b14      	ldr	r3, [pc, #80]	@ (80142f8 <IndicateBeaconStatus+0x5c>)
 80142a8:	7b1b      	ldrb	r3, [r3, #12]
 80142aa:	f003 0320 	and.w	r3, r3, #32
 80142ae:	b2db      	uxtb	r3, r3
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d117      	bne.n	80142e4 <IndicateBeaconStatus+0x48>
    {
        Ctx.LoRaMacClassBParams.MlmeIndication->MlmeIndication = MLME_BEACON;
 80142b4:	4b10      	ldr	r3, [pc, #64]	@ (80142f8 <IndicateBeaconStatus+0x5c>)
 80142b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80142ba:	220b      	movs	r2, #11
 80142bc:	701a      	strb	r2, [r3, #0]
        Ctx.LoRaMacClassBParams.MlmeIndication->Status = status;
 80142be:	4b0e      	ldr	r3, [pc, #56]	@ (80142f8 <IndicateBeaconStatus+0x5c>)
 80142c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80142c4:	79fa      	ldrb	r2, [r7, #7]
 80142c6:	705a      	strb	r2, [r3, #1]
        Ctx.LoRaMacClassBParams.LoRaMacFlags->Bits.MlmeInd = 1;
 80142c8:	4b0b      	ldr	r3, [pc, #44]	@ (80142f8 <IndicateBeaconStatus+0x5c>)
 80142ca:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80142ce:	7813      	ldrb	r3, [r2, #0]
 80142d0:	f043 0308 	orr.w	r3, r3, #8
 80142d4:	7013      	strb	r3, [r2, #0]

        Ctx.LoRaMacClassBParams.LoRaMacFlags->Bits.MacDone = 1;
 80142d6:	4b08      	ldr	r3, [pc, #32]	@ (80142f8 <IndicateBeaconStatus+0x5c>)
 80142d8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80142dc:	7813      	ldrb	r3, [r2, #0]
 80142de:	f043 0310 	orr.w	r3, r3, #16
 80142e2:	7013      	strb	r3, [r2, #0]
    }
    Ctx.BeaconCtx.Ctrl.ResumeBeaconing = 0;
 80142e4:	4a04      	ldr	r2, [pc, #16]	@ (80142f8 <IndicateBeaconStatus+0x5c>)
 80142e6:	7b13      	ldrb	r3, [r2, #12]
 80142e8:	f023 0320 	bic.w	r3, r3, #32
 80142ec:	7313      	strb	r3, [r2, #12]
}
 80142ee:	bf00      	nop
 80142f0:	370c      	adds	r7, #12
 80142f2:	46bd      	mov	sp, r7
 80142f4:	bc80      	pop	{r7}
 80142f6:	4770      	bx	lr
 80142f8:	20001404 	.word	0x20001404

080142fc <ApplyGuardTime>:

static TimerTime_t ApplyGuardTime( TimerTime_t beaconEventTime )
{
 80142fc:	b480      	push	{r7}
 80142fe:	b085      	sub	sp, #20
 8014300:	af00      	add	r7, sp, #0
 8014302:	6078      	str	r0, [r7, #4]
    TimerTime_t timeGuard = beaconEventTime;
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	60fb      	str	r3, [r7, #12]

    if( timeGuard > CLASSB_BEACON_GUARD )
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 801430e:	4293      	cmp	r3, r2
 8014310:	d903      	bls.n	801431a <ApplyGuardTime+0x1e>
    {
        timeGuard -= CLASSB_BEACON_GUARD;
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	f6a3 33b8 	subw	r3, r3, #3000	@ 0xbb8
 8014318:	60fb      	str	r3, [r7, #12]
    }
    return timeGuard;
 801431a:	68fb      	ldr	r3, [r7, #12]
}
 801431c:	4618      	mov	r0, r3
 801431e:	3714      	adds	r7, #20
 8014320:	46bd      	mov	sp, r7
 8014322:	bc80      	pop	{r7}
 8014324:	4770      	bx	lr
	...

08014328 <UpdateBeaconState>:

static TimerTime_t UpdateBeaconState( LoRaMacEventInfoStatus_t status,
                                      TimerTime_t windowMovement, TimerTime_t currentTime )

{
 8014328:	b590      	push	{r4, r7, lr}
 801432a:	b089      	sub	sp, #36	@ 0x24
 801432c:	af00      	add	r7, sp, #0
 801432e:	4603      	mov	r3, r0
 8014330:	6139      	str	r1, [r7, #16]
 8014332:	60fa      	str	r2, [r7, #12]
 8014334:	75fb      	strb	r3, [r7, #23]
    TimerTime_t beaconEventTime = 0;
 8014336:	2300      	movs	r3, #0
 8014338:	61fb      	str	r3, [r7, #28]

    // Calculate the next beacon RX time
    beaconEventTime = CalcDelayForNextBeacon( currentTime, SysTimeToMs( Ctx.BeaconCtx.LastBeaconRx ) );
 801433a:	4b1f      	ldr	r3, [pc, #124]	@ (80143b8 <UpdateBeaconState+0x90>)
 801433c:	3318      	adds	r3, #24
 801433e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014342:	f00a f847 	bl	801e3d4 <SysTimeToMs>
 8014346:	4603      	mov	r3, r0
 8014348:	4619      	mov	r1, r3
 801434a:	68f8      	ldr	r0, [r7, #12]
 801434c:	f7ff ff88 	bl	8014260 <CalcDelayForNextBeacon>
 8014350:	61f8      	str	r0, [r7, #28]
    Ctx.BeaconCtx.NextBeaconRx = SysTimeFromMs( currentTime + beaconEventTime );
 8014352:	68fa      	ldr	r2, [r7, #12]
 8014354:	69fb      	ldr	r3, [r7, #28]
 8014356:	441a      	add	r2, r3
 8014358:	4c17      	ldr	r4, [pc, #92]	@ (80143b8 <UpdateBeaconState+0x90>)
 801435a:	463b      	mov	r3, r7
 801435c:	4611      	mov	r1, r2
 801435e:	4618      	mov	r0, r3
 8014360:	f00a f860 	bl	801e424 <SysTimeFromMs>
 8014364:	f104 0320 	add.w	r3, r4, #32
 8014368:	463a      	mov	r2, r7
 801436a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801436e:	e883 0003 	stmia.w	r3, {r0, r1}

    // Take temperature compensation into account
    beaconEventTime = TimerTempCompensation( beaconEventTime, Ctx.BeaconCtx.Temperature );
 8014372:	4b11      	ldr	r3, [pc, #68]	@ (80143b8 <UpdateBeaconState+0x90>)
 8014374:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8014378:	4619      	mov	r1, r3
 801437a:	69f8      	ldr	r0, [r7, #28]
 801437c:	f7ff fba0 	bl	8013ac0 <TimerTempCompensation>
 8014380:	61f8      	str	r0, [r7, #28]

    // Move the window
    if( beaconEventTime > windowMovement )
 8014382:	69fa      	ldr	r2, [r7, #28]
 8014384:	693b      	ldr	r3, [r7, #16]
 8014386:	429a      	cmp	r2, r3
 8014388:	d903      	bls.n	8014392 <UpdateBeaconState+0x6a>
    {
        beaconEventTime -= windowMovement;
 801438a:	69fa      	ldr	r2, [r7, #28]
 801438c:	693b      	ldr	r3, [r7, #16]
 801438e:	1ad3      	subs	r3, r2, r3
 8014390:	61fb      	str	r3, [r7, #28]
    }
    Ctx.BeaconCtx.NextBeaconRxAdjusted = currentTime + beaconEventTime;
 8014392:	68fa      	ldr	r2, [r7, #12]
 8014394:	69fb      	ldr	r3, [r7, #28]
 8014396:	4413      	add	r3, r2
 8014398:	4a07      	ldr	r2, [pc, #28]	@ (80143b8 <UpdateBeaconState+0x90>)
 801439a:	6293      	str	r3, [r2, #40]	@ 0x28

    // Start the RX slot state machine for ping and multicast slots
    LoRaMacClassBStartRxSlots( );
 801439c:	f001 fa04 	bl	80157a8 <LoRaMacClassBStartRxSlots>

    // Setup an MLME_BEACON indication to inform the upper layer
    IndicateBeaconStatus( status );
 80143a0:	7dfb      	ldrb	r3, [r7, #23]
 80143a2:	4618      	mov	r0, r3
 80143a4:	f7ff ff7a 	bl	801429c <IndicateBeaconStatus>

    // Apply guard time
    return ApplyGuardTime( beaconEventTime );
 80143a8:	69f8      	ldr	r0, [r7, #28]
 80143aa:	f7ff ffa7 	bl	80142fc <ApplyGuardTime>
 80143ae:	4603      	mov	r3, r0
}
 80143b0:	4618      	mov	r0, r3
 80143b2:	3724      	adds	r7, #36	@ 0x24
 80143b4:	46bd      	mov	sp, r7
 80143b6:	bd90      	pop	{r4, r7, pc}
 80143b8:	20001404 	.word	0x20001404

080143bc <CalcPingNb>:

static uint8_t CalcPingNb( uint16_t periodicity )
{
 80143bc:	b480      	push	{r7}
 80143be:	b083      	sub	sp, #12
 80143c0:	af00      	add	r7, sp, #0
 80143c2:	4603      	mov	r3, r0
 80143c4:	80fb      	strh	r3, [r7, #6]
    return 128 / ( 1 << periodicity );
 80143c6:	88fb      	ldrh	r3, [r7, #6]
 80143c8:	2280      	movs	r2, #128	@ 0x80
 80143ca:	fa42 f303 	asr.w	r3, r2, r3
 80143ce:	b2db      	uxtb	r3, r3
}
 80143d0:	4618      	mov	r0, r3
 80143d2:	370c      	adds	r7, #12
 80143d4:	46bd      	mov	sp, r7
 80143d6:	bc80      	pop	{r7}
 80143d8:	4770      	bx	lr

080143da <CalcPingPeriod>:

static uint16_t CalcPingPeriod( uint8_t pingNb )
{
 80143da:	b480      	push	{r7}
 80143dc:	b083      	sub	sp, #12
 80143de:	af00      	add	r7, sp, #0
 80143e0:	4603      	mov	r3, r0
 80143e2:	71fb      	strb	r3, [r7, #7]
    return CLASSB_BEACON_WINDOW_SLOTS / pingNb;
 80143e4:	79fb      	ldrb	r3, [r7, #7]
 80143e6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80143ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80143ee:	b29b      	uxth	r3, r3
}
 80143f0:	4618      	mov	r0, r3
 80143f2:	370c      	adds	r7, #12
 80143f4:	46bd      	mov	sp, r7
 80143f6:	bc80      	pop	{r7}
 80143f8:	4770      	bx	lr
	...

080143fc <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 80143fc:	b5b0      	push	{r4, r5, r7, lr}
 80143fe:	b086      	sub	sp, #24
 8014400:	af02      	add	r7, sp, #8
 8014402:	60f8      	str	r0, [r7, #12]
 8014404:	60b9      	str	r1, [r7, #8]
 8014406:	607a      	str	r2, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    // Assign non-volatile context
    if( nvm == NULL )
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d032      	beq.n	8014474 <LoRaMacClassBInit+0x78>
    {
        return;
    }
    ClassBNvm = nvm;
 801440e:	4a1b      	ldr	r2, [pc, #108]	@ (801447c <LoRaMacClassBInit+0x80>)
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	6013      	str	r3, [r2, #0]

    // Store callbacks
    Ctx.LoRaMacClassBCallbacks = *callbacks;
 8014414:	4b1a      	ldr	r3, [pc, #104]	@ (8014480 <LoRaMacClassBInit+0x84>)
 8014416:	68ba      	ldr	r2, [r7, #8]
 8014418:	338c      	adds	r3, #140	@ 0x8c
 801441a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801441e:	e883 0003 	stmia.w	r3, {r0, r1}

    // Store parameter pointers
    Ctx.LoRaMacClassBParams = *classBParams;
 8014422:	4b17      	ldr	r3, [pc, #92]	@ (8014480 <LoRaMacClassBInit+0x84>)
 8014424:	68fa      	ldr	r2, [r7, #12]
 8014426:	f103 0494 	add.w	r4, r3, #148	@ 0x94
 801442a:	4615      	mov	r5, r2
 801442c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801442e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014430:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8014434:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Initialize timers
    TimerInit( &Ctx.BeaconTimer, LoRaMacClassBBeaconTimerEvent );
 8014438:	2300      	movs	r3, #0
 801443a:	9300      	str	r3, [sp, #0]
 801443c:	4b11      	ldr	r3, [pc, #68]	@ (8014484 <LoRaMacClassBInit+0x88>)
 801443e:	2200      	movs	r2, #0
 8014440:	f04f 31ff 	mov.w	r1, #4294967295
 8014444:	4810      	ldr	r0, [pc, #64]	@ (8014488 <LoRaMacClassBInit+0x8c>)
 8014446:	f00a fc2f 	bl	801eca8 <UTIL_TIMER_Create>
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
 801444a:	2300      	movs	r3, #0
 801444c:	9300      	str	r3, [sp, #0]
 801444e:	4b0f      	ldr	r3, [pc, #60]	@ (801448c <LoRaMacClassBInit+0x90>)
 8014450:	2200      	movs	r2, #0
 8014452:	f04f 31ff 	mov.w	r1, #4294967295
 8014456:	480e      	ldr	r0, [pc, #56]	@ (8014490 <LoRaMacClassBInit+0x94>)
 8014458:	f00a fc26 	bl	801eca8 <UTIL_TIMER_Create>
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );
 801445c:	2300      	movs	r3, #0
 801445e:	9300      	str	r3, [sp, #0]
 8014460:	4b0c      	ldr	r3, [pc, #48]	@ (8014494 <LoRaMacClassBInit+0x98>)
 8014462:	2200      	movs	r2, #0
 8014464:	f04f 31ff 	mov.w	r1, #4294967295
 8014468:	480b      	ldr	r0, [pc, #44]	@ (8014498 <LoRaMacClassBInit+0x9c>)
 801446a:	f00a fc1d 	bl	801eca8 <UTIL_TIMER_Create>

    InitClassB( );
 801446e:	f7ff fe2d 	bl	80140cc <InitClassB>
 8014472:	e000      	b.n	8014476 <LoRaMacClassBInit+0x7a>
        return;
 8014474:	bf00      	nop
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014476:	3710      	adds	r7, #16
 8014478:	46bd      	mov	sp, r7
 801447a:	bdb0      	pop	{r4, r5, r7, pc}
 801447c:	200014b8 	.word	0x200014b8
 8014480:	20001404 	.word	0x20001404
 8014484:	08014575 	.word	0x08014575
 8014488:	20001448 	.word	0x20001448
 801448c:	08014999 	.word	0x08014999
 8014490:	20001460 	.word	0x20001460
 8014494:	08014b9d 	.word	0x08014b9d
 8014498:	20001478 	.word	0x20001478

0801449c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801449c:	b580      	push	{r7, lr}
 801449e:	b082      	sub	sp, #8
 80144a0:	af00      	add	r7, sp, #0
 80144a2:	4603      	mov	r3, r0
 80144a4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( beaconState == BEACON_STATE_ACQUISITION )
 80144a6:	79fb      	ldrb	r3, [r7, #7]
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d118      	bne.n	80144de <LoRaMacClassBSetBeaconState+0x42>
    {
        // If the MAC has received a time reference for the beacon,
        // apply the state BEACON_STATE_ACQUISITION_BY_TIME.
        if( ( Ctx.BeaconCtx.Ctrl.BeaconDelaySet == 1 ) &&
 80144ac:	4b15      	ldr	r3, [pc, #84]	@ (8014504 <LoRaMacClassBSetBeaconState+0x68>)
 80144ae:	7b1b      	ldrb	r3, [r3, #12]
 80144b0:	f003 0304 	and.w	r3, r3, #4
 80144b4:	b2db      	uxtb	r3, r3
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d00c      	beq.n	80144d4 <LoRaMacClassBSetBeaconState+0x38>
            ( LoRaMacClassBIsAcquisitionPending( ) == false ) )
 80144ba:	f000 fe75 	bl	80151a8 <LoRaMacClassBIsAcquisitionPending>
 80144be:	4603      	mov	r3, r0
 80144c0:	f083 0301 	eor.w	r3, r3, #1
 80144c4:	b2db      	uxtb	r3, r3
        if( ( Ctx.BeaconCtx.Ctrl.BeaconDelaySet == 1 ) &&
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d004      	beq.n	80144d4 <LoRaMacClassBSetBeaconState+0x38>
        {
            Ctx.BeaconState = BEACON_STATE_ACQUISITION_BY_TIME;
 80144ca:	4b0e      	ldr	r3, [pc, #56]	@ (8014504 <LoRaMacClassBSetBeaconState+0x68>)
 80144cc:	2201      	movs	r2, #1
 80144ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144d2:	e012      	b.n	80144fa <LoRaMacClassBSetBeaconState+0x5e>
           Ctx.BeaconState = beaconState;
 80144d4:	4a0b      	ldr	r2, [pc, #44]	@ (8014504 <LoRaMacClassBSetBeaconState+0x68>)
 80144d6:	79fb      	ldrb	r3, [r7, #7]
 80144d8:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
}
 80144dc:	e00d      	b.n	80144fa <LoRaMacClassBSetBeaconState+0x5e>
        if( ( Ctx.BeaconState != BEACON_STATE_ACQUISITION ) &&
 80144de:	4b09      	ldr	r3, [pc, #36]	@ (8014504 <LoRaMacClassBSetBeaconState+0x68>)
 80144e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	d008      	beq.n	80144fa <LoRaMacClassBSetBeaconState+0x5e>
            ( Ctx.BeaconState != BEACON_STATE_ACQUISITION_BY_TIME ) )
 80144e8:	4b06      	ldr	r3, [pc, #24]	@ (8014504 <LoRaMacClassBSetBeaconState+0x68>)
 80144ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
        if( ( Ctx.BeaconState != BEACON_STATE_ACQUISITION ) &&
 80144ee:	2b01      	cmp	r3, #1
 80144f0:	d003      	beq.n	80144fa <LoRaMacClassBSetBeaconState+0x5e>
            Ctx.BeaconState = beaconState;
 80144f2:	4a04      	ldr	r2, [pc, #16]	@ (8014504 <LoRaMacClassBSetBeaconState+0x68>)
 80144f4:	79fb      	ldrb	r3, [r7, #7]
 80144f6:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
}
 80144fa:	bf00      	nop
 80144fc:	3708      	adds	r7, #8
 80144fe:	46bd      	mov	sp, r7
 8014500:	bd80      	pop	{r7, pc}
 8014502:	bf00      	nop
 8014504:	20001404 	.word	0x20001404

08014508 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8014508:	b480      	push	{r7}
 801450a:	b083      	sub	sp, #12
 801450c:	af00      	add	r7, sp, #0
 801450e:	4603      	mov	r3, r0
 8014510:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
 8014512:	4a04      	ldr	r2, [pc, #16]	@ (8014524 <LoRaMacClassBSetPingSlotState+0x1c>)
 8014514:	79fb      	ldrb	r3, [r7, #7]
 8014516:	f882 3041 	strb.w	r3, [r2, #65]	@ 0x41
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801451a:	bf00      	nop
 801451c:	370c      	adds	r7, #12
 801451e:	46bd      	mov	sp, r7
 8014520:	bc80      	pop	{r7}
 8014522:	4770      	bx	lr
 8014524:	20001404 	.word	0x20001404

08014528 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8014528:	b480      	push	{r7}
 801452a:	b083      	sub	sp, #12
 801452c:	af00      	add	r7, sp, #0
 801452e:	4603      	mov	r3, r0
 8014530:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
 8014532:	4a04      	ldr	r2, [pc, #16]	@ (8014544 <LoRaMacClassBSetMulticastSlotState+0x1c>)
 8014534:	79fb      	ldrb	r3, [r7, #7]
 8014536:	f882 3042 	strb.w	r3, [r2, #66]	@ 0x42
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801453a:	bf00      	nop
 801453c:	370c      	adds	r7, #12
 801453e:	46bd      	mov	sp, r7
 8014540:	bc80      	pop	{r7}
 8014542:	4770      	bx	lr
 8014544:	20001404 	.word	0x20001404

08014548 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8014548:	b580      	push	{r7, lr}
 801454a:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( Ctx.BeaconState == BEACON_STATE_ACQUISITION_BY_TIME )
 801454c:	4b08      	ldr	r3, [pc, #32]	@ (8014570 <LoRaMacClassBIsAcquisitionInProgress+0x28>)
 801454e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014552:	2b01      	cmp	r3, #1
 8014554:	d101      	bne.n	801455a <LoRaMacClassBIsAcquisitionInProgress+0x12>
    {
        // In this case the acquisition is in progress, as the MAC has
        // a time reference for the next beacon RX.
        return true;
 8014556:	2301      	movs	r3, #1
 8014558:	e007      	b.n	801456a <LoRaMacClassBIsAcquisitionInProgress+0x22>
    }
    if( LoRaMacClassBIsAcquisitionPending( ) == true )
 801455a:	f000 fe25 	bl	80151a8 <LoRaMacClassBIsAcquisitionPending>
 801455e:	4603      	mov	r3, r0
 8014560:	2b00      	cmp	r3, #0
 8014562:	d001      	beq.n	8014568 <LoRaMacClassBIsAcquisitionInProgress+0x20>
    {
        // In this case the acquisition is in progress, as the MAC
        // searches for a beacon.
        return true;
 8014564:	2301      	movs	r3, #1
 8014566:	e000      	b.n	801456a <LoRaMacClassBIsAcquisitionInProgress+0x22>
    }
    return false;
 8014568:	2300      	movs	r3, #0
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801456a:	4618      	mov	r0, r3
 801456c:	bd80      	pop	{r7, pc}
 801456e:	bf00      	nop
 8014570:	20001404 	.word	0x20001404

08014574 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8014574:	b580      	push	{r7, lr}
 8014576:	b082      	sub	sp, #8
 8014578:	af00      	add	r7, sp, #0
 801457a:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
 801457c:	f00a fd52 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 8014580:	4603      	mov	r3, r0
 8014582:	4a08      	ldr	r2, [pc, #32]	@ (80145a4 <LoRaMacClassBBeaconTimerEvent+0x30>)
 8014584:	63d3      	str	r3, [r2, #60]	@ 0x3c
    TimerStop( &Ctx.BeaconTimer );
 8014586:	4808      	ldr	r0, [pc, #32]	@ (80145a8 <LoRaMacClassBBeaconTimerEvent+0x34>)
 8014588:	f00a fc32 	bl	801edf0 <UTIL_TIMER_Stop>
    LoRaMacClassBEvents.Events.Beacon = 1;
 801458c:	4a07      	ldr	r2, [pc, #28]	@ (80145ac <LoRaMacClassBBeaconTimerEvent+0x38>)
 801458e:	7813      	ldrb	r3, [r2, #0]
 8014590:	f043 0301 	orr.w	r3, r3, #1
 8014594:	7013      	strb	r3, [r2, #0]
    OnClassBMacProcessNotify( );
 8014596:	f7ff fd89 	bl	80140ac <OnClassBMacProcessNotify>
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801459a:	bf00      	nop
 801459c:	3708      	adds	r7, #8
 801459e:	46bd      	mov	sp, r7
 80145a0:	bd80      	pop	{r7, pc}
 80145a2:	bf00      	nop
 80145a4:	20001404 	.word	0x20001404
 80145a8:	20001448 	.word	0x20001448
 80145ac:	20001400 	.word	0x20001400

080145b0 <LoRaMacClassBProcessBeacon>:

#if ( LORAMAC_CLASSB_ENABLED == 1 )
static void LoRaMacClassBProcessBeacon( void )
{
 80145b0:	b590      	push	{r4, r7, lr}
 80145b2:	b08d      	sub	sp, #52	@ 0x34
 80145b4:	af02      	add	r7, sp, #8
    bool activateTimer = false;
 80145b6:	2300      	movs	r3, #0
 80145b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TimerTime_t beaconEventTime = 1;
 80145bc:	2301      	movs	r3, #1
 80145be:	623b      	str	r3, [r7, #32]
    RxConfigParams_t beaconRxConfig;
    TimerTime_t beaconTimestamp = Ctx.BeaconCtx.TimeStamp;
 80145c0:	4b9c      	ldr	r3, [pc, #624]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80145c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80145c4:	61fb      	str	r3, [r7, #28]
 
    MW_LOG(TS_ON, VLEVEL_H, "Process beacon state Entry %d\r\n", Ctx.BeaconState);
 80145c6:	4b9b      	ldr	r3, [pc, #620]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80145c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80145cc:	9300      	str	r3, [sp, #0]
 80145ce:	4b9a      	ldr	r3, [pc, #616]	@ (8014838 <LoRaMacClassBProcessBeacon+0x288>)
 80145d0:	2201      	movs	r2, #1
 80145d2:	2100      	movs	r1, #0
 80145d4:	2003      	movs	r0, #3
 80145d6:	f00a fe15 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    // Beacon state machine
    switch( Ctx.BeaconState )
 80145da:	4b96      	ldr	r3, [pc, #600]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80145dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80145e0:	2b0a      	cmp	r3, #10
 80145e2:	f200 81ad 	bhi.w	8014940 <LoRaMacClassBProcessBeacon+0x390>
 80145e6:	a201      	add	r2, pc, #4	@ (adr r2, 80145ec <LoRaMacClassBProcessBeacon+0x3c>)
 80145e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145ec:	08014721 	.word	0x08014721
 80145f0:	08014619 	.word	0x08014619
 80145f4:	08014777 	.word	0x08014777
 80145f8:	08014941 	.word	0x08014941
 80145fc:	08014793 	.word	0x08014793
 8014600:	080147df 	.word	0x080147df
 8014604:	08014941 	.word	0x08014941
 8014608:	08014845 	.word	0x08014845
 801460c:	080148c1 	.word	0x080148c1
 8014610:	08014941 	.word	0x08014941
 8014614:	080148df 	.word	0x080148df
    {
        case BEACON_STATE_ACQUISITION_BY_TIME:
        {
            activateTimer = true;
 8014618:	2301      	movs	r3, #1
 801461a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( Ctx.BeaconCtx.Ctrl.AcquisitionPending == 1 )
 801461e:	4b85      	ldr	r3, [pc, #532]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014620:	7b1b      	ldrb	r3, [r3, #12]
 8014622:	f003 0310 	and.w	r3, r3, #16
 8014626:	b2db      	uxtb	r3, r3
 8014628:	2b00      	cmp	r3, #0
 801462a:	d007      	beq.n	801463c <LoRaMacClassBProcessBeacon+0x8c>
            {
                Radio.Sleep();
 801462c:	4b83      	ldr	r3, [pc, #524]	@ (801483c <LoRaMacClassBProcessBeacon+0x28c>)
 801462e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014630:	4798      	blx	r3
                Ctx.BeaconState = BEACON_STATE_LOST;
 8014632:	4b80      	ldr	r3, [pc, #512]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014634:	220a      	movs	r2, #10
 8014636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                    Ctx.BeaconCtx.BeaconTimingDelay = 0;

                    Ctx.BeaconState = BEACON_STATE_ACQUISITION;
                }
            }
            break;
 801463a:	e187      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
                ResetWindowTimeout( );
 801463c:	f7ff fdfe 	bl	801423c <ResetWindowTimeout>
                if( Ctx.BeaconCtx.Ctrl.BeaconDelaySet == 1 )
 8014640:	4b7c      	ldr	r3, [pc, #496]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014642:	7b1b      	ldrb	r3, [r3, #12]
 8014644:	f003 0304 	and.w	r3, r3, #4
 8014648:	b2db      	uxtb	r3, r3
 801464a:	2b00      	cmp	r3, #0
 801464c:	d05a      	beq.n	8014704 <LoRaMacClassBProcessBeacon+0x154>
                    CalculateBeaconRxWindowConfig( &beaconRxConfig, Ctx.BeaconCtx.SymbolTimeout );
 801464e:	4b79      	ldr	r3, [pc, #484]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014650:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8014652:	463b      	mov	r3, r7
 8014654:	4611      	mov	r1, r2
 8014656:	4618      	mov	r0, r3
 8014658:	f7ff fb9c 	bl	8013d94 <CalculateBeaconRxWindowConfig>
                    if( Ctx.BeaconCtx.BeaconTimingDelay > 0 )
 801465c:	4b75      	ldr	r3, [pc, #468]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801465e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014660:	2b00      	cmp	r3, #0
 8014662:	d039      	beq.n	80146d8 <LoRaMacClassBProcessBeacon+0x128>
                        uint32_t now = TimerGetCurrentTime( );
 8014664:	f00a fcde 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 8014668:	6178      	str	r0, [r7, #20]
                        if( SysTimeToMs( Ctx.BeaconCtx.NextBeaconRx ) > now )
 801466a:	4b72      	ldr	r3, [pc, #456]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801466c:	3320      	adds	r3, #32
 801466e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014672:	f009 feaf 	bl	801e3d4 <SysTimeToMs>
 8014676:	4602      	mov	r2, r0
 8014678:	697b      	ldr	r3, [r7, #20]
 801467a:	4293      	cmp	r3, r2
 801467c:	d21a      	bcs.n	80146b4 <LoRaMacClassBProcessBeacon+0x104>
                            beaconEventTime = TimerTempCompensation( SysTimeToMs( Ctx.BeaconCtx.NextBeaconRx ) - now, Ctx.BeaconCtx.Temperature );
 801467e:	4b6d      	ldr	r3, [pc, #436]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014680:	3320      	adds	r3, #32
 8014682:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014686:	f009 fea5 	bl	801e3d4 <SysTimeToMs>
 801468a:	4602      	mov	r2, r0
 801468c:	697b      	ldr	r3, [r7, #20]
 801468e:	1ad3      	subs	r3, r2, r3
 8014690:	4a68      	ldr	r2, [pc, #416]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014692:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8014696:	4611      	mov	r1, r2
 8014698:	4618      	mov	r0, r3
 801469a:	f7ff fa11 	bl	8013ac0 <TimerTempCompensation>
 801469e:	6238      	str	r0, [r7, #32]
                            if( ( int32_t ) beaconEventTime > beaconRxConfig.WindowOffset )
 80146a0:	68fa      	ldr	r2, [r7, #12]
 80146a2:	6a3b      	ldr	r3, [r7, #32]
 80146a4:	429a      	cmp	r2, r3
 80146a6:	da13      	bge.n	80146d0 <LoRaMacClassBProcessBeacon+0x120>
                                beaconEventTime += beaconRxConfig.WindowOffset;
 80146a8:	68fb      	ldr	r3, [r7, #12]
 80146aa:	461a      	mov	r2, r3
 80146ac:	6a3b      	ldr	r3, [r7, #32]
 80146ae:	4413      	add	r3, r2
 80146b0:	623b      	str	r3, [r7, #32]
 80146b2:	e00d      	b.n	80146d0 <LoRaMacClassBProcessBeacon+0x120>
                            Ctx.BeaconCtx.Ctrl.BeaconDelaySet = 0;
 80146b4:	4a5f      	ldr	r2, [pc, #380]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80146b6:	7b13      	ldrb	r3, [r2, #12]
 80146b8:	f023 0304 	bic.w	r3, r3, #4
 80146bc:	7313      	strb	r3, [r2, #12]
                            Ctx.BeaconCtx.Ctrl.BeaconChannelSet = 0;
 80146be:	4a5d      	ldr	r2, [pc, #372]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80146c0:	7b13      	ldrb	r3, [r2, #12]
 80146c2:	f023 0308 	bic.w	r3, r3, #8
 80146c6:	7313      	strb	r3, [r2, #12]
                            Ctx.BeaconState = BEACON_STATE_ACQUISITION;
 80146c8:	4b5a      	ldr	r3, [pc, #360]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80146ca:	2200      	movs	r2, #0
 80146cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                        Ctx.BeaconCtx.BeaconTimingDelay = 0;
 80146d0:	4b58      	ldr	r3, [pc, #352]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80146d2:	2200      	movs	r2, #0
 80146d4:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80146d6:	e139      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
                        activateTimer = false;
 80146d8:	2300      	movs	r3, #0
 80146da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                        Ctx.BeaconCtx.Ctrl.BeaconDelaySet = 0;
 80146de:	4a55      	ldr	r2, [pc, #340]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80146e0:	7b13      	ldrb	r3, [r2, #12]
 80146e2:	f023 0304 	bic.w	r3, r3, #4
 80146e6:	7313      	strb	r3, [r2, #12]
                        Ctx.BeaconCtx.Ctrl.AcquisitionPending = 1;
 80146e8:	4a52      	ldr	r2, [pc, #328]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80146ea:	7b13      	ldrb	r3, [r2, #12]
 80146ec:	f043 0310 	orr.w	r3, r3, #16
 80146f0:	7313      	strb	r3, [r2, #12]
                        RxBeaconSetup( CLASSB_BEACON_RESERVED, false, beaconRxConfig.WindowTimeout );
 80146f2:	68bb      	ldr	r3, [r7, #8]
 80146f4:	b29b      	uxth	r3, r3
 80146f6:	461a      	mov	r2, r3
 80146f8:	2100      	movs	r1, #0
 80146fa:	f640 0048 	movw	r0, #2120	@ 0x848
 80146fe:	f7ff fb8b 	bl	8013e18 <RxBeaconSetup>
            break;
 8014702:	e123      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
                    Ctx.BeaconCtx.NextBeaconRx.Seconds = 0;
 8014704:	4b4b      	ldr	r3, [pc, #300]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014706:	2200      	movs	r2, #0
 8014708:	621a      	str	r2, [r3, #32]
                    Ctx.BeaconCtx.NextBeaconRx.SubSeconds = 0;
 801470a:	4b4a      	ldr	r3, [pc, #296]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801470c:	2200      	movs	r2, #0
 801470e:	849a      	strh	r2, [r3, #36]	@ 0x24
                    Ctx.BeaconCtx.BeaconTimingDelay = 0;
 8014710:	4b48      	ldr	r3, [pc, #288]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014712:	2200      	movs	r2, #0
 8014714:	639a      	str	r2, [r3, #56]	@ 0x38
                    Ctx.BeaconState = BEACON_STATE_ACQUISITION;
 8014716:	4b47      	ldr	r3, [pc, #284]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014718:	2200      	movs	r2, #0
 801471a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            break;
 801471e:	e115      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
        }
        case BEACON_STATE_ACQUISITION:
        {
            activateTimer = true;
 8014720:	2301      	movs	r3, #1
 8014722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( Ctx.BeaconCtx.Ctrl.AcquisitionPending == 1 )
 8014726:	4b43      	ldr	r3, [pc, #268]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014728:	7b1b      	ldrb	r3, [r3, #12]
 801472a:	f003 0310 	and.w	r3, r3, #16
 801472e:	b2db      	uxtb	r3, r3
 8014730:	2b00      	cmp	r3, #0
 8014732:	d007      	beq.n	8014744 <LoRaMacClassBProcessBeacon+0x194>
            {
                Radio.Sleep();
 8014734:	4b41      	ldr	r3, [pc, #260]	@ (801483c <LoRaMacClassBProcessBeacon+0x28c>)
 8014736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014738:	4798      	blx	r3
                Ctx.BeaconState = BEACON_STATE_LOST;
 801473a:	4b3e      	ldr	r3, [pc, #248]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801473c:	220a      	movs	r2, #10
 801473e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                // find a beacon, the state machine will stay in state BEACON_STATE_ACQUISITION.
                // This state detects that a acquisition was pending previously and will change the next
                // state to BEACON_STATE_LOST.
                RxBeaconSetup( 0, true, beaconRxConfig.WindowTimeout );
            }
            break;
 8014742:	e103      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
                ResetWindowTimeout( );
 8014744:	f7ff fd7a 	bl	801423c <ResetWindowTimeout>
                Ctx.BeaconCtx.Ctrl.AcquisitionPending = 1;
 8014748:	4a3a      	ldr	r2, [pc, #232]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801474a:	7b13      	ldrb	r3, [r2, #12]
 801474c:	f043 0310 	orr.w	r3, r3, #16
 8014750:	7313      	strb	r3, [r2, #12]
                beaconEventTime = CLASSB_BEACON_INTERVAL;
 8014752:	f44f 33fa 	mov.w	r3, #128000	@ 0x1f400
 8014756:	623b      	str	r3, [r7, #32]
                CalculateBeaconRxWindowConfig( &beaconRxConfig, Ctx.BeaconCtx.SymbolTimeout );
 8014758:	4b36      	ldr	r3, [pc, #216]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801475a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 801475c:	463b      	mov	r3, r7
 801475e:	4611      	mov	r1, r2
 8014760:	4618      	mov	r0, r3
 8014762:	f7ff fb17 	bl	8013d94 <CalculateBeaconRxWindowConfig>
                RxBeaconSetup( 0, true, beaconRxConfig.WindowTimeout );
 8014766:	68bb      	ldr	r3, [r7, #8]
 8014768:	b29b      	uxth	r3, r3
 801476a:	461a      	mov	r2, r3
 801476c:	2101      	movs	r1, #1
 801476e:	2000      	movs	r0, #0
 8014770:	f7ff fb52 	bl	8013e18 <RxBeaconSetup>
            break;
 8014774:	e0ea      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
        }
        case BEACON_STATE_TIMEOUT:
        {
            // We have to update the beacon time, since we missed a beacon
            Ctx.BeaconCtx.BeaconTime.Seconds += ( CLASSB_BEACON_INTERVAL / 1000 );
 8014776:	4b2f      	ldr	r3, [pc, #188]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014778:	691b      	ldr	r3, [r3, #16]
 801477a:	3380      	adds	r3, #128	@ 0x80
 801477c:	4a2d      	ldr	r2, [pc, #180]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801477e:	6113      	str	r3, [r2, #16]
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
 8014780:	4b2c      	ldr	r3, [pc, #176]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014782:	2200      	movs	r2, #0
 8014784:	829a      	strh	r2, [r3, #20]

            // Enlarge window timeouts to increase the chance to receive the next beacon
            EnlargeWindowTimeout( );
 8014786:	f7ff fd29 	bl	80141dc <EnlargeWindowTimeout>

            // Setup next state
            Ctx.BeaconState = BEACON_STATE_REACQUISITION;
 801478a:	4b2a      	ldr	r3, [pc, #168]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801478c:	2204      	movs	r2, #4
 801478e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        }
            // Intentional fall through
        case BEACON_STATE_REACQUISITION:
        {
            activateTimer = true;
 8014792:	2301      	movs	r3, #1
 8014794:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            // The beacon is no longer acquired
            Ctx.BeaconCtx.Ctrl.BeaconAcquired = 0;
 8014798:	4a26      	ldr	r2, [pc, #152]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801479a:	7b13      	ldrb	r3, [r2, #12]
 801479c:	f023 0302 	bic.w	r3, r3, #2
 80147a0:	7313      	strb	r3, [r2, #12]

            // Verify if the maximum beacon less period has been elapsed
            if( ( beaconTimestamp - SysTimeToMs( Ctx.BeaconCtx.LastBeaconRx ) ) > CLASSB_MAX_BEACON_LESS_PERIOD )
 80147a2:	4b24      	ldr	r3, [pc, #144]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80147a4:	3318      	adds	r3, #24
 80147a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80147aa:	f009 fe13 	bl	801e3d4 <SysTimeToMs>
 80147ae:	4602      	mov	r2, r0
 80147b0:	69fb      	ldr	r3, [r7, #28]
 80147b2:	1a9b      	subs	r3, r3, r2
 80147b4:	4a22      	ldr	r2, [pc, #136]	@ (8014840 <LoRaMacClassBProcessBeacon+0x290>)
 80147b6:	4293      	cmp	r3, r2
 80147b8:	d904      	bls.n	80147c4 <LoRaMacClassBProcessBeacon+0x214>
            {
                Ctx.BeaconState = BEACON_STATE_LOST;
 80147ba:	4b1e      	ldr	r3, [pc, #120]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80147bc:	220a      	movs	r2, #10
 80147be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                                                     Ctx.BeaconCtx.BeaconWindowMovement, beaconTimestamp );

                // Setup next state
                Ctx.BeaconState = BEACON_STATE_IDLE;
            }
            break;
 80147c2:	e0c3      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
                beaconEventTime = UpdateBeaconState( LORAMAC_EVENT_INFO_STATUS_BEACON_NOT_FOUND,
 80147c4:	4b1b      	ldr	r3, [pc, #108]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80147c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80147c8:	69fa      	ldr	r2, [r7, #28]
 80147ca:	4619      	mov	r1, r3
 80147cc:	2010      	movs	r0, #16
 80147ce:	f7ff fdab 	bl	8014328 <UpdateBeaconState>
 80147d2:	6238      	str	r0, [r7, #32]
                Ctx.BeaconState = BEACON_STATE_IDLE;
 80147d4:	4b17      	ldr	r3, [pc, #92]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80147d6:	2207      	movs	r2, #7
 80147d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            break;
 80147dc:	e0b6      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
        }
        case BEACON_STATE_LOCKED:
        {
            activateTimer = true;
 80147de:	2301      	movs	r3, #1
 80147e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            // We have received a beacon. Acquisition is no longer pending.
            Ctx.BeaconCtx.Ctrl.AcquisitionPending = 0;
 80147e4:	4a13      	ldr	r2, [pc, #76]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80147e6:	7b13      	ldrb	r3, [r2, #12]
 80147e8:	f023 0310 	bic.w	r3, r3, #16
 80147ec:	7313      	strb	r3, [r2, #12]

            // Handle beacon reception
            beaconEventTime = UpdateBeaconState( LORAMAC_EVENT_INFO_STATUS_BEACON_LOCKED,
 80147ee:	69fa      	ldr	r2, [r7, #28]
 80147f0:	2100      	movs	r1, #0
 80147f2:	200e      	movs	r0, #14
 80147f4:	f7ff fd98 	bl	8014328 <UpdateBeaconState>
 80147f8:	6238      	str	r0, [r7, #32]
                                                 0, beaconTimestamp );

            // Setup the MLME confirm for the MLME_BEACON_ACQUISITION
            if( Ctx.LoRaMacClassBParams.LoRaMacFlags->Bits.MlmeReq == 1 )
 80147fa:	4b0e      	ldr	r3, [pc, #56]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 80147fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8014800:	781b      	ldrb	r3, [r3, #0]
 8014802:	f003 0304 	and.w	r3, r3, #4
 8014806:	b2db      	uxtb	r3, r3
 8014808:	2b00      	cmp	r3, #0
 801480a:	d00e      	beq.n	801482a <LoRaMacClassBProcessBeacon+0x27a>
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true )
 801480c:	200c      	movs	r0, #12
 801480e:	f001 fc87 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8014812:	4603      	mov	r3, r0
 8014814:	2b00      	cmp	r3, #0
 8014816:	d008      	beq.n	801482a <LoRaMacClassBProcessBeacon+0x27a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_ACQUISITION );
 8014818:	210c      	movs	r1, #12
 801481a:	2000      	movs	r0, #0
 801481c:	f001 fbf4 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
                    Ctx.LoRaMacClassBParams.MlmeConfirm->TxTimeOnAir = 0;
 8014820:	4b04      	ldr	r3, [pc, #16]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 8014822:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8014826:	2200      	movs	r2, #0
 8014828:	605a      	str	r2, [r3, #4]
                }
            }

            // Setup next state
            Ctx.BeaconState = BEACON_STATE_IDLE;
 801482a:	4b02      	ldr	r3, [pc, #8]	@ (8014834 <LoRaMacClassBProcessBeacon+0x284>)
 801482c:	2207      	movs	r2, #7
 801482e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            break;
 8014832:	e08b      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
 8014834:	20001404 	.word	0x20001404
 8014838:	08020088 	.word	0x08020088
 801483c:	080207d0 	.word	0x080207d0
 8014840:	006ddd00 	.word	0x006ddd00
        }
        case BEACON_STATE_IDLE:
        {
            activateTimer = true;
 8014844:	2301      	movs	r3, #1
 8014846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            GetTemperature( &Ctx.LoRaMacClassBCallbacks, &Ctx.BeaconCtx );
 801484a:	494d      	ldr	r1, [pc, #308]	@ (8014980 <LoRaMacClassBProcessBeacon+0x3d0>)
 801484c:	484d      	ldr	r0, [pc, #308]	@ (8014984 <LoRaMacClassBProcessBeacon+0x3d4>)
 801484e:	f7ff fc16 	bl	801407e <GetTemperature>
            beaconEventTime = Ctx.BeaconCtx.NextBeaconRxAdjusted - Radio.GetWakeupTime( );
 8014852:	4b4d      	ldr	r3, [pc, #308]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 8014854:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8014856:	4b4d      	ldr	r3, [pc, #308]	@ (801498c <LoRaMacClassBProcessBeacon+0x3dc>)
 8014858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801485a:	4798      	blx	r3
 801485c:	4603      	mov	r3, r0
 801485e:	1ae3      	subs	r3, r4, r3
 8014860:	623b      	str	r3, [r7, #32]
            uint32_t now = TimerGetCurrentTime( );
 8014862:	f00a fbdf 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 8014866:	61b8      	str	r0, [r7, #24]

            // The goal is to calculate beaconRxConfig.WindowTimeout and beaconRxConfig.WindowOffset
            CalculateBeaconRxWindowConfig( &beaconRxConfig, Ctx.BeaconCtx.SymbolTimeout );
 8014868:	4b47      	ldr	r3, [pc, #284]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 801486a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 801486c:	463b      	mov	r3, r7
 801486e:	4611      	mov	r1, r2
 8014870:	4618      	mov	r0, r3
 8014872:	f7ff fa8f 	bl	8013d94 <CalculateBeaconRxWindowConfig>

            if( beaconEventTime > now )
 8014876:	6a3a      	ldr	r2, [r7, #32]
 8014878:	69bb      	ldr	r3, [r7, #24]
 801487a:	429a      	cmp	r2, r3
 801487c:	d919      	bls.n	80148b2 <LoRaMacClassBProcessBeacon+0x302>
            {
                Ctx.BeaconState = BEACON_STATE_GUARD;
 801487e:	4b42      	ldr	r3, [pc, #264]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 8014880:	2208      	movs	r2, #8
 8014882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                beaconEventTime -= now;
 8014886:	6a3a      	ldr	r2, [r7, #32]
 8014888:	69bb      	ldr	r3, [r7, #24]
 801488a:	1ad3      	subs	r3, r2, r3
 801488c:	623b      	str	r3, [r7, #32]
                beaconEventTime = TimerTempCompensation( beaconEventTime, Ctx.BeaconCtx.Temperature );
 801488e:	4b3e      	ldr	r3, [pc, #248]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 8014890:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8014894:	4619      	mov	r1, r3
 8014896:	6a38      	ldr	r0, [r7, #32]
 8014898:	f7ff f912 	bl	8013ac0 <TimerTempCompensation>
 801489c:	6238      	str	r0, [r7, #32]

                if( ( int32_t ) beaconEventTime > beaconRxConfig.WindowOffset )
 801489e:	68fa      	ldr	r2, [r7, #12]
 80148a0:	6a3b      	ldr	r3, [r7, #32]
 80148a2:	429a      	cmp	r2, r3
 80148a4:	da51      	bge.n	801494a <LoRaMacClassBProcessBeacon+0x39a>
                {
                    // Apply the offset of the system error respectively beaconing precision setting
                    beaconEventTime += beaconRxConfig.WindowOffset;
 80148a6:	68fb      	ldr	r3, [r7, #12]
 80148a8:	461a      	mov	r2, r3
 80148aa:	6a3b      	ldr	r3, [r7, #32]
 80148ac:	4413      	add	r3, r2
 80148ae:	623b      	str	r3, [r7, #32]
            else
            {
                Ctx.BeaconState = BEACON_STATE_REACQUISITION;
                beaconEventTime = 1;
            }
            break;
 80148b0:	e04b      	b.n	801494a <LoRaMacClassBProcessBeacon+0x39a>
                Ctx.BeaconState = BEACON_STATE_REACQUISITION;
 80148b2:	4b35      	ldr	r3, [pc, #212]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 80148b4:	2204      	movs	r2, #4
 80148b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                beaconEventTime = 1;
 80148ba:	2301      	movs	r3, #1
 80148bc:	623b      	str	r3, [r7, #32]
            break;
 80148be:	e044      	b.n	801494a <LoRaMacClassBProcessBeacon+0x39a>
        }
        case BEACON_STATE_GUARD:
        {
            Ctx.BeaconState = BEACON_STATE_RX;
 80148c0:	4b31      	ldr	r3, [pc, #196]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 80148c2:	2209      	movs	r2, #9
 80148c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            // Stop slot timers
            LoRaMacClassBStopRxSlots( );
 80148c8:	f000 ff44 	bl	8015754 <LoRaMacClassBStopRxSlots>

            // Don't use the default channel. We know on which
            // channel the next beacon will be transmitted
            RxBeaconSetup( CLASSB_BEACON_RESERVED, false, beaconRxConfig.WindowTimeout );
 80148cc:	68bb      	ldr	r3, [r7, #8]
 80148ce:	b29b      	uxth	r3, r3
 80148d0:	461a      	mov	r2, r3
 80148d2:	2100      	movs	r1, #0
 80148d4:	f640 0048 	movw	r0, #2120	@ 0x848
 80148d8:	f7ff fa9e 	bl	8013e18 <RxBeaconSetup>
            break;
 80148dc:	e036      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
        }
        case BEACON_STATE_LOST:
        {
            // Handle events
            if( Ctx.LoRaMacClassBParams.LoRaMacFlags->Bits.MlmeReq == 1 )
 80148de:	4b2a      	ldr	r3, [pc, #168]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 80148e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80148e4:	781b      	ldrb	r3, [r3, #0]
 80148e6:	f003 0304 	and.w	r3, r3, #4
 80148ea:	b2db      	uxtb	r3, r3
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d00a      	beq.n	8014906 <LoRaMacClassBProcessBeacon+0x356>
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true )
 80148f0:	200c      	movs	r0, #12
 80148f2:	f001 fc15 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 80148f6:	4603      	mov	r3, r0
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	d015      	beq.n	8014928 <LoRaMacClassBProcessBeacon+0x378>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_BEACON_NOT_FOUND, MLME_BEACON_ACQUISITION );
 80148fc:	210c      	movs	r1, #12
 80148fe:	2010      	movs	r0, #16
 8014900:	f001 fb82 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
 8014904:	e010      	b.n	8014928 <LoRaMacClassBProcessBeacon+0x378>
                }
            }
            else
            {
                Ctx.LoRaMacClassBParams.MlmeIndication->MlmeIndication = MLME_BEACON_LOST;
 8014906:	4b20      	ldr	r3, [pc, #128]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 8014908:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801490c:	220f      	movs	r2, #15
 801490e:	701a      	strb	r2, [r3, #0]
                Ctx.LoRaMacClassBParams.MlmeIndication->Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8014910:	4b1d      	ldr	r3, [pc, #116]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 8014912:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8014916:	2200      	movs	r2, #0
 8014918:	705a      	strb	r2, [r3, #1]
                Ctx.LoRaMacClassBParams.LoRaMacFlags->Bits.MlmeInd = 1;
 801491a:	4b1b      	ldr	r3, [pc, #108]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 801491c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8014920:	7813      	ldrb	r3, [r2, #0]
 8014922:	f043 0308 	orr.w	r3, r3, #8
 8014926:	7013      	strb	r3, [r2, #0]
            }

            // Stop slot timers
            LoRaMacClassBStopRxSlots( );
 8014928:	f000 ff14 	bl	8015754 <LoRaMacClassBStopRxSlots>

            // Initialize default state for class b
            InitClassBDefaults( );
 801492c:	f7ff fc1a 	bl	8014164 <InitClassBDefaults>

            Ctx.LoRaMacClassBParams.LoRaMacFlags->Bits.MacDone = 1;
 8014930:	4b15      	ldr	r3, [pc, #84]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 8014932:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8014936:	7813      	ldrb	r3, [r2, #0]
 8014938:	f043 0310 	orr.w	r3, r3, #16
 801493c:	7013      	strb	r3, [r2, #0]

            break;
 801493e:	e005      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
        }
        default:
        {
            Ctx.BeaconState = BEACON_STATE_ACQUISITION;
 8014940:	4b11      	ldr	r3, [pc, #68]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 8014942:	2200      	movs	r2, #0
 8014944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            break;
 8014948:	e000      	b.n	801494c <LoRaMacClassBProcessBeacon+0x39c>
            break;
 801494a:	bf00      	nop
        }
    }
    MW_LOG(TS_ON, VLEVEL_H, "Process beacon state Exit %d\r\n", Ctx.BeaconState);
 801494c:	4b0e      	ldr	r3, [pc, #56]	@ (8014988 <LoRaMacClassBProcessBeacon+0x3d8>)
 801494e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014952:	9300      	str	r3, [sp, #0]
 8014954:	4b0e      	ldr	r3, [pc, #56]	@ (8014990 <LoRaMacClassBProcessBeacon+0x3e0>)
 8014956:	2201      	movs	r2, #1
 8014958:	2100      	movs	r1, #0
 801495a:	2003      	movs	r0, #3
 801495c:	f00a fc52 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>

    if( activateTimer == true )
 8014960:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014964:	2b00      	cmp	r3, #0
 8014966:	d006      	beq.n	8014976 <LoRaMacClassBProcessBeacon+0x3c6>
    {
        TimerSetValue( &Ctx.BeaconTimer, beaconEventTime );
 8014968:	6a39      	ldr	r1, [r7, #32]
 801496a:	480a      	ldr	r0, [pc, #40]	@ (8014994 <LoRaMacClassBProcessBeacon+0x3e4>)
 801496c:	f00a fab0 	bl	801eed0 <UTIL_TIMER_SetPeriod>
        TimerStart( &Ctx.BeaconTimer );
 8014970:	4808      	ldr	r0, [pc, #32]	@ (8014994 <LoRaMacClassBProcessBeacon+0x3e4>)
 8014972:	f00a f9cf 	bl	801ed14 <UTIL_TIMER_Start>
    }
}
 8014976:	bf00      	nop
 8014978:	372c      	adds	r7, #44	@ 0x2c
 801497a:	46bd      	mov	sp, r7
 801497c:	bd90      	pop	{r4, r7, pc}
 801497e:	bf00      	nop
 8014980:	20001410 	.word	0x20001410
 8014984:	20001490 	.word	0x20001490
 8014988:	20001404 	.word	0x20001404
 801498c:	080207d0 	.word	0x080207d0
 8014990:	080200a8 	.word	0x080200a8
 8014994:	20001448 	.word	0x20001448

08014998 <LoRaMacClassBPingSlotTimerEvent>:
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b082      	sub	sp, #8
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;
 80149a0:	4a05      	ldr	r2, [pc, #20]	@ (80149b8 <LoRaMacClassBPingSlotTimerEvent+0x20>)
 80149a2:	7813      	ldrb	r3, [r2, #0]
 80149a4:	f043 0302 	orr.w	r3, r3, #2
 80149a8:	7013      	strb	r3, [r2, #0]

    OnClassBMacProcessNotify( );
 80149aa:	f7ff fb7f 	bl	80140ac <OnClassBMacProcessNotify>
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80149ae:	bf00      	nop
 80149b0:	3708      	adds	r7, #8
 80149b2:	46bd      	mov	sp, r7
 80149b4:	bd80      	pop	{r7, pc}
 80149b6:	bf00      	nop
 80149b8:	20001400 	.word	0x20001400

080149bc <LoRaMacClassBProcessPingSlot>:

#if ( LORAMAC_CLASSB_ENABLED == 1 )
static void LoRaMacClassBProcessPingSlot( void )
{
 80149bc:	b590      	push	{r4, r7, lr}
 80149be:	b085      	sub	sp, #20
 80149c0:	af02      	add	r7, sp, #8
    static RxConfigParams_t pingSlotRxConfig;
    TimerTime_t pingSlotTime = 0;
 80149c2:	2300      	movs	r3, #0
 80149c4:	603b      	str	r3, [r7, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint32_t maxRxError = 0;
    bool slotHasPriority = false;
#endif /* LORAMAC_VERSION */

    switch( Ctx.PingSlotState )
 80149c6:	4b6f      	ldr	r3, [pc, #444]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 80149c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80149cc:	2b02      	cmp	r3, #2
 80149ce:	d063      	beq.n	8014a98 <LoRaMacClassBProcessPingSlot+0xdc>
 80149d0:	2b02      	cmp	r3, #2
 80149d2:	f300 80cc 	bgt.w	8014b6e <LoRaMacClassBProcessPingSlot+0x1b2>
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d002      	beq.n	80149e0 <LoRaMacClassBProcessPingSlot+0x24>
 80149da:	2b01      	cmp	r3, #1
 80149dc:	d014      	beq.n	8014a08 <LoRaMacClassBProcessPingSlot+0x4c>
 80149de:	e0c6      	b.n	8014b6e <LoRaMacClassBProcessPingSlot+0x1b2>
    {
        case PINGSLOT_STATE_CALC_PING_OFFSET:
        {
            ComputePingOffset( Ctx.BeaconCtx.BeaconTime.Seconds,
 80149e0:	4b68      	ldr	r3, [pc, #416]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 80149e2:	691b      	ldr	r3, [r3, #16]
 80149e4:	2200      	movs	r2, #0
 80149e6:	4618      	mov	r0, r3
 80149e8:	4611      	mov	r1, r2
                               *Ctx.LoRaMacClassBParams.LoRaMacDevAddr,
 80149ea:	4b66      	ldr	r3, [pc, #408]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 80149ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
            ComputePingOffset( Ctx.BeaconCtx.BeaconTime.Seconds,
 80149f0:	681a      	ldr	r2, [r3, #0]
                               ClassBNvm->PingSlotCtx.PingPeriod,
 80149f2:	4b65      	ldr	r3, [pc, #404]	@ (8014b88 <LoRaMacClassBProcessPingSlot+0x1cc>)
 80149f4:	681b      	ldr	r3, [r3, #0]
            ComputePingOffset( Ctx.BeaconCtx.BeaconTime.Seconds,
 80149f6:	885b      	ldrh	r3, [r3, #2]
 80149f8:	4c64      	ldr	r4, [pc, #400]	@ (8014b8c <LoRaMacClassBProcessPingSlot+0x1d0>)
 80149fa:	9400      	str	r4, [sp, #0]
 80149fc:	f7ff f8ee 	bl	8013bdc <ComputePingOffset>
                               &( Ctx.PingSlotCtx.PingOffset ) );
            Ctx.PingSlotState = PINGSLOT_STATE_SET_TIMER;
 8014a00:	4b60      	ldr	r3, [pc, #384]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a02:	2201      	movs	r2, #1
 8014a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        }
            // Intentional fall through
        case PINGSLOT_STATE_SET_TIMER:
        {
            if( CalcNextSlotTime( Ctx.PingSlotCtx.PingOffset, ClassBNvm->PingSlotCtx.PingPeriod, ClassBNvm->PingSlotCtx.PingNb, &pingSlotTime ) == true )
 8014a08:	4b5e      	ldr	r3, [pc, #376]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a0a:	8898      	ldrh	r0, [r3, #4]
 8014a0c:	4b5e      	ldr	r3, [pc, #376]	@ (8014b88 <LoRaMacClassBProcessPingSlot+0x1cc>)
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	8859      	ldrh	r1, [r3, #2]
 8014a12:	4b5d      	ldr	r3, [pc, #372]	@ (8014b88 <LoRaMacClassBProcessPingSlot+0x1cc>)
 8014a14:	681b      	ldr	r3, [r3, #0]
 8014a16:	785b      	ldrb	r3, [r3, #1]
 8014a18:	461a      	mov	r2, r3
 8014a1a:	463b      	mov	r3, r7
 8014a1c:	f7ff fa62 	bl	8013ee4 <CalcNextSlotTime>
 8014a20:	4603      	mov	r3, r0
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	f000 80a8 	beq.w	8014b78 <LoRaMacClassBProcessPingSlot+0x1bc>
            {
                if( Ctx.BeaconCtx.Ctrl.BeaconAcquired == 1 )
 8014a28:	4b56      	ldr	r3, [pc, #344]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a2a:	7b1b      	ldrb	r3, [r3, #12]
 8014a2c:	f003 0302 	and.w	r3, r3, #2
 8014a30:	b2db      	uxtb	r3, r3
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d023      	beq.n	8014a7e <LoRaMacClassBProcessPingSlot+0xc2>
                {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                    // Compute the symbol timeout. Apply it only, if the beacon is acquired
                    // Otherwise, take the enlargement of the symbols into account.
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014a36:	4b53      	ldr	r3, [pc, #332]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a38:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014a3c:	7818      	ldrb	r0, [r3, #0]
                                                     ClassBNvm->PingSlotCtx.Datarate,
 8014a3e:	4b52      	ldr	r3, [pc, #328]	@ (8014b88 <LoRaMacClassBProcessPingSlot+0x1cc>)
 8014a40:	681b      	ldr	r3, [r3, #0]
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014a42:	f993 1008 	ldrsb.w	r1, [r3, #8]
                                                     Ctx.LoRaMacClassBParams.LoRaMacParams->MinRxSymbols,
 8014a46:	4b4f      	ldr	r3, [pc, #316]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a48:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014a4c:	791a      	ldrb	r2, [r3, #4]
                                                     Ctx.LoRaMacClassBParams.LoRaMacParams->SystemMaxRxError,
 8014a4e:	4b4d      	ldr	r3, [pc, #308]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a50:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014a54:	681b      	ldr	r3, [r3, #0]
 8014a56:	4c4e      	ldr	r4, [pc, #312]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014a58:	9400      	str	r4, [sp, #0]
 8014a5a:	f002 fe9f 	bl	801779c <RegionComputeRxWindowParameters>
                                                     ClassBNvm->PingSlotCtx.Datarate,
                                                     Ctx.LoRaMacClassBParams.LoRaMacParams->MinRxSymbols,
                                                     maxRxError,
                                                     &pingSlotRxConfig );
#endif /* LORAMAC_VERSION */
                    Ctx.PingSlotCtx.SymbolTimeout = pingSlotRxConfig.WindowTimeout;
 8014a5e:	4b4c      	ldr	r3, [pc, #304]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014a60:	689b      	ldr	r3, [r3, #8]
 8014a62:	b29a      	uxth	r2, r3
 8014a64:	4b47      	ldr	r3, [pc, #284]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a66:	80da      	strh	r2, [r3, #6]

                    if( ( int32_t )pingSlotTime > pingSlotRxConfig.WindowOffset )
 8014a68:	4b49      	ldr	r3, [pc, #292]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014a6a:	68db      	ldr	r3, [r3, #12]
 8014a6c:	683a      	ldr	r2, [r7, #0]
 8014a6e:	4293      	cmp	r3, r2
 8014a70:	da05      	bge.n	8014a7e <LoRaMacClassBProcessPingSlot+0xc2>
                    {// Apply the window offset
                        pingSlotTime += pingSlotRxConfig.WindowOffset;
 8014a72:	4b47      	ldr	r3, [pc, #284]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014a74:	68db      	ldr	r3, [r3, #12]
 8014a76:	461a      	mov	r2, r3
 8014a78:	683b      	ldr	r3, [r7, #0]
 8014a7a:	4413      	add	r3, r2
 8014a7c:	603b      	str	r3, [r7, #0]
                    }
                }

                // Start the timer if the ping slot time is in range
                Ctx.PingSlotState = PINGSLOT_STATE_IDLE;
 8014a7e:	4b41      	ldr	r3, [pc, #260]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014a80:	2202      	movs	r2, #2
 8014a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
                TimerSetValue( &Ctx.PingSlotTimer, pingSlotTime );
 8014a86:	683b      	ldr	r3, [r7, #0]
 8014a88:	4619      	mov	r1, r3
 8014a8a:	4842      	ldr	r0, [pc, #264]	@ (8014b94 <LoRaMacClassBProcessPingSlot+0x1d8>)
 8014a8c:	f00a fa20 	bl	801eed0 <UTIL_TIMER_SetPeriod>
                TimerStart( &Ctx.PingSlotTimer );
 8014a90:	4840      	ldr	r0, [pc, #256]	@ (8014b94 <LoRaMacClassBProcessPingSlot+0x1d8>)
 8014a92:	f00a f93f 	bl	801ed14 <UTIL_TIMER_Start>
            }
            break;
 8014a96:	e06f      	b.n	8014b78 <LoRaMacClassBProcessPingSlot+0x1bc>
        }
        case PINGSLOT_STATE_IDLE:
        {
            uint32_t frequency = ClassBNvm->PingSlotCtx.Frequency;
 8014a98:	4b3b      	ldr	r3, [pc, #236]	@ (8014b88 <LoRaMacClassBProcessPingSlot+0x1cc>)
 8014a9a:	681b      	ldr	r3, [r3, #0]
 8014a9c:	685b      	ldr	r3, [r3, #4]
 8014a9e:	607b      	str	r3, [r7, #4]

            // Apply a custom frequency if the following bit is set
            if( ClassBNvm->PingSlotCtx.Ctrl.CustomFreq == 0 )
 8014aa0:	4b39      	ldr	r3, [pc, #228]	@ (8014b88 <LoRaMacClassBProcessPingSlot+0x1cc>)
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	781b      	ldrb	r3, [r3, #0]
 8014aa6:	f003 0302 	and.w	r3, r3, #2
 8014aaa:	b2db      	uxtb	r3, r3
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d10b      	bne.n	8014ac8 <LoRaMacClassBProcessPingSlot+0x10c>
            {
                // Restore floor plan
                frequency = CalcDownlinkChannelAndFrequency( *Ctx.LoRaMacClassBParams.LoRaMacDevAddr, Ctx.BeaconCtx.BeaconTime.Seconds,
 8014ab0:	4b34      	ldr	r3, [pc, #208]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014ab2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8014ab6:	6818      	ldr	r0, [r3, #0]
 8014ab8:	4b32      	ldr	r3, [pc, #200]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014aba:	6919      	ldr	r1, [r3, #16]
 8014abc:	2300      	movs	r3, #0
 8014abe:	f44f 32fa 	mov.w	r2, #128000	@ 0x1f400
 8014ac2:	f7ff f90b 	bl	8013cdc <CalcDownlinkChannelAndFrequency>
 8014ac6:	6078      	str	r0, [r7, #4]
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            // Open the ping slot window only, if there is no multicast ping slot
            // open. Multicast ping slots have always priority
            if( Ctx.MulticastSlotState != PINGSLOT_STATE_RX )
 8014ac8:	4b2e      	ldr	r3, [pc, #184]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014aca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014ace:	2b03      	cmp	r3, #3
 8014ad0:	d041      	beq.n	8014b56 <LoRaMacClassBProcessPingSlot+0x19a>
            {
                Ctx.PingSlotState = PINGSLOT_STATE_RX;
 8014ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014ad4:	2203      	movs	r2, #3
 8014ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

                pingSlotRxConfig.Datarate = ClassBNvm->PingSlotCtx.Datarate;
 8014ada:	4b2b      	ldr	r3, [pc, #172]	@ (8014b88 <LoRaMacClassBProcessPingSlot+0x1cc>)
 8014adc:	681b      	ldr	r3, [r3, #0]
 8014ade:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8014ae2:	4b2b      	ldr	r3, [pc, #172]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014ae4:	705a      	strb	r2, [r3, #1]
                pingSlotRxConfig.DownlinkDwellTime = Ctx.LoRaMacClassBParams.LoRaMacParams->DownlinkDwellTime;
 8014ae6:	4b27      	ldr	r3, [pc, #156]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014ae8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014aec:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8014af0:	4b27      	ldr	r3, [pc, #156]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014af2:	741a      	strb	r2, [r3, #16]
                pingSlotRxConfig.RepeaterSupport = Ctx.LoRaMacClassBParams.LoRaMacParams->RepeaterSupport;
 8014af4:	4b23      	ldr	r3, [pc, #140]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014af6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014afa:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8014afe:	4b24      	ldr	r3, [pc, #144]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014b00:	745a      	strb	r2, [r3, #17]
                pingSlotRxConfig.Frequency = frequency;
 8014b02:	4a23      	ldr	r2, [pc, #140]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	6053      	str	r3, [r2, #4]
                pingSlotRxConfig.RxContinuous = false;
 8014b08:	4b21      	ldr	r3, [pc, #132]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014b0a:	2200      	movs	r2, #0
 8014b0c:	749a      	strb	r2, [r3, #18]
                pingSlotRxConfig.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 8014b0e:	4b20      	ldr	r3, [pc, #128]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014b10:	2204      	movs	r2, #4
 8014b12:	74da      	strb	r2, [r3, #19]

                RegionRxConfig( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &pingSlotRxConfig, ( int8_t* )&Ctx.LoRaMacClassBParams.McpsIndication->RxDatarate );
 8014b14:	4b1b      	ldr	r3, [pc, #108]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014b16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014b1a:	7818      	ldrb	r0, [r3, #0]
 8014b1c:	4b19      	ldr	r3, [pc, #100]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014b1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014b22:	3304      	adds	r3, #4
 8014b24:	461a      	mov	r2, r3
 8014b26:	491a      	ldr	r1, [pc, #104]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014b28:	f002 fe5b 	bl	80177e2 <RegionRxConfig>

                if( pingSlotRxConfig.RxContinuous == false )
 8014b2c:	4b18      	ldr	r3, [pc, #96]	@ (8014b90 <LoRaMacClassBProcessPingSlot+0x1d4>)
 8014b2e:	7c9b      	ldrb	r3, [r3, #18]
 8014b30:	f083 0301 	eor.w	r3, r3, #1
 8014b34:	b2db      	uxtb	r3, r3
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d008      	beq.n	8014b4c <LoRaMacClassBProcessPingSlot+0x190>
                {
                    Radio.Rx( Ctx.LoRaMacClassBParams.LoRaMacParams->MaxRxWindow );
 8014b3a:	4b17      	ldr	r3, [pc, #92]	@ (8014b98 <LoRaMacClassBProcessPingSlot+0x1dc>)
 8014b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014b3e:	4a11      	ldr	r2, [pc, #68]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014b40:	f8d2 20ac 	ldr.w	r2, [r2, #172]	@ 0xac
 8014b44:	6892      	ldr	r2, [r2, #8]
 8014b46:	4610      	mov	r0, r2
 8014b48:	4798      	blx	r3
                Ctx.PingSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
                TimerSetValue( &Ctx.PingSlotTimer, CLASSB_PING_SLOT_WINDOW );
                TimerStart( &Ctx.PingSlotTimer );
            }
#endif /* LORAMAC_VERSION */
            break;
 8014b4a:	e016      	b.n	8014b7a <LoRaMacClassBProcessPingSlot+0x1be>
                    Radio.Rx( 0 ); // Continuous mode
 8014b4c:	4b12      	ldr	r3, [pc, #72]	@ (8014b98 <LoRaMacClassBProcessPingSlot+0x1dc>)
 8014b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014b50:	2000      	movs	r0, #0
 8014b52:	4798      	blx	r3
            break;
 8014b54:	e011      	b.n	8014b7a <LoRaMacClassBProcessPingSlot+0x1be>
                Ctx.PingSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 8014b56:	4b0b      	ldr	r3, [pc, #44]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014b58:	2200      	movs	r2, #0
 8014b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
                TimerSetValue( &Ctx.PingSlotTimer, CLASSB_PING_SLOT_WINDOW );
 8014b5e:	211e      	movs	r1, #30
 8014b60:	480c      	ldr	r0, [pc, #48]	@ (8014b94 <LoRaMacClassBProcessPingSlot+0x1d8>)
 8014b62:	f00a f9b5 	bl	801eed0 <UTIL_TIMER_SetPeriod>
                TimerStart( &Ctx.PingSlotTimer );
 8014b66:	480b      	ldr	r0, [pc, #44]	@ (8014b94 <LoRaMacClassBProcessPingSlot+0x1d8>)
 8014b68:	f00a f8d4 	bl	801ed14 <UTIL_TIMER_Start>
            break;
 8014b6c:	e005      	b.n	8014b7a <LoRaMacClassBProcessPingSlot+0x1be>
        }
        default:
        {
            Ctx.PingSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 8014b6e:	4b05      	ldr	r3, [pc, #20]	@ (8014b84 <LoRaMacClassBProcessPingSlot+0x1c8>)
 8014b70:	2200      	movs	r2, #0
 8014b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            break;
 8014b76:	e000      	b.n	8014b7a <LoRaMacClassBProcessPingSlot+0x1be>
            break;
 8014b78:	bf00      	nop
        }
    }
}
 8014b7a:	bf00      	nop
 8014b7c:	370c      	adds	r7, #12
 8014b7e:	46bd      	mov	sp, r7
 8014b80:	bd90      	pop	{r4, r7, pc}
 8014b82:	bf00      	nop
 8014b84:	20001404 	.word	0x20001404
 8014b88:	200014b8 	.word	0x200014b8
 8014b8c:	20001408 	.word	0x20001408
 8014b90:	200014bc 	.word	0x200014bc
 8014b94:	20001460 	.word	0x20001460
 8014b98:	080207d0 	.word	0x080207d0

08014b9c <LoRaMacClassBMulticastSlotTimerEvent>:
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8014b9c:	b580      	push	{r7, lr}
 8014b9e:	b082      	sub	sp, #8
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;
 8014ba4:	4a05      	ldr	r2, [pc, #20]	@ (8014bbc <LoRaMacClassBMulticastSlotTimerEvent+0x20>)
 8014ba6:	7813      	ldrb	r3, [r2, #0]
 8014ba8:	f043 0304 	orr.w	r3, r3, #4
 8014bac:	7013      	strb	r3, [r2, #0]

    OnClassBMacProcessNotify( );
 8014bae:	f7ff fa7d 	bl	80140ac <OnClassBMacProcessNotify>
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014bb2:	bf00      	nop
 8014bb4:	3708      	adds	r7, #8
 8014bb6:	46bd      	mov	sp, r7
 8014bb8:	bd80      	pop	{r7, pc}
 8014bba:	bf00      	nop
 8014bbc:	20001400 	.word	0x20001400

08014bc0 <LoRaMacClassBProcessMulticastSlot>:

#if ( LORAMAC_CLASSB_ENABLED == 1 )
static void LoRaMacClassBProcessMulticastSlot( void )
{
 8014bc0:	b5b0      	push	{r4, r5, r7, lr}
 8014bc2:	b088      	sub	sp, #32
 8014bc4:	af02      	add	r7, sp, #8
    static RxConfigParams_t multicastSlotRxConfig;
    TimerTime_t multicastSlotTime = 0;
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	617b      	str	r3, [r7, #20]
    TimerTime_t slotTime = 0;
 8014bca:	2300      	movs	r3, #0
 8014bcc:	607b      	str	r3, [r7, #4]
    MulticastCtx_t *cur = Ctx.LoRaMacClassBParams.MulticastChannels;
 8014bce:	4b96      	ldr	r3, [pc, #600]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014bd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8014bd4:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint32_t maxRxError = 0;
    bool slotHasPriority = false;
#endif /* LORAMAC_VERSION */

    if( cur == NULL )
 8014bd6:	693b      	ldr	r3, [r7, #16]
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	f000 811c 	beq.w	8014e16 <LoRaMacClassBProcessMulticastSlot+0x256>
    {
        return;
    }

    if( Ctx.MulticastSlotState == PINGSLOT_STATE_RX )
 8014bde:	4b92      	ldr	r3, [pc, #584]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014be0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014be4:	2b03      	cmp	r3, #3
 8014be6:	f000 8118 	beq.w	8014e1a <LoRaMacClassBProcessMulticastSlot+0x25a>
    {
        // A multicast slot is already open
        return;
    }

    switch( Ctx.MulticastSlotState )
 8014bea:	4b8f      	ldr	r3, [pc, #572]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014bec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014bf0:	2b02      	cmp	r3, #2
 8014bf2:	f000 8092 	beq.w	8014d1a <LoRaMacClassBProcessMulticastSlot+0x15a>
 8014bf6:	2b02      	cmp	r3, #2
 8014bf8:	f300 8108 	bgt.w	8014e0c <LoRaMacClassBProcessMulticastSlot+0x24c>
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d002      	beq.n	8014c06 <LoRaMacClassBProcessMulticastSlot+0x46>
 8014c00:	2b01      	cmp	r3, #1
 8014c02:	d021      	beq.n	8014c48 <LoRaMacClassBProcessMulticastSlot+0x88>
 8014c04:	e102      	b.n	8014e0c <LoRaMacClassBProcessMulticastSlot+0x24c>
    {
        case PINGSLOT_STATE_CALC_PING_OFFSET:
        {
            // Compute all offsets for every multicast slots
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014c06:	2300      	movs	r3, #0
 8014c08:	73fb      	strb	r3, [r7, #15]
 8014c0a:	e016      	b.n	8014c3a <LoRaMacClassBProcessMulticastSlot+0x7a>
            {
                ComputePingOffset( Ctx.BeaconCtx.BeaconTime.Seconds,
 8014c0c:	4b86      	ldr	r3, [pc, #536]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014c0e:	691b      	ldr	r3, [r3, #16]
 8014c10:	2200      	movs	r2, #0
 8014c12:	461c      	mov	r4, r3
 8014c14:	4615      	mov	r5, r2
 8014c16:	693b      	ldr	r3, [r7, #16]
 8014c18:	685a      	ldr	r2, [r3, #4]
 8014c1a:	693b      	ldr	r3, [r7, #16]
 8014c1c:	8d59      	ldrh	r1, [r3, #42]	@ 0x2a
 8014c1e:	693b      	ldr	r3, [r7, #16]
 8014c20:	332c      	adds	r3, #44	@ 0x2c
 8014c22:	9300      	str	r3, [sp, #0]
 8014c24:	460b      	mov	r3, r1
 8014c26:	4620      	mov	r0, r4
 8014c28:	4629      	mov	r1, r5
 8014c2a:	f7fe ffd7 	bl	8013bdc <ComputePingOffset>
                                   cur->ChannelParams.Address,
                                   cur->PingPeriod,
                                   &( cur->PingOffset ) );
                cur++;
 8014c2e:	693b      	ldr	r3, [r7, #16]
 8014c30:	3330      	adds	r3, #48	@ 0x30
 8014c32:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014c34:	7bfb      	ldrb	r3, [r7, #15]
 8014c36:	3301      	adds	r3, #1
 8014c38:	73fb      	strb	r3, [r7, #15]
 8014c3a:	7bfb      	ldrb	r3, [r7, #15]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d0e5      	beq.n	8014c0c <LoRaMacClassBProcessMulticastSlot+0x4c>
            }
            Ctx.MulticastSlotState = PINGSLOT_STATE_SET_TIMER;
 8014c40:	4b79      	ldr	r3, [pc, #484]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014c42:	2201      	movs	r2, #1
 8014c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }
            // Intentional fall through
        case PINGSLOT_STATE_SET_TIMER:
        {
            cur = Ctx.LoRaMacClassBParams.MulticastChannels;
 8014c48:	4b77      	ldr	r3, [pc, #476]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014c4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8014c4e:	613b      	str	r3, [r7, #16]
            Ctx.PingSlotCtx.NextMulticastChannel = NULL;
 8014c50:	4b75      	ldr	r3, [pc, #468]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014c52:	2200      	movs	r2, #0
 8014c54:	609a      	str	r2, [r3, #8]

            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014c56:	2300      	movs	r3, #0
 8014c58:	73bb      	strb	r3, [r7, #14]
 8014c5a:	e01f      	b.n	8014c9c <LoRaMacClassBProcessMulticastSlot+0xdc>
            {
                // Calculate the next slot time for every multicast slot
                if( CalcNextSlotTime( cur->PingOffset, cur->PingPeriod, cur->PingNb, &slotTime ) == true )
 8014c5c:	693b      	ldr	r3, [r7, #16]
 8014c5e:	8d98      	ldrh	r0, [r3, #44]	@ 0x2c
 8014c60:	693b      	ldr	r3, [r7, #16]
 8014c62:	8d59      	ldrh	r1, [r3, #42]	@ 0x2a
 8014c64:	693b      	ldr	r3, [r7, #16]
 8014c66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014c6a:	461a      	mov	r2, r3
 8014c6c:	1d3b      	adds	r3, r7, #4
 8014c6e:	f7ff f939 	bl	8013ee4 <CalcNextSlotTime>
 8014c72:	4603      	mov	r3, r0
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d00b      	beq.n	8014c90 <LoRaMacClassBProcessMulticastSlot+0xd0>
                {
                    if( ( multicastSlotTime == 0 ) || ( multicastSlotTime > slotTime ) )
 8014c78:	697b      	ldr	r3, [r7, #20]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d003      	beq.n	8014c86 <LoRaMacClassBProcessMulticastSlot+0xc6>
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	697a      	ldr	r2, [r7, #20]
 8014c82:	429a      	cmp	r2, r3
 8014c84:	d904      	bls.n	8014c90 <LoRaMacClassBProcessMulticastSlot+0xd0>
                    {
                        // Update the slot time and the next multicast channel
                        multicastSlotTime = slotTime;
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	617b      	str	r3, [r7, #20]
                        Ctx.PingSlotCtx.NextMulticastChannel = cur;
 8014c8a:	4a67      	ldr	r2, [pc, #412]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014c8c:	693b      	ldr	r3, [r7, #16]
 8014c8e:	6093      	str	r3, [r2, #8]
                    }
                }
                cur++;
 8014c90:	693b      	ldr	r3, [r7, #16]
 8014c92:	3330      	adds	r3, #48	@ 0x30
 8014c94:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014c96:	7bbb      	ldrb	r3, [r7, #14]
 8014c98:	3301      	adds	r3, #1
 8014c9a:	73bb      	strb	r3, [r7, #14]
 8014c9c:	7bbb      	ldrb	r3, [r7, #14]
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d0dc      	beq.n	8014c5c <LoRaMacClassBProcessMulticastSlot+0x9c>
            }

            // Schedule the next multicast slot
            if( Ctx.PingSlotCtx.NextMulticastChannel != NULL )
 8014ca2:	4b61      	ldr	r3, [pc, #388]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014ca4:	689b      	ldr	r3, [r3, #8]
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	f000 80b9 	beq.w	8014e1e <LoRaMacClassBProcessMulticastSlot+0x25e>
            {
                if( Ctx.BeaconCtx.Ctrl.BeaconAcquired == 1 )
 8014cac:	4b5e      	ldr	r3, [pc, #376]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014cae:	7b1b      	ldrb	r3, [r3, #12]
 8014cb0:	f003 0302 	and.w	r3, r3, #2
 8014cb4:	b2db      	uxtb	r3, r3
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d018      	beq.n	8014cec <LoRaMacClassBProcessMulticastSlot+0x12c>
                {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014cba:	4b5b      	ldr	r3, [pc, #364]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014cbc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014cc0:	7818      	ldrb	r0, [r3, #0]
                                                    ClassBNvm->PingSlotCtx.Datarate,
 8014cc2:	4b5a      	ldr	r3, [pc, #360]	@ (8014e2c <LoRaMacClassBProcessMulticastSlot+0x26c>)
 8014cc4:	681b      	ldr	r3, [r3, #0]
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014cc6:	f993 1008 	ldrsb.w	r1, [r3, #8]
                                                    Ctx.LoRaMacClassBParams.LoRaMacParams->MinRxSymbols,
 8014cca:	4b57      	ldr	r3, [pc, #348]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014ccc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014cd0:	791a      	ldrb	r2, [r3, #4]
                                                    Ctx.LoRaMacClassBParams.LoRaMacParams->SystemMaxRxError,
 8014cd2:	4b55      	ldr	r3, [pc, #340]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014cd4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
                    RegionComputeRxWindowParameters( *Ctx.LoRaMacClassBParams.LoRaMacRegion,
 8014cd8:	681b      	ldr	r3, [r3, #0]
 8014cda:	4c55      	ldr	r4, [pc, #340]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014cdc:	9400      	str	r4, [sp, #0]
 8014cde:	f002 fd5d 	bl	801779c <RegionComputeRxWindowParameters>
                                                    ClassBNvm->PingSlotCtx.Datarate,
                                                    Ctx.LoRaMacClassBParams.LoRaMacParams->MinRxSymbols,
                                                    maxRxError,
                                                    &multicastSlotRxConfig );
#endif /* LORAMAC_VERSION */
                    Ctx.PingSlotCtx.SymbolTimeout = multicastSlotRxConfig.WindowTimeout;
 8014ce2:	4b53      	ldr	r3, [pc, #332]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014ce4:	689b      	ldr	r3, [r3, #8]
 8014ce6:	b29a      	uxth	r2, r3
 8014ce8:	4b4f      	ldr	r3, [pc, #316]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014cea:	80da      	strh	r2, [r3, #6]
                }

                if( ( int32_t )multicastSlotTime > multicastSlotRxConfig.WindowOffset )
 8014cec:	4b50      	ldr	r3, [pc, #320]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014cee:	68da      	ldr	r2, [r3, #12]
 8014cf0:	697b      	ldr	r3, [r7, #20]
 8014cf2:	429a      	cmp	r2, r3
 8014cf4:	da05      	bge.n	8014d02 <LoRaMacClassBProcessMulticastSlot+0x142>
                {// Apply the window offset
                    multicastSlotTime += multicastSlotRxConfig.WindowOffset;
 8014cf6:	4b4e      	ldr	r3, [pc, #312]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014cf8:	68db      	ldr	r3, [r3, #12]
 8014cfa:	461a      	mov	r2, r3
 8014cfc:	697b      	ldr	r3, [r7, #20]
 8014cfe:	4413      	add	r3, r2
 8014d00:	617b      	str	r3, [r7, #20]
                }

                // Start the timer if the ping slot time is in range
                Ctx.MulticastSlotState = PINGSLOT_STATE_IDLE;
 8014d02:	4b49      	ldr	r3, [pc, #292]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d04:	2202      	movs	r2, #2
 8014d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
                TimerSetValue( &Ctx.MulticastSlotTimer, multicastSlotTime );
 8014d0a:	6979      	ldr	r1, [r7, #20]
 8014d0c:	4849      	ldr	r0, [pc, #292]	@ (8014e34 <LoRaMacClassBProcessMulticastSlot+0x274>)
 8014d0e:	f00a f8df 	bl	801eed0 <UTIL_TIMER_SetPeriod>
                TimerStart( &Ctx.MulticastSlotTimer );
 8014d12:	4848      	ldr	r0, [pc, #288]	@ (8014e34 <LoRaMacClassBProcessMulticastSlot+0x274>)
 8014d14:	f009 fffe 	bl	801ed14 <UTIL_TIMER_Start>
            }
            break;
 8014d18:	e081      	b.n	8014e1e <LoRaMacClassBProcessMulticastSlot+0x25e>
        }
        case PINGSLOT_STATE_IDLE:
        {
            uint32_t frequency = 0;
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	60bb      	str	r3, [r7, #8]

            // Verify if the multicast channel is valid
            if( Ctx.PingSlotCtx.NextMulticastChannel == NULL )
 8014d1e:	4b42      	ldr	r3, [pc, #264]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d20:	689b      	ldr	r3, [r3, #8]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d10b      	bne.n	8014d3e <LoRaMacClassBProcessMulticastSlot+0x17e>
            {
                Ctx.MulticastSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 8014d26:	4b40      	ldr	r3, [pc, #256]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d28:	2200      	movs	r2, #0
 8014d2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
                TimerSetValue( &Ctx.MulticastSlotTimer, 1 );
 8014d2e:	2101      	movs	r1, #1
 8014d30:	4840      	ldr	r0, [pc, #256]	@ (8014e34 <LoRaMacClassBProcessMulticastSlot+0x274>)
 8014d32:	f00a f8cd 	bl	801eed0 <UTIL_TIMER_SetPeriod>
                TimerStart( &Ctx.MulticastSlotTimer );
 8014d36:	483f      	ldr	r0, [pc, #252]	@ (8014e34 <LoRaMacClassBProcessMulticastSlot+0x274>)
 8014d38:	f009 ffec 	bl	801ed14 <UTIL_TIMER_Start>
                break;
 8014d3c:	e070      	b.n	8014e20 <LoRaMacClassBProcessMulticastSlot+0x260>
            }

            // Apply frequency
            frequency = Ctx.PingSlotCtx.NextMulticastChannel->ChannelParams.RxParams.Params.ClassB.Frequency;
 8014d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d40:	689b      	ldr	r3, [r3, #8]
 8014d42:	69db      	ldr	r3, [r3, #28]
 8014d44:	60bb      	str	r3, [r7, #8]

            // Restore the floor plan frequency if there is no individual frequency assigned
            if( frequency == 0 )
 8014d46:	68bb      	ldr	r3, [r7, #8]
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d10a      	bne.n	8014d62 <LoRaMacClassBProcessMulticastSlot+0x1a2>
            {
                // Restore floor plan
                frequency = CalcDownlinkChannelAndFrequency( Ctx.PingSlotCtx.NextMulticastChannel->ChannelParams.Address,
 8014d4c:	4b36      	ldr	r3, [pc, #216]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d4e:	689b      	ldr	r3, [r3, #8]
 8014d50:	6858      	ldr	r0, [r3, #4]
 8014d52:	4b35      	ldr	r3, [pc, #212]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d54:	6919      	ldr	r1, [r3, #16]
 8014d56:	2300      	movs	r3, #0
 8014d58:	f44f 32fa 	mov.w	r2, #128000	@ 0x1f400
 8014d5c:	f7fe ffbe 	bl	8013cdc <CalcDownlinkChannelAndFrequency>
 8014d60:	60b8      	str	r0, [r7, #8]
                                                             Ctx.BeaconCtx.BeaconTime.Seconds, CLASSB_BEACON_INTERVAL, false );
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Ctx.MulticastSlotState = PINGSLOT_STATE_RX;
 8014d62:	4b31      	ldr	r3, [pc, #196]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d64:	2203      	movs	r2, #3
 8014d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

            multicastSlotRxConfig.Datarate = Ctx.PingSlotCtx.NextMulticastChannel->ChannelParams.RxParams.Params.ClassB.Datarate;
 8014d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d6c:	689b      	ldr	r3, [r3, #8]
 8014d6e:	f993 2020 	ldrsb.w	r2, [r3, #32]
 8014d72:	4b2f      	ldr	r3, [pc, #188]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014d74:	705a      	strb	r2, [r3, #1]
            multicastSlotRxConfig.DownlinkDwellTime = Ctx.LoRaMacClassBParams.LoRaMacParams->DownlinkDwellTime;
 8014d76:	4b2c      	ldr	r3, [pc, #176]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d78:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014d7c:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8014d80:	4b2b      	ldr	r3, [pc, #172]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014d82:	741a      	strb	r2, [r3, #16]
            multicastSlotRxConfig.RepeaterSupport = Ctx.LoRaMacClassBParams.LoRaMacParams->RepeaterSupport;
 8014d84:	4b28      	ldr	r3, [pc, #160]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014d86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014d8a:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8014d8e:	4b28      	ldr	r3, [pc, #160]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014d90:	745a      	strb	r2, [r3, #17]
            multicastSlotRxConfig.Frequency = frequency;
 8014d92:	4a27      	ldr	r2, [pc, #156]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014d94:	68bb      	ldr	r3, [r7, #8]
 8014d96:	6053      	str	r3, [r2, #4]
            multicastSlotRxConfig.RxContinuous = false;
 8014d98:	4b25      	ldr	r3, [pc, #148]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	749a      	strb	r2, [r3, #18]
            multicastSlotRxConfig.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8014d9e:	4b24      	ldr	r3, [pc, #144]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014da0:	2205      	movs	r2, #5
 8014da2:	74da      	strb	r2, [r3, #19]

            RegionRxConfig( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &multicastSlotRxConfig, ( int8_t* )&Ctx.LoRaMacClassBParams.McpsIndication->RxDatarate );
 8014da4:	4b20      	ldr	r3, [pc, #128]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014da6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014daa:	7818      	ldrb	r0, [r3, #0]
 8014dac:	4b1e      	ldr	r3, [pc, #120]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014dae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014db2:	3304      	adds	r3, #4
 8014db4:	461a      	mov	r2, r3
 8014db6:	491e      	ldr	r1, [pc, #120]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014db8:	f002 fd13 	bl	80177e2 <RegionRxConfig>

            if( Ctx.PingSlotState == PINGSLOT_STATE_RX )
 8014dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014dc2:	2b03      	cmp	r3, #3
 8014dc4:	d10d      	bne.n	8014de2 <LoRaMacClassBProcessMulticastSlot+0x222>
            {
                // Close ping slot window, if necessary. Multicast slots have priority
                Radio.Standby( );
 8014dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8014e38 <LoRaMacClassBProcessMulticastSlot+0x278>)
 8014dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014dca:	4798      	blx	r3
                Ctx.PingSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 8014dcc:	4b16      	ldr	r3, [pc, #88]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014dce:	2200      	movs	r2, #0
 8014dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
                TimerSetValue( &Ctx.PingSlotTimer, CLASSB_PING_SLOT_WINDOW );
 8014dd4:	211e      	movs	r1, #30
 8014dd6:	4819      	ldr	r0, [pc, #100]	@ (8014e3c <LoRaMacClassBProcessMulticastSlot+0x27c>)
 8014dd8:	f00a f87a 	bl	801eed0 <UTIL_TIMER_SetPeriod>
                TimerStart( &Ctx.PingSlotTimer );
 8014ddc:	4817      	ldr	r0, [pc, #92]	@ (8014e3c <LoRaMacClassBProcessMulticastSlot+0x27c>)
 8014dde:	f009 ff99 	bl	801ed14 <UTIL_TIMER_Start>
            }

            if( multicastSlotRxConfig.RxContinuous == false )
 8014de2:	4b13      	ldr	r3, [pc, #76]	@ (8014e30 <LoRaMacClassBProcessMulticastSlot+0x270>)
 8014de4:	7c9b      	ldrb	r3, [r3, #18]
 8014de6:	f083 0301 	eor.w	r3, r3, #1
 8014dea:	b2db      	uxtb	r3, r3
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d008      	beq.n	8014e02 <LoRaMacClassBProcessMulticastSlot+0x242>
            {
                Radio.Rx( Ctx.LoRaMacClassBParams.LoRaMacParams->MaxRxWindow );
 8014df0:	4b11      	ldr	r3, [pc, #68]	@ (8014e38 <LoRaMacClassBProcessMulticastSlot+0x278>)
 8014df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014df4:	4a0c      	ldr	r2, [pc, #48]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014df6:	f8d2 20ac 	ldr.w	r2, [r2, #172]	@ 0xac
 8014dfa:	6892      	ldr	r2, [r2, #8]
 8014dfc:	4610      	mov	r0, r2
 8014dfe:	4798      	blx	r3
                Ctx.MulticastSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
                TimerSetValue( &Ctx.MulticastSlotTimer, CLASSB_PING_SLOT_WINDOW );
                TimerStart( &Ctx.MulticastSlotTimer );
            }
#endif /* LORAMAC_VERSION */
            break;
 8014e00:	e00e      	b.n	8014e20 <LoRaMacClassBProcessMulticastSlot+0x260>
                Radio.Rx( 0 ); // Continuous mode
 8014e02:	4b0d      	ldr	r3, [pc, #52]	@ (8014e38 <LoRaMacClassBProcessMulticastSlot+0x278>)
 8014e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014e06:	2000      	movs	r0, #0
 8014e08:	4798      	blx	r3
            break;
 8014e0a:	e009      	b.n	8014e20 <LoRaMacClassBProcessMulticastSlot+0x260>
        }
        default:
        {
            Ctx.MulticastSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 8014e0c:	4b06      	ldr	r3, [pc, #24]	@ (8014e28 <LoRaMacClassBProcessMulticastSlot+0x268>)
 8014e0e:	2200      	movs	r2, #0
 8014e10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            break;
 8014e14:	e004      	b.n	8014e20 <LoRaMacClassBProcessMulticastSlot+0x260>
        return;
 8014e16:	bf00      	nop
 8014e18:	e002      	b.n	8014e20 <LoRaMacClassBProcessMulticastSlot+0x260>
        return;
 8014e1a:	bf00      	nop
 8014e1c:	e000      	b.n	8014e20 <LoRaMacClassBProcessMulticastSlot+0x260>
            break;
 8014e1e:	bf00      	nop
        }
    }
}
 8014e20:	3718      	adds	r7, #24
 8014e22:	46bd      	mov	sp, r7
 8014e24:	bdb0      	pop	{r4, r5, r7, pc}
 8014e26:	bf00      	nop
 8014e28:	20001404 	.word	0x20001404
 8014e2c:	200014b8 	.word	0x200014b8
 8014e30:	200014d0 	.word	0x200014d0
 8014e34:	20001478 	.word	0x20001478
 8014e38:	080207d0 	.word	0x080207d0
 8014e3c:	20001460 	.word	0x20001460

08014e40 <LoRaMacClassBRxBeacon>:
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8014e40:	b590      	push	{r4, r7, lr}
 8014e42:	b095      	sub	sp, #84	@ 0x54
 8014e44:	af04      	add	r7, sp, #16
 8014e46:	6078      	str	r0, [r7, #4]
 8014e48:	460b      	mov	r3, r1
 8014e4a:	807b      	strh	r3, [r7, #2]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    bool beaconProcessed = false;
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint16_t crc0 = 0;
 8014e52:	2300      	movs	r3, #0
 8014e54:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    uint16_t crc1 = 0;
 8014e56:	2300      	movs	r3, #0
 8014e58:	877b      	strh	r3, [r7, #58]	@ 0x3a
    uint16_t beaconCrc0 = 0;
 8014e5a:	2300      	movs	r3, #0
 8014e5c:	873b      	strh	r3, [r7, #56]	@ 0x38
    uint16_t beaconCrc1 = 0;
 8014e5e:	2300      	movs	r3, #0
 8014e60:	86fb      	strh	r3, [r7, #54]	@ 0x36

    getPhy.Attribute = PHY_BEACON_FORMAT;
 8014e62:	2331      	movs	r3, #49	@ 0x31
 8014e64:	763b      	strb	r3, [r7, #24]
    phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8014e66:	4bb0      	ldr	r3, [pc, #704]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014e68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014e6c:	781b      	ldrb	r3, [r3, #0]
 8014e6e:	f107 0218 	add.w	r2, r7, #24
 8014e72:	4611      	mov	r1, r2
 8014e74:	4618      	mov	r0, r3
 8014e76:	f002 fbf0 	bl	801765a <RegionGetPhyParam>
 8014e7a:	4603      	mov	r3, r0
 8014e7c:	617b      	str	r3, [r7, #20]

    // Verify if we are in the state where we expect a beacon
    if( ( Ctx.BeaconState == BEACON_STATE_RX ) || ( Ctx.BeaconCtx.Ctrl.AcquisitionPending == 1 ) )
 8014e7e:	4baa      	ldr	r3, [pc, #680]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014e80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014e84:	2b09      	cmp	r3, #9
 8014e86:	d007      	beq.n	8014e98 <LoRaMacClassBRxBeacon+0x58>
 8014e88:	4ba7      	ldr	r3, [pc, #668]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014e8a:	7b1b      	ldrb	r3, [r3, #12]
 8014e8c:	f003 0310 	and.w	r3, r3, #16
 8014e90:	b2db      	uxtb	r3, r3
 8014e92:	2b00      	cmp	r3, #0
 8014e94:	f000 8142 	beq.w	801511c <LoRaMacClassBRxBeacon+0x2dc>
    {
        if( size == phyParam.BeaconFormat.BeaconSize )
 8014e98:	7d3b      	ldrb	r3, [r7, #20]
 8014e9a:	461a      	mov	r2, r3
 8014e9c:	887b      	ldrh	r3, [r7, #2]
 8014e9e:	4293      	cmp	r3, r2
 8014ea0:	f040 812d 	bne.w	80150fe <LoRaMacClassBRxBeacon+0x2be>
            // Field: | RFU1 | Time | CRC1 | GwSpecific | RFU2 | CRC2 |
            //
            // Field RFU1 and RFU2 have variable sizes. It depends on the region specific implementation

            // Read CRC1 field from the frame
            beaconCrc0 = ( ( uint16_t )payload[phyParam.BeaconFormat.Rfu1Size + 4] ) & 0x00FF;
 8014ea4:	7d7b      	ldrb	r3, [r7, #21]
 8014ea6:	3304      	adds	r3, #4
 8014ea8:	687a      	ldr	r2, [r7, #4]
 8014eaa:	4413      	add	r3, r2
 8014eac:	781b      	ldrb	r3, [r3, #0]
 8014eae:	873b      	strh	r3, [r7, #56]	@ 0x38
            beaconCrc0 |= ( ( uint16_t )payload[phyParam.BeaconFormat.Rfu1Size + 4 + 1] << 8 ) & 0xFF00;
 8014eb0:	7d7b      	ldrb	r3, [r7, #21]
 8014eb2:	3305      	adds	r3, #5
 8014eb4:	687a      	ldr	r2, [r7, #4]
 8014eb6:	4413      	add	r3, r2
 8014eb8:	781b      	ldrb	r3, [r3, #0]
 8014eba:	b21b      	sxth	r3, r3
 8014ebc:	021b      	lsls	r3, r3, #8
 8014ebe:	b21a      	sxth	r2, r3
 8014ec0:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8014ec4:	4313      	orrs	r3, r2
 8014ec6:	b21b      	sxth	r3, r3
 8014ec8:	873b      	strh	r3, [r7, #56]	@ 0x38
            crc0 = BeaconCrc( payload, phyParam.BeaconFormat.Rfu1Size + 4 );
 8014eca:	7d7b      	ldrb	r3, [r7, #21]
 8014ecc:	3304      	adds	r3, #4
 8014ece:	b29b      	uxth	r3, r3
 8014ed0:	4619      	mov	r1, r3
 8014ed2:	6878      	ldr	r0, [r7, #4]
 8014ed4:	f7ff f88e 	bl	8013ff4 <BeaconCrc>
 8014ed8:	4603      	mov	r3, r0
 8014eda:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            // Validate the first crc of the beacon frame
            if( crc0 == beaconCrc0 )
 8014edc:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8014ede:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8014ee0:	429a      	cmp	r2, r3
 8014ee2:	d13b      	bne.n	8014f5c <LoRaMacClassBRxBeacon+0x11c>
            {
                // Read Time field from the frame
                Ctx.BeaconCtx.BeaconTime.Seconds  = ( ( uint32_t )payload[phyParam.BeaconFormat.Rfu1Size] ) & 0x000000FF;
 8014ee4:	7d7b      	ldrb	r3, [r7, #21]
 8014ee6:	461a      	mov	r2, r3
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	4413      	add	r3, r2
 8014eec:	781b      	ldrb	r3, [r3, #0]
 8014eee:	461a      	mov	r2, r3
 8014ef0:	4b8d      	ldr	r3, [pc, #564]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014ef2:	611a      	str	r2, [r3, #16]
                Ctx.BeaconCtx.BeaconTime.Seconds |= ( ( uint32_t )( payload[phyParam.BeaconFormat.Rfu1Size + 1] << 8 ) ) & 0x0000FF00;
 8014ef4:	4b8c      	ldr	r3, [pc, #560]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014ef6:	691a      	ldr	r2, [r3, #16]
 8014ef8:	7d7b      	ldrb	r3, [r7, #21]
 8014efa:	3301      	adds	r3, #1
 8014efc:	6879      	ldr	r1, [r7, #4]
 8014efe:	440b      	add	r3, r1
 8014f00:	781b      	ldrb	r3, [r3, #0]
 8014f02:	021b      	lsls	r3, r3, #8
 8014f04:	b29b      	uxth	r3, r3
 8014f06:	4313      	orrs	r3, r2
 8014f08:	4a87      	ldr	r2, [pc, #540]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f0a:	6113      	str	r3, [r2, #16]
                Ctx.BeaconCtx.BeaconTime.Seconds |= ( ( uint32_t )( payload[phyParam.BeaconFormat.Rfu1Size + 2] << 16 ) ) & 0x00FF0000;
 8014f0c:	4b86      	ldr	r3, [pc, #536]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f0e:	691a      	ldr	r2, [r3, #16]
 8014f10:	7d7b      	ldrb	r3, [r7, #21]
 8014f12:	3302      	adds	r3, #2
 8014f14:	6879      	ldr	r1, [r7, #4]
 8014f16:	440b      	add	r3, r1
 8014f18:	781b      	ldrb	r3, [r3, #0]
 8014f1a:	041b      	lsls	r3, r3, #16
 8014f1c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8014f20:	4313      	orrs	r3, r2
 8014f22:	4a81      	ldr	r2, [pc, #516]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f24:	6113      	str	r3, [r2, #16]
                Ctx.BeaconCtx.BeaconTime.Seconds |= ( ( uint32_t )( payload[phyParam.BeaconFormat.Rfu1Size + 3] << 24 ) ) & 0xFF000000;
 8014f26:	4b80      	ldr	r3, [pc, #512]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f28:	691a      	ldr	r2, [r3, #16]
 8014f2a:	7d7b      	ldrb	r3, [r7, #21]
 8014f2c:	3303      	adds	r3, #3
 8014f2e:	6879      	ldr	r1, [r7, #4]
 8014f30:	440b      	add	r3, r1
 8014f32:	781b      	ldrb	r3, [r3, #0]
 8014f34:	061b      	lsls	r3, r3, #24
 8014f36:	4313      	orrs	r3, r2
 8014f38:	4a7b      	ldr	r2, [pc, #492]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f3a:	6113      	str	r3, [r2, #16]
                Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
 8014f3c:	4b7a      	ldr	r3, [pc, #488]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f3e:	2200      	movs	r2, #0
 8014f40:	829a      	strh	r2, [r3, #20]
                Ctx.LoRaMacClassBParams.MlmeIndication->BeaconInfo.Time = Ctx.BeaconCtx.BeaconTime;
 8014f42:	4b79      	ldr	r3, [pc, #484]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8014f48:	4a77      	ldr	r2, [pc, #476]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014f4a:	3308      	adds	r3, #8
 8014f4c:	3210      	adds	r2, #16
 8014f4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014f52:	e883 0003 	stmia.w	r3, {r0, r1}
                beaconProcessed = true;
 8014f56:	2301      	movs	r3, #1
 8014f58:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            }

            // Read CRC2 field from the frame
            beaconCrc1 = ( ( uint16_t )payload[phyParam.BeaconFormat.Rfu1Size + 4 + 2 + 7 + phyParam.BeaconFormat.Rfu2Size] ) & 0x00FF;
 8014f5c:	7d7b      	ldrb	r3, [r7, #21]
 8014f5e:	330d      	adds	r3, #13
 8014f60:	7dba      	ldrb	r2, [r7, #22]
 8014f62:	4413      	add	r3, r2
 8014f64:	461a      	mov	r2, r3
 8014f66:	687b      	ldr	r3, [r7, #4]
 8014f68:	4413      	add	r3, r2
 8014f6a:	781b      	ldrb	r3, [r3, #0]
 8014f6c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            beaconCrc1 |= ( ( uint16_t )payload[phyParam.BeaconFormat.Rfu1Size + 4 + 2 + 7 + phyParam.BeaconFormat.Rfu2Size + 1] << 8 ) & 0xFF00;
 8014f6e:	7d7b      	ldrb	r3, [r7, #21]
 8014f70:	330d      	adds	r3, #13
 8014f72:	7dba      	ldrb	r2, [r7, #22]
 8014f74:	4413      	add	r3, r2
 8014f76:	3301      	adds	r3, #1
 8014f78:	687a      	ldr	r2, [r7, #4]
 8014f7a:	4413      	add	r3, r2
 8014f7c:	781b      	ldrb	r3, [r3, #0]
 8014f7e:	b21b      	sxth	r3, r3
 8014f80:	021b      	lsls	r3, r3, #8
 8014f82:	b21a      	sxth	r2, r3
 8014f84:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8014f88:	4313      	orrs	r3, r2
 8014f8a:	b21b      	sxth	r3, r3
 8014f8c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            crc1 = BeaconCrc( &payload[phyParam.BeaconFormat.Rfu1Size + 4 + 2], 7 + phyParam.BeaconFormat.Rfu2Size );
 8014f8e:	7d7b      	ldrb	r3, [r7, #21]
 8014f90:	3306      	adds	r3, #6
 8014f92:	687a      	ldr	r2, [r7, #4]
 8014f94:	4413      	add	r3, r2
 8014f96:	7dba      	ldrb	r2, [r7, #22]
 8014f98:	3207      	adds	r2, #7
 8014f9a:	b292      	uxth	r2, r2
 8014f9c:	4611      	mov	r1, r2
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	f7ff f828 	bl	8013ff4 <BeaconCrc>
 8014fa4:	4603      	mov	r3, r0
 8014fa6:	877b      	strh	r3, [r7, #58]	@ 0x3a

            // Validate the second crc of the beacon frame
            if( crc1 == beaconCrc1 )
 8014fa8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8014faa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014fac:	429a      	cmp	r2, r3
 8014fae:	d115      	bne.n	8014fdc <LoRaMacClassBRxBeacon+0x19c>
            {
                // Read GwSpecific field from the frame
                // The GwSpecific field contains 1 byte InfoDesc and 6 bytes Info
                Ctx.LoRaMacClassBParams.MlmeIndication->BeaconInfo.GwSpecific.InfoDesc = payload[phyParam.BeaconFormat.Rfu1Size + 4 + 2];
 8014fb0:	7d7b      	ldrb	r3, [r7, #21]
 8014fb2:	3306      	adds	r3, #6
 8014fb4:	687a      	ldr	r2, [r7, #4]
 8014fb6:	441a      	add	r2, r3
 8014fb8:	4b5b      	ldr	r3, [pc, #364]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8014fbe:	7812      	ldrb	r2, [r2, #0]
 8014fc0:	765a      	strb	r2, [r3, #25]
                memcpy1( Ctx.LoRaMacClassBParams.MlmeIndication->BeaconInfo.GwSpecific.Info, &payload[phyParam.BeaconFormat.Rfu1Size + 4 + 2 + 1], 6 );
 8014fc2:	4b59      	ldr	r3, [pc, #356]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014fc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8014fc8:	f103 001a 	add.w	r0, r3, #26
 8014fcc:	7d7b      	ldrb	r3, [r7, #21]
 8014fce:	3307      	adds	r3, #7
 8014fd0:	687a      	ldr	r2, [r7, #4]
 8014fd2:	4413      	add	r3, r2
 8014fd4:	2206      	movs	r2, #6
 8014fd6:	4619      	mov	r1, r3
 8014fd8:	f006 fad3 	bl	801b582 <memcpy1>
                memcpy1( Ctx.LoRaMacClassBParams.MlmeIndication->BeaconInfo.GwSpecific.Info, &payload[phyParam.BeaconFormat.Rfu1Size + 1 + 4 + 2 + 1], 6 );
            }
#endif /* LORAMAC_VERSION */

            // Reset beacon variables, if one of the crc is valid
            if( beaconProcessed == true )
 8014fdc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	f000 808c 	beq.w	80150fe <LoRaMacClassBRxBeacon+0x2be>
            {
                uint32_t spreadingFactor = 0;
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	633b      	str	r3, [r7, #48]	@ 0x30
                uint32_t bandwidth = 0;
 8014fea:	2300      	movs	r3, #0
 8014fec:	62fb      	str	r3, [r7, #44]	@ 0x2c

                getPhy.Attribute = PHY_BEACON_CHANNEL_DR;
 8014fee:	2332      	movs	r3, #50	@ 0x32
 8014ff0:	763b      	strb	r3, [r7, #24]
                phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8014ff2:	4b4d      	ldr	r3, [pc, #308]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8014ff4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014ff8:	781b      	ldrb	r3, [r3, #0]
 8014ffa:	f107 0218 	add.w	r2, r7, #24
 8014ffe:	4611      	mov	r1, r2
 8015000:	4618      	mov	r0, r3
 8015002:	f002 fb2a 	bl	801765a <RegionGetPhyParam>
 8015006:	4603      	mov	r3, r0
 8015008:	617b      	str	r3, [r7, #20]

                getPhy.Attribute = PHY_SF_FROM_DR;
 801500a:	2338      	movs	r3, #56	@ 0x38
 801500c:	763b      	strb	r3, [r7, #24]
                getPhy.Datarate = phyParam.Value;
 801500e:	697b      	ldr	r3, [r7, #20]
 8015010:	b25b      	sxtb	r3, r3
 8015012:	767b      	strb	r3, [r7, #25]
                phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8015014:	4b44      	ldr	r3, [pc, #272]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8015016:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801501a:	781b      	ldrb	r3, [r3, #0]
 801501c:	f107 0218 	add.w	r2, r7, #24
 8015020:	4611      	mov	r1, r2
 8015022:	4618      	mov	r0, r3
 8015024:	f002 fb19 	bl	801765a <RegionGetPhyParam>
 8015028:	4603      	mov	r3, r0
 801502a:	617b      	str	r3, [r7, #20]
                spreadingFactor = phyParam.Value;
 801502c:	697b      	ldr	r3, [r7, #20]
 801502e:	633b      	str	r3, [r7, #48]	@ 0x30

                getPhy.Attribute = PHY_BW_FROM_DR;
 8015030:	2339      	movs	r3, #57	@ 0x39
 8015032:	763b      	strb	r3, [r7, #24]
                phyParam = RegionGetPhyParam( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &getPhy );
 8015034:	4b3c      	ldr	r3, [pc, #240]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8015036:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801503a:	781b      	ldrb	r3, [r3, #0]
 801503c:	f107 0218 	add.w	r2, r7, #24
 8015040:	4611      	mov	r1, r2
 8015042:	4618      	mov	r0, r3
 8015044:	f002 fb09 	bl	801765a <RegionGetPhyParam>
 8015048:	4603      	mov	r3, r0
 801504a:	617b      	str	r3, [r7, #20]
                bandwidth = phyParam.Value;
 801504c:	697b      	ldr	r3, [r7, #20]
 801504e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                TimerTime_t time = Radio.TimeOnAir( MODEM_LORA, bandwidth, spreadingFactor, 1, 10, true, size, false );
 8015050:	4b36      	ldr	r3, [pc, #216]	@ (801512c <LoRaMacClassBRxBeacon+0x2ec>)
 8015052:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015054:	887b      	ldrh	r3, [r7, #2]
 8015056:	b2db      	uxtb	r3, r3
 8015058:	2200      	movs	r2, #0
 801505a:	9203      	str	r2, [sp, #12]
 801505c:	9302      	str	r3, [sp, #8]
 801505e:	2301      	movs	r3, #1
 8015060:	9301      	str	r3, [sp, #4]
 8015062:	230a      	movs	r3, #10
 8015064:	9300      	str	r3, [sp, #0]
 8015066:	2301      	movs	r3, #1
 8015068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801506a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801506c:	2001      	movs	r0, #1
 801506e:	47a0      	blx	r4
 8015070:	62b8      	str	r0, [r7, #40]	@ 0x28
                SysTime_t timeOnAir;
                timeOnAir.Seconds = time / 1000;
 8015072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015074:	4a2e      	ldr	r2, [pc, #184]	@ (8015130 <LoRaMacClassBRxBeacon+0x2f0>)
 8015076:	fba2 2303 	umull	r2, r3, r2, r3
 801507a:	099b      	lsrs	r3, r3, #6
 801507c:	60fb      	str	r3, [r7, #12]
                timeOnAir.SubSeconds = time - timeOnAir.Seconds * 1000;
 801507e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015080:	b29a      	uxth	r2, r3
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	b29b      	uxth	r3, r3
 8015086:	4619      	mov	r1, r3
 8015088:	0149      	lsls	r1, r1, #5
 801508a:	1ac9      	subs	r1, r1, r3
 801508c:	0089      	lsls	r1, r1, #2
 801508e:	440b      	add	r3, r1
 8015090:	00db      	lsls	r3, r3, #3
 8015092:	b29b      	uxth	r3, r3
 8015094:	1ad3      	subs	r3, r2, r3
 8015096:	b29b      	uxth	r3, r3
 8015098:	b21b      	sxth	r3, r3
 801509a:	823b      	strh	r3, [r7, #16]

                Ctx.BeaconCtx.LastBeaconRx = Ctx.BeaconCtx.BeaconTime;
 801509c:	4b22      	ldr	r3, [pc, #136]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 801509e:	4a22      	ldr	r2, [pc, #136]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 80150a0:	3318      	adds	r3, #24
 80150a2:	3210      	adds	r2, #16
 80150a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80150a8:	e883 0003 	stmia.w	r3, {r0, r1}
                Ctx.BeaconCtx.LastBeaconRx.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80150ac:	4b1e      	ldr	r3, [pc, #120]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 80150ae:	699a      	ldr	r2, [r3, #24]
 80150b0:	4b20      	ldr	r3, [pc, #128]	@ (8015134 <LoRaMacClassBRxBeacon+0x2f4>)
 80150b2:	4413      	add	r3, r2
 80150b4:	4a1c      	ldr	r2, [pc, #112]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 80150b6:	6193      	str	r3, [r2, #24]

                // Update system time.
                SysTimeSet( SysTimeAdd( Ctx.BeaconCtx.LastBeaconRx, timeOnAir ) );
 80150b8:	f107 0020 	add.w	r0, r7, #32
 80150bc:	4a1a      	ldr	r2, [pc, #104]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 80150be:	693b      	ldr	r3, [r7, #16]
 80150c0:	9300      	str	r3, [sp, #0]
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	3218      	adds	r2, #24
 80150c6:	ca06      	ldmia	r2, {r1, r2}
 80150c8:	f009 f88c 	bl	801e1e4 <SysTimeAdd>
 80150cc:	f107 0320 	add.w	r3, r7, #32
 80150d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80150d4:	f009 f8f8 	bl	801e2c8 <SysTimeSet>

                Ctx.BeaconCtx.Ctrl.BeaconAcquired = 1;
 80150d8:	4a13      	ldr	r2, [pc, #76]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 80150da:	7b13      	ldrb	r3, [r2, #12]
 80150dc:	f043 0302 	orr.w	r3, r3, #2
 80150e0:	7313      	strb	r3, [r2, #12]
                Ctx.BeaconCtx.Ctrl.BeaconMode = 1;
 80150e2:	4a11      	ldr	r2, [pc, #68]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 80150e4:	7b13      	ldrb	r3, [r2, #12]
 80150e6:	f043 0301 	orr.w	r3, r3, #1
 80150ea:	7313      	strb	r3, [r2, #12]
                ResetWindowTimeout( );
 80150ec:	f7ff f8a6 	bl	801423c <ResetWindowTimeout>
                Ctx.BeaconState = BEACON_STATE_LOCKED;
 80150f0:	4b0d      	ldr	r3, [pc, #52]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 80150f2:	2205      	movs	r2, #5
 80150f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

                LoRaMacClassBBeaconTimerEvent( NULL );
 80150f8:	2000      	movs	r0, #0
 80150fa:	f7ff fa3b 	bl	8014574 <LoRaMacClassBBeaconTimerEvent>
            }
        }

        if( Ctx.BeaconState == BEACON_STATE_RX )
 80150fe:	4b0a      	ldr	r3, [pc, #40]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 8015100:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8015104:	2b09      	cmp	r3, #9
 8015106:	d106      	bne.n	8015116 <LoRaMacClassBRxBeacon+0x2d6>
        {
            Ctx.BeaconState = BEACON_STATE_TIMEOUT;
 8015108:	4b07      	ldr	r3, [pc, #28]	@ (8015128 <LoRaMacClassBRxBeacon+0x2e8>)
 801510a:	2202      	movs	r2, #2
 801510c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            LoRaMacClassBBeaconTimerEvent( NULL );
 8015110:	2000      	movs	r0, #0
 8015112:	f7ff fa2f 	bl	8014574 <LoRaMacClassBBeaconTimerEvent>
        // If it receives a frame which is
        // 1. not a beacon or
        // 2. a beacon with a crc fail
        // the MAC shall ignore the frame completely. Thus, the function must always return true, even if no
        // valid beacon has been received.
        beaconProcessed = true;
 8015116:	2301      	movs	r3, #1
 8015118:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    return beaconProcessed;
 801511c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015120:	4618      	mov	r0, r3
 8015122:	3744      	adds	r7, #68	@ 0x44
 8015124:	46bd      	mov	sp, r7
 8015126:	bd90      	pop	{r4, r7, pc}
 8015128:	20001404 	.word	0x20001404
 801512c:	080207d0 	.word	0x080207d0
 8015130:	10624dd3 	.word	0x10624dd3
 8015134:	12d53d80 	.word	0x12d53d80

08015138 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8015138:	b480      	push	{r7}
 801513a:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( ( Ctx.BeaconCtx.Ctrl.AcquisitionPending == 1 ) ||
 801513c:	4b09      	ldr	r3, [pc, #36]	@ (8015164 <LoRaMacClassBIsBeaconExpected+0x2c>)
 801513e:	7b1b      	ldrb	r3, [r3, #12]
 8015140:	f003 0310 	and.w	r3, r3, #16
 8015144:	b2db      	uxtb	r3, r3
 8015146:	2b00      	cmp	r3, #0
 8015148:	d104      	bne.n	8015154 <LoRaMacClassBIsBeaconExpected+0x1c>
        ( Ctx.BeaconState == BEACON_STATE_RX ) )
 801514a:	4b06      	ldr	r3, [pc, #24]	@ (8015164 <LoRaMacClassBIsBeaconExpected+0x2c>)
 801514c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
    if( ( Ctx.BeaconCtx.Ctrl.AcquisitionPending == 1 ) ||
 8015150:	2b09      	cmp	r3, #9
 8015152:	d101      	bne.n	8015158 <LoRaMacClassBIsBeaconExpected+0x20>
    {
        return true;
 8015154:	2301      	movs	r3, #1
 8015156:	e000      	b.n	801515a <LoRaMacClassBIsBeaconExpected+0x22>
    }
    return false;
 8015158:	2300      	movs	r3, #0
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801515a:	4618      	mov	r0, r3
 801515c:	46bd      	mov	sp, r7
 801515e:	bc80      	pop	{r7}
 8015160:	4770      	bx	lr
 8015162:	bf00      	nop
 8015164:	20001404 	.word	0x20001404

08015168 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8015168:	b480      	push	{r7}
 801516a:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( Ctx.PingSlotState == PINGSLOT_STATE_RX )
 801516c:	4b05      	ldr	r3, [pc, #20]	@ (8015184 <LoRaMacClassBIsPingExpected+0x1c>)
 801516e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015172:	2b03      	cmp	r3, #3
 8015174:	d101      	bne.n	801517a <LoRaMacClassBIsPingExpected+0x12>
    {
        return true;
 8015176:	2301      	movs	r3, #1
 8015178:	e000      	b.n	801517c <LoRaMacClassBIsPingExpected+0x14>
    }
    return false;
 801517a:	2300      	movs	r3, #0
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801517c:	4618      	mov	r0, r3
 801517e:	46bd      	mov	sp, r7
 8015180:	bc80      	pop	{r7}
 8015182:	4770      	bx	lr
 8015184:	20001404 	.word	0x20001404

08015188 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8015188:	b480      	push	{r7}
 801518a:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( Ctx.MulticastSlotState == PINGSLOT_STATE_RX )
 801518c:	4b05      	ldr	r3, [pc, #20]	@ (80151a4 <LoRaMacClassBIsMulticastExpected+0x1c>)
 801518e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015192:	2b03      	cmp	r3, #3
 8015194:	d101      	bne.n	801519a <LoRaMacClassBIsMulticastExpected+0x12>
    {
        return true;
 8015196:	2301      	movs	r3, #1
 8015198:	e000      	b.n	801519c <LoRaMacClassBIsMulticastExpected+0x14>
    }
    return false;
 801519a:	2300      	movs	r3, #0
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801519c:	4618      	mov	r0, r3
 801519e:	46bd      	mov	sp, r7
 80151a0:	bc80      	pop	{r7}
 80151a2:	4770      	bx	lr
 80151a4:	20001404 	.word	0x20001404

080151a8 <LoRaMacClassBIsAcquisitionPending>:

bool LoRaMacClassBIsAcquisitionPending( void )
{
 80151a8:	b480      	push	{r7}
 80151aa:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( Ctx.BeaconCtx.Ctrl.AcquisitionPending == 1 )
 80151ac:	4b06      	ldr	r3, [pc, #24]	@ (80151c8 <LoRaMacClassBIsAcquisitionPending+0x20>)
 80151ae:	7b1b      	ldrb	r3, [r3, #12]
 80151b0:	f003 0310 	and.w	r3, r3, #16
 80151b4:	b2db      	uxtb	r3, r3
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d001      	beq.n	80151be <LoRaMacClassBIsAcquisitionPending+0x16>
    {
        return true;
 80151ba:	2301      	movs	r3, #1
 80151bc:	e000      	b.n	80151c0 <LoRaMacClassBIsAcquisitionPending+0x18>
    }
    return false;
 80151be:	2300      	movs	r3, #0
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80151c0:	4618      	mov	r0, r3
 80151c2:	46bd      	mov	sp, r7
 80151c4:	bc80      	pop	{r7}
 80151c6:	4770      	bx	lr
 80151c8:	20001404 	.word	0x20001404

080151cc <LoRaMacClassBIsBeaconModeActive>:

bool LoRaMacClassBIsBeaconModeActive( void )
{
 80151cc:	b480      	push	{r7}
 80151ce:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( ( Ctx.BeaconCtx.Ctrl.BeaconMode == 1 ) ||
 80151d0:	4b09      	ldr	r3, [pc, #36]	@ (80151f8 <LoRaMacClassBIsBeaconModeActive+0x2c>)
 80151d2:	7b1b      	ldrb	r3, [r3, #12]
 80151d4:	f003 0301 	and.w	r3, r3, #1
 80151d8:	b2db      	uxtb	r3, r3
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d104      	bne.n	80151e8 <LoRaMacClassBIsBeaconModeActive+0x1c>
        ( Ctx.BeaconState == BEACON_STATE_ACQUISITION_BY_TIME ) )
 80151de:	4b06      	ldr	r3, [pc, #24]	@ (80151f8 <LoRaMacClassBIsBeaconModeActive+0x2c>)
 80151e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
    if( ( Ctx.BeaconCtx.Ctrl.BeaconMode == 1 ) ||
 80151e4:	2b01      	cmp	r3, #1
 80151e6:	d101      	bne.n	80151ec <LoRaMacClassBIsBeaconModeActive+0x20>
    {
        return true;
 80151e8:	2301      	movs	r3, #1
 80151ea:	e000      	b.n	80151ee <LoRaMacClassBIsBeaconModeActive+0x22>
    }
    return false;
 80151ec:	2300      	movs	r3, #0
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80151ee:	4618      	mov	r0, r3
 80151f0:	46bd      	mov	sp, r7
 80151f2:	bc80      	pop	{r7}
 80151f4:	4770      	bx	lr
 80151f6:	bf00      	nop
 80151f8:	20001404 	.word	0x20001404

080151fc <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 80151fc:	b590      	push	{r4, r7, lr}
 80151fe:	b083      	sub	sp, #12
 8015200:	af00      	add	r7, sp, #0
 8015202:	4603      	mov	r3, r0
 8015204:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
 8015206:	79fb      	ldrb	r3, [r7, #7]
 8015208:	b29b      	uxth	r3, r3
 801520a:	4a0a      	ldr	r2, [pc, #40]	@ (8015234 <LoRaMacClassBSetPingSlotInfo+0x38>)
 801520c:	6814      	ldr	r4, [r2, #0]
 801520e:	4618      	mov	r0, r3
 8015210:	f7ff f8d4 	bl	80143bc <CalcPingNb>
 8015214:	4603      	mov	r3, r0
 8015216:	7063      	strb	r3, [r4, #1]
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
 8015218:	4b06      	ldr	r3, [pc, #24]	@ (8015234 <LoRaMacClassBSetPingSlotInfo+0x38>)
 801521a:	681b      	ldr	r3, [r3, #0]
 801521c:	785b      	ldrb	r3, [r3, #1]
 801521e:	4a05      	ldr	r2, [pc, #20]	@ (8015234 <LoRaMacClassBSetPingSlotInfo+0x38>)
 8015220:	6814      	ldr	r4, [r2, #0]
 8015222:	4618      	mov	r0, r3
 8015224:	f7ff f8d9 	bl	80143da <CalcPingPeriod>
 8015228:	4603      	mov	r3, r0
 801522a:	8063      	strh	r3, [r4, #2]
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801522c:	bf00      	nop
 801522e:	370c      	adds	r7, #12
 8015230:	46bd      	mov	sp, r7
 8015232:	bd90      	pop	{r4, r7, pc}
 8015234:	200014b8 	.word	0x200014b8

08015238 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8015238:	b580      	push	{r7, lr}
 801523a:	b084      	sub	sp, #16
 801523c:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( Ctx.BeaconCtx.Ctrl.BeaconMode == 1 )
 801523e:	4b19      	ldr	r3, [pc, #100]	@ (80152a4 <LoRaMacClassBHaltBeaconing+0x6c>)
 8015240:	7b1b      	ldrb	r3, [r3, #12]
 8015242:	f003 0301 	and.w	r3, r3, #1
 8015246:	b2db      	uxtb	r3, r3
 8015248:	2b00      	cmp	r3, #0
 801524a:	d027      	beq.n	801529c <LoRaMacClassBHaltBeaconing+0x64>
    {
        if( ( Ctx.BeaconState == BEACON_STATE_TIMEOUT ) ||
 801524c:	4b15      	ldr	r3, [pc, #84]	@ (80152a4 <LoRaMacClassBHaltBeaconing+0x6c>)
 801524e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8015252:	2b02      	cmp	r3, #2
 8015254:	d004      	beq.n	8015260 <LoRaMacClassBHaltBeaconing+0x28>
            ( Ctx.BeaconState == BEACON_STATE_LOST ) )
 8015256:	4b13      	ldr	r3, [pc, #76]	@ (80152a4 <LoRaMacClassBHaltBeaconing+0x6c>)
 8015258:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
        if( ( Ctx.BeaconState == BEACON_STATE_TIMEOUT ) ||
 801525c:	2b0a      	cmp	r3, #10
 801525e:	d102      	bne.n	8015266 <LoRaMacClassBHaltBeaconing+0x2e>
        {
            // Update the state machine before halt
            LoRaMacClassBBeaconTimerEvent( NULL );
 8015260:	2000      	movs	r0, #0
 8015262:	f7ff f987 	bl	8014574 <LoRaMacClassBBeaconTimerEvent>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015266:	f3ef 8310 	mrs	r3, PRIMASK
 801526a:	607b      	str	r3, [r7, #4]
  return(result);
 801526c:	687b      	ldr	r3, [r7, #4]
        }

        CRITICAL_SECTION_BEGIN( );
 801526e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8015270:	b672      	cpsid	i
}
 8015272:	bf00      	nop
        LoRaMacClassBEvents.Events.Beacon = 0;
 8015274:	4a0c      	ldr	r2, [pc, #48]	@ (80152a8 <LoRaMacClassBHaltBeaconing+0x70>)
 8015276:	7813      	ldrb	r3, [r2, #0]
 8015278:	f023 0301 	bic.w	r3, r3, #1
 801527c:	7013      	strb	r3, [r2, #0]
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015282:	68bb      	ldr	r3, [r7, #8]
 8015284:	f383 8810 	msr	PRIMASK, r3
}
 8015288:	bf00      	nop
        CRITICAL_SECTION_END( );

        // Halt ping slot state machine
        TimerStop( &Ctx.BeaconTimer );
 801528a:	4808      	ldr	r0, [pc, #32]	@ (80152ac <LoRaMacClassBHaltBeaconing+0x74>)
 801528c:	f009 fdb0 	bl	801edf0 <UTIL_TIMER_Stop>

        // Halt beacon state machine
        Ctx.BeaconState = BEACON_STATE_HALT;
 8015290:	4b04      	ldr	r3, [pc, #16]	@ (80152a4 <LoRaMacClassBHaltBeaconing+0x6c>)
 8015292:	2206      	movs	r2, #6
 8015294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
 8015298:	f000 fa5c 	bl	8015754 <LoRaMacClassBStopRxSlots>
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801529c:	bf00      	nop
 801529e:	3710      	adds	r7, #16
 80152a0:	46bd      	mov	sp, r7
 80152a2:	bd80      	pop	{r7, pc}
 80152a4:	20001404 	.word	0x20001404
 80152a8:	20001400 	.word	0x20001400
 80152ac:	20001448 	.word	0x20001448

080152b0 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 80152b0:	b580      	push	{r7, lr}
 80152b2:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( Ctx.BeaconState == BEACON_STATE_HALT )
 80152b4:	4b0e      	ldr	r3, [pc, #56]	@ (80152f0 <LoRaMacClassBResumeBeaconing+0x40>)
 80152b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80152ba:	2b06      	cmp	r3, #6
 80152bc:	d116      	bne.n	80152ec <LoRaMacClassBResumeBeaconing+0x3c>
    {
        Ctx.BeaconCtx.Ctrl.ResumeBeaconing = 1;
 80152be:	4a0c      	ldr	r2, [pc, #48]	@ (80152f0 <LoRaMacClassBResumeBeaconing+0x40>)
 80152c0:	7b13      	ldrb	r3, [r2, #12]
 80152c2:	f043 0320 	orr.w	r3, r3, #32
 80152c6:	7313      	strb	r3, [r2, #12]

        // Set default state
        Ctx.BeaconState = BEACON_STATE_LOCKED;
 80152c8:	4b09      	ldr	r3, [pc, #36]	@ (80152f0 <LoRaMacClassBResumeBeaconing+0x40>)
 80152ca:	2205      	movs	r2, #5
 80152cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        if( Ctx.BeaconCtx.Ctrl.BeaconAcquired == 0 )
 80152d0:	4b07      	ldr	r3, [pc, #28]	@ (80152f0 <LoRaMacClassBResumeBeaconing+0x40>)
 80152d2:	7b1b      	ldrb	r3, [r3, #12]
 80152d4:	f003 0302 	and.w	r3, r3, #2
 80152d8:	b2db      	uxtb	r3, r3
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d103      	bne.n	80152e6 <LoRaMacClassBResumeBeaconing+0x36>
        {
            // Set the default state for beacon less operation
            Ctx.BeaconState = BEACON_STATE_REACQUISITION;
 80152de:	4b04      	ldr	r3, [pc, #16]	@ (80152f0 <LoRaMacClassBResumeBeaconing+0x40>)
 80152e0:	2204      	movs	r2, #4
 80152e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
 80152e6:	2000      	movs	r0, #0
 80152e8:	f7ff f944 	bl	8014574 <LoRaMacClassBBeaconTimerEvent>
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80152ec:	bf00      	nop
 80152ee:	bd80      	pop	{r7, pc}
 80152f0:	20001404 	.word	0x20001404

080152f4 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 80152f4:	b580      	push	{r7, lr}
 80152f6:	b082      	sub	sp, #8
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	4603      	mov	r3, r0
 80152fc:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( nextClass == CLASS_B )
 80152fe:	79fb      	ldrb	r3, [r7, #7]
 8015300:	2b01      	cmp	r3, #1
 8015302:	d110      	bne.n	8015326 <LoRaMacClassBSwitchClass+0x32>
    {// Switch to from class a to class b
        if( ( Ctx.BeaconCtx.Ctrl.BeaconMode == 1 ) && ( ClassBNvm->PingSlotCtx.Ctrl.Assigned == 1 ) )
 8015304:	4b0f      	ldr	r3, [pc, #60]	@ (8015344 <LoRaMacClassBSwitchClass+0x50>)
 8015306:	7b1b      	ldrb	r3, [r3, #12]
 8015308:	f003 0301 	and.w	r3, r3, #1
 801530c:	b2db      	uxtb	r3, r3
 801530e:	2b00      	cmp	r3, #0
 8015310:	d009      	beq.n	8015326 <LoRaMacClassBSwitchClass+0x32>
 8015312:	4b0d      	ldr	r3, [pc, #52]	@ (8015348 <LoRaMacClassBSwitchClass+0x54>)
 8015314:	681b      	ldr	r3, [r3, #0]
 8015316:	781b      	ldrb	r3, [r3, #0]
 8015318:	f003 0301 	and.w	r3, r3, #1
 801531c:	b2db      	uxtb	r3, r3
 801531e:	2b00      	cmp	r3, #0
 8015320:	d001      	beq.n	8015326 <LoRaMacClassBSwitchClass+0x32>
        {
            return LORAMAC_STATUS_OK;
 8015322:	2300      	movs	r3, #0
 8015324:	e009      	b.n	801533a <LoRaMacClassBSwitchClass+0x46>
        }
    }
    if( nextClass == CLASS_A )
 8015326:	79fb      	ldrb	r3, [r7, #7]
 8015328:	2b00      	cmp	r3, #0
 801532a:	d105      	bne.n	8015338 <LoRaMacClassBSwitchClass+0x44>
    {// Switch from class b to class a
        LoRaMacClassBHaltBeaconing( );
 801532c:	f7ff ff84 	bl	8015238 <LoRaMacClassBHaltBeaconing>

        // Initialize default state for class b
        InitClassBDefaults( );
 8015330:	f7fe ff18 	bl	8014164 <InitClassBDefaults>

        return LORAMAC_STATUS_OK;
 8015334:	2300      	movs	r3, #0
 8015336:	e000      	b.n	801533a <LoRaMacClassBSwitchClass+0x46>
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8015338:	2302      	movs	r3, #2
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801533a:	4618      	mov	r0, r3
 801533c:	3708      	adds	r7, #8
 801533e:	46bd      	mov	sp, r7
 8015340:	bd80      	pop	{r7, pc}
 8015342:	bf00      	nop
 8015344:	20001404 	.word	0x20001404
 8015348:	200014b8 	.word	0x200014b8

0801534c <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 801534c:	b480      	push	{r7}
 801534e:	b085      	sub	sp, #20
 8015350:	af00      	add	r7, sp, #0
 8015352:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8015354:	2300      	movs	r3, #0
 8015356:	73fb      	strb	r3, [r7, #15]

    switch( mibGet->Type )
 8015358:	687b      	ldr	r3, [r7, #4]
 801535a:	781b      	ldrb	r3, [r3, #0]
 801535c:	2b38      	cmp	r3, #56	@ 0x38
 801535e:	d002      	beq.n	8015366 <LoRaMacClassBMibGetRequestConfirm+0x1a>
 8015360:	2b40      	cmp	r3, #64	@ 0x40
 8015362:	d007      	beq.n	8015374 <LoRaMacClassBMibGetRequestConfirm+0x28>
 8015364:	e00c      	b.n	8015380 <LoRaMacClassBMibGetRequestConfirm+0x34>
    {
        case MIB_PING_SLOT_DATARATE:
        {
            mibGet->Param.PingSlotDatarate = ClassBNvm->PingSlotCtx.Datarate;
 8015366:	4b0b      	ldr	r3, [pc, #44]	@ (8015394 <LoRaMacClassBMibGetRequestConfirm+0x48>)
 8015368:	681b      	ldr	r3, [r3, #0]
 801536a:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	711a      	strb	r2, [r3, #4]
            break;
 8015372:	e008      	b.n	8015386 <LoRaMacClassBMibGetRequestConfirm+0x3a>
        }
        case MIB_BEACON_STATE:
        {
            mibGet->Param.BeaconState = Ctx.BeaconState;
 8015374:	4b08      	ldr	r3, [pc, #32]	@ (8015398 <LoRaMacClassBMibGetRequestConfirm+0x4c>)
 8015376:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	711a      	strb	r2, [r3, #4]
            break;
 801537e:	e002      	b.n	8015386 <LoRaMacClassBMibGetRequestConfirm+0x3a>
        }
        default:
        {
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8015380:	2302      	movs	r3, #2
 8015382:	73fb      	strb	r3, [r7, #15]
            break;
 8015384:	bf00      	nop
        }
    }
    return status;
 8015386:	7bfb      	ldrb	r3, [r7, #15]
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015388:	4618      	mov	r0, r3
 801538a:	3714      	adds	r7, #20
 801538c:	46bd      	mov	sp, r7
 801538e:	bc80      	pop	{r7}
 8015390:	4770      	bx	lr
 8015392:	bf00      	nop
 8015394:	200014b8 	.word	0x200014b8
 8015398:	20001404 	.word	0x20001404

0801539c <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 801539c:	b480      	push	{r7}
 801539e:	b085      	sub	sp, #20
 80153a0:	af00      	add	r7, sp, #0
 80153a2:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80153a4:	2300      	movs	r3, #0
 80153a6:	73fb      	strb	r3, [r7, #15]

    switch( mibSet->Type )
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	781b      	ldrb	r3, [r3, #0]
 80153ac:	2b38      	cmp	r3, #56	@ 0x38
 80153ae:	d106      	bne.n	80153be <LoRaMacMibClassBSetRequestConfirm+0x22>
    {
        case MIB_PING_SLOT_DATARATE:
        {
            ClassBNvm->PingSlotCtx.Datarate = mibSet->Param.PingSlotDatarate;
 80153b0:	4b07      	ldr	r3, [pc, #28]	@ (80153d0 <LoRaMacMibClassBSetRequestConfirm+0x34>)
 80153b2:	681b      	ldr	r3, [r3, #0]
 80153b4:	687a      	ldr	r2, [r7, #4]
 80153b6:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80153ba:	721a      	strb	r2, [r3, #8]
            break;
 80153bc:	e002      	b.n	80153c4 <LoRaMacMibClassBSetRequestConfirm+0x28>
        }
        default:
        {
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80153be:	2302      	movs	r3, #2
 80153c0:	73fb      	strb	r3, [r7, #15]
            break;
 80153c2:	bf00      	nop
        }
    }
    return status;
 80153c4:	7bfb      	ldrb	r3, [r7, #15]
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80153c6:	4618      	mov	r0, r3
 80153c8:	3714      	adds	r7, #20
 80153ca:	46bd      	mov	sp, r7
 80153cc:	bc80      	pop	{r7}
 80153ce:	4770      	bx	lr
 80153d0:	200014b8 	.word	0x200014b8

080153d4 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80153d4:	b580      	push	{r7, lr}
 80153d6:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 80153d8:	200d      	movs	r0, #13
 80153da:	f000 fea1 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 80153de:	4603      	mov	r3, r0
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d009      	beq.n	80153f8 <LoRaMacClassBPingSlotInfoAns+0x24>
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 80153e4:	210d      	movs	r1, #13
 80153e6:	2000      	movs	r0, #0
 80153e8:	f000 fe0e 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
 80153ec:	4b03      	ldr	r3, [pc, #12]	@ (80153fc <LoRaMacClassBPingSlotInfoAns+0x28>)
 80153ee:	681a      	ldr	r2, [r3, #0]
 80153f0:	7813      	ldrb	r3, [r2, #0]
 80153f2:	f043 0301 	orr.w	r3, r3, #1
 80153f6:	7013      	strb	r3, [r2, #0]
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80153f8:	bf00      	nop
 80153fa:	bd80      	pop	{r7, pc}
 80153fc:	200014b8 	.word	0x200014b8

08015400 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b084      	sub	sp, #16
 8015404:	af00      	add	r7, sp, #0
 8015406:	4603      	mov	r3, r0
 8015408:	6039      	str	r1, [r7, #0]
 801540a:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    uint8_t status = 0x03;
 801540c:	2303      	movs	r3, #3
 801540e:	73fb      	strb	r3, [r7, #15]
    VerifyParams_t verify;
    bool isCustomFreq = false;
 8015410:	2300      	movs	r3, #0
 8015412:	73bb      	strb	r3, [r7, #14]

    if( frequency != 0 )
 8015414:	683b      	ldr	r3, [r7, #0]
 8015416:	2b00      	cmp	r3, #0
 8015418:	d017      	beq.n	801544a <LoRaMacClassBPingSlotChannelReq+0x4a>
    {
        isCustomFreq = true;
 801541a:	2301      	movs	r3, #1
 801541c:	73bb      	strb	r3, [r7, #14]
        verify.Frequency = frequency;
 801541e:	683b      	ldr	r3, [r7, #0]
 8015420:	60bb      	str	r3, [r7, #8]
        if( RegionVerify( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &verify, PHY_FREQUENCY ) == false )
 8015422:	4b2b      	ldr	r3, [pc, #172]	@ (80154d0 <LoRaMacClassBPingSlotChannelReq+0xd0>)
 8015424:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8015428:	781b      	ldrb	r3, [r3, #0]
 801542a:	f107 0108 	add.w	r1, r7, #8
 801542e:	2200      	movs	r2, #0
 8015430:	4618      	mov	r0, r3
 8015432:	f002 f960 	bl	80176f6 <RegionVerify>
 8015436:	4603      	mov	r3, r0
 8015438:	f083 0301 	eor.w	r3, r3, #1
 801543c:	b2db      	uxtb	r3, r3
 801543e:	2b00      	cmp	r3, #0
 8015440:	d003      	beq.n	801544a <LoRaMacClassBPingSlotChannelReq+0x4a>
        {
            status &= 0xFE; // Channel frequency KO
 8015442:	7bfb      	ldrb	r3, [r7, #15]
 8015444:	f023 0301 	bic.w	r3, r3, #1
 8015448:	73fb      	strb	r3, [r7, #15]
        }
    }

    verify.DatarateParams.Datarate = datarate;
 801544a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801544e:	723b      	strb	r3, [r7, #8]
    verify.DatarateParams.DownlinkDwellTime = Ctx.LoRaMacClassBParams.LoRaMacParams->DownlinkDwellTime;
 8015450:	4b1f      	ldr	r3, [pc, #124]	@ (80154d0 <LoRaMacClassBPingSlotChannelReq+0xd0>)
 8015452:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8015456:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801545a:	727b      	strb	r3, [r7, #9]

    if( RegionVerify( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &verify, PHY_RX_DR ) == false )
 801545c:	4b1c      	ldr	r3, [pc, #112]	@ (80154d0 <LoRaMacClassBPingSlotChannelReq+0xd0>)
 801545e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8015462:	781b      	ldrb	r3, [r3, #0]
 8015464:	f107 0108 	add.w	r1, r7, #8
 8015468:	2207      	movs	r2, #7
 801546a:	4618      	mov	r0, r3
 801546c:	f002 f943 	bl	80176f6 <RegionVerify>
 8015470:	4603      	mov	r3, r0
 8015472:	f083 0301 	eor.w	r3, r3, #1
 8015476:	b2db      	uxtb	r3, r3
 8015478:	2b00      	cmp	r3, #0
 801547a:	d003      	beq.n	8015484 <LoRaMacClassBPingSlotChannelReq+0x84>
    {
        status &= 0xFD; // Datarate range KO
 801547c:	7bfb      	ldrb	r3, [r7, #15]
 801547e:	f023 0302 	bic.w	r3, r3, #2
 8015482:	73fb      	strb	r3, [r7, #15]
    }

    if( status == 0x03 )
 8015484:	7bfb      	ldrb	r3, [r7, #15]
 8015486:	2b03      	cmp	r3, #3
 8015488:	d11c      	bne.n	80154c4 <LoRaMacClassBPingSlotChannelReq+0xc4>
    {
        if( isCustomFreq == true )
 801548a:	7bbb      	ldrb	r3, [r7, #14]
 801548c:	2b00      	cmp	r3, #0
 801548e:	d00a      	beq.n	80154a6 <LoRaMacClassBPingSlotChannelReq+0xa6>
        {
            ClassBNvm->PingSlotCtx.Ctrl.CustomFreq = 1;
 8015490:	4b10      	ldr	r3, [pc, #64]	@ (80154d4 <LoRaMacClassBPingSlotChannelReq+0xd4>)
 8015492:	681a      	ldr	r2, [r3, #0]
 8015494:	7813      	ldrb	r3, [r2, #0]
 8015496:	f043 0302 	orr.w	r3, r3, #2
 801549a:	7013      	strb	r3, [r2, #0]
            ClassBNvm->PingSlotCtx.Frequency = frequency;
 801549c:	4b0d      	ldr	r3, [pc, #52]	@ (80154d4 <LoRaMacClassBPingSlotChannelReq+0xd4>)
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	683a      	ldr	r2, [r7, #0]
 80154a2:	605a      	str	r2, [r3, #4]
 80154a4:	e009      	b.n	80154ba <LoRaMacClassBPingSlotChannelReq+0xba>
        }
        else
        {
            ClassBNvm->PingSlotCtx.Ctrl.CustomFreq = 0;
 80154a6:	4b0b      	ldr	r3, [pc, #44]	@ (80154d4 <LoRaMacClassBPingSlotChannelReq+0xd4>)
 80154a8:	681a      	ldr	r2, [r3, #0]
 80154aa:	7813      	ldrb	r3, [r2, #0]
 80154ac:	f023 0302 	bic.w	r3, r3, #2
 80154b0:	7013      	strb	r3, [r2, #0]
            ClassBNvm->PingSlotCtx.Frequency = 0;
 80154b2:	4b08      	ldr	r3, [pc, #32]	@ (80154d4 <LoRaMacClassBPingSlotChannelReq+0xd4>)
 80154b4:	681b      	ldr	r3, [r3, #0]
 80154b6:	2200      	movs	r2, #0
 80154b8:	605a      	str	r2, [r3, #4]
        }
        ClassBNvm->PingSlotCtx.Datarate = datarate;
 80154ba:	4b06      	ldr	r3, [pc, #24]	@ (80154d4 <LoRaMacClassBPingSlotChannelReq+0xd4>)
 80154bc:	681b      	ldr	r3, [r3, #0]
 80154be:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80154c2:	721a      	strb	r2, [r3, #8]
    }

    return status;
 80154c4:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80154c6:	4618      	mov	r0, r3
 80154c8:	3710      	adds	r7, #16
 80154ca:	46bd      	mov	sp, r7
 80154cc:	bd80      	pop	{r7, pc}
 80154ce:	bf00      	nop
 80154d0:	20001404 	.word	0x20001404
 80154d4:	200014b8 	.word	0x200014b8

080154d8 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80154d8:	b590      	push	{r4, r7, lr}
 80154da:	b085      	sub	sp, #20
 80154dc:	af00      	add	r7, sp, #0
 80154de:	4603      	mov	r3, r0
 80154e0:	60ba      	str	r2, [r7, #8]
 80154e2:	81fb      	strh	r3, [r7, #14]
 80154e4:	460b      	mov	r3, r1
 80154e6:	737b      	strb	r3, [r7, #13]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.BeaconCtx.BeaconTimingDelay = ( CLASSB_BEACON_DELAY_BEACON_TIMING_ANS * beaconTimingDelay );
 80154e8:	89fa      	ldrh	r2, [r7, #14]
 80154ea:	4613      	mov	r3, r2
 80154ec:	011b      	lsls	r3, r3, #4
 80154ee:	1a9b      	subs	r3, r3, r2
 80154f0:	005b      	lsls	r3, r3, #1
 80154f2:	461a      	mov	r2, r3
 80154f4:	4b26      	ldr	r3, [pc, #152]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 80154f6:	639a      	str	r2, [r3, #56]	@ 0x38
    Ctx.BeaconCtx.BeaconTimingChannel = beaconTimingChannel;
 80154f8:	4a25      	ldr	r2, [pc, #148]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 80154fa:	7b7b      	ldrb	r3, [r7, #13]
 80154fc:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34

    if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8015500:	200e      	movs	r0, #14
 8015502:	f000 fe0d 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8015506:	4603      	mov	r3, r0
 8015508:	2b00      	cmp	r3, #0
 801550a:	d03c      	beq.n	8015586 <LoRaMacClassBBeaconTimingAns+0xae>
    {
        if( Ctx.BeaconCtx.BeaconTimingDelay > CLASSB_BEACON_INTERVAL )
 801550c:	4b20      	ldr	r3, [pc, #128]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 801550e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015510:	f5b3 3ffa 	cmp.w	r3, #128000	@ 0x1f400
 8015514:	d90b      	bls.n	801552e <LoRaMacClassBBeaconTimingAns+0x56>
        {
            // We missed the beacon already
            Ctx.BeaconCtx.BeaconTimingDelay = 0;
 8015516:	4b1e      	ldr	r3, [pc, #120]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 8015518:	2200      	movs	r2, #0
 801551a:	639a      	str	r2, [r3, #56]	@ 0x38
            Ctx.BeaconCtx.BeaconTimingChannel = 0;
 801551c:	4b1c      	ldr	r3, [pc, #112]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 801551e:	2200      	movs	r2, #0
 8015520:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_BEACON_NOT_FOUND, MLME_BEACON_TIMING );
 8015524:	210e      	movs	r1, #14
 8015526:	2010      	movs	r0, #16
 8015528:	f000 fd6e 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
 801552c:	e01e      	b.n	801556c <LoRaMacClassBBeaconTimingAns+0x94>
        }
        else
        {
            Ctx.BeaconCtx.Ctrl.BeaconDelaySet = 1;
 801552e:	4a18      	ldr	r2, [pc, #96]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 8015530:	7b13      	ldrb	r3, [r2, #12]
 8015532:	f043 0304 	orr.w	r3, r3, #4
 8015536:	7313      	strb	r3, [r2, #12]
            Ctx.BeaconCtx.Ctrl.BeaconChannelSet = 1;
 8015538:	4a15      	ldr	r2, [pc, #84]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 801553a:	7b13      	ldrb	r3, [r2, #12]
 801553c:	f043 0308 	orr.w	r3, r3, #8
 8015540:	7313      	strb	r3, [r2, #12]
            Ctx.BeaconCtx.NextBeaconRx = SysTimeFromMs( lastRxDone + Ctx.BeaconCtx.BeaconTimingDelay );
 8015542:	4b13      	ldr	r3, [pc, #76]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 8015544:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015546:	68bb      	ldr	r3, [r7, #8]
 8015548:	441a      	add	r2, r3
 801554a:	4c11      	ldr	r4, [pc, #68]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 801554c:	463b      	mov	r3, r7
 801554e:	4611      	mov	r1, r2
 8015550:	4618      	mov	r0, r3
 8015552:	f008 ff67 	bl	801e424 <SysTimeFromMs>
 8015556:	f104 0320 	add.w	r3, r4, #32
 801555a:	463a      	mov	r2, r7
 801555c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015560:	e883 0003 	stmia.w	r3, {r0, r1}
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8015564:	210e      	movs	r1, #14
 8015566:	2000      	movs	r0, #0
 8015568:	f000 fd4e 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
        }

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
 801556c:	4b08      	ldr	r3, [pc, #32]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 801556e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8015572:	4a07      	ldr	r2, [pc, #28]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 8015574:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8015576:	60da      	str	r2, [r3, #12]
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
 8015578:	4b05      	ldr	r3, [pc, #20]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 801557a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801557e:	4a04      	ldr	r2, [pc, #16]	@ (8015590 <LoRaMacClassBBeaconTimingAns+0xb8>)
 8015580:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8015584:	741a      	strb	r2, [r3, #16]
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015586:	bf00      	nop
 8015588:	3714      	adds	r7, #20
 801558a:	46bd      	mov	sp, r7
 801558c:	bd90      	pop	{r4, r7, pc}
 801558e:	bf00      	nop
 8015590:	20001404 	.word	0x20001404

08015594 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8015594:	b590      	push	{r4, r7, lr}
 8015596:	b08b      	sub	sp, #44	@ 0x2c
 8015598:	af02      	add	r7, sp, #8
#if ( LORAMAC_CLASSB_ENABLED == 1 )

    SysTime_t nextBeacon = SysTimeGet( );
 801559a:	f107 0314 	add.w	r3, r7, #20
 801559e:	4618      	mov	r0, r3
 80155a0:	f008 fec0 	bl	801e324 <SysTimeGet>
    TimerTime_t currentTimeMs = SysTimeToMs( nextBeacon );
 80155a4:	f107 0314 	add.w	r3, r7, #20
 80155a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80155ac:	f008 ff12 	bl	801e3d4 <SysTimeToMs>
 80155b0:	61f8      	str	r0, [r7, #28]

    nextBeacon.Seconds = nextBeacon.Seconds + ( 128 - ( nextBeacon.Seconds % 128 ) );
 80155b2:	697b      	ldr	r3, [r7, #20]
 80155b4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80155b8:	3380      	adds	r3, #128	@ 0x80
 80155ba:	617b      	str	r3, [r7, #20]
    nextBeacon.SubSeconds = 0;
 80155bc:	2300      	movs	r3, #0
 80155be:	833b      	strh	r3, [r7, #24]

    Ctx.BeaconCtx.NextBeaconRx = nextBeacon;
 80155c0:	4b2e      	ldr	r3, [pc, #184]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 80155c2:	3320      	adds	r3, #32
 80155c4:	f107 0214 	add.w	r2, r7, #20
 80155c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80155cc:	e883 0003 	stmia.w	r3, {r0, r1}
    Ctx.BeaconCtx.LastBeaconRx = SysTimeSub( Ctx.BeaconCtx.NextBeaconRx, ( SysTime_t ){ .Seconds = CLASSB_BEACON_INTERVAL / 1000, .SubSeconds = 0 } );
 80155d0:	2380      	movs	r3, #128	@ 0x80
 80155d2:	60fb      	str	r3, [r7, #12]
 80155d4:	2300      	movs	r3, #0
 80155d6:	823b      	strh	r3, [r7, #16]
 80155d8:	4c28      	ldr	r4, [pc, #160]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 80155da:	4638      	mov	r0, r7
 80155dc:	4a27      	ldr	r2, [pc, #156]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 80155de:	693b      	ldr	r3, [r7, #16]
 80155e0:	9300      	str	r3, [sp, #0]
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	3220      	adds	r2, #32
 80155e6:	ca06      	ldmia	r2, {r1, r2}
 80155e8:	f008 fe35 	bl	801e256 <SysTimeSub>
 80155ec:	f104 0318 	add.w	r3, r4, #24
 80155f0:	463a      	mov	r2, r7
 80155f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80155f6:	e883 0003 	stmia.w	r3, {r0, r1}

    if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 80155fa:	200a      	movs	r0, #10
 80155fc:	f000 fd90 	bl	8016120 <LoRaMacConfirmQueueIsCmdActive>
 8015600:	4603      	mov	r3, r0
 8015602:	2b00      	cmp	r3, #0
 8015604:	d036      	beq.n	8015674 <LoRaMacClassBDeviceTimeAns+0xe0>
    {
        if( currentTimeMs > SysTimeToMs( Ctx.BeaconCtx.NextBeaconRx ) )
 8015606:	4b1d      	ldr	r3, [pc, #116]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 8015608:	3320      	adds	r3, #32
 801560a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801560e:	f008 fee1 	bl	801e3d4 <SysTimeToMs>
 8015612:	4602      	mov	r2, r0
 8015614:	69fb      	ldr	r3, [r7, #28]
 8015616:	4293      	cmp	r3, r2
 8015618:	d910      	bls.n	801563c <LoRaMacClassBDeviceTimeAns+0xa8>
        {
            // We missed the beacon already
            Ctx.BeaconCtx.LastBeaconRx.Seconds = 0;
 801561a:	4b18      	ldr	r3, [pc, #96]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 801561c:	2200      	movs	r2, #0
 801561e:	619a      	str	r2, [r3, #24]
            Ctx.BeaconCtx.LastBeaconRx.SubSeconds = 0;
 8015620:	4b16      	ldr	r3, [pc, #88]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 8015622:	2200      	movs	r2, #0
 8015624:	839a      	strh	r2, [r3, #28]
            Ctx.BeaconCtx.NextBeaconRx.Seconds = 0;
 8015626:	4b15      	ldr	r3, [pc, #84]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 8015628:	2200      	movs	r2, #0
 801562a:	621a      	str	r2, [r3, #32]
            Ctx.BeaconCtx.NextBeaconRx.SubSeconds = 0;
 801562c:	4b13      	ldr	r3, [pc, #76]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 801562e:	2200      	movs	r2, #0
 8015630:	849a      	strh	r2, [r3, #36]	@ 0x24
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_BEACON_NOT_FOUND, MLME_DEVICE_TIME );
 8015632:	210a      	movs	r1, #10
 8015634:	2010      	movs	r0, #16
 8015636:	f000 fce7 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801563a:	e01b      	b.n	8015674 <LoRaMacClassBDeviceTimeAns+0xe0>
            Ctx.BeaconCtx.Ctrl.BeaconDelaySet = 1;
 801563c:	4a0f      	ldr	r2, [pc, #60]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 801563e:	7b13      	ldrb	r3, [r2, #12]
 8015640:	f043 0304 	orr.w	r3, r3, #4
 8015644:	7313      	strb	r3, [r2, #12]
            Ctx.BeaconCtx.BeaconTimingDelay = SysTimeToMs( Ctx.BeaconCtx.NextBeaconRx ) - currentTimeMs;
 8015646:	4b0d      	ldr	r3, [pc, #52]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 8015648:	3320      	adds	r3, #32
 801564a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801564e:	f008 fec1 	bl	801e3d4 <SysTimeToMs>
 8015652:	4602      	mov	r2, r0
 8015654:	69fb      	ldr	r3, [r7, #28]
 8015656:	1ad3      	subs	r3, r2, r3
 8015658:	4a08      	ldr	r2, [pc, #32]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 801565a:	6393      	str	r3, [r2, #56]	@ 0x38
            Ctx.BeaconCtx.BeaconTime.Seconds = nextBeacon.Seconds - UNIX_GPS_EPOCH_OFFSET - 128;
 801565c:	697a      	ldr	r2, [r7, #20]
 801565e:	4b08      	ldr	r3, [pc, #32]	@ (8015680 <LoRaMacClassBDeviceTimeAns+0xec>)
 8015660:	4413      	add	r3, r2
 8015662:	4a06      	ldr	r2, [pc, #24]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 8015664:	6113      	str	r3, [r2, #16]
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
 8015666:	4b05      	ldr	r3, [pc, #20]	@ (801567c <LoRaMacClassBDeviceTimeAns+0xe8>)
 8015668:	2200      	movs	r2, #0
 801566a:	829a      	strh	r2, [r3, #20]
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801566c:	210a      	movs	r1, #10
 801566e:	2000      	movs	r0, #0
 8015670:	f000 fcca 	bl	8016008 <LoRaMacConfirmQueueSetStatus>
}
 8015674:	bf00      	nop
 8015676:	3724      	adds	r7, #36	@ 0x24
 8015678:	46bd      	mov	sp, r7
 801567a:	bd90      	pop	{r4, r7, pc}
 801567c:	20001404 	.word	0x20001404
 8015680:	ed2ac200 	.word	0xed2ac200

08015684 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8015684:	b580      	push	{r7, lr}
 8015686:	b084      	sub	sp, #16
 8015688:	af00      	add	r7, sp, #0
 801568a:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    VerifyParams_t verify;

    if( frequency != 0 )
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	2b00      	cmp	r3, #0
 8015690:	d01a      	beq.n	80156c8 <LoRaMacClassBBeaconFreqReq+0x44>
    {
        verify.Frequency = frequency;
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	60fb      	str	r3, [r7, #12]

        if( RegionVerify( *Ctx.LoRaMacClassBParams.LoRaMacRegion, &verify, PHY_FREQUENCY ) == true )
 8015696:	4b13      	ldr	r3, [pc, #76]	@ (80156e4 <LoRaMacClassBBeaconFreqReq+0x60>)
 8015698:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801569c:	781b      	ldrb	r3, [r3, #0]
 801569e:	f107 010c 	add.w	r1, r7, #12
 80156a2:	2200      	movs	r2, #0
 80156a4:	4618      	mov	r0, r3
 80156a6:	f002 f826 	bl	80176f6 <RegionVerify>
 80156aa:	4603      	mov	r3, r0
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d013      	beq.n	80156d8 <LoRaMacClassBBeaconFreqReq+0x54>
        {
            ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 1;
 80156b0:	4b0d      	ldr	r3, [pc, #52]	@ (80156e8 <LoRaMacClassBBeaconFreqReq+0x64>)
 80156b2:	681a      	ldr	r2, [r3, #0]
 80156b4:	7b13      	ldrb	r3, [r2, #12]
 80156b6:	f043 0301 	orr.w	r3, r3, #1
 80156ba:	7313      	strb	r3, [r2, #12]
            ClassBNvm->BeaconCtx.Frequency = frequency;
 80156bc:	4b0a      	ldr	r3, [pc, #40]	@ (80156e8 <LoRaMacClassBBeaconFreqReq+0x64>)
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	687a      	ldr	r2, [r7, #4]
 80156c2:	611a      	str	r2, [r3, #16]
            return true;
 80156c4:	2301      	movs	r3, #1
 80156c6:	e008      	b.n	80156da <LoRaMacClassBBeaconFreqReq+0x56>
        }
    }
    else
    {
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
 80156c8:	4b07      	ldr	r3, [pc, #28]	@ (80156e8 <LoRaMacClassBBeaconFreqReq+0x64>)
 80156ca:	681a      	ldr	r2, [r3, #0]
 80156cc:	7b13      	ldrb	r3, [r2, #12]
 80156ce:	f023 0301 	bic.w	r3, r3, #1
 80156d2:	7313      	strb	r3, [r2, #12]
        return true;
 80156d4:	2301      	movs	r3, #1
 80156d6:	e000      	b.n	80156da <LoRaMacClassBBeaconFreqReq+0x56>
    }
    return false;
 80156d8:	2300      	movs	r3, #0
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80156da:	4618      	mov	r0, r3
 80156dc:	3710      	adds	r7, #16
 80156de:	46bd      	mov	sp, r7
 80156e0:	bd80      	pop	{r7, pc}
 80156e2:	bf00      	nop
 80156e4:	20001404 	.word	0x20001404
 80156e8:	200014b8 	.word	0x200014b8

080156ec <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 80156ec:	b580      	push	{r7, lr}
 80156ee:	b086      	sub	sp, #24
 80156f0:	af00      	add	r7, sp, #0
 80156f2:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80156f4:	f009 fc96 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 80156f8:	6178      	str	r0, [r7, #20]
    TimerTime_t beaconReserved = 0;
 80156fa:	2300      	movs	r3, #0
 80156fc:	613b      	str	r3, [r7, #16]
    TimerTime_t nextBeacon = SysTimeToMs( Ctx.BeaconCtx.NextBeaconRx );
 80156fe:	4b14      	ldr	r3, [pc, #80]	@ (8015750 <LoRaMacClassBIsUplinkCollision+0x64>)
 8015700:	3320      	adds	r3, #32
 8015702:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015706:	f008 fe65 	bl	801e3d4 <SysTimeToMs>
 801570a:	60f8      	str	r0, [r7, #12]

    beaconReserved = nextBeacon -
                     CLASSB_BEACON_GUARD -
                     Ctx.LoRaMacClassBParams.LoRaMacParams->ReceiveDelay1 -
 801570c:	4b10      	ldr	r3, [pc, #64]	@ (8015750 <LoRaMacClassBIsUplinkCollision+0x64>)
 801570e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8015712:	68db      	ldr	r3, [r3, #12]
                     CLASSB_BEACON_GUARD -
 8015714:	68fa      	ldr	r2, [r7, #12]
 8015716:	1ad2      	subs	r2, r2, r3
                     Ctx.LoRaMacClassBParams.LoRaMacParams->ReceiveDelay2 -
 8015718:	4b0d      	ldr	r3, [pc, #52]	@ (8015750 <LoRaMacClassBIsUplinkCollision+0x64>)
 801571a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801571e:	691b      	ldr	r3, [r3, #16]
                     Ctx.LoRaMacClassBParams.LoRaMacParams->ReceiveDelay1 -
 8015720:	1ad2      	subs	r2, r2, r3
                     Ctx.LoRaMacClassBParams.LoRaMacParams->ReceiveDelay2 -
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	1ad3      	subs	r3, r2, r3
    beaconReserved = nextBeacon -
 8015726:	f6a3 33b8 	subw	r3, r3, #3000	@ 0xbb8
 801572a:	613b      	str	r3, [r7, #16]
                     txTimeOnAir;

    // Check if the next beacon will be received during the next uplink.
    if( ( currentTime >= beaconReserved ) && ( currentTime < ( nextBeacon + CLASSB_BEACON_RESERVED ) ) )
 801572c:	697a      	ldr	r2, [r7, #20]
 801572e:	693b      	ldr	r3, [r7, #16]
 8015730:	429a      	cmp	r2, r3
 8015732:	d308      	bcc.n	8015746 <LoRaMacClassBIsUplinkCollision+0x5a>
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	f603 0348 	addw	r3, r3, #2120	@ 0x848
 801573a:	697a      	ldr	r2, [r7, #20]
 801573c:	429a      	cmp	r2, r3
 801573e:	d202      	bcs.n	8015746 <LoRaMacClassBIsUplinkCollision+0x5a>
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
 8015740:	f640 0348 	movw	r3, #2120	@ 0x848
 8015744:	e000      	b.n	8015748 <LoRaMacClassBIsUplinkCollision+0x5c>
    }
    return 0;
 8015746:	2300      	movs	r3, #0
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015748:	4618      	mov	r0, r3
 801574a:	3718      	adds	r7, #24
 801574c:	46bd      	mov	sp, r7
 801574e:	bd80      	pop	{r7, pc}
 8015750:	20001404 	.word	0x20001404

08015754 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8015754:	b580      	push	{r7, lr}
 8015756:	b084      	sub	sp, #16
 8015758:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    TimerStop( &Ctx.PingSlotTimer );
 801575a:	4810      	ldr	r0, [pc, #64]	@ (801579c <LoRaMacClassBStopRxSlots+0x48>)
 801575c:	f009 fb48 	bl	801edf0 <UTIL_TIMER_Stop>
    TimerStop( &Ctx.MulticastSlotTimer );
 8015760:	480f      	ldr	r0, [pc, #60]	@ (80157a0 <LoRaMacClassBStopRxSlots+0x4c>)
 8015762:	f009 fb45 	bl	801edf0 <UTIL_TIMER_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015766:	f3ef 8310 	mrs	r3, PRIMASK
 801576a:	607b      	str	r3, [r7, #4]
  return(result);
 801576c:	687b      	ldr	r3, [r7, #4]

    CRITICAL_SECTION_BEGIN( );
 801576e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8015770:	b672      	cpsid	i
}
 8015772:	bf00      	nop
    LoRaMacClassBEvents.Events.PingSlot = 0;
 8015774:	4a0b      	ldr	r2, [pc, #44]	@ (80157a4 <LoRaMacClassBStopRxSlots+0x50>)
 8015776:	7813      	ldrb	r3, [r2, #0]
 8015778:	f023 0302 	bic.w	r3, r3, #2
 801577c:	7013      	strb	r3, [r2, #0]
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
 801577e:	4a09      	ldr	r2, [pc, #36]	@ (80157a4 <LoRaMacClassBStopRxSlots+0x50>)
 8015780:	7813      	ldrb	r3, [r2, #0]
 8015782:	f023 0304 	bic.w	r3, r3, #4
 8015786:	7013      	strb	r3, [r2, #0]
 8015788:	68fb      	ldr	r3, [r7, #12]
 801578a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801578c:	68bb      	ldr	r3, [r7, #8]
 801578e:	f383 8810 	msr	PRIMASK, r3
}
 8015792:	bf00      	nop
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015794:	bf00      	nop
 8015796:	3710      	adds	r7, #16
 8015798:	46bd      	mov	sp, r7
 801579a:	bd80      	pop	{r7, pc}
 801579c:	20001460 	.word	0x20001460
 80157a0:	20001478 	.word	0x20001478
 80157a4:	20001400 	.word	0x20001400

080157a8 <LoRaMacClassBStartRxSlots>:

void LoRaMacClassBStartRxSlots( void )
{
 80157a8:	b580      	push	{r7, lr}
 80157aa:	af00      	add	r7, sp, #0
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    if( ClassBNvm->PingSlotCtx.Ctrl.Assigned == 1 )
 80157ac:	4b0f      	ldr	r3, [pc, #60]	@ (80157ec <LoRaMacClassBStartRxSlots+0x44>)
 80157ae:	681b      	ldr	r3, [r3, #0]
 80157b0:	781b      	ldrb	r3, [r3, #0]
 80157b2:	f003 0301 	and.w	r3, r3, #1
 80157b6:	b2db      	uxtb	r3, r3
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d015      	beq.n	80157e8 <LoRaMacClassBStartRxSlots+0x40>
    {
        Ctx.PingSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 80157bc:	4b0c      	ldr	r3, [pc, #48]	@ (80157f0 <LoRaMacClassBStartRxSlots+0x48>)
 80157be:	2200      	movs	r2, #0
 80157c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        TimerSetValue( &Ctx.PingSlotTimer, 1 );
 80157c4:	2101      	movs	r1, #1
 80157c6:	480b      	ldr	r0, [pc, #44]	@ (80157f4 <LoRaMacClassBStartRxSlots+0x4c>)
 80157c8:	f009 fb82 	bl	801eed0 <UTIL_TIMER_SetPeriod>
        TimerStart( &Ctx.PingSlotTimer );
 80157cc:	4809      	ldr	r0, [pc, #36]	@ (80157f4 <LoRaMacClassBStartRxSlots+0x4c>)
 80157ce:	f009 faa1 	bl	801ed14 <UTIL_TIMER_Start>

        Ctx.MulticastSlotState = PINGSLOT_STATE_CALC_PING_OFFSET;
 80157d2:	4b07      	ldr	r3, [pc, #28]	@ (80157f0 <LoRaMacClassBStartRxSlots+0x48>)
 80157d4:	2200      	movs	r2, #0
 80157d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        TimerSetValue( &Ctx.MulticastSlotTimer, 1 );
 80157da:	2101      	movs	r1, #1
 80157dc:	4806      	ldr	r0, [pc, #24]	@ (80157f8 <LoRaMacClassBStartRxSlots+0x50>)
 80157de:	f009 fb77 	bl	801eed0 <UTIL_TIMER_SetPeriod>
        TimerStart( &Ctx.MulticastSlotTimer );
 80157e2:	4805      	ldr	r0, [pc, #20]	@ (80157f8 <LoRaMacClassBStartRxSlots+0x50>)
 80157e4:	f009 fa96 	bl	801ed14 <UTIL_TIMER_Start>
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80157e8:	bf00      	nop
 80157ea:	bd80      	pop	{r7, pc}
 80157ec:	200014b8 	.word	0x200014b8
 80157f0:	20001404 	.word	0x20001404
 80157f4:	20001460 	.word	0x20001460
 80157f8:	20001478 	.word	0x20001478

080157fc <LoRaMacClassBProcess>:
#endif /* LORAMAC_CLASSB_ENABLED */
}
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 80157fc:	b580      	push	{r7, lr}
 80157fe:	b084      	sub	sp, #16
 8015800:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015802:	f3ef 8310 	mrs	r3, PRIMASK
 8015806:	607b      	str	r3, [r7, #4]
  return(result);
 8015808:	687b      	ldr	r3, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 801580a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801580c:	b672      	cpsid	i
}
 801580e:	bf00      	nop
    events = LoRaMacClassBEvents;
 8015810:	4b15      	ldr	r3, [pc, #84]	@ (8015868 <LoRaMacClassBProcess+0x6c>)
 8015812:	681b      	ldr	r3, [r3, #0]
 8015814:	603b      	str	r3, [r7, #0]
    LoRaMacClassBEvents.Value = 0;
 8015816:	4b14      	ldr	r3, [pc, #80]	@ (8015868 <LoRaMacClassBProcess+0x6c>)
 8015818:	2200      	movs	r2, #0
 801581a:	601a      	str	r2, [r3, #0]
 801581c:	68fb      	ldr	r3, [r7, #12]
 801581e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015820:	68bb      	ldr	r3, [r7, #8]
 8015822:	f383 8810 	msr	PRIMASK, r3
}
 8015826:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8015828:	683b      	ldr	r3, [r7, #0]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d017      	beq.n	801585e <LoRaMacClassBProcess+0x62>
    {
        if( events.Events.Beacon == 1 )
 801582e:	783b      	ldrb	r3, [r7, #0]
 8015830:	f003 0301 	and.w	r3, r3, #1
 8015834:	b2db      	uxtb	r3, r3
 8015836:	2b00      	cmp	r3, #0
 8015838:	d001      	beq.n	801583e <LoRaMacClassBProcess+0x42>
        {
            LoRaMacClassBProcessBeacon( );
 801583a:	f7fe feb9 	bl	80145b0 <LoRaMacClassBProcessBeacon>
        }
        if( events.Events.PingSlot == 1 )
 801583e:	783b      	ldrb	r3, [r7, #0]
 8015840:	f003 0302 	and.w	r3, r3, #2
 8015844:	b2db      	uxtb	r3, r3
 8015846:	2b00      	cmp	r3, #0
 8015848:	d001      	beq.n	801584e <LoRaMacClassBProcess+0x52>
        {
            LoRaMacClassBProcessPingSlot( );
 801584a:	f7ff f8b7 	bl	80149bc <LoRaMacClassBProcessPingSlot>
        }
        if( events.Events.MulticastSlot == 1 )
 801584e:	783b      	ldrb	r3, [r7, #0]
 8015850:	f003 0304 	and.w	r3, r3, #4
 8015854:	b2db      	uxtb	r3, r3
 8015856:	2b00      	cmp	r3, #0
 8015858:	d001      	beq.n	801585e <LoRaMacClassBProcess+0x62>
        {
            LoRaMacClassBProcessMulticastSlot( );
 801585a:	f7ff f9b1 	bl	8014bc0 <LoRaMacClassBProcessMulticastSlot>
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801585e:	bf00      	nop
 8015860:	3710      	adds	r7, #16
 8015862:	46bd      	mov	sp, r7
 8015864:	bd80      	pop	{r7, pc}
 8015866:	bf00      	nop
 8015868:	20001400 	.word	0x20001400

0801586c <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 801586c:	b480      	push	{r7}
 801586e:	b085      	sub	sp, #20
 8015870:	af00      	add	r7, sp, #0
 8015872:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8015878:	2300      	movs	r3, #0
 801587a:	81fb      	strh	r3, [r7, #14]
 801587c:	e00a      	b.n	8015894 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 801587e:	89fb      	ldrh	r3, [r7, #14]
 8015880:	68ba      	ldr	r2, [r7, #8]
 8015882:	4413      	add	r3, r2
 8015884:	781b      	ldrb	r3, [r3, #0]
 8015886:	2b00      	cmp	r3, #0
 8015888:	d001      	beq.n	801588e <IsSlotFree+0x22>
        {
            return false;
 801588a:	2300      	movs	r3, #0
 801588c:	e006      	b.n	801589c <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801588e:	89fb      	ldrh	r3, [r7, #14]
 8015890:	3301      	adds	r3, #1
 8015892:	81fb      	strh	r3, [r7, #14]
 8015894:	89fb      	ldrh	r3, [r7, #14]
 8015896:	2b0f      	cmp	r3, #15
 8015898:	d9f1      	bls.n	801587e <IsSlotFree+0x12>
        }
    }
    return true;
 801589a:	2301      	movs	r3, #1
}
 801589c:	4618      	mov	r0, r3
 801589e:	3714      	adds	r7, #20
 80158a0:	46bd      	mov	sp, r7
 80158a2:	bc80      	pop	{r7}
 80158a4:	4770      	bx	lr
	...

080158a8 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80158a8:	b580      	push	{r7, lr}
 80158aa:	b082      	sub	sp, #8
 80158ac:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80158ae:	2300      	movs	r3, #0
 80158b0:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80158b2:	e007      	b.n	80158c4 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80158b4:	79fb      	ldrb	r3, [r7, #7]
 80158b6:	3301      	adds	r3, #1
 80158b8:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80158ba:	79fb      	ldrb	r3, [r7, #7]
 80158bc:	2b0f      	cmp	r3, #15
 80158be:	d101      	bne.n	80158c4 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80158c0:	2300      	movs	r3, #0
 80158c2:	e012      	b.n	80158ea <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80158c4:	79fb      	ldrb	r3, [r7, #7]
 80158c6:	011b      	lsls	r3, r3, #4
 80158c8:	3308      	adds	r3, #8
 80158ca:	4a0a      	ldr	r2, [pc, #40]	@ (80158f4 <MallocNewMacCommandSlot+0x4c>)
 80158cc:	4413      	add	r3, r2
 80158ce:	4618      	mov	r0, r3
 80158d0:	f7ff ffcc 	bl	801586c <IsSlotFree>
 80158d4:	4603      	mov	r3, r0
 80158d6:	f083 0301 	eor.w	r3, r3, #1
 80158da:	b2db      	uxtb	r3, r3
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d1e9      	bne.n	80158b4 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 80158e0:	79fb      	ldrb	r3, [r7, #7]
 80158e2:	011b      	lsls	r3, r3, #4
 80158e4:	3308      	adds	r3, #8
 80158e6:	4a03      	ldr	r2, [pc, #12]	@ (80158f4 <MallocNewMacCommandSlot+0x4c>)
 80158e8:	4413      	add	r3, r2
}
 80158ea:	4618      	mov	r0, r3
 80158ec:	3708      	adds	r7, #8
 80158ee:	46bd      	mov	sp, r7
 80158f0:	bd80      	pop	{r7, pc}
 80158f2:	bf00      	nop
 80158f4:	200014e4 	.word	0x200014e4

080158f8 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80158f8:	b580      	push	{r7, lr}
 80158fa:	b082      	sub	sp, #8
 80158fc:	af00      	add	r7, sp, #0
 80158fe:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	2b00      	cmp	r3, #0
 8015904:	d101      	bne.n	801590a <FreeMacCommandSlot+0x12>
    {
        return false;
 8015906:	2300      	movs	r3, #0
 8015908:	e005      	b.n	8015916 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 801590a:	2210      	movs	r2, #16
 801590c:	2100      	movs	r1, #0
 801590e:	6878      	ldr	r0, [r7, #4]
 8015910:	f005 fe72 	bl	801b5f8 <memset1>

    return true;
 8015914:	2301      	movs	r3, #1
}
 8015916:	4618      	mov	r0, r3
 8015918:	3708      	adds	r7, #8
 801591a:	46bd      	mov	sp, r7
 801591c:	bd80      	pop	{r7, pc}

0801591e <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 801591e:	b480      	push	{r7}
 8015920:	b083      	sub	sp, #12
 8015922:	af00      	add	r7, sp, #0
 8015924:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	2b00      	cmp	r3, #0
 801592a:	d101      	bne.n	8015930 <LinkedListInit+0x12>
    {
        return false;
 801592c:	2300      	movs	r3, #0
 801592e:	e006      	b.n	801593e <LinkedListInit+0x20>
    }

    list->First = NULL;
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	2200      	movs	r2, #0
 8015934:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	2200      	movs	r2, #0
 801593a:	605a      	str	r2, [r3, #4]

    return true;
 801593c:	2301      	movs	r3, #1
}
 801593e:	4618      	mov	r0, r3
 8015940:	370c      	adds	r7, #12
 8015942:	46bd      	mov	sp, r7
 8015944:	bc80      	pop	{r7}
 8015946:	4770      	bx	lr

08015948 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8015948:	b480      	push	{r7}
 801594a:	b083      	sub	sp, #12
 801594c:	af00      	add	r7, sp, #0
 801594e:	6078      	str	r0, [r7, #4]
 8015950:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	2b00      	cmp	r3, #0
 8015956:	d002      	beq.n	801595e <LinkedListAdd+0x16>
 8015958:	683b      	ldr	r3, [r7, #0]
 801595a:	2b00      	cmp	r3, #0
 801595c:	d101      	bne.n	8015962 <LinkedListAdd+0x1a>
    {
        return false;
 801595e:	2300      	movs	r3, #0
 8015960:	e015      	b.n	801598e <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	2b00      	cmp	r3, #0
 8015968:	d102      	bne.n	8015970 <LinkedListAdd+0x28>
    {
        list->First = element;
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	683a      	ldr	r2, [r7, #0]
 801596e:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	685b      	ldr	r3, [r3, #4]
 8015974:	2b00      	cmp	r3, #0
 8015976:	d003      	beq.n	8015980 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	685b      	ldr	r3, [r3, #4]
 801597c:	683a      	ldr	r2, [r7, #0]
 801597e:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8015980:	683b      	ldr	r3, [r7, #0]
 8015982:	2200      	movs	r2, #0
 8015984:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	683a      	ldr	r2, [r7, #0]
 801598a:	605a      	str	r2, [r3, #4]

    return true;
 801598c:	2301      	movs	r3, #1
}
 801598e:	4618      	mov	r0, r3
 8015990:	370c      	adds	r7, #12
 8015992:	46bd      	mov	sp, r7
 8015994:	bc80      	pop	{r7}
 8015996:	4770      	bx	lr

08015998 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8015998:	b480      	push	{r7}
 801599a:	b085      	sub	sp, #20
 801599c:	af00      	add	r7, sp, #0
 801599e:	6078      	str	r0, [r7, #4]
 80159a0:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d002      	beq.n	80159ae <LinkedListGetPrevious+0x16>
 80159a8:	683b      	ldr	r3, [r7, #0]
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d101      	bne.n	80159b2 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 80159ae:	2300      	movs	r3, #0
 80159b0:	e016      	b.n	80159e0 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 80159b8:	683a      	ldr	r2, [r7, #0]
 80159ba:	68fb      	ldr	r3, [r7, #12]
 80159bc:	429a      	cmp	r2, r3
 80159be:	d00c      	beq.n	80159da <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80159c0:	e002      	b.n	80159c8 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 80159c2:	68fb      	ldr	r3, [r7, #12]
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80159c8:	68fb      	ldr	r3, [r7, #12]
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d007      	beq.n	80159de <LinkedListGetPrevious+0x46>
 80159ce:	68fb      	ldr	r3, [r7, #12]
 80159d0:	681b      	ldr	r3, [r3, #0]
 80159d2:	683a      	ldr	r2, [r7, #0]
 80159d4:	429a      	cmp	r2, r3
 80159d6:	d1f4      	bne.n	80159c2 <LinkedListGetPrevious+0x2a>
 80159d8:	e001      	b.n	80159de <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80159da:	2300      	movs	r3, #0
 80159dc:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80159de:	68fb      	ldr	r3, [r7, #12]
}
 80159e0:	4618      	mov	r0, r3
 80159e2:	3714      	adds	r7, #20
 80159e4:	46bd      	mov	sp, r7
 80159e6:	bc80      	pop	{r7}
 80159e8:	4770      	bx	lr

080159ea <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80159ea:	b580      	push	{r7, lr}
 80159ec:	b084      	sub	sp, #16
 80159ee:	af00      	add	r7, sp, #0
 80159f0:	6078      	str	r0, [r7, #4]
 80159f2:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d002      	beq.n	8015a00 <LinkedListRemove+0x16>
 80159fa:	683b      	ldr	r3, [r7, #0]
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	d101      	bne.n	8015a04 <LinkedListRemove+0x1a>
    {
        return false;
 8015a00:	2300      	movs	r3, #0
 8015a02:	e020      	b.n	8015a46 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8015a04:	6839      	ldr	r1, [r7, #0]
 8015a06:	6878      	ldr	r0, [r7, #4]
 8015a08:	f7ff ffc6 	bl	8015998 <LinkedListGetPrevious>
 8015a0c:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	681b      	ldr	r3, [r3, #0]
 8015a12:	683a      	ldr	r2, [r7, #0]
 8015a14:	429a      	cmp	r2, r3
 8015a16:	d103      	bne.n	8015a20 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8015a18:	683b      	ldr	r3, [r7, #0]
 8015a1a:	681a      	ldr	r2, [r3, #0]
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	685b      	ldr	r3, [r3, #4]
 8015a24:	683a      	ldr	r2, [r7, #0]
 8015a26:	429a      	cmp	r2, r3
 8015a28:	d102      	bne.n	8015a30 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	68fa      	ldr	r2, [r7, #12]
 8015a2e:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8015a30:	68fb      	ldr	r3, [r7, #12]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d003      	beq.n	8015a3e <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8015a36:	683b      	ldr	r3, [r7, #0]
 8015a38:	681a      	ldr	r2, [r3, #0]
 8015a3a:	68fb      	ldr	r3, [r7, #12]
 8015a3c:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8015a3e:	683b      	ldr	r3, [r7, #0]
 8015a40:	2200      	movs	r2, #0
 8015a42:	601a      	str	r2, [r3, #0]

    return true;
 8015a44:	2301      	movs	r3, #1
}
 8015a46:	4618      	mov	r0, r3
 8015a48:	3710      	adds	r7, #16
 8015a4a:	46bd      	mov	sp, r7
 8015a4c:	bd80      	pop	{r7, pc}

08015a4e <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8015a4e:	b480      	push	{r7}
 8015a50:	b083      	sub	sp, #12
 8015a52:	af00      	add	r7, sp, #0
 8015a54:	4603      	mov	r3, r0
 8015a56:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8015a58:	79fb      	ldrb	r3, [r7, #7]
 8015a5a:	2b05      	cmp	r3, #5
 8015a5c:	d004      	beq.n	8015a68 <IsSticky+0x1a>
 8015a5e:	2b05      	cmp	r3, #5
 8015a60:	db04      	blt.n	8015a6c <IsSticky+0x1e>
 8015a62:	3b08      	subs	r3, #8
 8015a64:	2b02      	cmp	r3, #2
 8015a66:	d801      	bhi.n	8015a6c <IsSticky+0x1e>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8015a68:	2301      	movs	r3, #1
 8015a6a:	e000      	b.n	8015a6e <IsSticky+0x20>
        default:
            return false;
 8015a6c:	2300      	movs	r3, #0
    }
}
 8015a6e:	4618      	mov	r0, r3
 8015a70:	370c      	adds	r7, #12
 8015a72:	46bd      	mov	sp, r7
 8015a74:	bc80      	pop	{r7}
 8015a76:	4770      	bx	lr

08015a78 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8015a78:	b480      	push	{r7}
 8015a7a:	b083      	sub	sp, #12
 8015a7c:	af00      	add	r7, sp, #0
 8015a7e:	4603      	mov	r3, r0
 8015a80:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 8015a82:	2300      	movs	r3, #0
    }
}
 8015a84:	4618      	mov	r0, r3
 8015a86:	370c      	adds	r7, #12
 8015a88:	46bd      	mov	sp, r7
 8015a8a:	bc80      	pop	{r7}
 8015a8c:	4770      	bx	lr
	...

08015a90 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8015a90:	b580      	push	{r7, lr}
 8015a92:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8015a94:	22fc      	movs	r2, #252	@ 0xfc
 8015a96:	2100      	movs	r1, #0
 8015a98:	4804      	ldr	r0, [pc, #16]	@ (8015aac <LoRaMacCommandsInit+0x1c>)
 8015a9a:	f005 fdad 	bl	801b5f8 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8015a9e:	4803      	ldr	r0, [pc, #12]	@ (8015aac <LoRaMacCommandsInit+0x1c>)
 8015aa0:	f7ff ff3d 	bl	801591e <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8015aa4:	2300      	movs	r3, #0
}
 8015aa6:	4618      	mov	r0, r3
 8015aa8:	bd80      	pop	{r7, pc}
 8015aaa:	bf00      	nop
 8015aac:	200014e4 	.word	0x200014e4

08015ab0 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8015ab0:	b580      	push	{r7, lr}
 8015ab2:	b086      	sub	sp, #24
 8015ab4:	af00      	add	r7, sp, #0
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	60b9      	str	r1, [r7, #8]
 8015aba:	607a      	str	r2, [r7, #4]
 8015abc:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8015abe:	68bb      	ldr	r3, [r7, #8]
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d101      	bne.n	8015ac8 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015ac4:	2301      	movs	r3, #1
 8015ac6:	e03b      	b.n	8015b40 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8015ac8:	f7ff feee 	bl	80158a8 <MallocNewMacCommandSlot>
 8015acc:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8015ace:	697b      	ldr	r3, [r7, #20]
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d101      	bne.n	8015ad8 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8015ad4:	2302      	movs	r3, #2
 8015ad6:	e033      	b.n	8015b40 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8015ad8:	6979      	ldr	r1, [r7, #20]
 8015ada:	481b      	ldr	r0, [pc, #108]	@ (8015b48 <LoRaMacCommandsAddCmd+0x98>)
 8015adc:	f7ff ff34 	bl	8015948 <LinkedListAdd>
 8015ae0:	4603      	mov	r3, r0
 8015ae2:	f083 0301 	eor.w	r3, r3, #1
 8015ae6:	b2db      	uxtb	r3, r3
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d001      	beq.n	8015af0 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8015aec:	2305      	movs	r3, #5
 8015aee:	e027      	b.n	8015b40 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 8015af0:	697b      	ldr	r3, [r7, #20]
 8015af2:	7bfa      	ldrb	r2, [r7, #15]
 8015af4:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8015af6:	697b      	ldr	r3, [r7, #20]
 8015af8:	687a      	ldr	r2, [r7, #4]
 8015afa:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8015afc:	697b      	ldr	r3, [r7, #20]
 8015afe:	3305      	adds	r3, #5
 8015b00:	687a      	ldr	r2, [r7, #4]
 8015b02:	b292      	uxth	r2, r2
 8015b04:	68b9      	ldr	r1, [r7, #8]
 8015b06:	4618      	mov	r0, r3
 8015b08:	f005 fd3b 	bl	801b582 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8015b0c:	7bfb      	ldrb	r3, [r7, #15]
 8015b0e:	4618      	mov	r0, r3
 8015b10:	f7ff ff9d 	bl	8015a4e <IsSticky>
 8015b14:	4603      	mov	r3, r0
 8015b16:	461a      	mov	r2, r3
 8015b18:	697b      	ldr	r3, [r7, #20]
 8015b1a:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8015b1c:	7bfb      	ldrb	r3, [r7, #15]
 8015b1e:	4618      	mov	r0, r3
 8015b20:	f7ff ffaa 	bl	8015a78 <IsConfirmationRequired>
 8015b24:	4603      	mov	r3, r0
 8015b26:	461a      	mov	r2, r3
 8015b28:	697b      	ldr	r3, [r7, #20]
 8015b2a:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8015b2c:	4b06      	ldr	r3, [pc, #24]	@ (8015b48 <LoRaMacCommandsAddCmd+0x98>)
 8015b2e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	4413      	add	r3, r2
 8015b36:	3301      	adds	r3, #1
 8015b38:	4a03      	ldr	r2, [pc, #12]	@ (8015b48 <LoRaMacCommandsAddCmd+0x98>)
 8015b3a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8

    return LORAMAC_COMMANDS_SUCCESS;
 8015b3e:	2300      	movs	r3, #0
}
 8015b40:	4618      	mov	r0, r3
 8015b42:	3718      	adds	r7, #24
 8015b44:	46bd      	mov	sp, r7
 8015b46:	bd80      	pop	{r7, pc}
 8015b48:	200014e4 	.word	0x200014e4

08015b4c <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8015b4c:	b580      	push	{r7, lr}
 8015b4e:	b082      	sub	sp, #8
 8015b50:	af00      	add	r7, sp, #0
 8015b52:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d101      	bne.n	8015b5e <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015b5a:	2301      	movs	r3, #1
 8015b5c:	e021      	b.n	8015ba2 <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8015b5e:	6879      	ldr	r1, [r7, #4]
 8015b60:	4812      	ldr	r0, [pc, #72]	@ (8015bac <LoRaMacCommandsRemoveCmd+0x60>)
 8015b62:	f7ff ff42 	bl	80159ea <LinkedListRemove>
 8015b66:	4603      	mov	r3, r0
 8015b68:	f083 0301 	eor.w	r3, r3, #1
 8015b6c:	b2db      	uxtb	r3, r3
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	d001      	beq.n	8015b76 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8015b72:	2303      	movs	r3, #3
 8015b74:	e015      	b.n	8015ba2 <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8015b76:	4b0d      	ldr	r3, [pc, #52]	@ (8015bac <LoRaMacCommandsRemoveCmd+0x60>)
 8015b78:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	689b      	ldr	r3, [r3, #8]
 8015b80:	1ad3      	subs	r3, r2, r3
 8015b82:	3b01      	subs	r3, #1
 8015b84:	4a09      	ldr	r2, [pc, #36]	@ (8015bac <LoRaMacCommandsRemoveCmd+0x60>)
 8015b86:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8015b8a:	6878      	ldr	r0, [r7, #4]
 8015b8c:	f7ff feb4 	bl	80158f8 <FreeMacCommandSlot>
 8015b90:	4603      	mov	r3, r0
 8015b92:	f083 0301 	eor.w	r3, r3, #1
 8015b96:	b2db      	uxtb	r3, r3
 8015b98:	2b00      	cmp	r3, #0
 8015b9a:	d001      	beq.n	8015ba0 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8015b9c:	2305      	movs	r3, #5
 8015b9e:	e000      	b.n	8015ba2 <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015ba0:	2300      	movs	r3, #0
}
 8015ba2:	4618      	mov	r0, r3
 8015ba4:	3708      	adds	r7, #8
 8015ba6:	46bd      	mov	sp, r7
 8015ba8:	bd80      	pop	{r7, pc}
 8015baa:	bf00      	nop
 8015bac:	200014e4 	.word	0x200014e4

08015bb0 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8015bb0:	b480      	push	{r7}
 8015bb2:	b085      	sub	sp, #20
 8015bb4:	af00      	add	r7, sp, #0
 8015bb6:	4603      	mov	r3, r0
 8015bb8:	6039      	str	r1, [r7, #0]
 8015bba:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8015bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8015bf8 <LoRaMacCommandsGetCmd+0x48>)
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8015bc2:	e002      	b.n	8015bca <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 8015bc4:	68fb      	ldr	r3, [r7, #12]
 8015bc6:	681b      	ldr	r3, [r3, #0]
 8015bc8:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d004      	beq.n	8015bda <LoRaMacCommandsGetCmd+0x2a>
 8015bd0:	68fb      	ldr	r3, [r7, #12]
 8015bd2:	791b      	ldrb	r3, [r3, #4]
 8015bd4:	79fa      	ldrb	r2, [r7, #7]
 8015bd6:	429a      	cmp	r2, r3
 8015bd8:	d1f4      	bne.n	8015bc4 <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8015bda:	683b      	ldr	r3, [r7, #0]
 8015bdc:	68fa      	ldr	r2, [r7, #12]
 8015bde:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8015be0:	68fb      	ldr	r3, [r7, #12]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d101      	bne.n	8015bea <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8015be6:	2303      	movs	r3, #3
 8015be8:	e000      	b.n	8015bec <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 8015bea:	2300      	movs	r3, #0
}
 8015bec:	4618      	mov	r0, r3
 8015bee:	3714      	adds	r7, #20
 8015bf0:	46bd      	mov	sp, r7
 8015bf2:	bc80      	pop	{r7}
 8015bf4:	4770      	bx	lr
 8015bf6:	bf00      	nop
 8015bf8:	200014e4 	.word	0x200014e4

08015bfc <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8015bfc:	b580      	push	{r7, lr}
 8015bfe:	b082      	sub	sp, #8
 8015c00:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8015c02:	4b0f      	ldr	r3, [pc, #60]	@ (8015c40 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8015c08:	e012      	b.n	8015c30 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	7b1b      	ldrb	r3, [r3, #12]
 8015c0e:	f083 0301 	eor.w	r3, r3, #1
 8015c12:	b2db      	uxtb	r3, r3
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	d008      	beq.n	8015c2a <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8015c1e:	6878      	ldr	r0, [r7, #4]
 8015c20:	f7ff ff94 	bl	8015b4c <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8015c24:	683b      	ldr	r3, [r7, #0]
 8015c26:	607b      	str	r3, [r7, #4]
 8015c28:	e002      	b.n	8015c30 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	d1e9      	bne.n	8015c0a <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015c36:	2300      	movs	r3, #0
}
 8015c38:	4618      	mov	r0, r3
 8015c3a:	3708      	adds	r7, #8
 8015c3c:	46bd      	mov	sp, r7
 8015c3e:	bd80      	pop	{r7, pc}
 8015c40:	200014e4 	.word	0x200014e4

08015c44 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8015c44:	b580      	push	{r7, lr}
 8015c46:	b082      	sub	sp, #8
 8015c48:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8015c4a:	4b13      	ldr	r3, [pc, #76]	@ (8015c98 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8015c4c:	681b      	ldr	r3, [r3, #0]
 8015c4e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8015c50:	e01a      	b.n	8015c88 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	791b      	ldrb	r3, [r3, #4]
 8015c5c:	4618      	mov	r0, r3
 8015c5e:	f7ff fef6 	bl	8015a4e <IsSticky>
 8015c62:	4603      	mov	r3, r0
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d00d      	beq.n	8015c84 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	791b      	ldrb	r3, [r3, #4]
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	f7ff ff03 	bl	8015a78 <IsConfirmationRequired>
 8015c72:	4603      	mov	r3, r0
 8015c74:	f083 0301 	eor.w	r3, r3, #1
 8015c78:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	d002      	beq.n	8015c84 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8015c7e:	6878      	ldr	r0, [r7, #4]
 8015c80:	f7ff ff64 	bl	8015b4c <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8015c84:	683b      	ldr	r3, [r7, #0]
 8015c86:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d1e1      	bne.n	8015c52 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015c8e:	2300      	movs	r3, #0
}
 8015c90:	4618      	mov	r0, r3
 8015c92:	3708      	adds	r7, #8
 8015c94:	46bd      	mov	sp, r7
 8015c96:	bd80      	pop	{r7, pc}
 8015c98:	200014e4 	.word	0x200014e4

08015c9c <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8015c9c:	b480      	push	{r7}
 8015c9e:	b083      	sub	sp, #12
 8015ca0:	af00      	add	r7, sp, #0
 8015ca2:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d101      	bne.n	8015cae <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015caa:	2301      	movs	r3, #1
 8015cac:	e005      	b.n	8015cba <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8015cae:	4b05      	ldr	r3, [pc, #20]	@ (8015cc4 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8015cb0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8015cb8:	2300      	movs	r3, #0
}
 8015cba:	4618      	mov	r0, r3
 8015cbc:	370c      	adds	r7, #12
 8015cbe:	46bd      	mov	sp, r7
 8015cc0:	bc80      	pop	{r7}
 8015cc2:	4770      	bx	lr
 8015cc4:	200014e4 	.word	0x200014e4

08015cc8 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	b088      	sub	sp, #32
 8015ccc:	af00      	add	r7, sp, #0
 8015cce:	60f8      	str	r0, [r7, #12]
 8015cd0:	60b9      	str	r1, [r7, #8]
 8015cd2:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8015cd4:	4b25      	ldr	r3, [pc, #148]	@ (8015d6c <LoRaMacCommandsSerializeCmds+0xa4>)
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8015cda:	2300      	movs	r3, #0
 8015cdc:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d002      	beq.n	8015cea <LoRaMacCommandsSerializeCmds+0x22>
 8015ce4:	68bb      	ldr	r3, [r7, #8]
 8015ce6:	2b00      	cmp	r3, #0
 8015ce8:	d126      	bne.n	8015d38 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015cea:	2301      	movs	r3, #1
 8015cec:	e039      	b.n	8015d62 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8015cee:	7efb      	ldrb	r3, [r7, #27]
 8015cf0:	68fa      	ldr	r2, [r7, #12]
 8015cf2:	1ad2      	subs	r2, r2, r3
 8015cf4:	69fb      	ldr	r3, [r7, #28]
 8015cf6:	689b      	ldr	r3, [r3, #8]
 8015cf8:	3301      	adds	r3, #1
 8015cfa:	429a      	cmp	r2, r3
 8015cfc:	d320      	bcc.n	8015d40 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8015cfe:	7efb      	ldrb	r3, [r7, #27]
 8015d00:	1c5a      	adds	r2, r3, #1
 8015d02:	76fa      	strb	r2, [r7, #27]
 8015d04:	461a      	mov	r2, r3
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	4413      	add	r3, r2
 8015d0a:	69fa      	ldr	r2, [r7, #28]
 8015d0c:	7912      	ldrb	r2, [r2, #4]
 8015d0e:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8015d10:	7efb      	ldrb	r3, [r7, #27]
 8015d12:	687a      	ldr	r2, [r7, #4]
 8015d14:	18d0      	adds	r0, r2, r3
 8015d16:	69fb      	ldr	r3, [r7, #28]
 8015d18:	1d59      	adds	r1, r3, #5
 8015d1a:	69fb      	ldr	r3, [r7, #28]
 8015d1c:	689b      	ldr	r3, [r3, #8]
 8015d1e:	b29b      	uxth	r3, r3
 8015d20:	461a      	mov	r2, r3
 8015d22:	f005 fc2e 	bl	801b582 <memcpy1>
            itr += curElement->PayloadSize;
 8015d26:	69fb      	ldr	r3, [r7, #28]
 8015d28:	689b      	ldr	r3, [r3, #8]
 8015d2a:	b2da      	uxtb	r2, r3
 8015d2c:	7efb      	ldrb	r3, [r7, #27]
 8015d2e:	4413      	add	r3, r2
 8015d30:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8015d32:	69fb      	ldr	r3, [r7, #28]
 8015d34:	681b      	ldr	r3, [r3, #0]
 8015d36:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8015d38:	69fb      	ldr	r3, [r7, #28]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d1d7      	bne.n	8015cee <LoRaMacCommandsSerializeCmds+0x26>
 8015d3e:	e009      	b.n	8015d54 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8015d40:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8015d42:	e007      	b.n	8015d54 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8015d44:	69fb      	ldr	r3, [r7, #28]
 8015d46:	681b      	ldr	r3, [r3, #0]
 8015d48:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8015d4a:	69f8      	ldr	r0, [r7, #28]
 8015d4c:	f7ff fefe 	bl	8015b4c <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8015d50:	697b      	ldr	r3, [r7, #20]
 8015d52:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8015d54:	69fb      	ldr	r3, [r7, #28]
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d1f4      	bne.n	8015d44 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8015d5a:	68b8      	ldr	r0, [r7, #8]
 8015d5c:	f7ff ff9e 	bl	8015c9c <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8015d60:	2300      	movs	r3, #0
}
 8015d62:	4618      	mov	r0, r3
 8015d64:	3720      	adds	r7, #32
 8015d66:	46bd      	mov	sp, r7
 8015d68:	bd80      	pop	{r7, pc}
 8015d6a:	bf00      	nop
 8015d6c:	200014e4 	.word	0x200014e4

08015d70 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8015d70:	b480      	push	{r7}
 8015d72:	b085      	sub	sp, #20
 8015d74:	af00      	add	r7, sp, #0
 8015d76:	4603      	mov	r3, r0
 8015d78:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8015d7e:	79fb      	ldrb	r3, [r7, #7]
 8015d80:	3b02      	subs	r3, #2
 8015d82:	2b11      	cmp	r3, #17
 8015d84:	d850      	bhi.n	8015e28 <LoRaMacCommandsGetCmdSize+0xb8>
 8015d86:	a201      	add	r2, pc, #4	@ (adr r2, 8015d8c <LoRaMacCommandsGetCmdSize+0x1c>)
 8015d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d8c:	08015dd5 	.word	0x08015dd5
 8015d90:	08015ddb 	.word	0x08015ddb
 8015d94:	08015de1 	.word	0x08015de1
 8015d98:	08015de7 	.word	0x08015de7
 8015d9c:	08015ded 	.word	0x08015ded
 8015da0:	08015df3 	.word	0x08015df3
 8015da4:	08015df9 	.word	0x08015df9
 8015da8:	08015dff 	.word	0x08015dff
 8015dac:	08015e05 	.word	0x08015e05
 8015db0:	08015e29 	.word	0x08015e29
 8015db4:	08015e29 	.word	0x08015e29
 8015db8:	08015e0b 	.word	0x08015e0b
 8015dbc:	08015e29 	.word	0x08015e29
 8015dc0:	08015e29 	.word	0x08015e29
 8015dc4:	08015e11 	.word	0x08015e11
 8015dc8:	08015e17 	.word	0x08015e17
 8015dcc:	08015e1d 	.word	0x08015e1d
 8015dd0:	08015e23 	.word	0x08015e23
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8015dd4:	2303      	movs	r3, #3
 8015dd6:	73fb      	strb	r3, [r7, #15]
            break;
 8015dd8:	e027      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8015dda:	2305      	movs	r3, #5
 8015ddc:	73fb      	strb	r3, [r7, #15]
            break;
 8015dde:	e024      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8015de0:	2302      	movs	r3, #2
 8015de2:	73fb      	strb	r3, [r7, #15]
            break;
 8015de4:	e021      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8015de6:	2305      	movs	r3, #5
 8015de8:	73fb      	strb	r3, [r7, #15]
            break;
 8015dea:	e01e      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8015dec:	2301      	movs	r3, #1
 8015dee:	73fb      	strb	r3, [r7, #15]
            break;
 8015df0:	e01b      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8015df2:	2306      	movs	r3, #6
 8015df4:	73fb      	strb	r3, [r7, #15]
            break;
 8015df6:	e018      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8015df8:	2302      	movs	r3, #2
 8015dfa:	73fb      	strb	r3, [r7, #15]
            break;
 8015dfc:	e015      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8015dfe:	2302      	movs	r3, #2
 8015e00:	73fb      	strb	r3, [r7, #15]
            break;
 8015e02:	e012      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8015e04:	2305      	movs	r3, #5
 8015e06:	73fb      	strb	r3, [r7, #15]
            break;
 8015e08:	e00f      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8015e0a:	2306      	movs	r3, #6
 8015e0c:	73fb      	strb	r3, [r7, #15]
            break;
 8015e0e:	e00c      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8015e10:	2301      	movs	r3, #1
 8015e12:	73fb      	strb	r3, [r7, #15]
            break;
 8015e14:	e009      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8015e16:	2305      	movs	r3, #5
 8015e18:	73fb      	strb	r3, [r7, #15]
            break;
 8015e1a:	e006      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8015e1c:	2304      	movs	r3, #4
 8015e1e:	73fb      	strb	r3, [r7, #15]
            break;
 8015e20:	e003      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8015e22:	2304      	movs	r3, #4
 8015e24:	73fb      	strb	r3, [r7, #15]
            break;
 8015e26:	e000      	b.n	8015e2a <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8015e28:	bf00      	nop
        }
    }
    return cidSize;
 8015e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e2c:	4618      	mov	r0, r3
 8015e2e:	3714      	adds	r7, #20
 8015e30:	46bd      	mov	sp, r7
 8015e32:	bc80      	pop	{r7}
 8015e34:	4770      	bx	lr
 8015e36:	bf00      	nop

08015e38 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8015e38:	b480      	push	{r7}
 8015e3a:	b083      	sub	sp, #12
 8015e3c:	af00      	add	r7, sp, #0
 8015e3e:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	4a07      	ldr	r2, [pc, #28]	@ (8015e60 <IncreaseBufferPointer+0x28>)
 8015e44:	4293      	cmp	r3, r2
 8015e46:	d102      	bne.n	8015e4e <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8015e48:	4b06      	ldr	r3, [pc, #24]	@ (8015e64 <IncreaseBufferPointer+0x2c>)
 8015e4a:	607b      	str	r3, [r7, #4]
 8015e4c:	e002      	b.n	8015e54 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	3304      	adds	r3, #4
 8015e52:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8015e54:	687b      	ldr	r3, [r7, #4]
}
 8015e56:	4618      	mov	r0, r3
 8015e58:	370c      	adds	r7, #12
 8015e5a:	46bd      	mov	sp, r7
 8015e5c:	bc80      	pop	{r7}
 8015e5e:	4770      	bx	lr
 8015e60:	200015fc 	.word	0x200015fc
 8015e64:	200015ec 	.word	0x200015ec

08015e68 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8015e68:	b480      	push	{r7}
 8015e6a:	b083      	sub	sp, #12
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	4603      	mov	r3, r0
 8015e70:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8015e72:	79fb      	ldrb	r3, [r7, #7]
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d101      	bne.n	8015e7c <IsListEmpty+0x14>
    {
        return true;
 8015e78:	2301      	movs	r3, #1
 8015e7a:	e000      	b.n	8015e7e <IsListEmpty+0x16>
    }
    return false;
 8015e7c:	2300      	movs	r3, #0
}
 8015e7e:	4618      	mov	r0, r3
 8015e80:	370c      	adds	r7, #12
 8015e82:	46bd      	mov	sp, r7
 8015e84:	bc80      	pop	{r7}
 8015e86:	4770      	bx	lr

08015e88 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8015e88:	b480      	push	{r7}
 8015e8a:	b083      	sub	sp, #12
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	4603      	mov	r3, r0
 8015e90:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8015e92:	79fb      	ldrb	r3, [r7, #7]
 8015e94:	2b04      	cmp	r3, #4
 8015e96:	d901      	bls.n	8015e9c <IsListFull+0x14>
    {
        return true;
 8015e98:	2301      	movs	r3, #1
 8015e9a:	e000      	b.n	8015e9e <IsListFull+0x16>
    }
    return false;
 8015e9c:	2300      	movs	r3, #0
}
 8015e9e:	4618      	mov	r0, r3
 8015ea0:	370c      	adds	r7, #12
 8015ea2:	46bd      	mov	sp, r7
 8015ea4:	bc80      	pop	{r7}
 8015ea6:	4770      	bx	lr

08015ea8 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8015ea8:	b580      	push	{r7, lr}
 8015eaa:	b086      	sub	sp, #24
 8015eac:	af00      	add	r7, sp, #0
 8015eae:	4603      	mov	r3, r0
 8015eb0:	60b9      	str	r1, [r7, #8]
 8015eb2:	607a      	str	r2, [r7, #4]
 8015eb4:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8015eb6:	68bb      	ldr	r3, [r7, #8]
 8015eb8:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8015eba:	4b13      	ldr	r3, [pc, #76]	@ (8015f08 <GetElement+0x60>)
 8015ebc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015ec0:	4618      	mov	r0, r3
 8015ec2:	f7ff ffd1 	bl	8015e68 <IsListEmpty>
 8015ec6:	4603      	mov	r3, r0
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	d001      	beq.n	8015ed0 <GetElement+0x28>
    {
        return NULL;
 8015ecc:	2300      	movs	r3, #0
 8015ece:	e017      	b.n	8015f00 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8015ed0:	2300      	movs	r3, #0
 8015ed2:	74fb      	strb	r3, [r7, #19]
 8015ed4:	e00d      	b.n	8015ef2 <GetElement+0x4a>
    {
        if( element->Request == request )
 8015ed6:	697b      	ldr	r3, [r7, #20]
 8015ed8:	781b      	ldrb	r3, [r3, #0]
 8015eda:	7bfa      	ldrb	r2, [r7, #15]
 8015edc:	429a      	cmp	r2, r3
 8015ede:	d101      	bne.n	8015ee4 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8015ee0:	697b      	ldr	r3, [r7, #20]
 8015ee2:	e00d      	b.n	8015f00 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8015ee4:	6978      	ldr	r0, [r7, #20]
 8015ee6:	f7ff ffa7 	bl	8015e38 <IncreaseBufferPointer>
 8015eea:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8015eec:	7cfb      	ldrb	r3, [r7, #19]
 8015eee:	3301      	adds	r3, #1
 8015ef0:	74fb      	strb	r3, [r7, #19]
 8015ef2:	4b05      	ldr	r3, [pc, #20]	@ (8015f08 <GetElement+0x60>)
 8015ef4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015ef8:	7cfa      	ldrb	r2, [r7, #19]
 8015efa:	429a      	cmp	r2, r3
 8015efc:	d3eb      	bcc.n	8015ed6 <GetElement+0x2e>
    }

    return NULL;
 8015efe:	2300      	movs	r3, #0
}
 8015f00:	4618      	mov	r0, r3
 8015f02:	3718      	adds	r7, #24
 8015f04:	46bd      	mov	sp, r7
 8015f06:	bd80      	pop	{r7, pc}
 8015f08:	200015e0 	.word	0x200015e0

08015f0c <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8015f0c:	b580      	push	{r7, lr}
 8015f0e:	b082      	sub	sp, #8
 8015f10:	af00      	add	r7, sp, #0
 8015f12:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8015f14:	4a0c      	ldr	r2, [pc, #48]	@ (8015f48 <LoRaMacConfirmQueueInit+0x3c>)
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8015f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8015f48 <LoRaMacConfirmQueueInit+0x3c>)
 8015f1c:	2200      	movs	r2, #0
 8015f1e:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8015f22:	4b09      	ldr	r3, [pc, #36]	@ (8015f48 <LoRaMacConfirmQueueInit+0x3c>)
 8015f24:	4a09      	ldr	r2, [pc, #36]	@ (8015f4c <LoRaMacConfirmQueueInit+0x40>)
 8015f26:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8015f28:	4b07      	ldr	r3, [pc, #28]	@ (8015f48 <LoRaMacConfirmQueueInit+0x3c>)
 8015f2a:	4a08      	ldr	r2, [pc, #32]	@ (8015f4c <LoRaMacConfirmQueueInit+0x40>)
 8015f2c:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8015f2e:	2214      	movs	r2, #20
 8015f30:	21ff      	movs	r1, #255	@ 0xff
 8015f32:	4806      	ldr	r0, [pc, #24]	@ (8015f4c <LoRaMacConfirmQueueInit+0x40>)
 8015f34:	f005 fb60 	bl	801b5f8 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8015f38:	4b03      	ldr	r3, [pc, #12]	@ (8015f48 <LoRaMacConfirmQueueInit+0x3c>)
 8015f3a:	2201      	movs	r2, #1
 8015f3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8015f40:	bf00      	nop
 8015f42:	3708      	adds	r7, #8
 8015f44:	46bd      	mov	sp, r7
 8015f46:	bd80      	pop	{r7, pc}
 8015f48:	200015e0 	.word	0x200015e0
 8015f4c:	200015ec 	.word	0x200015ec

08015f50 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8015f50:	b580      	push	{r7, lr}
 8015f52:	b082      	sub	sp, #8
 8015f54:	af00      	add	r7, sp, #0
 8015f56:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8015f58:	4b19      	ldr	r3, [pc, #100]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015f5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015f5e:	4618      	mov	r0, r3
 8015f60:	f7ff ff92 	bl	8015e88 <IsListFull>
 8015f64:	4603      	mov	r3, r0
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d001      	beq.n	8015f6e <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8015f6a:	2300      	movs	r3, #0
 8015f6c:	e023      	b.n	8015fb6 <LoRaMacConfirmQueueAdd+0x66>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8015f6e:	4b14      	ldr	r3, [pc, #80]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015f70:	689b      	ldr	r3, [r3, #8]
 8015f72:	687a      	ldr	r2, [r7, #4]
 8015f74:	7812      	ldrb	r2, [r2, #0]
 8015f76:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8015f78:	4b11      	ldr	r3, [pc, #68]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015f7a:	689b      	ldr	r3, [r3, #8]
 8015f7c:	687a      	ldr	r2, [r7, #4]
 8015f7e:	7852      	ldrb	r2, [r2, #1]
 8015f80:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8015f82:	4b0f      	ldr	r3, [pc, #60]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015f84:	689b      	ldr	r3, [r3, #8]
 8015f86:	687a      	ldr	r2, [r7, #4]
 8015f88:	78d2      	ldrb	r2, [r2, #3]
 8015f8a:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8015f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015f8e:	689b      	ldr	r3, [r3, #8]
 8015f90:	2200      	movs	r2, #0
 8015f92:	709a      	strb	r2, [r3, #2]
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8015f94:	4b0a      	ldr	r3, [pc, #40]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015f96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015f9a:	3301      	adds	r3, #1
 8015f9c:	b2da      	uxtb	r2, r3
 8015f9e:	4b08      	ldr	r3, [pc, #32]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015fa0:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8015fa4:	4b06      	ldr	r3, [pc, #24]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015fa6:	689b      	ldr	r3, [r3, #8]
 8015fa8:	4618      	mov	r0, r3
 8015faa:	f7ff ff45 	bl	8015e38 <IncreaseBufferPointer>
 8015fae:	4603      	mov	r3, r0
 8015fb0:	4a03      	ldr	r2, [pc, #12]	@ (8015fc0 <LoRaMacConfirmQueueAdd+0x70>)
 8015fb2:	6093      	str	r3, [r2, #8]

    return true;
 8015fb4:	2301      	movs	r3, #1
}
 8015fb6:	4618      	mov	r0, r3
 8015fb8:	3708      	adds	r7, #8
 8015fba:	46bd      	mov	sp, r7
 8015fbc:	bd80      	pop	{r7, pc}
 8015fbe:	bf00      	nop
 8015fc0:	200015e0 	.word	0x200015e0

08015fc4 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8015fc4:	b580      	push	{r7, lr}
 8015fc6:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8015fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8016004 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8015fca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015fce:	4618      	mov	r0, r3
 8015fd0:	f7ff ff4a 	bl	8015e68 <IsListEmpty>
 8015fd4:	4603      	mov	r3, r0
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d001      	beq.n	8015fde <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8015fda:	2300      	movs	r3, #0
 8015fdc:	e010      	b.n	8016000 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8015fde:	4b09      	ldr	r3, [pc, #36]	@ (8016004 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8015fe0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015fe4:	3b01      	subs	r3, #1
 8015fe6:	b2da      	uxtb	r2, r3
 8015fe8:	4b06      	ldr	r3, [pc, #24]	@ (8016004 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8015fea:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8015fee:	4b05      	ldr	r3, [pc, #20]	@ (8016004 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8015ff0:	685b      	ldr	r3, [r3, #4]
 8015ff2:	4618      	mov	r0, r3
 8015ff4:	f7ff ff20 	bl	8015e38 <IncreaseBufferPointer>
 8015ff8:	4603      	mov	r3, r0
 8015ffa:	4a02      	ldr	r2, [pc, #8]	@ (8016004 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8015ffc:	6053      	str	r3, [r2, #4]

    return true;
 8015ffe:	2301      	movs	r3, #1
}
 8016000:	4618      	mov	r0, r3
 8016002:	bd80      	pop	{r7, pc}
 8016004:	200015e0 	.word	0x200015e0

08016008 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b084      	sub	sp, #16
 801600c:	af00      	add	r7, sp, #0
 801600e:	4603      	mov	r3, r0
 8016010:	460a      	mov	r2, r1
 8016012:	71fb      	strb	r3, [r7, #7]
 8016014:	4613      	mov	r3, r2
 8016016:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8016018:	2300      	movs	r3, #0
 801601a:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801601c:	4b10      	ldr	r3, [pc, #64]	@ (8016060 <LoRaMacConfirmQueueSetStatus+0x58>)
 801601e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016022:	4618      	mov	r0, r3
 8016024:	f7ff ff20 	bl	8015e68 <IsListEmpty>
 8016028:	4603      	mov	r3, r0
 801602a:	f083 0301 	eor.w	r3, r3, #1
 801602e:	b2db      	uxtb	r3, r3
 8016030:	2b00      	cmp	r3, #0
 8016032:	d011      	beq.n	8016058 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8016034:	4b0a      	ldr	r3, [pc, #40]	@ (8016060 <LoRaMacConfirmQueueSetStatus+0x58>)
 8016036:	6859      	ldr	r1, [r3, #4]
 8016038:	4b09      	ldr	r3, [pc, #36]	@ (8016060 <LoRaMacConfirmQueueSetStatus+0x58>)
 801603a:	689a      	ldr	r2, [r3, #8]
 801603c:	79bb      	ldrb	r3, [r7, #6]
 801603e:	4618      	mov	r0, r3
 8016040:	f7ff ff32 	bl	8015ea8 <GetElement>
 8016044:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8016046:	68fb      	ldr	r3, [r7, #12]
 8016048:	2b00      	cmp	r3, #0
 801604a:	d005      	beq.n	8016058 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	79fa      	ldrb	r2, [r7, #7]
 8016050:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8016052:	68fb      	ldr	r3, [r7, #12]
 8016054:	2201      	movs	r2, #1
 8016056:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8016058:	bf00      	nop
 801605a:	3710      	adds	r7, #16
 801605c:	46bd      	mov	sp, r7
 801605e:	bd80      	pop	{r7, pc}
 8016060:	200015e0 	.word	0x200015e0

08016064 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8016064:	b580      	push	{r7, lr}
 8016066:	b084      	sub	sp, #16
 8016068:	af00      	add	r7, sp, #0
 801606a:	4603      	mov	r3, r0
 801606c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 801606e:	2300      	movs	r3, #0
 8016070:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8016072:	4b10      	ldr	r3, [pc, #64]	@ (80160b4 <LoRaMacConfirmQueueGetStatus+0x50>)
 8016074:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016078:	4618      	mov	r0, r3
 801607a:	f7ff fef5 	bl	8015e68 <IsListEmpty>
 801607e:	4603      	mov	r3, r0
 8016080:	f083 0301 	eor.w	r3, r3, #1
 8016084:	b2db      	uxtb	r3, r3
 8016086:	2b00      	cmp	r3, #0
 8016088:	d00e      	beq.n	80160a8 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 801608a:	4b0a      	ldr	r3, [pc, #40]	@ (80160b4 <LoRaMacConfirmQueueGetStatus+0x50>)
 801608c:	6859      	ldr	r1, [r3, #4]
 801608e:	4b09      	ldr	r3, [pc, #36]	@ (80160b4 <LoRaMacConfirmQueueGetStatus+0x50>)
 8016090:	689a      	ldr	r2, [r3, #8]
 8016092:	79fb      	ldrb	r3, [r7, #7]
 8016094:	4618      	mov	r0, r3
 8016096:	f7ff ff07 	bl	8015ea8 <GetElement>
 801609a:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	2b00      	cmp	r3, #0
 80160a0:	d002      	beq.n	80160a8 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 80160a2:	68fb      	ldr	r3, [r7, #12]
 80160a4:	785b      	ldrb	r3, [r3, #1]
 80160a6:	e000      	b.n	80160aa <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 80160a8:	2301      	movs	r3, #1
}
 80160aa:	4618      	mov	r0, r3
 80160ac:	3710      	adds	r7, #16
 80160ae:	46bd      	mov	sp, r7
 80160b0:	bd80      	pop	{r7, pc}
 80160b2:	bf00      	nop
 80160b4:	200015e0 	.word	0x200015e0

080160b8 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 80160b8:	b580      	push	{r7, lr}
 80160ba:	b084      	sub	sp, #16
 80160bc:	af00      	add	r7, sp, #0
 80160be:	4603      	mov	r3, r0
 80160c0:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 80160c2:	4b16      	ldr	r3, [pc, #88]	@ (801611c <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80160c4:	685b      	ldr	r3, [r3, #4]
 80160c6:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 80160c8:	4a14      	ldr	r2, [pc, #80]	@ (801611c <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80160ca:	79fb      	ldrb	r3, [r7, #7]
 80160cc:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80160d0:	4b12      	ldr	r3, [pc, #72]	@ (801611c <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80160d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80160d6:	4618      	mov	r0, r3
 80160d8:	f7ff fec6 	bl	8015e68 <IsListEmpty>
 80160dc:	4603      	mov	r3, r0
 80160de:	f083 0301 	eor.w	r3, r3, #1
 80160e2:	b2db      	uxtb	r3, r3
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d015      	beq.n	8016114 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	79fa      	ldrb	r2, [r7, #7]
 80160ec:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 80160ee:	68fb      	ldr	r3, [r7, #12]
 80160f0:	78db      	ldrb	r3, [r3, #3]
 80160f2:	f083 0301 	eor.w	r3, r3, #1
 80160f6:	b2db      	uxtb	r3, r3
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	d002      	beq.n	8016102 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	2201      	movs	r2, #1
 8016100:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8016102:	68f8      	ldr	r0, [r7, #12]
 8016104:	f7ff fe98 	bl	8015e38 <IncreaseBufferPointer>
 8016108:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 801610a:	4b04      	ldr	r3, [pc, #16]	@ (801611c <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801610c:	689b      	ldr	r3, [r3, #8]
 801610e:	68fa      	ldr	r2, [r7, #12]
 8016110:	429a      	cmp	r2, r3
 8016112:	d1e9      	bne.n	80160e8 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8016114:	bf00      	nop
 8016116:	3710      	adds	r7, #16
 8016118:	46bd      	mov	sp, r7
 801611a:	bd80      	pop	{r7, pc}
 801611c:	200015e0 	.word	0x200015e0

08016120 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8016120:	b580      	push	{r7, lr}
 8016122:	b082      	sub	sp, #8
 8016124:	af00      	add	r7, sp, #0
 8016126:	4603      	mov	r3, r0
 8016128:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 801612a:	4b09      	ldr	r3, [pc, #36]	@ (8016150 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 801612c:	6859      	ldr	r1, [r3, #4]
 801612e:	4b08      	ldr	r3, [pc, #32]	@ (8016150 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8016130:	689a      	ldr	r2, [r3, #8]
 8016132:	79fb      	ldrb	r3, [r7, #7]
 8016134:	4618      	mov	r0, r3
 8016136:	f7ff feb7 	bl	8015ea8 <GetElement>
 801613a:	4603      	mov	r3, r0
 801613c:	2b00      	cmp	r3, #0
 801613e:	d001      	beq.n	8016144 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8016140:	2301      	movs	r3, #1
 8016142:	e000      	b.n	8016146 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8016144:	2300      	movs	r3, #0
}
 8016146:	4618      	mov	r0, r3
 8016148:	3708      	adds	r7, #8
 801614a:	46bd      	mov	sp, r7
 801614c:	bd80      	pop	{r7, pc}
 801614e:	bf00      	nop
 8016150:	200015e0 	.word	0x200015e0

08016154 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8016154:	b580      	push	{r7, lr}
 8016156:	b084      	sub	sp, #16
 8016158:	af00      	add	r7, sp, #0
 801615a:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 801615c:	4b25      	ldr	r3, [pc, #148]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 801615e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016162:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8016164:	2300      	movs	r3, #0
 8016166:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8016168:	f107 0308 	add.w	r3, r7, #8
 801616c:	2204      	movs	r2, #4
 801616e:	2100      	movs	r1, #0
 8016170:	4618      	mov	r0, r3
 8016172:	f005 fa41 	bl	801b5f8 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8016176:	2300      	movs	r3, #0
 8016178:	73fb      	strb	r3, [r7, #15]
 801617a:	e032      	b.n	80161e2 <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 801617c:	4b1d      	ldr	r3, [pc, #116]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 801617e:	685b      	ldr	r3, [r3, #4]
 8016180:	781a      	ldrb	r2, [r3, #0]
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8016186:	4b1b      	ldr	r3, [pc, #108]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8016188:	685b      	ldr	r3, [r3, #4]
 801618a:	785a      	ldrb	r2, [r3, #1]
 801618c:	687b      	ldr	r3, [r7, #4]
 801618e:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8016190:	4b18      	ldr	r3, [pc, #96]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8016192:	685b      	ldr	r3, [r3, #4]
 8016194:	789b      	ldrb	r3, [r3, #2]
 8016196:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8016198:	7b7b      	ldrb	r3, [r7, #13]
 801619a:	2b00      	cmp	r3, #0
 801619c:	d005      	beq.n	80161aa <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 801619e:	4b15      	ldr	r3, [pc, #84]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 80161a0:	681b      	ldr	r3, [r3, #0]
 80161a2:	689b      	ldr	r3, [r3, #8]
 80161a4:	6878      	ldr	r0, [r7, #4]
 80161a6:	4798      	blx	r3
 80161a8:	e00b      	b.n	80161c2 <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 80161aa:	4b12      	ldr	r3, [pc, #72]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 80161ac:	685b      	ldr	r3, [r3, #4]
 80161ae:	781b      	ldrb	r3, [r3, #0]
 80161b0:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 80161b2:	4b10      	ldr	r3, [pc, #64]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 80161b4:	685b      	ldr	r3, [r3, #4]
 80161b6:	785b      	ldrb	r3, [r3, #1]
 80161b8:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 80161ba:	4b0e      	ldr	r3, [pc, #56]	@ (80161f4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 80161bc:	685b      	ldr	r3, [r3, #4]
 80161be:	78db      	ldrb	r3, [r3, #3]
 80161c0:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 80161c2:	f7ff feff 	bl	8015fc4 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 80161c6:	7b7b      	ldrb	r3, [r7, #13]
 80161c8:	f083 0301 	eor.w	r3, r3, #1
 80161cc:	b2db      	uxtb	r3, r3
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d004      	beq.n	80161dc <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 80161d2:	f107 0308 	add.w	r3, r7, #8
 80161d6:	4618      	mov	r0, r3
 80161d8:	f7ff feba 	bl	8015f50 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80161dc:	7bfb      	ldrb	r3, [r7, #15]
 80161de:	3301      	adds	r3, #1
 80161e0:	73fb      	strb	r3, [r7, #15]
 80161e2:	7bfa      	ldrb	r2, [r7, #15]
 80161e4:	7bbb      	ldrb	r3, [r7, #14]
 80161e6:	429a      	cmp	r2, r3
 80161e8:	d3c8      	bcc.n	801617c <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 80161ea:	bf00      	nop
 80161ec:	bf00      	nop
 80161ee:	3710      	adds	r7, #16
 80161f0:	46bd      	mov	sp, r7
 80161f2:	bd80      	pop	{r7, pc}
 80161f4:	200015e0 	.word	0x200015e0

080161f8 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 80161f8:	b480      	push	{r7}
 80161fa:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80161fc:	4b03      	ldr	r3, [pc, #12]	@ (801620c <LoRaMacConfirmQueueGetCnt+0x14>)
 80161fe:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8016202:	4618      	mov	r0, r3
 8016204:	46bd      	mov	sp, r7
 8016206:	bc80      	pop	{r7}
 8016208:	4770      	bx	lr
 801620a:	bf00      	nop
 801620c:	200015e0 	.word	0x200015e0

08016210 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8016210:	b580      	push	{r7, lr}
 8016212:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8016214:	4b06      	ldr	r3, [pc, #24]	@ (8016230 <LoRaMacConfirmQueueIsFull+0x20>)
 8016216:	f893 3020 	ldrb.w	r3, [r3, #32]
 801621a:	4618      	mov	r0, r3
 801621c:	f7ff fe34 	bl	8015e88 <IsListFull>
 8016220:	4603      	mov	r3, r0
 8016222:	2b00      	cmp	r3, #0
 8016224:	d001      	beq.n	801622a <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8016226:	2301      	movs	r3, #1
 8016228:	e000      	b.n	801622c <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 801622a:	2300      	movs	r3, #0
    }
}
 801622c:	4618      	mov	r0, r3
 801622e:	bd80      	pop	{r7, pc}
 8016230:	200015e0 	.word	0x200015e0

08016234 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8016234:	b580      	push	{r7, lr}
 8016236:	b08e      	sub	sp, #56	@ 0x38
 8016238:	af00      	add	r7, sp, #0
 801623a:	60f8      	str	r0, [r7, #12]
 801623c:	607b      	str	r3, [r7, #4]
 801623e:	460b      	mov	r3, r1
 8016240:	817b      	strh	r3, [r7, #10]
 8016242:	4613      	mov	r3, r2
 8016244:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8016246:	68fb      	ldr	r3, [r7, #12]
 8016248:	2b00      	cmp	r3, #0
 801624a:	d101      	bne.n	8016250 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801624c:	230a      	movs	r3, #10
 801624e:	e084      	b.n	801635a <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 8016250:	2300      	movs	r3, #0
 8016252:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 8016256:	2301      	movs	r3, #1
 8016258:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 801625a:	f107 0320 	add.w	r3, r7, #32
 801625e:	2200      	movs	r2, #0
 8016260:	601a      	str	r2, [r3, #0]
 8016262:	605a      	str	r2, [r3, #4]
 8016264:	609a      	str	r2, [r3, #8]
 8016266:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 8016268:	f107 0310 	add.w	r3, r7, #16
 801626c:	2200      	movs	r2, #0
 801626e:	601a      	str	r2, [r3, #0]
 8016270:	605a      	str	r2, [r3, #4]
 8016272:	609a      	str	r2, [r3, #8]
 8016274:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 8016276:	2301      	movs	r3, #1
 8016278:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801627a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801627e:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	b2db      	uxtb	r3, r3
 8016284:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	0a1b      	lsrs	r3, r3, #8
 801628a:	b2db      	uxtb	r3, r3
 801628c:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	0c1b      	lsrs	r3, r3, #16
 8016292:	b2db      	uxtb	r3, r3
 8016294:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	0e1b      	lsrs	r3, r3, #24
 801629a:	b2db      	uxtb	r3, r3
 801629c:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801629e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162a0:	b2db      	uxtb	r3, r3
 80162a2:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 80162a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162a6:	0a1b      	lsrs	r3, r3, #8
 80162a8:	b2db      	uxtb	r3, r3
 80162aa:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 80162ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162ae:	0c1b      	lsrs	r3, r3, #16
 80162b0:	b2db      	uxtb	r3, r3
 80162b2:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 80162b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162b6:	0e1b      	lsrs	r3, r3, #24
 80162b8:	b2db      	uxtb	r3, r3
 80162ba:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 80162bc:	e048      	b.n	8016350 <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 80162be:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80162c0:	b2db      	uxtb	r3, r3
 80162c2:	77fb      	strb	r3, [r7, #31]
        ctr++;
 80162c4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80162c6:	3301      	adds	r3, #1
 80162c8:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 80162ca:	f107 0320 	add.w	r3, r7, #32
 80162ce:	7a7a      	ldrb	r2, [r7, #9]
 80162d0:	f107 0010 	add.w	r0, r7, #16
 80162d4:	2110      	movs	r1, #16
 80162d6:	f7f7 f875 	bl	800d3c4 <SecureElementAesEncrypt>
 80162da:	4603      	mov	r3, r0
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d001      	beq.n	80162e4 <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80162e0:	230f      	movs	r3, #15
 80162e2:	e03a      	b.n	801635a <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80162e4:	2300      	movs	r3, #0
 80162e6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80162ea:	e01e      	b.n	801632a <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80162ec:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80162f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80162f4:	4413      	add	r3, r2
 80162f6:	461a      	mov	r2, r3
 80162f8:	68fb      	ldr	r3, [r7, #12]
 80162fa:	4413      	add	r3, r2
 80162fc:	7819      	ldrb	r1, [r3, #0]
 80162fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016302:	3338      	adds	r3, #56	@ 0x38
 8016304:	443b      	add	r3, r7
 8016306:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 801630a:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 801630e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016312:	4403      	add	r3, r0
 8016314:	4618      	mov	r0, r3
 8016316:	68fb      	ldr	r3, [r7, #12]
 8016318:	4403      	add	r3, r0
 801631a:	404a      	eors	r2, r1
 801631c:	b2d2      	uxtb	r2, r2
 801631e:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8016320:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016324:	3301      	adds	r3, #1
 8016326:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801632a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801632e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8016332:	2a10      	cmp	r2, #16
 8016334:	bfa8      	it	ge
 8016336:	2210      	movge	r2, #16
 8016338:	b212      	sxth	r2, r2
 801633a:	4293      	cmp	r3, r2
 801633c:	dbd6      	blt.n	80162ec <PayloadEncrypt+0xb8>
        }
        size -= 16;
 801633e:	897b      	ldrh	r3, [r7, #10]
 8016340:	3b10      	subs	r3, #16
 8016342:	b29b      	uxth	r3, r3
 8016344:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8016346:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801634a:	3310      	adds	r3, #16
 801634c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 8016350:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8016354:	2b00      	cmp	r3, #0
 8016356:	dcb2      	bgt.n	80162be <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016358:	2300      	movs	r3, #0
}
 801635a:	4618      	mov	r0, r3
 801635c:	3738      	adds	r7, #56	@ 0x38
 801635e:	46bd      	mov	sp, r7
 8016360:	bd80      	pop	{r7, pc}

08016362 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8016362:	b490      	push	{r4, r7}
 8016364:	b082      	sub	sp, #8
 8016366:	af00      	add	r7, sp, #0
 8016368:	4604      	mov	r4, r0
 801636a:	4608      	mov	r0, r1
 801636c:	4611      	mov	r1, r2
 801636e:	461a      	mov	r2, r3
 8016370:	4623      	mov	r3, r4
 8016372:	80fb      	strh	r3, [r7, #6]
 8016374:	4603      	mov	r3, r0
 8016376:	717b      	strb	r3, [r7, #5]
 8016378:	460b      	mov	r3, r1
 801637a:	713b      	strb	r3, [r7, #4]
 801637c:	4613      	mov	r3, r2
 801637e:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8016380:	69bb      	ldr	r3, [r7, #24]
 8016382:	2b00      	cmp	r3, #0
 8016384:	d101      	bne.n	801638a <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016386:	230a      	movs	r3, #10
 8016388:	e04e      	b.n	8016428 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801638a:	69bb      	ldr	r3, [r7, #24]
 801638c:	2249      	movs	r2, #73	@ 0x49
 801638e:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 8016390:	69bb      	ldr	r3, [r7, #24]
 8016392:	3301      	adds	r3, #1
 8016394:	2200      	movs	r2, #0
 8016396:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8016398:	69bb      	ldr	r3, [r7, #24]
 801639a:	3302      	adds	r3, #2
 801639c:	2200      	movs	r2, #0
 801639e:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 80163a0:	69bb      	ldr	r3, [r7, #24]
 80163a2:	3303      	adds	r3, #3
 80163a4:	2200      	movs	r2, #0
 80163a6:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 80163a8:	69bb      	ldr	r3, [r7, #24]
 80163aa:	3304      	adds	r3, #4
 80163ac:	2200      	movs	r2, #0
 80163ae:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 80163b0:	69bb      	ldr	r3, [r7, #24]
 80163b2:	3305      	adds	r3, #5
 80163b4:	78fa      	ldrb	r2, [r7, #3]
 80163b6:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 80163b8:	69bb      	ldr	r3, [r7, #24]
 80163ba:	3306      	adds	r3, #6
 80163bc:	693a      	ldr	r2, [r7, #16]
 80163be:	b2d2      	uxtb	r2, r2
 80163c0:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 80163c2:	693b      	ldr	r3, [r7, #16]
 80163c4:	0a1a      	lsrs	r2, r3, #8
 80163c6:	69bb      	ldr	r3, [r7, #24]
 80163c8:	3307      	adds	r3, #7
 80163ca:	b2d2      	uxtb	r2, r2
 80163cc:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80163ce:	693b      	ldr	r3, [r7, #16]
 80163d0:	0c1a      	lsrs	r2, r3, #16
 80163d2:	69bb      	ldr	r3, [r7, #24]
 80163d4:	3308      	adds	r3, #8
 80163d6:	b2d2      	uxtb	r2, r2
 80163d8:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80163da:	693b      	ldr	r3, [r7, #16]
 80163dc:	0e1a      	lsrs	r2, r3, #24
 80163de:	69bb      	ldr	r3, [r7, #24]
 80163e0:	3309      	adds	r3, #9
 80163e2:	b2d2      	uxtb	r2, r2
 80163e4:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80163e6:	69bb      	ldr	r3, [r7, #24]
 80163e8:	330a      	adds	r3, #10
 80163ea:	697a      	ldr	r2, [r7, #20]
 80163ec:	b2d2      	uxtb	r2, r2
 80163ee:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80163f0:	697b      	ldr	r3, [r7, #20]
 80163f2:	0a1a      	lsrs	r2, r3, #8
 80163f4:	69bb      	ldr	r3, [r7, #24]
 80163f6:	330b      	adds	r3, #11
 80163f8:	b2d2      	uxtb	r2, r2
 80163fa:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80163fc:	697b      	ldr	r3, [r7, #20]
 80163fe:	0c1a      	lsrs	r2, r3, #16
 8016400:	69bb      	ldr	r3, [r7, #24]
 8016402:	330c      	adds	r3, #12
 8016404:	b2d2      	uxtb	r2, r2
 8016406:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8016408:	697b      	ldr	r3, [r7, #20]
 801640a:	0e1a      	lsrs	r2, r3, #24
 801640c:	69bb      	ldr	r3, [r7, #24]
 801640e:	330d      	adds	r3, #13
 8016410:	b2d2      	uxtb	r2, r2
 8016412:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8016414:	69bb      	ldr	r3, [r7, #24]
 8016416:	330e      	adds	r3, #14
 8016418:	2200      	movs	r2, #0
 801641a:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 801641c:	69bb      	ldr	r3, [r7, #24]
 801641e:	330f      	adds	r3, #15
 8016420:	88fa      	ldrh	r2, [r7, #6]
 8016422:	b2d2      	uxtb	r2, r2
 8016424:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8016426:	2300      	movs	r3, #0
}
 8016428:	4618      	mov	r0, r3
 801642a:	3708      	adds	r7, #8
 801642c:	46bd      	mov	sp, r7
 801642e:	bc90      	pop	{r4, r7}
 8016430:	4770      	bx	lr

08016432 <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8016432:	b590      	push	{r4, r7, lr}
 8016434:	b08b      	sub	sp, #44	@ 0x2c
 8016436:	af04      	add	r7, sp, #16
 8016438:	6078      	str	r0, [r7, #4]
 801643a:	4608      	mov	r0, r1
 801643c:	4611      	mov	r1, r2
 801643e:	461a      	mov	r2, r3
 8016440:	4603      	mov	r3, r0
 8016442:	807b      	strh	r3, [r7, #2]
 8016444:	460b      	mov	r3, r1
 8016446:	707b      	strb	r3, [r7, #1]
 8016448:	4613      	mov	r3, r2
 801644a:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	2b00      	cmp	r3, #0
 8016450:	d002      	beq.n	8016458 <ComputeCmacB0+0x26>
 8016452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016454:	2b00      	cmp	r3, #0
 8016456:	d101      	bne.n	801645c <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016458:	230a      	movs	r3, #10
 801645a:	e024      	b.n	80164a6 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801645c:	887b      	ldrh	r3, [r7, #2]
 801645e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016462:	d901      	bls.n	8016468 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8016464:	230e      	movs	r3, #14
 8016466:	e01e      	b.n	80164a6 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8016468:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 801646c:	783a      	ldrb	r2, [r7, #0]
 801646e:	7879      	ldrb	r1, [r7, #1]
 8016470:	8878      	ldrh	r0, [r7, #2]
 8016472:	f107 0308 	add.w	r3, r7, #8
 8016476:	9302      	str	r3, [sp, #8]
 8016478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801647a:	9301      	str	r3, [sp, #4]
 801647c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801647e:	9300      	str	r3, [sp, #0]
 8016480:	4623      	mov	r3, r4
 8016482:	f7ff ff6e 	bl	8016362 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8016486:	887a      	ldrh	r2, [r7, #2]
 8016488:	7879      	ldrb	r1, [r7, #1]
 801648a:	f107 0008 	add.w	r0, r7, #8
 801648e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016490:	9300      	str	r3, [sp, #0]
 8016492:	460b      	mov	r3, r1
 8016494:	6879      	ldr	r1, [r7, #4]
 8016496:	f7f6 ff4f 	bl	800d338 <SecureElementComputeAesCmac>
 801649a:	4603      	mov	r3, r0
 801649c:	2b00      	cmp	r3, #0
 801649e:	d001      	beq.n	80164a4 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80164a0:	230f      	movs	r3, #15
 80164a2:	e000      	b.n	80164a6 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80164a4:	2300      	movs	r3, #0
}
 80164a6:	4618      	mov	r0, r3
 80164a8:	371c      	adds	r7, #28
 80164aa:	46bd      	mov	sp, r7
 80164ac:	bd90      	pop	{r4, r7, pc}

080164ae <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 80164ae:	b590      	push	{r4, r7, lr}
 80164b0:	b0cd      	sub	sp, #308	@ 0x134
 80164b2:	af04      	add	r7, sp, #16
 80164b4:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 80164b8:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 80164bc:	6020      	str	r0, [r4, #0]
 80164be:	460c      	mov	r4, r1
 80164c0:	4610      	mov	r0, r2
 80164c2:	4619      	mov	r1, r3
 80164c4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80164c8:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80164cc:	4622      	mov	r2, r4
 80164ce:	801a      	strh	r2, [r3, #0]
 80164d0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80164d4:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80164d8:	4602      	mov	r2, r0
 80164da:	701a      	strb	r2, [r3, #0]
 80164dc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80164e0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80164e4:	460a      	mov	r2, r1
 80164e6:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80164e8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80164ec:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80164f0:	681b      	ldr	r3, [r3, #0]
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d101      	bne.n	80164fa <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80164f6:	230a      	movs	r3, #10
 80164f8:	e063      	b.n	80165c2 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80164fa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80164fe:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8016502:	881b      	ldrh	r3, [r3, #0]
 8016504:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016508:	d901      	bls.n	801650e <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 801650a:	230e      	movs	r3, #14
 801650c:	e059      	b.n	80165c2 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 801650e:	f107 030c 	add.w	r3, r7, #12
 8016512:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8016516:	2100      	movs	r1, #0
 8016518:	4618      	mov	r0, r3
 801651a:	f005 f86d 	bl	801b5f8 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801651e:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 8016522:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8016526:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 801652a:	781a      	ldrb	r2, [r3, #0]
 801652c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8016530:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8016534:	7819      	ldrb	r1, [r3, #0]
 8016536:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801653a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801653e:	8818      	ldrh	r0, [r3, #0]
 8016540:	f107 030c 	add.w	r3, r7, #12
 8016544:	9302      	str	r3, [sp, #8]
 8016546:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 801654a:	9301      	str	r3, [sp, #4]
 801654c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8016550:	9300      	str	r3, [sp, #0]
 8016552:	4623      	mov	r3, r4
 8016554:	f7ff ff05 	bl	8016362 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8016558:	f107 030c 	add.w	r3, r7, #12
 801655c:	3310      	adds	r3, #16
 801655e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8016562:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8016566:	8812      	ldrh	r2, [r2, #0]
 8016568:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 801656c:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8016570:	6809      	ldr	r1, [r1, #0]
 8016572:	4618      	mov	r0, r3
 8016574:	f005 f805 	bl	801b582 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8016578:	2306      	movs	r3, #6
 801657a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 801657e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8016582:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8016586:	881b      	ldrh	r3, [r3, #0]
 8016588:	3310      	adds	r3, #16
 801658a:	4619      	mov	r1, r3
 801658c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8016590:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8016594:	781b      	ldrb	r3, [r3, #0]
 8016596:	f107 000c 	add.w	r0, r7, #12
 801659a:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 801659e:	f7f6 fee5 	bl	800d36c <SecureElementVerifyAesCmac>
 80165a2:	4603      	mov	r3, r0
 80165a4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 80165a8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d101      	bne.n	80165b4 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 80165b0:	2300      	movs	r3, #0
 80165b2:	e006      	b.n	80165c2 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 80165b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80165b8:	2b01      	cmp	r3, #1
 80165ba:	d101      	bne.n	80165c0 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 80165bc:	2301      	movs	r3, #1
 80165be:	e000      	b.n	80165c2 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80165c0:	230f      	movs	r3, #15
}
 80165c2:	4618      	mov	r0, r3
 80165c4:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80165c8:	46bd      	mov	sp, r7
 80165ca:	bd90      	pop	{r4, r7, pc}

080165cc <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 80165cc:	b480      	push	{r7}
 80165ce:	b085      	sub	sp, #20
 80165d0:	af00      	add	r7, sp, #0
 80165d2:	4603      	mov	r3, r0
 80165d4:	6039      	str	r1, [r7, #0]
 80165d6:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80165d8:	2300      	movs	r3, #0
 80165da:	73fb      	strb	r3, [r7, #15]
 80165dc:	e011      	b.n	8016602 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80165de:	7bfb      	ldrb	r3, [r7, #15]
 80165e0:	4a0c      	ldr	r2, [pc, #48]	@ (8016614 <GetKeyAddrItem+0x48>)
 80165e2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80165e6:	79fa      	ldrb	r2, [r7, #7]
 80165e8:	429a      	cmp	r2, r3
 80165ea:	d107      	bne.n	80165fc <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80165ec:	7bfb      	ldrb	r3, [r7, #15]
 80165ee:	009b      	lsls	r3, r3, #2
 80165f0:	4a08      	ldr	r2, [pc, #32]	@ (8016614 <GetKeyAddrItem+0x48>)
 80165f2:	441a      	add	r2, r3
 80165f4:	683b      	ldr	r3, [r7, #0]
 80165f6:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80165f8:	2300      	movs	r3, #0
 80165fa:	e006      	b.n	801660a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80165fc:	7bfb      	ldrb	r3, [r7, #15]
 80165fe:	3301      	adds	r3, #1
 8016600:	73fb      	strb	r3, [r7, #15]
 8016602:	7bfb      	ldrb	r3, [r7, #15]
 8016604:	2b01      	cmp	r3, #1
 8016606:	d9ea      	bls.n	80165de <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8016608:	230c      	movs	r3, #12
}
 801660a:	4618      	mov	r0, r3
 801660c:	3714      	adds	r7, #20
 801660e:	46bd      	mov	sp, r7
 8016610:	bc80      	pop	{r7}
 8016612:	4770      	bx	lr
 8016614:	20000120 	.word	0x20000120

08016618 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8016618:	b580      	push	{r7, lr}
 801661a:	b088      	sub	sp, #32
 801661c:	af00      	add	r7, sp, #0
 801661e:	60b9      	str	r1, [r7, #8]
 8016620:	607a      	str	r2, [r7, #4]
 8016622:	461a      	mov	r2, r3
 8016624:	4603      	mov	r3, r0
 8016626:	73fb      	strb	r3, [r7, #15]
 8016628:	4613      	mov	r3, r2
 801662a:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 801662c:	f107 0310 	add.w	r3, r7, #16
 8016630:	2200      	movs	r2, #0
 8016632:	601a      	str	r2, [r3, #0]
 8016634:	605a      	str	r2, [r3, #4]
 8016636:	609a      	str	r2, [r3, #8]
 8016638:	60da      	str	r2, [r3, #12]

    switch( keyID )
 801663a:	7bfb      	ldrb	r3, [r7, #15]
 801663c:	2b08      	cmp	r3, #8
 801663e:	d002      	beq.n	8016646 <DeriveSessionKey10x+0x2e>
 8016640:	2b09      	cmp	r3, #9
 8016642:	d003      	beq.n	801664c <DeriveSessionKey10x+0x34>
 8016644:	e005      	b.n	8016652 <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 8016646:	2301      	movs	r3, #1
 8016648:	743b      	strb	r3, [r7, #16]
            break;
 801664a:	e004      	b.n	8016656 <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 801664c:	2302      	movs	r3, #2
 801664e:	743b      	strb	r3, [r7, #16]
            break;
 8016650:	e001      	b.n	8016656 <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8016652:	230b      	movs	r3, #11
 8016654:	e02a      	b.n	80166ac <DeriveSessionKey10x+0x94>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8016656:	68bb      	ldr	r3, [r7, #8]
 8016658:	b2db      	uxtb	r3, r3
 801665a:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 801665c:	68bb      	ldr	r3, [r7, #8]
 801665e:	0a1b      	lsrs	r3, r3, #8
 8016660:	b2db      	uxtb	r3, r3
 8016662:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8016664:	68bb      	ldr	r3, [r7, #8]
 8016666:	0c1b      	lsrs	r3, r3, #16
 8016668:	b2db      	uxtb	r3, r3
 801666a:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	b2db      	uxtb	r3, r3
 8016670:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	0a1b      	lsrs	r3, r3, #8
 8016676:	b2db      	uxtb	r3, r3
 8016678:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	0c1b      	lsrs	r3, r3, #16
 801667e:	b2db      	uxtb	r3, r3
 8016680:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8016682:	89bb      	ldrh	r3, [r7, #12]
 8016684:	b2db      	uxtb	r3, r3
 8016686:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8016688:	89bb      	ldrh	r3, [r7, #12]
 801668a:	0a1b      	lsrs	r3, r3, #8
 801668c:	b29b      	uxth	r3, r3
 801668e:	b2db      	uxtb	r3, r3
 8016690:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8016692:	7bfa      	ldrb	r2, [r7, #15]
 8016694:	f107 0310 	add.w	r3, r7, #16
 8016698:	2101      	movs	r1, #1
 801669a:	4618      	mov	r0, r3
 801669c:	f7f6 ff12 	bl	800d4c4 <SecureElementDeriveAndStoreKey>
 80166a0:	4603      	mov	r3, r0
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d001      	beq.n	80166aa <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80166a6:	230f      	movs	r3, #15
 80166a8:	e000      	b.n	80166ac <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80166aa:	2300      	movs	r3, #0
}
 80166ac:	4618      	mov	r0, r3
 80166ae:	3720      	adds	r7, #32
 80166b0:	46bd      	mov	sp, r7
 80166b2:	bd80      	pop	{r7, pc}

080166b4 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 80166b4:	b480      	push	{r7}
 80166b6:	b083      	sub	sp, #12
 80166b8:	af00      	add	r7, sp, #0
 80166ba:	4603      	mov	r3, r0
 80166bc:	6039      	str	r1, [r7, #0]
 80166be:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 80166c0:	683b      	ldr	r3, [r7, #0]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d101      	bne.n	80166ca <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80166c6:	230a      	movs	r3, #10
 80166c8:	e029      	b.n	801671e <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 80166ca:	79fb      	ldrb	r3, [r7, #7]
 80166cc:	3b01      	subs	r3, #1
 80166ce:	2b03      	cmp	r3, #3
 80166d0:	d822      	bhi.n	8016718 <GetLastFcntDown+0x64>
 80166d2:	a201      	add	r2, pc, #4	@ (adr r2, 80166d8 <GetLastFcntDown+0x24>)
 80166d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80166d8:	080166e9 	.word	0x080166e9
 80166dc:	080166f5 	.word	0x080166f5
 80166e0:	08016701 	.word	0x08016701
 80166e4:	0801670d 	.word	0x0801670d
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80166e8:	4b0f      	ldr	r3, [pc, #60]	@ (8016728 <GetLastFcntDown+0x74>)
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	691a      	ldr	r2, [r3, #16]
 80166ee:	683b      	ldr	r3, [r7, #0]
 80166f0:	601a      	str	r2, [r3, #0]
            break;
 80166f2:	e013      	b.n	801671c <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80166f4:	4b0c      	ldr	r3, [pc, #48]	@ (8016728 <GetLastFcntDown+0x74>)
 80166f6:	681b      	ldr	r3, [r3, #0]
 80166f8:	695a      	ldr	r2, [r3, #20]
 80166fa:	683b      	ldr	r3, [r7, #0]
 80166fc:	601a      	str	r2, [r3, #0]
            break;
 80166fe:	e00d      	b.n	801671c <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8016700:	4b09      	ldr	r3, [pc, #36]	@ (8016728 <GetLastFcntDown+0x74>)
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	699a      	ldr	r2, [r3, #24]
 8016706:	683b      	ldr	r3, [r7, #0]
 8016708:	601a      	str	r2, [r3, #0]
            break;
 801670a:	e007      	b.n	801671c <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 801670c:	4b06      	ldr	r3, [pc, #24]	@ (8016728 <GetLastFcntDown+0x74>)
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	69da      	ldr	r2, [r3, #28]
 8016712:	683b      	ldr	r3, [r7, #0]
 8016714:	601a      	str	r2, [r3, #0]
            break;
 8016716:	e001      	b.n	801671c <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8016718:	2305      	movs	r3, #5
 801671a:	e000      	b.n	801671e <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801671c:	2300      	movs	r3, #0
}
 801671e:	4618      	mov	r0, r3
 8016720:	370c      	adds	r7, #12
 8016722:	46bd      	mov	sp, r7
 8016724:	bc80      	pop	{r7}
 8016726:	4770      	bx	lr
 8016728:	20001604 	.word	0x20001604

0801672c <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801672c:	b580      	push	{r7, lr}
 801672e:	b084      	sub	sp, #16
 8016730:	af00      	add	r7, sp, #0
 8016732:	4603      	mov	r3, r0
 8016734:	6039      	str	r1, [r7, #0]
 8016736:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8016738:	2300      	movs	r3, #0
 801673a:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 801673c:	f107 020c 	add.w	r2, r7, #12
 8016740:	79fb      	ldrb	r3, [r7, #7]
 8016742:	4611      	mov	r1, r2
 8016744:	4618      	mov	r0, r3
 8016746:	f7ff ffb5 	bl	80166b4 <GetLastFcntDown>
 801674a:	4603      	mov	r3, r0
 801674c:	2b00      	cmp	r3, #0
 801674e:	d001      	beq.n	8016754 <CheckFCntDown+0x28>
    {
        return false;
 8016750:	2300      	movs	r3, #0
 8016752:	e00a      	b.n	801676a <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8016754:	68fb      	ldr	r3, [r7, #12]
 8016756:	683a      	ldr	r2, [r7, #0]
 8016758:	429a      	cmp	r2, r3
 801675a:	d803      	bhi.n	8016764 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 801675c:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801675e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016762:	d101      	bne.n	8016768 <CheckFCntDown+0x3c>
    {
        return true;
 8016764:	2301      	movs	r3, #1
 8016766:	e000      	b.n	801676a <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8016768:	2300      	movs	r3, #0
    }
}
 801676a:	4618      	mov	r0, r3
 801676c:	3710      	adds	r7, #16
 801676e:	46bd      	mov	sp, r7
 8016770:	bd80      	pop	{r7, pc}
	...

08016774 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8016774:	b480      	push	{r7}
 8016776:	b083      	sub	sp, #12
 8016778:	af00      	add	r7, sp, #0
 801677a:	4603      	mov	r3, r0
 801677c:	6039      	str	r1, [r7, #0]
 801677e:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8016780:	79fb      	ldrb	r3, [r7, #7]
 8016782:	3b01      	subs	r3, #1
 8016784:	2b03      	cmp	r3, #3
 8016786:	d82b      	bhi.n	80167e0 <UpdateFCntDown+0x6c>
 8016788:	a201      	add	r2, pc, #4	@ (adr r2, 8016790 <UpdateFCntDown+0x1c>)
 801678a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801678e:	bf00      	nop
 8016790:	080167a1 	.word	0x080167a1
 8016794:	080167b3 	.word	0x080167b3
 8016798:	080167c5 	.word	0x080167c5
 801679c:	080167d7 	.word	0x080167d7
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 80167a0:	4b12      	ldr	r3, [pc, #72]	@ (80167ec <UpdateFCntDown+0x78>)
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	683a      	ldr	r2, [r7, #0]
 80167a6:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 80167a8:	4b10      	ldr	r3, [pc, #64]	@ (80167ec <UpdateFCntDown+0x78>)
 80167aa:	681b      	ldr	r3, [r3, #0]
 80167ac:	683a      	ldr	r2, [r7, #0]
 80167ae:	621a      	str	r2, [r3, #32]
            break;
 80167b0:	e017      	b.n	80167e2 <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 80167b2:	4b0e      	ldr	r3, [pc, #56]	@ (80167ec <UpdateFCntDown+0x78>)
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	683a      	ldr	r2, [r7, #0]
 80167b8:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 80167ba:	4b0c      	ldr	r3, [pc, #48]	@ (80167ec <UpdateFCntDown+0x78>)
 80167bc:	681b      	ldr	r3, [r3, #0]
 80167be:	683a      	ldr	r2, [r7, #0]
 80167c0:	621a      	str	r2, [r3, #32]
            break;
 80167c2:	e00e      	b.n	80167e2 <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 80167c4:	4b09      	ldr	r3, [pc, #36]	@ (80167ec <UpdateFCntDown+0x78>)
 80167c6:	681b      	ldr	r3, [r3, #0]
 80167c8:	683a      	ldr	r2, [r7, #0]
 80167ca:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 80167cc:	4b07      	ldr	r3, [pc, #28]	@ (80167ec <UpdateFCntDown+0x78>)
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	683a      	ldr	r2, [r7, #0]
 80167d2:	621a      	str	r2, [r3, #32]
            break;
 80167d4:	e005      	b.n	80167e2 <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 80167d6:	4b05      	ldr	r3, [pc, #20]	@ (80167ec <UpdateFCntDown+0x78>)
 80167d8:	681b      	ldr	r3, [r3, #0]
 80167da:	683a      	ldr	r2, [r7, #0]
 80167dc:	61da      	str	r2, [r3, #28]
            break;
 80167de:	e000      	b.n	80167e2 <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 80167e0:	bf00      	nop
    }
}
 80167e2:	bf00      	nop
 80167e4:	370c      	adds	r7, #12
 80167e6:	46bd      	mov	sp, r7
 80167e8:	bc80      	pop	{r7}
 80167ea:	4770      	bx	lr
 80167ec:	20001604 	.word	0x20001604

080167f0 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80167f0:	b480      	push	{r7}
 80167f2:	b083      	sub	sp, #12
 80167f4:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80167f6:	4b18      	ldr	r3, [pc, #96]	@ (8016858 <ResetFCnts+0x68>)
 80167f8:	681b      	ldr	r3, [r3, #0]
 80167fa:	2200      	movs	r2, #0
 80167fc:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80167fe:	4b16      	ldr	r3, [pc, #88]	@ (8016858 <ResetFCnts+0x68>)
 8016800:	681b      	ldr	r3, [r3, #0]
 8016802:	f04f 32ff 	mov.w	r2, #4294967295
 8016806:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8016808:	4b13      	ldr	r3, [pc, #76]	@ (8016858 <ResetFCnts+0x68>)
 801680a:	681b      	ldr	r3, [r3, #0]
 801680c:	f04f 32ff 	mov.w	r2, #4294967295
 8016810:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8016812:	4b11      	ldr	r3, [pc, #68]	@ (8016858 <ResetFCnts+0x68>)
 8016814:	681b      	ldr	r3, [r3, #0]
 8016816:	f04f 32ff 	mov.w	r2, #4294967295
 801681a:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 801681c:	4b0e      	ldr	r3, [pc, #56]	@ (8016858 <ResetFCnts+0x68>)
 801681e:	681a      	ldr	r2, [r3, #0]
 8016820:	4b0d      	ldr	r3, [pc, #52]	@ (8016858 <ResetFCnts+0x68>)
 8016822:	681b      	ldr	r3, [r3, #0]
 8016824:	6992      	ldr	r2, [r2, #24]
 8016826:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8016828:	2300      	movs	r3, #0
 801682a:	607b      	str	r3, [r7, #4]
 801682c:	e00b      	b.n	8016846 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 801682e:	4b0a      	ldr	r3, [pc, #40]	@ (8016858 <ResetFCnts+0x68>)
 8016830:	681a      	ldr	r2, [r3, #0]
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	3306      	adds	r3, #6
 8016836:	009b      	lsls	r3, r3, #2
 8016838:	4413      	add	r3, r2
 801683a:	f04f 32ff 	mov.w	r2, #4294967295
 801683e:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	3301      	adds	r3, #1
 8016844:	607b      	str	r3, [r7, #4]
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	2b00      	cmp	r3, #0
 801684a:	ddf0      	ble.n	801682e <ResetFCnts+0x3e>
    }
}
 801684c:	bf00      	nop
 801684e:	bf00      	nop
 8016850:	370c      	adds	r7, #12
 8016852:	46bd      	mov	sp, r7
 8016854:	bc80      	pop	{r7}
 8016856:	4770      	bx	lr
 8016858:	20001604 	.word	0x20001604

0801685c <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 801685c:	b480      	push	{r7}
 801685e:	b083      	sub	sp, #12
 8016860:	af00      	add	r7, sp, #0
 8016862:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 8016864:	4b06      	ldr	r3, [pc, #24]	@ (8016880 <IsJoinNonce10xOk+0x24>)
 8016866:	681b      	ldr	r3, [r3, #0]
 8016868:	689b      	ldr	r3, [r3, #8]
 801686a:	687a      	ldr	r2, [r7, #4]
 801686c:	429a      	cmp	r2, r3
 801686e:	bf8c      	ite	hi
 8016870:	2301      	movhi	r3, #1
 8016872:	2300      	movls	r3, #0
 8016874:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 8016876:	4618      	mov	r0, r3
 8016878:	370c      	adds	r7, #12
 801687a:	46bd      	mov	sp, r7
 801687c:	bc80      	pop	{r7}
 801687e:	4770      	bx	lr
 8016880:	20001604 	.word	0x20001604

08016884 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8016884:	b580      	push	{r7, lr}
 8016886:	b082      	sub	sp, #8
 8016888:	af00      	add	r7, sp, #0
 801688a:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 801688c:	687b      	ldr	r3, [r7, #4]
 801688e:	2b00      	cmp	r3, #0
 8016890:	d101      	bne.n	8016896 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8016892:	2309      	movs	r3, #9
 8016894:	e01c      	b.n	80168d0 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8016896:	4a10      	ldr	r2, [pc, #64]	@ (80168d8 <LoRaMacCryptoInit+0x54>)
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 801689c:	4b0e      	ldr	r3, [pc, #56]	@ (80168d8 <LoRaMacCryptoInit+0x54>)
 801689e:	681b      	ldr	r3, [r3, #0]
 80168a0:	2228      	movs	r2, #40	@ 0x28
 80168a2:	2100      	movs	r1, #0
 80168a4:	4618      	mov	r0, r3
 80168a6:	f004 fea7 	bl	801b5f8 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 80168aa:	4b0b      	ldr	r3, [pc, #44]	@ (80168d8 <LoRaMacCryptoInit+0x54>)
 80168ac:	681b      	ldr	r3, [r3, #0]
 80168ae:	2201      	movs	r2, #1
 80168b0:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 80168b2:	4b09      	ldr	r3, [pc, #36]	@ (80168d8 <LoRaMacCryptoInit+0x54>)
 80168b4:	681b      	ldr	r3, [r3, #0]
 80168b6:	2201      	movs	r2, #1
 80168b8:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 80168ba:	4b07      	ldr	r3, [pc, #28]	@ (80168d8 <LoRaMacCryptoInit+0x54>)
 80168bc:	681b      	ldr	r3, [r3, #0]
 80168be:	2201      	movs	r2, #1
 80168c0:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 80168c2:	4b05      	ldr	r3, [pc, #20]	@ (80168d8 <LoRaMacCryptoInit+0x54>)
 80168c4:	681b      	ldr	r3, [r3, #0]
 80168c6:	2200      	movs	r2, #0
 80168c8:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80168ca:	f7ff ff91 	bl	80167f0 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80168ce:	2300      	movs	r3, #0
}
 80168d0:	4618      	mov	r0, r3
 80168d2:	3708      	adds	r7, #8
 80168d4:	46bd      	mov	sp, r7
 80168d6:	bd80      	pop	{r7, pc}
 80168d8:	20001604 	.word	0x20001604

080168dc <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 80168dc:	b480      	push	{r7}
 80168de:	b083      	sub	sp, #12
 80168e0:	af00      	add	r7, sp, #0
 80168e2:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 80168e4:	4b04      	ldr	r3, [pc, #16]	@ (80168f8 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 80168e6:	681b      	ldr	r3, [r3, #0]
 80168e8:	687a      	ldr	r2, [r7, #4]
 80168ea:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 80168ec:	2300      	movs	r3, #0
}
 80168ee:	4618      	mov	r0, r3
 80168f0:	370c      	adds	r7, #12
 80168f2:	46bd      	mov	sp, r7
 80168f4:	bc80      	pop	{r7}
 80168f6:	4770      	bx	lr
 80168f8:	20001604 	.word	0x20001604

080168fc <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 80168fc:	b480      	push	{r7}
 80168fe:	b083      	sub	sp, #12
 8016900:	af00      	add	r7, sp, #0
 8016902:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	2b00      	cmp	r3, #0
 8016908:	d101      	bne.n	801690e <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801690a:	230a      	movs	r3, #10
 801690c:	e006      	b.n	801691c <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 801690e:	4b06      	ldr	r3, [pc, #24]	@ (8016928 <LoRaMacCryptoGetFCntUp+0x2c>)
 8016910:	681b      	ldr	r3, [r3, #0]
 8016912:	68db      	ldr	r3, [r3, #12]
 8016914:	1c5a      	adds	r2, r3, #1
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 801691a:	2300      	movs	r3, #0
}
 801691c:	4618      	mov	r0, r3
 801691e:	370c      	adds	r7, #12
 8016920:	46bd      	mov	sp, r7
 8016922:	bc80      	pop	{r7}
 8016924:	4770      	bx	lr
 8016926:	bf00      	nop
 8016928:	20001604 	.word	0x20001604

0801692c <LoRaMacCryptoGetFCntDown>:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 801692c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8016930:	b08a      	sub	sp, #40	@ 0x28
 8016932:	af00      	add	r7, sp, #0
 8016934:	613a      	str	r2, [r7, #16]
 8016936:	60fb      	str	r3, [r7, #12]
 8016938:	4603      	mov	r3, r0
 801693a:	75fb      	strb	r3, [r7, #23]
 801693c:	460b      	mov	r3, r1
 801693e:	82bb      	strh	r3, [r7, #20]
    uint32_t lastDown = 0;
 8016940:	2300      	movs	r3, #0
 8016942:	61fb      	str	r3, [r7, #28]
    int32_t fCntDiff = 0;
 8016944:	2300      	movs	r3, #0
 8016946:	627b      	str	r3, [r7, #36]	@ 0x24
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8016948:	2313      	movs	r3, #19
 801694a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    if( currentDown == NULL )
 801694e:	68fb      	ldr	r3, [r7, #12]
 8016950:	2b00      	cmp	r3, #0
 8016952:	d101      	bne.n	8016958 <LoRaMacCryptoGetFCntDown+0x2c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016954:	230a      	movs	r3, #10
 8016956:	e057      	b.n	8016a08 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8016958:	f107 021c 	add.w	r2, r7, #28
 801695c:	7dfb      	ldrb	r3, [r7, #23]
 801695e:	4611      	mov	r1, r2
 8016960:	4618      	mov	r0, r3
 8016962:	f7ff fea7 	bl	80166b4 <GetLastFcntDown>
 8016966:	4603      	mov	r3, r0
 8016968:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801696c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016970:	2b00      	cmp	r3, #0
 8016972:	d002      	beq.n	801697a <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
 8016974:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016978:	e046      	b.n	8016a08 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 801697a:	69fb      	ldr	r3, [r7, #28]
 801697c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016980:	d103      	bne.n	801698a <LoRaMacCryptoGetFCntDown+0x5e>
    {
        *currentDown = frameFcnt;
 8016982:	68fb      	ldr	r3, [r7, #12]
 8016984:	693a      	ldr	r2, [r7, #16]
 8016986:	601a      	str	r2, [r3, #0]
 8016988:	e01e      	b.n	80169c8 <LoRaMacCryptoGetFCntDown+0x9c>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 801698a:	69fb      	ldr	r3, [r7, #28]
 801698c:	b29b      	uxth	r3, r3
 801698e:	693a      	ldr	r2, [r7, #16]
 8016990:	1ad3      	subs	r3, r2, r3
 8016992:	627b      	str	r3, [r7, #36]	@ 0x24

        if( fCntDiff > 0 )
 8016994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016996:	2b00      	cmp	r3, #0
 8016998:	dd05      	ble.n	80169a6 <LoRaMacCryptoGetFCntDown+0x7a>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 801699a:	69fa      	ldr	r2, [r7, #28]
 801699c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801699e:	441a      	add	r2, r3
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	601a      	str	r2, [r3, #0]
 80169a4:	e010      	b.n	80169c8 <LoRaMacCryptoGetFCntDown+0x9c>
        }
        else if( fCntDiff == 0 )
 80169a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d104      	bne.n	80169b6 <LoRaMacCryptoGetFCntDown+0x8a>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 80169ac:	69fa      	ldr	r2, [r7, #28]
 80169ae:	68fb      	ldr	r3, [r7, #12]
 80169b0:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 80169b2:	2307      	movs	r3, #7
 80169b4:	e028      	b.n	8016a08 <LoRaMacCryptoGetFCntDown+0xdc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 80169b6:	69fb      	ldr	r3, [r7, #28]
 80169b8:	0c1b      	lsrs	r3, r3, #16
 80169ba:	041b      	lsls	r3, r3, #16
 80169bc:	693a      	ldr	r2, [r7, #16]
 80169be:	4413      	add	r3, r2
 80169c0:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 80169c4:	68fb      	ldr	r3, [r7, #12]
 80169c6:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 80169c8:	4b12      	ldr	r3, [pc, #72]	@ (8016a14 <LoRaMacCryptoGetFCntDown+0xe8>)
 80169ca:	681b      	ldr	r3, [r3, #0]
 80169cc:	789b      	ldrb	r3, [r3, #2]
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	d119      	bne.n	8016a06 <LoRaMacCryptoGetFCntDown+0xda>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 80169d2:	68fb      	ldr	r3, [r7, #12]
 80169d4:	681b      	ldr	r3, [r3, #0]
 80169d6:	2200      	movs	r2, #0
 80169d8:	603b      	str	r3, [r7, #0]
 80169da:	607a      	str	r2, [r7, #4]
 80169dc:	69fb      	ldr	r3, [r7, #28]
 80169de:	2200      	movs	r2, #0
 80169e0:	469a      	mov	sl, r3
 80169e2:	4693      	mov	fp, r2
 80169e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80169e8:	4611      	mov	r1, r2
 80169ea:	ebb1 040a 	subs.w	r4, r1, sl
 80169ee:	eb63 050b 	sbc.w	r5, r3, fp
 80169f2:	8abb      	ldrh	r3, [r7, #20]
 80169f4:	2200      	movs	r2, #0
 80169f6:	4698      	mov	r8, r3
 80169f8:	4691      	mov	r9, r2
 80169fa:	4544      	cmp	r4, r8
 80169fc:	eb75 0309 	sbcs.w	r3, r5, r9
 8016a00:	db01      	blt.n	8016a06 <LoRaMacCryptoGetFCntDown+0xda>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8016a02:	2308      	movs	r3, #8
 8016a04:	e000      	b.n	8016a08 <LoRaMacCryptoGetFCntDown+0xdc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016a06:	2300      	movs	r3, #0
}
 8016a08:	4618      	mov	r0, r3
 8016a0a:	3728      	adds	r7, #40	@ 0x28
 8016a0c:	46bd      	mov	sp, r7
 8016a0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016a12:	bf00      	nop
 8016a14:	20001604 	.word	0x20001604

08016a18 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8016a18:	b480      	push	{r7}
 8016a1a:	b085      	sub	sp, #20
 8016a1c:	af00      	add	r7, sp, #0
 8016a1e:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d101      	bne.n	8016a2a <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016a26:	230a      	movs	r3, #10
 8016a28:	e019      	b.n	8016a5e <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8016a2a:	2300      	movs	r3, #0
 8016a2c:	60fb      	str	r3, [r7, #12]
 8016a2e:	e012      	b.n	8016a56 <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8016a30:	4b0d      	ldr	r3, [pc, #52]	@ (8016a68 <LoRaMacCryptoSetMulticastReference+0x50>)
 8016a32:	6819      	ldr	r1, [r3, #0]
 8016a34:	68fa      	ldr	r2, [r7, #12]
 8016a36:	4613      	mov	r3, r2
 8016a38:	005b      	lsls	r3, r3, #1
 8016a3a:	4413      	add	r3, r2
 8016a3c:	011b      	lsls	r3, r3, #4
 8016a3e:	461a      	mov	r2, r3
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	4413      	add	r3, r2
 8016a44:	68fa      	ldr	r2, [r7, #12]
 8016a46:	3206      	adds	r2, #6
 8016a48:	0092      	lsls	r2, r2, #2
 8016a4a:	440a      	add	r2, r1
 8016a4c:	3204      	adds	r2, #4
 8016a4e:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8016a50:	68fb      	ldr	r3, [r7, #12]
 8016a52:	3301      	adds	r3, #1
 8016a54:	60fb      	str	r3, [r7, #12]
 8016a56:	68fb      	ldr	r3, [r7, #12]
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	dde9      	ble.n	8016a30 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016a5c:	2300      	movs	r3, #0
}
 8016a5e:	4618      	mov	r0, r3
 8016a60:	3714      	adds	r7, #20
 8016a62:	46bd      	mov	sp, r7
 8016a64:	bc80      	pop	{r7}
 8016a66:	4770      	bx	lr
 8016a68:	20001604 	.word	0x20001604

08016a6c <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8016a6c:	b580      	push	{r7, lr}
 8016a6e:	b082      	sub	sp, #8
 8016a70:	af00      	add	r7, sp, #0
 8016a72:	4603      	mov	r3, r0
 8016a74:	6039      	str	r1, [r7, #0]
 8016a76:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8016a78:	79fb      	ldrb	r3, [r7, #7]
 8016a7a:	6839      	ldr	r1, [r7, #0]
 8016a7c:	4618      	mov	r0, r3
 8016a7e:	f7f6 fbfd 	bl	800d27c <SecureElementSetKey>
 8016a82:	4603      	mov	r3, r0
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d001      	beq.n	8016a8c <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016a88:	230f      	movs	r3, #15
 8016a8a:	e021      	b.n	8016ad0 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8016a8c:	79fb      	ldrb	r3, [r7, #7]
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d11d      	bne.n	8016ace <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8016a92:	4b11      	ldr	r3, [pc, #68]	@ (8016ad8 <LoRaMacCryptoSetKey+0x6c>)
 8016a94:	681b      	ldr	r3, [r3, #0]
 8016a96:	789b      	ldrb	r3, [r3, #2]
 8016a98:	210b      	movs	r1, #11
 8016a9a:	4618      	mov	r0, r3
 8016a9c:	f000 fa5a 	bl	8016f54 <LoRaMacCryptoDeriveLifeTimeKey>
 8016aa0:	4603      	mov	r3, r0
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d001      	beq.n	8016aaa <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016aa6:	230f      	movs	r3, #15
 8016aa8:	e012      	b.n	8016ad0 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8016aaa:	210c      	movs	r1, #12
 8016aac:	2000      	movs	r0, #0
 8016aae:	f000 fa51 	bl	8016f54 <LoRaMacCryptoDeriveLifeTimeKey>
 8016ab2:	4603      	mov	r3, r0
 8016ab4:	2b00      	cmp	r3, #0
 8016ab6:	d001      	beq.n	8016abc <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016ab8:	230f      	movs	r3, #15
 8016aba:	e009      	b.n	8016ad0 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8016abc:	210a      	movs	r1, #10
 8016abe:	2000      	movs	r0, #0
 8016ac0:	f000 fa48 	bl	8016f54 <LoRaMacCryptoDeriveLifeTimeKey>
 8016ac4:	4603      	mov	r3, r0
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d001      	beq.n	8016ace <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016aca:	230f      	movs	r3, #15
 8016acc:	e000      	b.n	8016ad0 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8016ace:	2300      	movs	r3, #0
}
 8016ad0:	4618      	mov	r0, r3
 8016ad2:	3708      	adds	r7, #8
 8016ad4:	46bd      	mov	sp, r7
 8016ad6:	bd80      	pop	{r7, pc}
 8016ad8:	20001604 	.word	0x20001604

08016adc <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8016adc:	b580      	push	{r7, lr}
 8016ade:	b086      	sub	sp, #24
 8016ae0:	af02      	add	r7, sp, #8
 8016ae2:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d101      	bne.n	8016aee <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016aea:	230a      	movs	r3, #10
 8016aec:	e033      	b.n	8016b56 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8016aee:	2301      	movs	r3, #1
 8016af0:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8016af2:	2300      	movs	r3, #0
 8016af4:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8016af6:	f107 0308 	add.w	r3, r7, #8
 8016afa:	4618      	mov	r0, r3
 8016afc:	f7f6 fd96 	bl	800d62c <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 8016b00:	68ba      	ldr	r2, [r7, #8]
 8016b02:	4b17      	ldr	r3, [pc, #92]	@ (8016b60 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8016b04:	681b      	ldr	r3, [r3, #0]
 8016b06:	b292      	uxth	r2, r2
 8016b08:	809a      	strh	r2, [r3, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8016b0a:	4b15      	ldr	r3, [pc, #84]	@ (8016b60 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8016b0c:	681b      	ldr	r3, [r3, #0]
 8016b0e:	889a      	ldrh	r2, [r3, #4]
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016b14:	6878      	ldr	r0, [r7, #4]
 8016b16:	f000 fc14 	bl	8017342 <LoRaMacSerializerJoinRequest>
 8016b1a:	4603      	mov	r3, r0
 8016b1c:	2b00      	cmp	r3, #0
 8016b1e:	d001      	beq.n	8016b24 <LoRaMacCryptoPrepareJoinRequest+0x48>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016b20:	2311      	movs	r3, #17
 8016b22:	e018      	b.n	8016b56 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	6819      	ldr	r1, [r3, #0]
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	3318      	adds	r3, #24
 8016b2c:	7bfa      	ldrb	r2, [r7, #15]
 8016b2e:	9300      	str	r3, [sp, #0]
 8016b30:	4613      	mov	r3, r2
 8016b32:	2213      	movs	r2, #19
 8016b34:	2000      	movs	r0, #0
 8016b36:	f7f6 fbff 	bl	800d338 <SecureElementComputeAesCmac>
 8016b3a:	4603      	mov	r3, r0
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	d001      	beq.n	8016b44 <LoRaMacCryptoPrepareJoinRequest+0x68>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016b40:	230f      	movs	r3, #15
 8016b42:	e008      	b.n	8016b56 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016b44:	6878      	ldr	r0, [r7, #4]
 8016b46:	f000 fbfc 	bl	8017342 <LoRaMacSerializerJoinRequest>
 8016b4a:	4603      	mov	r3, r0
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d001      	beq.n	8016b54 <LoRaMacCryptoPrepareJoinRequest+0x78>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016b50:	2311      	movs	r3, #17
 8016b52:	e000      	b.n	8016b56 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016b54:	2300      	movs	r3, #0
}
 8016b56:	4618      	mov	r0, r3
 8016b58:	3710      	adds	r7, #16
 8016b5a:	46bd      	mov	sp, r7
 8016b5c:	bd80      	pop	{r7, pc}
 8016b5e:	bf00      	nop
 8016b60:	20001604 	.word	0x20001604

08016b64 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8016b64:	b590      	push	{r4, r7, lr}
 8016b66:	b097      	sub	sp, #92	@ 0x5c
 8016b68:	af04      	add	r7, sp, #16
 8016b6a:	4603      	mov	r3, r0
 8016b6c:	60b9      	str	r1, [r7, #8]
 8016b6e:	607a      	str	r2, [r7, #4]
 8016b70:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	2b00      	cmp	r3, #0
 8016b76:	d002      	beq.n	8016b7e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8016b78:	68bb      	ldr	r3, [r7, #8]
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d101      	bne.n	8016b82 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016b7e:	230a      	movs	r3, #10
 8016b80:	e0d1      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8016b82:	2313      	movs	r3, #19
 8016b84:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8016b88:	f107 0314 	add.w	r3, r7, #20
 8016b8c:	2221      	movs	r2, #33	@ 0x21
 8016b8e:	2100      	movs	r1, #0
 8016b90:	4618      	mov	r0, r3
 8016b92:	f008 fdaf 	bl	801f6f4 <memset>
    uint8_t versionMinor         = 0;
 8016b96:	2300      	movs	r3, #0
 8016b98:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8016b9a:	4b65      	ldr	r3, [pc, #404]	@ (8016d30 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	889b      	ldrh	r3, [r3, #4]
 8016ba0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	681c      	ldr	r4, [r3, #0]
 8016ba8:	687b      	ldr	r3, [r7, #4]
 8016baa:	791b      	ldrb	r3, [r3, #4]
 8016bac:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8016bb0:	7bf8      	ldrb	r0, [r7, #15]
 8016bb2:	f107 0213 	add.w	r2, r7, #19
 8016bb6:	9202      	str	r2, [sp, #8]
 8016bb8:	f107 0214 	add.w	r2, r7, #20
 8016bbc:	9201      	str	r2, [sp, #4]
 8016bbe:	9300      	str	r3, [sp, #0]
 8016bc0:	4623      	mov	r3, r4
 8016bc2:	460a      	mov	r2, r1
 8016bc4:	68b9      	ldr	r1, [r7, #8]
 8016bc6:	f7f6 fcbc 	bl	800d542 <SecureElementProcessJoinAccept>
 8016bca:	4603      	mov	r3, r0
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d001      	beq.n	8016bd4 <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016bd0:	230f      	movs	r3, #15
 8016bd2:	e0a8      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	6818      	ldr	r0, [r3, #0]
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	791b      	ldrb	r3, [r3, #4]
 8016bdc:	461a      	mov	r2, r3
 8016bde:	f107 0314 	add.w	r3, r7, #20
 8016be2:	4619      	mov	r1, r3
 8016be4:	f004 fccd 	bl	801b582 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8016be8:	6878      	ldr	r0, [r7, #4]
 8016bea:	f000 f9ed 	bl	8016fc8 <LoRaMacParserJoinAccept>
 8016bee:	4603      	mov	r3, r0
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d001      	beq.n	8016bf8 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8016bf4:	2310      	movs	r3, #16
 8016bf6:	e096      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 8016bf8:	2300      	movs	r3, #0
 8016bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	799b      	ldrb	r3, [r3, #6]
 8016c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	79db      	ldrb	r3, [r3, #7]
 8016c08:	021b      	lsls	r3, r3, #8
 8016c0a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016c0c:	4313      	orrs	r3, r2
 8016c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	7a1b      	ldrb	r3, [r3, #8]
 8016c14:	041b      	lsls	r3, r3, #16
 8016c16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016c18:	4313      	orrs	r3, r2
 8016c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8016c1c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8016c1e:	f7ff fe1d 	bl	801685c <IsJoinNonce10xOk>
 8016c22:	4603      	mov	r3, r0
 8016c24:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 8016c28:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d010      	beq.n	8016c52 <LoRaMacCryptoHandleJoinAccept+0xee>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8016c30:	4b3f      	ldr	r3, [pc, #252]	@ (8016d30 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8016c32:	681b      	ldr	r3, [r3, #0]
 8016c34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016c36:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 8016c38:	7cfb      	ldrb	r3, [r7, #19]
 8016c3a:	210b      	movs	r1, #11
 8016c3c:	4618      	mov	r0, r3
 8016c3e:	f000 f989 	bl	8016f54 <LoRaMacCryptoDeriveLifeTimeKey>
 8016c42:	4603      	mov	r3, r0
 8016c44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016c48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d005      	beq.n	8016c5c <LoRaMacCryptoHandleJoinAccept+0xf8>
 8016c50:	e001      	b.n	8016c56 <LoRaMacCryptoHandleJoinAccept+0xf2>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8016c52:	2303      	movs	r3, #3
 8016c54:	e067      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        return retval;
 8016c56:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016c5a:	e064      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8016c5c:	210c      	movs	r1, #12
 8016c5e:	2000      	movs	r0, #0
 8016c60:	f000 f978 	bl	8016f54 <LoRaMacCryptoDeriveLifeTimeKey>
 8016c64:	4603      	mov	r3, r0
 8016c66:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016c6a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d002      	beq.n	8016c78 <LoRaMacCryptoHandleJoinAccept+0x114>
    {
        return retval;
 8016c72:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016c76:	e056      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 8016c78:	210a      	movs	r1, #10
 8016c7a:	2000      	movs	r0, #0
 8016c7c:	f000 f96a 	bl	8016f54 <LoRaMacCryptoDeriveLifeTimeKey>
 8016c80:	4603      	mov	r3, r0
 8016c82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016c86:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d002      	beq.n	8016c94 <LoRaMacCryptoHandleJoinAccept+0x130>
    {
        return retval;
 8016c8e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016c92:	e048      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	7a5b      	ldrb	r3, [r3, #9]
 8016c98:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	7a9b      	ldrb	r3, [r3, #10]
 8016c9e:	021b      	lsls	r3, r3, #8
 8016ca0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016ca2:	4313      	orrs	r3, r2
 8016ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	7adb      	ldrb	r3, [r3, #11]
 8016caa:	041b      	lsls	r3, r3, #16
 8016cac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016cae:	4313      	orrs	r3, r2
 8016cb0:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8016cb2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8016cb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016cb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016cba:	2009      	movs	r0, #9
 8016cbc:	f7ff fcac 	bl	8016618 <DeriveSessionKey10x>
 8016cc0:	4603      	mov	r3, r0
 8016cc2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016cc6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d002      	beq.n	8016cd4 <LoRaMacCryptoHandleJoinAccept+0x170>
        {
            return retval;
 8016cce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016cd2:	e028      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8016cd4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8016cd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016cda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016cdc:	2008      	movs	r0, #8
 8016cde:	f7ff fc9b 	bl	8016618 <DeriveSessionKey10x>
 8016ce2:	4603      	mov	r3, r0
 8016ce4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016ce8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d002      	beq.n	8016cf6 <LoRaMacCryptoHandleJoinAccept+0x192>
        {
            return retval;
 8016cf0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016cf4:	e017      	b.n	8016d26 <LoRaMacCryptoHandleJoinAccept+0x1c2>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8016cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8016d30 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8016cf8:	681b      	ldr	r3, [r3, #0]
 8016cfa:	7cfa      	ldrb	r2, [r7, #19]
 8016cfc:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8016cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8016d30 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8016d00:	681b      	ldr	r3, [r3, #0]
 8016d02:	2200      	movs	r2, #0
 8016d04:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8016d06:	4b0a      	ldr	r3, [pc, #40]	@ (8016d30 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8016d08:	681b      	ldr	r3, [r3, #0]
 8016d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8016d0e:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8016d10:	4b07      	ldr	r3, [pc, #28]	@ (8016d30 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8016d12:	681b      	ldr	r3, [r3, #0]
 8016d14:	f04f 32ff 	mov.w	r2, #4294967295
 8016d18:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8016d1a:	4b05      	ldr	r3, [pc, #20]	@ (8016d30 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8016d1c:	681b      	ldr	r3, [r3, #0]
 8016d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8016d22:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8016d24:	2300      	movs	r3, #0
}
 8016d26:	4618      	mov	r0, r3
 8016d28:	374c      	adds	r7, #76	@ 0x4c
 8016d2a:	46bd      	mov	sp, r7
 8016d2c:	bd90      	pop	{r4, r7, pc}
 8016d2e:	bf00      	nop
 8016d30:	20001604 	.word	0x20001604

08016d34 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8016d34:	b590      	push	{r4, r7, lr}
 8016d36:	b08b      	sub	sp, #44	@ 0x2c
 8016d38:	af04      	add	r7, sp, #16
 8016d3a:	60f8      	str	r0, [r7, #12]
 8016d3c:	607b      	str	r3, [r7, #4]
 8016d3e:	460b      	mov	r3, r1
 8016d40:	72fb      	strb	r3, [r7, #11]
 8016d42:	4613      	mov	r3, r2
 8016d44:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8016d46:	2313      	movs	r3, #19
 8016d48:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8016d4a:	2309      	movs	r3, #9
 8016d4c:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d101      	bne.n	8016d58 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016d54:	230a      	movs	r3, #10
 8016d56:	e05e      	b.n	8016e16 <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8016d58:	4b31      	ldr	r3, [pc, #196]	@ (8016e20 <LoRaMacCryptoSecureMessage+0xec>)
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	68db      	ldr	r3, [r3, #12]
 8016d5e:	68fa      	ldr	r2, [r7, #12]
 8016d60:	429a      	cmp	r2, r3
 8016d62:	d201      	bcs.n	8016d68 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8016d64:	2306      	movs	r3, #6
 8016d66:	e056      	b.n	8016e16 <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016d6e:	2b00      	cmp	r3, #0
 8016d70:	d101      	bne.n	8016d76 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8016d72:	2308      	movs	r3, #8
 8016d74:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8016d76:	4b2a      	ldr	r3, [pc, #168]	@ (8016e20 <LoRaMacCryptoSecureMessage+0xec>)
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	68db      	ldr	r3, [r3, #12]
 8016d7c:	68fa      	ldr	r2, [r7, #12]
 8016d7e:	429a      	cmp	r2, r3
 8016d80:	d916      	bls.n	8016db0 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8016d86:	687b      	ldr	r3, [r7, #4]
 8016d88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016d8c:	b219      	sxth	r1, r3
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	689c      	ldr	r4, [r3, #8]
 8016d92:	7dfa      	ldrb	r2, [r7, #23]
 8016d94:	68fb      	ldr	r3, [r7, #12]
 8016d96:	9301      	str	r3, [sp, #4]
 8016d98:	2300      	movs	r3, #0
 8016d9a:	9300      	str	r3, [sp, #0]
 8016d9c:	4623      	mov	r3, r4
 8016d9e:	f7ff fa49 	bl	8016234 <PayloadEncrypt>
 8016da2:	4603      	mov	r3, r0
 8016da4:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016da6:	7dbb      	ldrb	r3, [r7, #22]
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	d001      	beq.n	8016db0 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8016dac:	7dbb      	ldrb	r3, [r7, #22]
 8016dae:	e032      	b.n	8016e16 <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016db0:	6878      	ldr	r0, [r7, #4]
 8016db2:	f000 fb48 	bl	8017446 <LoRaMacSerializerData>
 8016db6:	4603      	mov	r3, r0
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d001      	beq.n	8016dc0 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016dbc:	2311      	movs	r3, #17
 8016dbe:	e02a      	b.n	8016e16 <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8016dc0:	2308      	movs	r3, #8
 8016dc2:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	6818      	ldr	r0, [r3, #0]
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	791b      	ldrb	r3, [r3, #4]
 8016dcc:	3b04      	subs	r3, #4
 8016dce:	b299      	uxth	r1, r3
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	689b      	ldr	r3, [r3, #8]
 8016dd4:	687a      	ldr	r2, [r7, #4]
 8016dd6:	322c      	adds	r2, #44	@ 0x2c
 8016dd8:	7dfc      	ldrb	r4, [r7, #23]
 8016dda:	9203      	str	r2, [sp, #12]
 8016ddc:	68fa      	ldr	r2, [r7, #12]
 8016dde:	9202      	str	r2, [sp, #8]
 8016de0:	9301      	str	r3, [sp, #4]
 8016de2:	2300      	movs	r3, #0
 8016de4:	9300      	str	r3, [sp, #0]
 8016de6:	2300      	movs	r3, #0
 8016de8:	4622      	mov	r2, r4
 8016dea:	f7ff fb22 	bl	8016432 <ComputeCmacB0>
 8016dee:	4603      	mov	r3, r0
 8016df0:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016df2:	7dbb      	ldrb	r3, [r7, #22]
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	d001      	beq.n	8016dfc <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 8016df8:	7dbb      	ldrb	r3, [r7, #22]
 8016dfa:	e00c      	b.n	8016e16 <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016dfc:	6878      	ldr	r0, [r7, #4]
 8016dfe:	f000 fb22 	bl	8017446 <LoRaMacSerializerData>
 8016e02:	4603      	mov	r3, r0
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	d001      	beq.n	8016e0c <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016e08:	2311      	movs	r3, #17
 8016e0a:	e004      	b.n	8016e16 <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8016e0c:	4b04      	ldr	r3, [pc, #16]	@ (8016e20 <LoRaMacCryptoSecureMessage+0xec>)
 8016e0e:	681b      	ldr	r3, [r3, #0]
 8016e10:	68fa      	ldr	r2, [r7, #12]
 8016e12:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8016e14:	2300      	movs	r3, #0
}
 8016e16:	4618      	mov	r0, r3
 8016e18:	371c      	adds	r7, #28
 8016e1a:	46bd      	mov	sp, r7
 8016e1c:	bd90      	pop	{r4, r7, pc}
 8016e1e:	bf00      	nop
 8016e20:	20001604 	.word	0x20001604

08016e24 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8016e24:	b590      	push	{r4, r7, lr}
 8016e26:	b08b      	sub	sp, #44	@ 0x2c
 8016e28:	af04      	add	r7, sp, #16
 8016e2a:	60b9      	str	r1, [r7, #8]
 8016e2c:	607b      	str	r3, [r7, #4]
 8016e2e:	4603      	mov	r3, r0
 8016e30:	73fb      	strb	r3, [r7, #15]
 8016e32:	4613      	mov	r3, r2
 8016e34:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8016e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d101      	bne.n	8016e40 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016e3c:	230a      	movs	r3, #10
 8016e3e:	e083      	b.n	8016f48 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8016e40:	7bbb      	ldrb	r3, [r7, #14]
 8016e42:	6879      	ldr	r1, [r7, #4]
 8016e44:	4618      	mov	r0, r3
 8016e46:	f7ff fc71 	bl	801672c <CheckFCntDown>
 8016e4a:	4603      	mov	r3, r0
 8016e4c:	f083 0301 	eor.w	r3, r3, #1
 8016e50:	b2db      	uxtb	r3, r3
 8016e52:	2b00      	cmp	r3, #0
 8016e54:	d001      	beq.n	8016e5a <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8016e56:	2306      	movs	r3, #6
 8016e58:	e076      	b.n	8016f48 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8016e5a:	2313      	movs	r3, #19
 8016e5c:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8016e5e:	2309      	movs	r3, #9
 8016e60:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8016e62:	2308      	movs	r3, #8
 8016e64:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8016e66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016e68:	f000 f979 	bl	801715e <LoRaMacParserData>
 8016e6c:	4603      	mov	r3, r0
 8016e6e:	2b00      	cmp	r3, #0
 8016e70:	d001      	beq.n	8016e76 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8016e72:	2310      	movs	r3, #16
 8016e74:	e068      	b.n	8016f48 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8016e76:	f107 0210 	add.w	r2, r7, #16
 8016e7a:	7bfb      	ldrb	r3, [r7, #15]
 8016e7c:	4611      	mov	r1, r2
 8016e7e:	4618      	mov	r0, r3
 8016e80:	f7ff fba4 	bl	80165cc <GetKeyAddrItem>
 8016e84:	4603      	mov	r3, r0
 8016e86:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016e88:	7d7b      	ldrb	r3, [r7, #21]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d001      	beq.n	8016e92 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8016e8e:	7d7b      	ldrb	r3, [r7, #21]
 8016e90:	e05a      	b.n	8016f48 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8016e92:	693b      	ldr	r3, [r7, #16]
 8016e94:	785b      	ldrb	r3, [r3, #1]
 8016e96:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8016e98:	693b      	ldr	r3, [r7, #16]
 8016e9a:	789b      	ldrb	r3, [r3, #2]
 8016e9c:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8016e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ea0:	689b      	ldr	r3, [r3, #8]
 8016ea2:	68ba      	ldr	r2, [r7, #8]
 8016ea4:	429a      	cmp	r2, r3
 8016ea6:	d001      	beq.n	8016eac <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8016ea8:	2302      	movs	r3, #2
 8016eaa:	e04d      	b.n	8016f48 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8016eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016eae:	7b1b      	ldrb	r3, [r3, #12]
 8016eb0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8016eb4:	b2db      	uxtb	r3, r3
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	bf14      	ite	ne
 8016eba:	2301      	movne	r3, #1
 8016ebc:	2300      	moveq	r3, #0
 8016ebe:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8016ec0:	4b23      	ldr	r3, [pc, #140]	@ (8016f50 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8016ec2:	681b      	ldr	r3, [r3, #0]
 8016ec4:	789b      	ldrb	r3, [r3, #2]
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d101      	bne.n	8016ece <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8016eca:	2300      	movs	r3, #0
 8016ecc:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8016ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ed0:	6818      	ldr	r0, [r3, #0]
 8016ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ed4:	791b      	ldrb	r3, [r3, #4]
 8016ed6:	3b04      	subs	r3, #4
 8016ed8:	b299      	uxth	r1, r3
 8016eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ede:	7dbc      	ldrb	r4, [r7, #22]
 8016ee0:	7d3a      	ldrb	r2, [r7, #20]
 8016ee2:	9303      	str	r3, [sp, #12]
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	9302      	str	r3, [sp, #8]
 8016ee8:	68bb      	ldr	r3, [r7, #8]
 8016eea:	9301      	str	r3, [sp, #4]
 8016eec:	2301      	movs	r3, #1
 8016eee:	9300      	str	r3, [sp, #0]
 8016ef0:	4623      	mov	r3, r4
 8016ef2:	f7ff fadc 	bl	80164ae <VerifyCmacB0>
 8016ef6:	4603      	mov	r3, r0
 8016ef8:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016efa:	7d7b      	ldrb	r3, [r7, #21]
 8016efc:	2b00      	cmp	r3, #0
 8016efe:	d001      	beq.n	8016f04 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8016f00:	7d7b      	ldrb	r3, [r7, #21]
 8016f02:	e021      	b.n	8016f48 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8016f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d101      	bne.n	8016f12 <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8016f0e:	2308      	movs	r3, #8
 8016f10:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8016f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f14:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8016f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016f1c:	b219      	sxth	r1, r3
 8016f1e:	7dfa      	ldrb	r2, [r7, #23]
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	9301      	str	r3, [sp, #4]
 8016f24:	2301      	movs	r3, #1
 8016f26:	9300      	str	r3, [sp, #0]
 8016f28:	68bb      	ldr	r3, [r7, #8]
 8016f2a:	f7ff f983 	bl	8016234 <PayloadEncrypt>
 8016f2e:	4603      	mov	r3, r0
 8016f30:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016f32:	7d7b      	ldrb	r3, [r7, #21]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d001      	beq.n	8016f3c <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 8016f38:	7d7b      	ldrb	r3, [r7, #21]
 8016f3a:	e005      	b.n	8016f48 <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8016f3c:	7bbb      	ldrb	r3, [r7, #14]
 8016f3e:	6879      	ldr	r1, [r7, #4]
 8016f40:	4618      	mov	r0, r3
 8016f42:	f7ff fc17 	bl	8016774 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8016f46:	2300      	movs	r3, #0
}
 8016f48:	4618      	mov	r0, r3
 8016f4a:	371c      	adds	r7, #28
 8016f4c:	46bd      	mov	sp, r7
 8016f4e:	bd90      	pop	{r4, r7, pc}
 8016f50:	20001604 	.word	0x20001604

08016f54 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8016f54:	b580      	push	{r7, lr}
 8016f56:	b088      	sub	sp, #32
 8016f58:	af00      	add	r7, sp, #0
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	460a      	mov	r2, r1
 8016f5e:	71fb      	strb	r3, [r7, #7]
 8016f60:	4613      	mov	r3, r2
 8016f62:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8016f64:	f107 030c 	add.w	r3, r7, #12
 8016f68:	2200      	movs	r2, #0
 8016f6a:	601a      	str	r2, [r3, #0]
 8016f6c:	605a      	str	r2, [r3, #4]
 8016f6e:	609a      	str	r2, [r3, #8]
 8016f70:	60da      	str	r2, [r3, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8016f72:	2300      	movs	r3, #0
 8016f74:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 8016f76:	79bb      	ldrb	r3, [r7, #6]
 8016f78:	2b0c      	cmp	r3, #12
 8016f7a:	d00b      	beq.n	8016f94 <LoRaMacCryptoDeriveLifeTimeKey+0x40>
 8016f7c:	2b0c      	cmp	r3, #12
 8016f7e:	dc0f      	bgt.n	8016fa0 <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
 8016f80:	2b0a      	cmp	r3, #10
 8016f82:	d00a      	beq.n	8016f9a <LoRaMacCryptoDeriveLifeTimeKey+0x46>
 8016f84:	2b0b      	cmp	r3, #11
 8016f86:	d10b      	bne.n	8016fa0 <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 8016f88:	79fb      	ldrb	r3, [r7, #7]
 8016f8a:	2b01      	cmp	r3, #1
 8016f8c:	d10a      	bne.n	8016fa4 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
            {
                compBase[0] = 0x20;
 8016f8e:	2320      	movs	r3, #32
 8016f90:	733b      	strb	r3, [r7, #12]
            }
            break;
 8016f92:	e007      	b.n	8016fa4 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 8016f94:	230b      	movs	r3, #11
 8016f96:	77fb      	strb	r3, [r7, #31]
            break;
 8016f98:	e005      	b.n	8016fa6 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8016f9a:	2330      	movs	r3, #48	@ 0x30
 8016f9c:	733b      	strb	r3, [r7, #12]
            break;
 8016f9e:	e002      	b.n	8016fa6 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8016fa0:	230b      	movs	r3, #11
 8016fa2:	e00d      	b.n	8016fc0 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
            break;
 8016fa4:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 8016fa6:	79ba      	ldrb	r2, [r7, #6]
 8016fa8:	7ff9      	ldrb	r1, [r7, #31]
 8016faa:	f107 030c 	add.w	r3, r7, #12
 8016fae:	4618      	mov	r0, r3
 8016fb0:	f7f6 fa88 	bl	800d4c4 <SecureElementDeriveAndStoreKey>
 8016fb4:	4603      	mov	r3, r0
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	d001      	beq.n	8016fbe <LoRaMacCryptoDeriveLifeTimeKey+0x6a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016fba:	230f      	movs	r3, #15
 8016fbc:	e000      	b.n	8016fc0 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016fbe:	2300      	movs	r3, #0
}
 8016fc0:	4618      	mov	r0, r3
 8016fc2:	3720      	adds	r7, #32
 8016fc4:	46bd      	mov	sp, r7
 8016fc6:	bd80      	pop	{r7, pc}

08016fc8 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8016fc8:	b580      	push	{r7, lr}
 8016fca:	b084      	sub	sp, #16
 8016fcc:	af00      	add	r7, sp, #0
 8016fce:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	2b00      	cmp	r3, #0
 8016fd4:	d003      	beq.n	8016fde <LoRaMacParserJoinAccept+0x16>
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d101      	bne.n	8016fe2 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8016fde:	2302      	movs	r3, #2
 8016fe0:	e0b9      	b.n	8017156 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8016fe2:	2300      	movs	r3, #0
 8016fe4:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	681a      	ldr	r2, [r3, #0]
 8016fea:	89fb      	ldrh	r3, [r7, #14]
 8016fec:	1c59      	adds	r1, r3, #1
 8016fee:	81f9      	strh	r1, [r7, #14]
 8016ff0:	4413      	add	r3, r2
 8016ff2:	781a      	ldrb	r2, [r3, #0]
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	1d98      	adds	r0, r3, #6
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	681a      	ldr	r2, [r3, #0]
 8017000:	89fb      	ldrh	r3, [r7, #14]
 8017002:	4413      	add	r3, r2
 8017004:	2203      	movs	r2, #3
 8017006:	4619      	mov	r1, r3
 8017008:	f004 fabb 	bl	801b582 <memcpy1>
    bufItr = bufItr + 3;
 801700c:	89fb      	ldrh	r3, [r7, #14]
 801700e:	3303      	adds	r3, #3
 8017010:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	f103 0009 	add.w	r0, r3, #9
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	681a      	ldr	r2, [r3, #0]
 801701c:	89fb      	ldrh	r3, [r7, #14]
 801701e:	4413      	add	r3, r2
 8017020:	2203      	movs	r2, #3
 8017022:	4619      	mov	r1, r3
 8017024:	f004 faad 	bl	801b582 <memcpy1>
    bufItr = bufItr + 3;
 8017028:	89fb      	ldrh	r3, [r7, #14]
 801702a:	3303      	adds	r3, #3
 801702c:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801702e:	687b      	ldr	r3, [r7, #4]
 8017030:	681a      	ldr	r2, [r3, #0]
 8017032:	89fb      	ldrh	r3, [r7, #14]
 8017034:	1c59      	adds	r1, r3, #1
 8017036:	81f9      	strh	r1, [r7, #14]
 8017038:	4413      	add	r3, r2
 801703a:	781b      	ldrb	r3, [r3, #0]
 801703c:	461a      	mov	r2, r3
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	681a      	ldr	r2, [r3, #0]
 8017046:	89fb      	ldrh	r3, [r7, #14]
 8017048:	1c59      	adds	r1, r3, #1
 801704a:	81f9      	strh	r1, [r7, #14]
 801704c:	4413      	add	r3, r2
 801704e:	781b      	ldrb	r3, [r3, #0]
 8017050:	021a      	lsls	r2, r3, #8
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	68db      	ldr	r3, [r3, #12]
 8017056:	431a      	orrs	r2, r3
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801705c:	687b      	ldr	r3, [r7, #4]
 801705e:	681a      	ldr	r2, [r3, #0]
 8017060:	89fb      	ldrh	r3, [r7, #14]
 8017062:	1c59      	adds	r1, r3, #1
 8017064:	81f9      	strh	r1, [r7, #14]
 8017066:	4413      	add	r3, r2
 8017068:	781b      	ldrb	r3, [r3, #0]
 801706a:	041a      	lsls	r2, r3, #16
 801706c:	687b      	ldr	r3, [r7, #4]
 801706e:	68db      	ldr	r3, [r3, #12]
 8017070:	431a      	orrs	r2, r3
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	681a      	ldr	r2, [r3, #0]
 801707a:	89fb      	ldrh	r3, [r7, #14]
 801707c:	1c59      	adds	r1, r3, #1
 801707e:	81f9      	strh	r1, [r7, #14]
 8017080:	4413      	add	r3, r2
 8017082:	781b      	ldrb	r3, [r3, #0]
 8017084:	061a      	lsls	r2, r3, #24
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	68db      	ldr	r3, [r3, #12]
 801708a:	431a      	orrs	r2, r3
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8017090:	687b      	ldr	r3, [r7, #4]
 8017092:	681a      	ldr	r2, [r3, #0]
 8017094:	89fb      	ldrh	r3, [r7, #14]
 8017096:	1c59      	adds	r1, r3, #1
 8017098:	81f9      	strh	r1, [r7, #14]
 801709a:	4413      	add	r3, r2
 801709c:	781a      	ldrb	r2, [r3, #0]
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 80170a2:	687b      	ldr	r3, [r7, #4]
 80170a4:	681a      	ldr	r2, [r3, #0]
 80170a6:	89fb      	ldrh	r3, [r7, #14]
 80170a8:	1c59      	adds	r1, r3, #1
 80170aa:	81f9      	strh	r1, [r7, #14]
 80170ac:	4413      	add	r3, r2
 80170ae:	781a      	ldrb	r2, [r3, #0]
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	791b      	ldrb	r3, [r3, #4]
 80170b8:	1f1a      	subs	r2, r3, #4
 80170ba:	89fb      	ldrh	r3, [r7, #14]
 80170bc:	1ad3      	subs	r3, r2, r3
 80170be:	2b10      	cmp	r3, #16
 80170c0:	d10e      	bne.n	80170e0 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	f103 0012 	add.w	r0, r3, #18
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	681a      	ldr	r2, [r3, #0]
 80170cc:	89fb      	ldrh	r3, [r7, #14]
 80170ce:	4413      	add	r3, r2
 80170d0:	2210      	movs	r2, #16
 80170d2:	4619      	mov	r1, r3
 80170d4:	f004 fa55 	bl	801b582 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80170d8:	89fb      	ldrh	r3, [r7, #14]
 80170da:	3310      	adds	r3, #16
 80170dc:	81fb      	strh	r3, [r7, #14]
 80170de:	e008      	b.n	80170f2 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	791b      	ldrb	r3, [r3, #4]
 80170e4:	1f1a      	subs	r2, r3, #4
 80170e6:	89fb      	ldrh	r3, [r7, #14]
 80170e8:	1ad3      	subs	r3, r2, r3
 80170ea:	2b00      	cmp	r3, #0
 80170ec:	dd01      	ble.n	80170f2 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80170ee:	2301      	movs	r3, #1
 80170f0:	e031      	b.n	8017156 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	681a      	ldr	r2, [r3, #0]
 80170f6:	89fb      	ldrh	r3, [r7, #14]
 80170f8:	1c59      	adds	r1, r3, #1
 80170fa:	81f9      	strh	r1, [r7, #14]
 80170fc:	4413      	add	r3, r2
 80170fe:	781b      	ldrb	r3, [r3, #0]
 8017100:	461a      	mov	r2, r3
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	681a      	ldr	r2, [r3, #0]
 801710a:	89fb      	ldrh	r3, [r7, #14]
 801710c:	1c59      	adds	r1, r3, #1
 801710e:	81f9      	strh	r1, [r7, #14]
 8017110:	4413      	add	r3, r2
 8017112:	781b      	ldrb	r3, [r3, #0]
 8017114:	021a      	lsls	r2, r3, #8
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801711a:	431a      	orrs	r2, r3
 801711c:	687b      	ldr	r3, [r7, #4]
 801711e:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	681a      	ldr	r2, [r3, #0]
 8017124:	89fb      	ldrh	r3, [r7, #14]
 8017126:	1c59      	adds	r1, r3, #1
 8017128:	81f9      	strh	r1, [r7, #14]
 801712a:	4413      	add	r3, r2
 801712c:	781b      	ldrb	r3, [r3, #0]
 801712e:	041a      	lsls	r2, r3, #16
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017134:	431a      	orrs	r2, r3
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	681a      	ldr	r2, [r3, #0]
 801713e:	89fb      	ldrh	r3, [r7, #14]
 8017140:	1c59      	adds	r1, r3, #1
 8017142:	81f9      	strh	r1, [r7, #14]
 8017144:	4413      	add	r3, r2
 8017146:	781b      	ldrb	r3, [r3, #0]
 8017148:	061a      	lsls	r2, r3, #24
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801714e:	431a      	orrs	r2, r3
 8017150:	687b      	ldr	r3, [r7, #4]
 8017152:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 8017154:	2300      	movs	r3, #0
}
 8017156:	4618      	mov	r0, r3
 8017158:	3710      	adds	r7, #16
 801715a:	46bd      	mov	sp, r7
 801715c:	bd80      	pop	{r7, pc}

0801715e <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801715e:	b580      	push	{r7, lr}
 8017160:	b084      	sub	sp, #16
 8017162:	af00      	add	r7, sp, #0
 8017164:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	2b00      	cmp	r3, #0
 801716a:	d003      	beq.n	8017174 <LoRaMacParserData+0x16>
 801716c:	687b      	ldr	r3, [r7, #4]
 801716e:	681b      	ldr	r3, [r3, #0]
 8017170:	2b00      	cmp	r3, #0
 8017172:	d101      	bne.n	8017178 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8017174:	2302      	movs	r3, #2
 8017176:	e0e0      	b.n	801733a <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8017178:	2300      	movs	r3, #0
 801717a:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801717c:	687b      	ldr	r3, [r7, #4]
 801717e:	681a      	ldr	r2, [r3, #0]
 8017180:	89fb      	ldrh	r3, [r7, #14]
 8017182:	1c59      	adds	r1, r3, #1
 8017184:	81f9      	strh	r1, [r7, #14]
 8017186:	4413      	add	r3, r2
 8017188:	781a      	ldrb	r2, [r3, #0]
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	681a      	ldr	r2, [r3, #0]
 8017192:	89fb      	ldrh	r3, [r7, #14]
 8017194:	1c59      	adds	r1, r3, #1
 8017196:	81f9      	strh	r1, [r7, #14]
 8017198:	4413      	add	r3, r2
 801719a:	781b      	ldrb	r3, [r3, #0]
 801719c:	461a      	mov	r2, r3
 801719e:	687b      	ldr	r3, [r7, #4]
 80171a0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	681a      	ldr	r2, [r3, #0]
 80171a6:	89fb      	ldrh	r3, [r7, #14]
 80171a8:	1c59      	adds	r1, r3, #1
 80171aa:	81f9      	strh	r1, [r7, #14]
 80171ac:	4413      	add	r3, r2
 80171ae:	781b      	ldrb	r3, [r3, #0]
 80171b0:	021a      	lsls	r2, r3, #8
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	689b      	ldr	r3, [r3, #8]
 80171b6:	431a      	orrs	r2, r3
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	681a      	ldr	r2, [r3, #0]
 80171c0:	89fb      	ldrh	r3, [r7, #14]
 80171c2:	1c59      	adds	r1, r3, #1
 80171c4:	81f9      	strh	r1, [r7, #14]
 80171c6:	4413      	add	r3, r2
 80171c8:	781b      	ldrb	r3, [r3, #0]
 80171ca:	041a      	lsls	r2, r3, #16
 80171cc:	687b      	ldr	r3, [r7, #4]
 80171ce:	689b      	ldr	r3, [r3, #8]
 80171d0:	431a      	orrs	r2, r3
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	681a      	ldr	r2, [r3, #0]
 80171da:	89fb      	ldrh	r3, [r7, #14]
 80171dc:	1c59      	adds	r1, r3, #1
 80171de:	81f9      	strh	r1, [r7, #14]
 80171e0:	4413      	add	r3, r2
 80171e2:	781b      	ldrb	r3, [r3, #0]
 80171e4:	061a      	lsls	r2, r3, #24
 80171e6:	687b      	ldr	r3, [r7, #4]
 80171e8:	689b      	ldr	r3, [r3, #8]
 80171ea:	431a      	orrs	r2, r3
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	681a      	ldr	r2, [r3, #0]
 80171f4:	89fb      	ldrh	r3, [r7, #14]
 80171f6:	1c59      	adds	r1, r3, #1
 80171f8:	81f9      	strh	r1, [r7, #14]
 80171fa:	4413      	add	r3, r2
 80171fc:	781a      	ldrb	r2, [r3, #0]
 80171fe:	687b      	ldr	r3, [r7, #4]
 8017200:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	681a      	ldr	r2, [r3, #0]
 8017206:	89fb      	ldrh	r3, [r7, #14]
 8017208:	1c59      	adds	r1, r3, #1
 801720a:	81f9      	strh	r1, [r7, #14]
 801720c:	4413      	add	r3, r2
 801720e:	781b      	ldrb	r3, [r3, #0]
 8017210:	461a      	mov	r2, r3
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	681a      	ldr	r2, [r3, #0]
 801721a:	89fb      	ldrh	r3, [r7, #14]
 801721c:	1c59      	adds	r1, r3, #1
 801721e:	81f9      	strh	r1, [r7, #14]
 8017220:	4413      	add	r3, r2
 8017222:	781b      	ldrb	r3, [r3, #0]
 8017224:	0219      	lsls	r1, r3, #8
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	89db      	ldrh	r3, [r3, #14]
 801722a:	b21a      	sxth	r2, r3
 801722c:	b20b      	sxth	r3, r1
 801722e:	4313      	orrs	r3, r2
 8017230:	b21b      	sxth	r3, r3
 8017232:	b29a      	uxth	r2, r3
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	f103 0010 	add.w	r0, r3, #16
 801723e:	687b      	ldr	r3, [r7, #4]
 8017240:	681a      	ldr	r2, [r3, #0]
 8017242:	89fb      	ldrh	r3, [r7, #14]
 8017244:	18d1      	adds	r1, r2, r3
 8017246:	687b      	ldr	r3, [r7, #4]
 8017248:	7b1b      	ldrb	r3, [r3, #12]
 801724a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801724e:	b2db      	uxtb	r3, r3
 8017250:	461a      	mov	r2, r3
 8017252:	f004 f996 	bl	801b582 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8017256:	687b      	ldr	r3, [r7, #4]
 8017258:	7b1b      	ldrb	r3, [r3, #12]
 801725a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801725e:	b2db      	uxtb	r3, r3
 8017260:	461a      	mov	r2, r3
 8017262:	89fb      	ldrh	r3, [r7, #14]
 8017264:	4413      	add	r3, r2
 8017266:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	2200      	movs	r2, #0
 801726c:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	2200      	movs	r2, #0
 8017274:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	791b      	ldrb	r3, [r3, #4]
 801727c:	461a      	mov	r2, r3
 801727e:	89fb      	ldrh	r3, [r7, #14]
 8017280:	1ad3      	subs	r3, r2, r3
 8017282:	2b04      	cmp	r3, #4
 8017284:	dd27      	ble.n	80172d6 <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8017286:	687b      	ldr	r3, [r7, #4]
 8017288:	681a      	ldr	r2, [r3, #0]
 801728a:	89fb      	ldrh	r3, [r7, #14]
 801728c:	1c59      	adds	r1, r3, #1
 801728e:	81f9      	strh	r1, [r7, #14]
 8017290:	4413      	add	r3, r2
 8017292:	781a      	ldrb	r2, [r3, #0]
 8017294:	687b      	ldr	r3, [r7, #4]
 8017296:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	791a      	ldrb	r2, [r3, #4]
 801729e:	89fb      	ldrh	r3, [r7, #14]
 80172a0:	b2db      	uxtb	r3, r3
 80172a2:	1ad3      	subs	r3, r2, r3
 80172a4:	b2db      	uxtb	r3, r3
 80172a6:	3b04      	subs	r3, #4
 80172a8:	b2da      	uxtb	r2, r3
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	681a      	ldr	r2, [r3, #0]
 80172b8:	89fb      	ldrh	r3, [r7, #14]
 80172ba:	18d1      	adds	r1, r2, r3
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80172c2:	461a      	mov	r2, r3
 80172c4:	f004 f95d 	bl	801b582 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80172ce:	461a      	mov	r2, r3
 80172d0:	89fb      	ldrh	r3, [r7, #14]
 80172d2:	4413      	add	r3, r2
 80172d4:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80172d6:	687b      	ldr	r3, [r7, #4]
 80172d8:	681a      	ldr	r2, [r3, #0]
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	791b      	ldrb	r3, [r3, #4]
 80172de:	3b04      	subs	r3, #4
 80172e0:	4413      	add	r3, r2
 80172e2:	781b      	ldrb	r3, [r3, #0]
 80172e4:	461a      	mov	r2, r3
 80172e6:	687b      	ldr	r3, [r7, #4]
 80172e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80172ea:	687b      	ldr	r3, [r7, #4]
 80172ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172ee:	687b      	ldr	r3, [r7, #4]
 80172f0:	6819      	ldr	r1, [r3, #0]
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	791b      	ldrb	r3, [r3, #4]
 80172f6:	3b03      	subs	r3, #3
 80172f8:	440b      	add	r3, r1
 80172fa:	781b      	ldrb	r3, [r3, #0]
 80172fc:	021b      	lsls	r3, r3, #8
 80172fe:	431a      	orrs	r2, r3
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	6819      	ldr	r1, [r3, #0]
 801730c:	687b      	ldr	r3, [r7, #4]
 801730e:	791b      	ldrb	r3, [r3, #4]
 8017310:	3b02      	subs	r3, #2
 8017312:	440b      	add	r3, r1
 8017314:	781b      	ldrb	r3, [r3, #0]
 8017316:	041b      	lsls	r3, r3, #16
 8017318:	431a      	orrs	r2, r3
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	6819      	ldr	r1, [r3, #0]
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	791b      	ldrb	r3, [r3, #4]
 801732a:	3b01      	subs	r3, #1
 801732c:	440b      	add	r3, r1
 801732e:	781b      	ldrb	r3, [r3, #0]
 8017330:	061b      	lsls	r3, r3, #24
 8017332:	431a      	orrs	r2, r3
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8017338:	2300      	movs	r3, #0
}
 801733a:	4618      	mov	r0, r3
 801733c:	3710      	adds	r7, #16
 801733e:	46bd      	mov	sp, r7
 8017340:	bd80      	pop	{r7, pc}

08017342 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8017342:	b580      	push	{r7, lr}
 8017344:	b084      	sub	sp, #16
 8017346:	af00      	add	r7, sp, #0
 8017348:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	2b00      	cmp	r3, #0
 801734e:	d003      	beq.n	8017358 <LoRaMacSerializerJoinRequest+0x16>
 8017350:	687b      	ldr	r3, [r7, #4]
 8017352:	681b      	ldr	r3, [r3, #0]
 8017354:	2b00      	cmp	r3, #0
 8017356:	d101      	bne.n	801735c <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8017358:	2301      	movs	r3, #1
 801735a:	e070      	b.n	801743e <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 801735c:	2300      	movs	r3, #0
 801735e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	791b      	ldrb	r3, [r3, #4]
 8017364:	2b16      	cmp	r3, #22
 8017366:	d801      	bhi.n	801736c <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8017368:	2302      	movs	r3, #2
 801736a:	e068      	b.n	801743e <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	681a      	ldr	r2, [r3, #0]
 8017370:	89fb      	ldrh	r3, [r7, #14]
 8017372:	1c59      	adds	r1, r3, #1
 8017374:	81f9      	strh	r1, [r7, #14]
 8017376:	4413      	add	r3, r2
 8017378:	687a      	ldr	r2, [r7, #4]
 801737a:	7952      	ldrb	r2, [r2, #5]
 801737c:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	681a      	ldr	r2, [r3, #0]
 8017382:	89fb      	ldrh	r3, [r7, #14]
 8017384:	18d0      	adds	r0, r2, r3
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	3306      	adds	r3, #6
 801738a:	2208      	movs	r2, #8
 801738c:	4619      	mov	r1, r3
 801738e:	f004 f913 	bl	801b5b8 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8017392:	89fb      	ldrh	r3, [r7, #14]
 8017394:	3308      	adds	r3, #8
 8017396:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8017398:	687b      	ldr	r3, [r7, #4]
 801739a:	681a      	ldr	r2, [r3, #0]
 801739c:	89fb      	ldrh	r3, [r7, #14]
 801739e:	18d0      	adds	r0, r2, r3
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	330e      	adds	r3, #14
 80173a4:	2208      	movs	r2, #8
 80173a6:	4619      	mov	r1, r3
 80173a8:	f004 f906 	bl	801b5b8 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 80173ac:	89fb      	ldrh	r3, [r7, #14]
 80173ae:	3308      	adds	r3, #8
 80173b0:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	8ad9      	ldrh	r1, [r3, #22]
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	681a      	ldr	r2, [r3, #0]
 80173ba:	89fb      	ldrh	r3, [r7, #14]
 80173bc:	1c58      	adds	r0, r3, #1
 80173be:	81f8      	strh	r0, [r7, #14]
 80173c0:	4413      	add	r3, r2
 80173c2:	b2ca      	uxtb	r2, r1
 80173c4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 80173c6:	687b      	ldr	r3, [r7, #4]
 80173c8:	8adb      	ldrh	r3, [r3, #22]
 80173ca:	0a1b      	lsrs	r3, r3, #8
 80173cc:	b299      	uxth	r1, r3
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	681a      	ldr	r2, [r3, #0]
 80173d2:	89fb      	ldrh	r3, [r7, #14]
 80173d4:	1c58      	adds	r0, r3, #1
 80173d6:	81f8      	strh	r0, [r7, #14]
 80173d8:	4413      	add	r3, r2
 80173da:	b2ca      	uxtb	r2, r1
 80173dc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	6999      	ldr	r1, [r3, #24]
 80173e2:	687b      	ldr	r3, [r7, #4]
 80173e4:	681a      	ldr	r2, [r3, #0]
 80173e6:	89fb      	ldrh	r3, [r7, #14]
 80173e8:	1c58      	adds	r0, r3, #1
 80173ea:	81f8      	strh	r0, [r7, #14]
 80173ec:	4413      	add	r3, r2
 80173ee:	b2ca      	uxtb	r2, r1
 80173f0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	699b      	ldr	r3, [r3, #24]
 80173f6:	0a19      	lsrs	r1, r3, #8
 80173f8:	687b      	ldr	r3, [r7, #4]
 80173fa:	681a      	ldr	r2, [r3, #0]
 80173fc:	89fb      	ldrh	r3, [r7, #14]
 80173fe:	1c58      	adds	r0, r3, #1
 8017400:	81f8      	strh	r0, [r7, #14]
 8017402:	4413      	add	r3, r2
 8017404:	b2ca      	uxtb	r2, r1
 8017406:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	699b      	ldr	r3, [r3, #24]
 801740c:	0c19      	lsrs	r1, r3, #16
 801740e:	687b      	ldr	r3, [r7, #4]
 8017410:	681a      	ldr	r2, [r3, #0]
 8017412:	89fb      	ldrh	r3, [r7, #14]
 8017414:	1c58      	adds	r0, r3, #1
 8017416:	81f8      	strh	r0, [r7, #14]
 8017418:	4413      	add	r3, r2
 801741a:	b2ca      	uxtb	r2, r1
 801741c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	699b      	ldr	r3, [r3, #24]
 8017422:	0e19      	lsrs	r1, r3, #24
 8017424:	687b      	ldr	r3, [r7, #4]
 8017426:	681a      	ldr	r2, [r3, #0]
 8017428:	89fb      	ldrh	r3, [r7, #14]
 801742a:	1c58      	adds	r0, r3, #1
 801742c:	81f8      	strh	r0, [r7, #14]
 801742e:	4413      	add	r3, r2
 8017430:	b2ca      	uxtb	r2, r1
 8017432:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8017434:	89fb      	ldrh	r3, [r7, #14]
 8017436:	b2da      	uxtb	r2, r3
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801743c:	2300      	movs	r3, #0
}
 801743e:	4618      	mov	r0, r3
 8017440:	3710      	adds	r7, #16
 8017442:	46bd      	mov	sp, r7
 8017444:	bd80      	pop	{r7, pc}

08017446 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8017446:	b580      	push	{r7, lr}
 8017448:	b084      	sub	sp, #16
 801744a:	af00      	add	r7, sp, #0
 801744c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	2b00      	cmp	r3, #0
 8017452:	d003      	beq.n	801745c <LoRaMacSerializerData+0x16>
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	681b      	ldr	r3, [r3, #0]
 8017458:	2b00      	cmp	r3, #0
 801745a:	d101      	bne.n	8017460 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801745c:	2301      	movs	r3, #1
 801745e:	e0e3      	b.n	8017628 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 8017460:	2300      	movs	r3, #0
 8017462:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8017464:	2308      	movs	r3, #8
 8017466:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	7b1b      	ldrb	r3, [r3, #12]
 801746c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8017470:	b2db      	uxtb	r3, r3
 8017472:	461a      	mov	r2, r3
 8017474:	89bb      	ldrh	r3, [r7, #12]
 8017476:	4413      	add	r3, r2
 8017478:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017480:	2b00      	cmp	r3, #0
 8017482:	d002      	beq.n	801748a <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8017484:	89bb      	ldrh	r3, [r7, #12]
 8017486:	3301      	adds	r3, #1
 8017488:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 801748a:	687b      	ldr	r3, [r7, #4]
 801748c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017490:	461a      	mov	r2, r3
 8017492:	89bb      	ldrh	r3, [r7, #12]
 8017494:	4413      	add	r3, r2
 8017496:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8017498:	89bb      	ldrh	r3, [r7, #12]
 801749a:	3304      	adds	r3, #4
 801749c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	791b      	ldrb	r3, [r3, #4]
 80174a2:	461a      	mov	r2, r3
 80174a4:	89bb      	ldrh	r3, [r7, #12]
 80174a6:	4293      	cmp	r3, r2
 80174a8:	d901      	bls.n	80174ae <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80174aa:	2302      	movs	r3, #2
 80174ac:	e0bc      	b.n	8017628 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	681a      	ldr	r2, [r3, #0]
 80174b2:	89fb      	ldrh	r3, [r7, #14]
 80174b4:	1c59      	adds	r1, r3, #1
 80174b6:	81f9      	strh	r1, [r7, #14]
 80174b8:	4413      	add	r3, r2
 80174ba:	687a      	ldr	r2, [r7, #4]
 80174bc:	7952      	ldrb	r2, [r2, #5]
 80174be:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80174c0:	687b      	ldr	r3, [r7, #4]
 80174c2:	6899      	ldr	r1, [r3, #8]
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	681a      	ldr	r2, [r3, #0]
 80174c8:	89fb      	ldrh	r3, [r7, #14]
 80174ca:	1c58      	adds	r0, r3, #1
 80174cc:	81f8      	strh	r0, [r7, #14]
 80174ce:	4413      	add	r3, r2
 80174d0:	b2ca      	uxtb	r2, r1
 80174d2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	689b      	ldr	r3, [r3, #8]
 80174d8:	0a19      	lsrs	r1, r3, #8
 80174da:	687b      	ldr	r3, [r7, #4]
 80174dc:	681a      	ldr	r2, [r3, #0]
 80174de:	89fb      	ldrh	r3, [r7, #14]
 80174e0:	1c58      	adds	r0, r3, #1
 80174e2:	81f8      	strh	r0, [r7, #14]
 80174e4:	4413      	add	r3, r2
 80174e6:	b2ca      	uxtb	r2, r1
 80174e8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	689b      	ldr	r3, [r3, #8]
 80174ee:	0c19      	lsrs	r1, r3, #16
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	681a      	ldr	r2, [r3, #0]
 80174f4:	89fb      	ldrh	r3, [r7, #14]
 80174f6:	1c58      	adds	r0, r3, #1
 80174f8:	81f8      	strh	r0, [r7, #14]
 80174fa:	4413      	add	r3, r2
 80174fc:	b2ca      	uxtb	r2, r1
 80174fe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	689b      	ldr	r3, [r3, #8]
 8017504:	0e19      	lsrs	r1, r3, #24
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	681a      	ldr	r2, [r3, #0]
 801750a:	89fb      	ldrh	r3, [r7, #14]
 801750c:	1c58      	adds	r0, r3, #1
 801750e:	81f8      	strh	r0, [r7, #14]
 8017510:	4413      	add	r3, r2
 8017512:	b2ca      	uxtb	r2, r1
 8017514:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	681a      	ldr	r2, [r3, #0]
 801751a:	89fb      	ldrh	r3, [r7, #14]
 801751c:	1c59      	adds	r1, r3, #1
 801751e:	81f9      	strh	r1, [r7, #14]
 8017520:	4413      	add	r3, r2
 8017522:	687a      	ldr	r2, [r7, #4]
 8017524:	7b12      	ldrb	r2, [r2, #12]
 8017526:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	89d9      	ldrh	r1, [r3, #14]
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	681a      	ldr	r2, [r3, #0]
 8017530:	89fb      	ldrh	r3, [r7, #14]
 8017532:	1c58      	adds	r0, r3, #1
 8017534:	81f8      	strh	r0, [r7, #14]
 8017536:	4413      	add	r3, r2
 8017538:	b2ca      	uxtb	r2, r1
 801753a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	89db      	ldrh	r3, [r3, #14]
 8017540:	0a1b      	lsrs	r3, r3, #8
 8017542:	b299      	uxth	r1, r3
 8017544:	687b      	ldr	r3, [r7, #4]
 8017546:	681a      	ldr	r2, [r3, #0]
 8017548:	89fb      	ldrh	r3, [r7, #14]
 801754a:	1c58      	adds	r0, r3, #1
 801754c:	81f8      	strh	r0, [r7, #14]
 801754e:	4413      	add	r3, r2
 8017550:	b2ca      	uxtb	r2, r1
 8017552:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8017554:	687b      	ldr	r3, [r7, #4]
 8017556:	681a      	ldr	r2, [r3, #0]
 8017558:	89fb      	ldrh	r3, [r7, #14]
 801755a:	18d0      	adds	r0, r2, r3
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	f103 0110 	add.w	r1, r3, #16
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	7b1b      	ldrb	r3, [r3, #12]
 8017566:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801756a:	b2db      	uxtb	r3, r3
 801756c:	461a      	mov	r2, r3
 801756e:	f004 f808 	bl	801b582 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	7b1b      	ldrb	r3, [r3, #12]
 8017576:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801757a:	b2db      	uxtb	r3, r3
 801757c:	461a      	mov	r2, r3
 801757e:	89fb      	ldrh	r3, [r7, #14]
 8017580:	4413      	add	r3, r2
 8017582:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801758a:	2b00      	cmp	r3, #0
 801758c:	d009      	beq.n	80175a2 <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	681a      	ldr	r2, [r3, #0]
 8017592:	89fb      	ldrh	r3, [r7, #14]
 8017594:	1c59      	adds	r1, r3, #1
 8017596:	81f9      	strh	r1, [r7, #14]
 8017598:	4413      	add	r3, r2
 801759a:	687a      	ldr	r2, [r7, #4]
 801759c:	f892 2020 	ldrb.w	r2, [r2, #32]
 80175a0:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80175a2:	687b      	ldr	r3, [r7, #4]
 80175a4:	681a      	ldr	r2, [r3, #0]
 80175a6:	89fb      	ldrh	r3, [r7, #14]
 80175a8:	18d0      	adds	r0, r2, r3
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80175ae:	687b      	ldr	r3, [r7, #4]
 80175b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80175b4:	461a      	mov	r2, r3
 80175b6:	f003 ffe4 	bl	801b582 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80175c0:	461a      	mov	r2, r3
 80175c2:	89fb      	ldrh	r3, [r7, #14]
 80175c4:	4413      	add	r3, r2
 80175c6:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	681a      	ldr	r2, [r3, #0]
 80175d0:	89fb      	ldrh	r3, [r7, #14]
 80175d2:	1c58      	adds	r0, r3, #1
 80175d4:	81f8      	strh	r0, [r7, #14]
 80175d6:	4413      	add	r3, r2
 80175d8:	b2ca      	uxtb	r2, r1
 80175da:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175e0:	0a19      	lsrs	r1, r3, #8
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	681a      	ldr	r2, [r3, #0]
 80175e6:	89fb      	ldrh	r3, [r7, #14]
 80175e8:	1c58      	adds	r0, r3, #1
 80175ea:	81f8      	strh	r0, [r7, #14]
 80175ec:	4413      	add	r3, r2
 80175ee:	b2ca      	uxtb	r2, r1
 80175f0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175f6:	0c19      	lsrs	r1, r3, #16
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	681a      	ldr	r2, [r3, #0]
 80175fc:	89fb      	ldrh	r3, [r7, #14]
 80175fe:	1c58      	adds	r0, r3, #1
 8017600:	81f8      	strh	r0, [r7, #14]
 8017602:	4413      	add	r3, r2
 8017604:	b2ca      	uxtb	r2, r1
 8017606:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801760c:	0e19      	lsrs	r1, r3, #24
 801760e:	687b      	ldr	r3, [r7, #4]
 8017610:	681a      	ldr	r2, [r3, #0]
 8017612:	89fb      	ldrh	r3, [r7, #14]
 8017614:	1c58      	adds	r0, r3, #1
 8017616:	81f8      	strh	r0, [r7, #14]
 8017618:	4413      	add	r3, r2
 801761a:	b2ca      	uxtb	r2, r1
 801761c:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801761e:	89fb      	ldrh	r3, [r7, #14]
 8017620:	b2da      	uxtb	r2, r3
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8017626:	2300      	movs	r3, #0
}
 8017628:	4618      	mov	r0, r3
 801762a:	3710      	adds	r7, #16
 801762c:	46bd      	mov	sp, r7
 801762e:	bd80      	pop	{r7, pc}

08017630 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8017630:	b480      	push	{r7}
 8017632:	b083      	sub	sp, #12
 8017634:	af00      	add	r7, sp, #0
 8017636:	4603      	mov	r3, r0
 8017638:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801763a:	79fb      	ldrb	r3, [r7, #7]
 801763c:	2b05      	cmp	r3, #5
 801763e:	d002      	beq.n	8017646 <RegionIsActive+0x16>
 8017640:	2b08      	cmp	r3, #8
 8017642:	d002      	beq.n	801764a <RegionIsActive+0x1a>
 8017644:	e003      	b.n	801764e <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8017646:	2301      	movs	r3, #1
 8017648:	e002      	b.n	8017650 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 801764a:	2301      	movs	r3, #1
 801764c:	e000      	b.n	8017650 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 801764e:	2300      	movs	r3, #0
        }
    }
}
 8017650:	4618      	mov	r0, r3
 8017652:	370c      	adds	r7, #12
 8017654:	46bd      	mov	sp, r7
 8017656:	bc80      	pop	{r7}
 8017658:	4770      	bx	lr

0801765a <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 801765a:	b580      	push	{r7, lr}
 801765c:	b084      	sub	sp, #16
 801765e:	af00      	add	r7, sp, #0
 8017660:	4603      	mov	r3, r0
 8017662:	6039      	str	r1, [r7, #0]
 8017664:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8017666:	2300      	movs	r3, #0
 8017668:	60bb      	str	r3, [r7, #8]
    switch( region )
 801766a:	79fb      	ldrb	r3, [r7, #7]
 801766c:	2b05      	cmp	r3, #5
 801766e:	d002      	beq.n	8017676 <RegionGetPhyParam+0x1c>
 8017670:	2b08      	cmp	r3, #8
 8017672:	d006      	beq.n	8017682 <RegionGetPhyParam+0x28>
 8017674:	e00b      	b.n	801768e <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8017676:	6838      	ldr	r0, [r7, #0]
 8017678:	f001 fb62 	bl	8018d40 <RegionEU868GetPhyParam>
 801767c:	4603      	mov	r3, r0
 801767e:	60fb      	str	r3, [r7, #12]
 8017680:	e007      	b.n	8017692 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8017682:	6838      	ldr	r0, [r7, #0]
 8017684:	f002 fd5a 	bl	801a13c <RegionUS915GetPhyParam>
 8017688:	4603      	mov	r3, r0
 801768a:	60fb      	str	r3, [r7, #12]
 801768c:	e001      	b.n	8017692 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801768e:	68bb      	ldr	r3, [r7, #8]
 8017690:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8017692:	68fb      	ldr	r3, [r7, #12]
 8017694:	4618      	mov	r0, r3
 8017696:	3710      	adds	r7, #16
 8017698:	46bd      	mov	sp, r7
 801769a:	bd80      	pop	{r7, pc}

0801769c <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 801769c:	b580      	push	{r7, lr}
 801769e:	b082      	sub	sp, #8
 80176a0:	af00      	add	r7, sp, #0
 80176a2:	4603      	mov	r3, r0
 80176a4:	6039      	str	r1, [r7, #0]
 80176a6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80176a8:	79fb      	ldrb	r3, [r7, #7]
 80176aa:	2b05      	cmp	r3, #5
 80176ac:	d002      	beq.n	80176b4 <RegionSetBandTxDone+0x18>
 80176ae:	2b08      	cmp	r3, #8
 80176b0:	d004      	beq.n	80176bc <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 80176b2:	e006      	b.n	80176c2 <RegionSetBandTxDone+0x26>
        EU868_SET_BAND_TX_DONE( );
 80176b4:	6838      	ldr	r0, [r7, #0]
 80176b6:	f001 fc8f 	bl	8018fd8 <RegionEU868SetBandTxDone>
 80176ba:	e002      	b.n	80176c2 <RegionSetBandTxDone+0x26>
        US915_SET_BAND_TX_DONE( );
 80176bc:	6838      	ldr	r0, [r7, #0]
 80176be:	f002 fe9f 	bl	801a400 <RegionUS915SetBandTxDone>
        }
    }
}
 80176c2:	3708      	adds	r7, #8
 80176c4:	46bd      	mov	sp, r7
 80176c6:	bd80      	pop	{r7, pc}

080176c8 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80176c8:	b580      	push	{r7, lr}
 80176ca:	b082      	sub	sp, #8
 80176cc:	af00      	add	r7, sp, #0
 80176ce:	4603      	mov	r3, r0
 80176d0:	6039      	str	r1, [r7, #0]
 80176d2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80176d4:	79fb      	ldrb	r3, [r7, #7]
 80176d6:	2b05      	cmp	r3, #5
 80176d8:	d002      	beq.n	80176e0 <RegionInitDefaults+0x18>
 80176da:	2b08      	cmp	r3, #8
 80176dc:	d004      	beq.n	80176e8 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 80176de:	e006      	b.n	80176ee <RegionInitDefaults+0x26>
        EU868_INIT_DEFAULTS( );
 80176e0:	6838      	ldr	r0, [r7, #0]
 80176e2:	f001 fca5 	bl	8019030 <RegionEU868InitDefaults>
 80176e6:	e002      	b.n	80176ee <RegionInitDefaults+0x26>
        US915_INIT_DEFAULTS( );
 80176e8:	6838      	ldr	r0, [r7, #0]
 80176ea:	f002 feb5 	bl	801a458 <RegionUS915InitDefaults>
        }
    }
}
 80176ee:	bf00      	nop
 80176f0:	3708      	adds	r7, #8
 80176f2:	46bd      	mov	sp, r7
 80176f4:	bd80      	pop	{r7, pc}

080176f6 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80176f6:	b580      	push	{r7, lr}
 80176f8:	b082      	sub	sp, #8
 80176fa:	af00      	add	r7, sp, #0
 80176fc:	4603      	mov	r3, r0
 80176fe:	6039      	str	r1, [r7, #0]
 8017700:	71fb      	strb	r3, [r7, #7]
 8017702:	4613      	mov	r3, r2
 8017704:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8017706:	79fb      	ldrb	r3, [r7, #7]
 8017708:	2b05      	cmp	r3, #5
 801770a:	d002      	beq.n	8017712 <RegionVerify+0x1c>
 801770c:	2b08      	cmp	r3, #8
 801770e:	d007      	beq.n	8017720 <RegionVerify+0x2a>
 8017710:	e00d      	b.n	801772e <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8017712:	79bb      	ldrb	r3, [r7, #6]
 8017714:	4619      	mov	r1, r3
 8017716:	6838      	ldr	r0, [r7, #0]
 8017718:	f001 fd28 	bl	801916c <RegionEU868Verify>
 801771c:	4603      	mov	r3, r0
 801771e:	e007      	b.n	8017730 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8017720:	79bb      	ldrb	r3, [r7, #6]
 8017722:	4619      	mov	r1, r3
 8017724:	6838      	ldr	r0, [r7, #0]
 8017726:	f002 ffc9 	bl	801a6bc <RegionUS915Verify>
 801772a:	4603      	mov	r3, r0
 801772c:	e000      	b.n	8017730 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 801772e:	2300      	movs	r3, #0
        }
    }
}
 8017730:	4618      	mov	r0, r3
 8017732:	3708      	adds	r7, #8
 8017734:	46bd      	mov	sp, r7
 8017736:	bd80      	pop	{r7, pc}

08017738 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8017738:	b580      	push	{r7, lr}
 801773a:	b082      	sub	sp, #8
 801773c:	af00      	add	r7, sp, #0
 801773e:	4603      	mov	r3, r0
 8017740:	6039      	str	r1, [r7, #0]
 8017742:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017744:	79fb      	ldrb	r3, [r7, #7]
 8017746:	2b05      	cmp	r3, #5
 8017748:	d002      	beq.n	8017750 <RegionApplyCFList+0x18>
 801774a:	2b08      	cmp	r3, #8
 801774c:	d004      	beq.n	8017758 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 801774e:	e006      	b.n	801775e <RegionApplyCFList+0x26>
        EU868_APPLY_CF_LIST( );
 8017750:	6838      	ldr	r0, [r7, #0]
 8017752:	f001 fd87 	bl	8019264 <RegionEU868ApplyCFList>
 8017756:	e002      	b.n	801775e <RegionApplyCFList+0x26>
        US915_APPLY_CF_LIST( );
 8017758:	6838      	ldr	r0, [r7, #0]
 801775a:	f003 f817 	bl	801a78c <RegionUS915ApplyCFList>
        }
    }
}
 801775e:	bf00      	nop
 8017760:	3708      	adds	r7, #8
 8017762:	46bd      	mov	sp, r7
 8017764:	bd80      	pop	{r7, pc}

08017766 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8017766:	b580      	push	{r7, lr}
 8017768:	b082      	sub	sp, #8
 801776a:	af00      	add	r7, sp, #0
 801776c:	4603      	mov	r3, r0
 801776e:	6039      	str	r1, [r7, #0]
 8017770:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017772:	79fb      	ldrb	r3, [r7, #7]
 8017774:	2b05      	cmp	r3, #5
 8017776:	d002      	beq.n	801777e <RegionChanMaskSet+0x18>
 8017778:	2b08      	cmp	r3, #8
 801777a:	d005      	beq.n	8017788 <RegionChanMaskSet+0x22>
 801777c:	e009      	b.n	8017792 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 801777e:	6838      	ldr	r0, [r7, #0]
 8017780:	f001 fde4 	bl	801934c <RegionEU868ChanMaskSet>
 8017784:	4603      	mov	r3, r0
 8017786:	e005      	b.n	8017794 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8017788:	6838      	ldr	r0, [r7, #0]
 801778a:	f003 f873 	bl	801a874 <RegionUS915ChanMaskSet>
 801778e:	4603      	mov	r3, r0
 8017790:	e000      	b.n	8017794 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8017792:	2300      	movs	r3, #0
        }
    }
}
 8017794:	4618      	mov	r0, r3
 8017796:	3708      	adds	r7, #8
 8017798:	46bd      	mov	sp, r7
 801779a:	bd80      	pop	{r7, pc}

0801779c <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801779c:	b580      	push	{r7, lr}
 801779e:	b082      	sub	sp, #8
 80177a0:	af00      	add	r7, sp, #0
 80177a2:	603b      	str	r3, [r7, #0]
 80177a4:	4603      	mov	r3, r0
 80177a6:	71fb      	strb	r3, [r7, #7]
 80177a8:	460b      	mov	r3, r1
 80177aa:	71bb      	strb	r3, [r7, #6]
 80177ac:	4613      	mov	r3, r2
 80177ae:	717b      	strb	r3, [r7, #5]
    switch( region )
 80177b0:	79fb      	ldrb	r3, [r7, #7]
 80177b2:	2b05      	cmp	r3, #5
 80177b4:	d002      	beq.n	80177bc <RegionComputeRxWindowParameters+0x20>
 80177b6:	2b08      	cmp	r3, #8
 80177b8:	d008      	beq.n	80177cc <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80177ba:	e00e      	b.n	80177da <RegionComputeRxWindowParameters+0x3e>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 80177bc:	7979      	ldrb	r1, [r7, #5]
 80177be:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80177c2:	693b      	ldr	r3, [r7, #16]
 80177c4:	683a      	ldr	r2, [r7, #0]
 80177c6:	f001 fdeb 	bl	80193a0 <RegionEU868ComputeRxWindowParameters>
 80177ca:	e006      	b.n	80177da <RegionComputeRxWindowParameters+0x3e>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80177cc:	7979      	ldrb	r1, [r7, #5]
 80177ce:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80177d2:	693b      	ldr	r3, [r7, #16]
 80177d4:	683a      	ldr	r2, [r7, #0]
 80177d6:	f003 f8b7 	bl	801a948 <RegionUS915ComputeRxWindowParameters>
        }
    }
}
 80177da:	bf00      	nop
 80177dc:	3708      	adds	r7, #8
 80177de:	46bd      	mov	sp, r7
 80177e0:	bd80      	pop	{r7, pc}

080177e2 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80177e2:	b580      	push	{r7, lr}
 80177e4:	b084      	sub	sp, #16
 80177e6:	af00      	add	r7, sp, #0
 80177e8:	4603      	mov	r3, r0
 80177ea:	60b9      	str	r1, [r7, #8]
 80177ec:	607a      	str	r2, [r7, #4]
 80177ee:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80177f0:	7bfb      	ldrb	r3, [r7, #15]
 80177f2:	2b05      	cmp	r3, #5
 80177f4:	d002      	beq.n	80177fc <RegionRxConfig+0x1a>
 80177f6:	2b08      	cmp	r3, #8
 80177f8:	d006      	beq.n	8017808 <RegionRxConfig+0x26>
 80177fa:	e00b      	b.n	8017814 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 80177fc:	6879      	ldr	r1, [r7, #4]
 80177fe:	68b8      	ldr	r0, [r7, #8]
 8017800:	f001 fe28 	bl	8019454 <RegionEU868RxConfig>
 8017804:	4603      	mov	r3, r0
 8017806:	e006      	b.n	8017816 <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8017808:	6879      	ldr	r1, [r7, #4]
 801780a:	68b8      	ldr	r0, [r7, #8]
 801780c:	f003 f8e6 	bl	801a9dc <RegionUS915RxConfig>
 8017810:	4603      	mov	r3, r0
 8017812:	e000      	b.n	8017816 <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8017814:	2300      	movs	r3, #0
        }
    }
}
 8017816:	4618      	mov	r0, r3
 8017818:	3710      	adds	r7, #16
 801781a:	46bd      	mov	sp, r7
 801781c:	bd80      	pop	{r7, pc}

0801781e <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801781e:	b580      	push	{r7, lr}
 8017820:	b084      	sub	sp, #16
 8017822:	af00      	add	r7, sp, #0
 8017824:	60b9      	str	r1, [r7, #8]
 8017826:	607a      	str	r2, [r7, #4]
 8017828:	603b      	str	r3, [r7, #0]
 801782a:	4603      	mov	r3, r0
 801782c:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801782e:	7bfb      	ldrb	r3, [r7, #15]
 8017830:	2b05      	cmp	r3, #5
 8017832:	d002      	beq.n	801783a <RegionTxConfig+0x1c>
 8017834:	2b08      	cmp	r3, #8
 8017836:	d007      	beq.n	8017848 <RegionTxConfig+0x2a>
 8017838:	e00d      	b.n	8017856 <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 801783a:	683a      	ldr	r2, [r7, #0]
 801783c:	6879      	ldr	r1, [r7, #4]
 801783e:	68b8      	ldr	r0, [r7, #8]
 8017840:	f001 fed8 	bl	80195f4 <RegionEU868TxConfig>
 8017844:	4603      	mov	r3, r0
 8017846:	e007      	b.n	8017858 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8017848:	683a      	ldr	r2, [r7, #0]
 801784a:	6879      	ldr	r1, [r7, #4]
 801784c:	68b8      	ldr	r0, [r7, #8]
 801784e:	f003 f949 	bl	801aae4 <RegionUS915TxConfig>
 8017852:	4603      	mov	r3, r0
 8017854:	e000      	b.n	8017858 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8017856:	2300      	movs	r3, #0
        }
    }
}
 8017858:	4618      	mov	r0, r3
 801785a:	3710      	adds	r7, #16
 801785c:	46bd      	mov	sp, r7
 801785e:	bd80      	pop	{r7, pc}

08017860 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8017860:	b580      	push	{r7, lr}
 8017862:	b086      	sub	sp, #24
 8017864:	af02      	add	r7, sp, #8
 8017866:	60b9      	str	r1, [r7, #8]
 8017868:	607a      	str	r2, [r7, #4]
 801786a:	603b      	str	r3, [r7, #0]
 801786c:	4603      	mov	r3, r0
 801786e:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8017870:	7bfb      	ldrb	r3, [r7, #15]
 8017872:	2b05      	cmp	r3, #5
 8017874:	d002      	beq.n	801787c <RegionLinkAdrReq+0x1c>
 8017876:	2b08      	cmp	r3, #8
 8017878:	d00a      	beq.n	8017890 <RegionLinkAdrReq+0x30>
 801787a:	e013      	b.n	80178a4 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 801787c:	69fb      	ldr	r3, [r7, #28]
 801787e:	9300      	str	r3, [sp, #0]
 8017880:	69bb      	ldr	r3, [r7, #24]
 8017882:	683a      	ldr	r2, [r7, #0]
 8017884:	6879      	ldr	r1, [r7, #4]
 8017886:	68b8      	ldr	r0, [r7, #8]
 8017888:	f001 ff84 	bl	8019794 <RegionEU868LinkAdrReq>
 801788c:	4603      	mov	r3, r0
 801788e:	e00a      	b.n	80178a6 <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8017890:	69fb      	ldr	r3, [r7, #28]
 8017892:	9300      	str	r3, [sp, #0]
 8017894:	69bb      	ldr	r3, [r7, #24]
 8017896:	683a      	ldr	r2, [r7, #0]
 8017898:	6879      	ldr	r1, [r7, #4]
 801789a:	68b8      	ldr	r0, [r7, #8]
 801789c:	f003 f9ce 	bl	801ac3c <RegionUS915LinkAdrReq>
 80178a0:	4603      	mov	r3, r0
 80178a2:	e000      	b.n	80178a6 <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 80178a4:	2300      	movs	r3, #0
        }
    }
}
 80178a6:	4618      	mov	r0, r3
 80178a8:	3710      	adds	r7, #16
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}

080178ae <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 80178ae:	b580      	push	{r7, lr}
 80178b0:	b082      	sub	sp, #8
 80178b2:	af00      	add	r7, sp, #0
 80178b4:	4603      	mov	r3, r0
 80178b6:	6039      	str	r1, [r7, #0]
 80178b8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80178ba:	79fb      	ldrb	r3, [r7, #7]
 80178bc:	2b05      	cmp	r3, #5
 80178be:	d002      	beq.n	80178c6 <RegionRxParamSetupReq+0x18>
 80178c0:	2b08      	cmp	r3, #8
 80178c2:	d005      	beq.n	80178d0 <RegionRxParamSetupReq+0x22>
 80178c4:	e009      	b.n	80178da <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 80178c6:	6838      	ldr	r0, [r7, #0]
 80178c8:	f002 f886 	bl	80199d8 <RegionEU868RxParamSetupReq>
 80178cc:	4603      	mov	r3, r0
 80178ce:	e005      	b.n	80178dc <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 80178d0:	6838      	ldr	r0, [r7, #0]
 80178d2:	f003 fbd7 	bl	801b084 <RegionUS915RxParamSetupReq>
 80178d6:	4603      	mov	r3, r0
 80178d8:	e000      	b.n	80178dc <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80178da:	2300      	movs	r3, #0
        }
    }
}
 80178dc:	4618      	mov	r0, r3
 80178de:	3708      	adds	r7, #8
 80178e0:	46bd      	mov	sp, r7
 80178e2:	bd80      	pop	{r7, pc}

080178e4 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 80178e4:	b580      	push	{r7, lr}
 80178e6:	b082      	sub	sp, #8
 80178e8:	af00      	add	r7, sp, #0
 80178ea:	4603      	mov	r3, r0
 80178ec:	6039      	str	r1, [r7, #0]
 80178ee:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80178f0:	79fb      	ldrb	r3, [r7, #7]
 80178f2:	2b05      	cmp	r3, #5
 80178f4:	d002      	beq.n	80178fc <RegionNewChannelReq+0x18>
 80178f6:	2b08      	cmp	r3, #8
 80178f8:	d005      	beq.n	8017906 <RegionNewChannelReq+0x22>
 80178fa:	e009      	b.n	8017910 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 80178fc:	6838      	ldr	r0, [r7, #0]
 80178fe:	f002 f8a9 	bl	8019a54 <RegionEU868NewChannelReq>
 8017902:	4603      	mov	r3, r0
 8017904:	e005      	b.n	8017912 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8017906:	6838      	ldr	r0, [r7, #0]
 8017908:	f003 fc08 	bl	801b11c <RegionUS915NewChannelReq>
 801790c:	4603      	mov	r3, r0
 801790e:	e000      	b.n	8017912 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8017910:	2300      	movs	r3, #0
        }
    }
}
 8017912:	4618      	mov	r0, r3
 8017914:	3708      	adds	r7, #8
 8017916:	46bd      	mov	sp, r7
 8017918:	bd80      	pop	{r7, pc}

0801791a <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 801791a:	b580      	push	{r7, lr}
 801791c:	b082      	sub	sp, #8
 801791e:	af00      	add	r7, sp, #0
 8017920:	4603      	mov	r3, r0
 8017922:	6039      	str	r1, [r7, #0]
 8017924:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017926:	79fb      	ldrb	r3, [r7, #7]
 8017928:	2b05      	cmp	r3, #5
 801792a:	d002      	beq.n	8017932 <RegionTxParamSetupReq+0x18>
 801792c:	2b08      	cmp	r3, #8
 801792e:	d005      	beq.n	801793c <RegionTxParamSetupReq+0x22>
 8017930:	e009      	b.n	8017946 <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8017932:	6838      	ldr	r0, [r7, #0]
 8017934:	f002 f8ec 	bl	8019b10 <RegionEU868TxParamSetupReq>
 8017938:	4603      	mov	r3, r0
 801793a:	e005      	b.n	8017948 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 801793c:	6838      	ldr	r0, [r7, #0]
 801793e:	f003 fbf8 	bl	801b132 <RegionUS915TxParamSetupReq>
 8017942:	4603      	mov	r3, r0
 8017944:	e000      	b.n	8017948 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8017946:	2300      	movs	r3, #0
        }
    }
}
 8017948:	4618      	mov	r0, r3
 801794a:	3708      	adds	r7, #8
 801794c:	46bd      	mov	sp, r7
 801794e:	bd80      	pop	{r7, pc}

08017950 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8017950:	b580      	push	{r7, lr}
 8017952:	b082      	sub	sp, #8
 8017954:	af00      	add	r7, sp, #0
 8017956:	4603      	mov	r3, r0
 8017958:	6039      	str	r1, [r7, #0]
 801795a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801795c:	79fb      	ldrb	r3, [r7, #7]
 801795e:	2b05      	cmp	r3, #5
 8017960:	d002      	beq.n	8017968 <RegionDlChannelReq+0x18>
 8017962:	2b08      	cmp	r3, #8
 8017964:	d005      	beq.n	8017972 <RegionDlChannelReq+0x22>
 8017966:	e009      	b.n	801797c <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8017968:	6838      	ldr	r0, [r7, #0]
 801796a:	f002 f8dd 	bl	8019b28 <RegionEU868DlChannelReq>
 801796e:	4603      	mov	r3, r0
 8017970:	e005      	b.n	801797e <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8017972:	6838      	ldr	r0, [r7, #0]
 8017974:	f003 fbe8 	bl	801b148 <RegionUS915DlChannelReq>
 8017978:	4603      	mov	r3, r0
 801797a:	e000      	b.n	801797e <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 801797c:	2300      	movs	r3, #0
        }
    }
}
 801797e:	4618      	mov	r0, r3
 8017980:	3708      	adds	r7, #8
 8017982:	46bd      	mov	sp, r7
 8017984:	bd80      	pop	{r7, pc}

08017986 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8017986:	b580      	push	{r7, lr}
 8017988:	b082      	sub	sp, #8
 801798a:	af00      	add	r7, sp, #0
 801798c:	4603      	mov	r3, r0
 801798e:	71fb      	strb	r3, [r7, #7]
 8017990:	460b      	mov	r3, r1
 8017992:	71bb      	strb	r3, [r7, #6]
 8017994:	4613      	mov	r3, r2
 8017996:	717b      	strb	r3, [r7, #5]
    switch( region )
 8017998:	79fb      	ldrb	r3, [r7, #7]
 801799a:	2b05      	cmp	r3, #5
 801799c:	d002      	beq.n	80179a4 <RegionAlternateDr+0x1e>
 801799e:	2b08      	cmp	r3, #8
 80179a0:	d009      	beq.n	80179b6 <RegionAlternateDr+0x30>
 80179a2:	e011      	b.n	80179c8 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 80179a4:	797a      	ldrb	r2, [r7, #5]
 80179a6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80179aa:	4611      	mov	r1, r2
 80179ac:	4618      	mov	r0, r3
 80179ae:	f002 f905 	bl	8019bbc <RegionEU868AlternateDr>
 80179b2:	4603      	mov	r3, r0
 80179b4:	e009      	b.n	80179ca <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 80179b6:	797a      	ldrb	r2, [r7, #5]
 80179b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80179bc:	4611      	mov	r1, r2
 80179be:	4618      	mov	r0, r3
 80179c0:	f003 fbce 	bl	801b160 <RegionUS915AlternateDr>
 80179c4:	4603      	mov	r3, r0
 80179c6:	e000      	b.n	80179ca <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 80179c8:	2300      	movs	r3, #0
        }
    }
}
 80179ca:	4618      	mov	r0, r3
 80179cc:	3708      	adds	r7, #8
 80179ce:	46bd      	mov	sp, r7
 80179d0:	bd80      	pop	{r7, pc}

080179d2 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80179d2:	b580      	push	{r7, lr}
 80179d4:	b084      	sub	sp, #16
 80179d6:	af00      	add	r7, sp, #0
 80179d8:	60b9      	str	r1, [r7, #8]
 80179da:	607a      	str	r2, [r7, #4]
 80179dc:	603b      	str	r3, [r7, #0]
 80179de:	4603      	mov	r3, r0
 80179e0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80179e2:	7bfb      	ldrb	r3, [r7, #15]
 80179e4:	2b05      	cmp	r3, #5
 80179e6:	d002      	beq.n	80179ee <RegionNextChannel+0x1c>
 80179e8:	2b08      	cmp	r3, #8
 80179ea:	d008      	beq.n	80179fe <RegionNextChannel+0x2c>
 80179ec:	e00f      	b.n	8017a0e <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 80179ee:	69bb      	ldr	r3, [r7, #24]
 80179f0:	683a      	ldr	r2, [r7, #0]
 80179f2:	6879      	ldr	r1, [r7, #4]
 80179f4:	68b8      	ldr	r0, [r7, #8]
 80179f6:	f002 f8f1 	bl	8019bdc <RegionEU868NextChannel>
 80179fa:	4603      	mov	r3, r0
 80179fc:	e008      	b.n	8017a10 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 80179fe:	69bb      	ldr	r3, [r7, #24]
 8017a00:	683a      	ldr	r2, [r7, #0]
 8017a02:	6879      	ldr	r1, [r7, #4]
 8017a04:	68b8      	ldr	r0, [r7, #8]
 8017a06:	f003 fbe7 	bl	801b1d8 <RegionUS915NextChannel>
 8017a0a:	4603      	mov	r3, r0
 8017a0c:	e000      	b.n	8017a10 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8017a0e:	2309      	movs	r3, #9
        }
    }
}
 8017a10:	4618      	mov	r0, r3
 8017a12:	3710      	adds	r7, #16
 8017a14:	46bd      	mov	sp, r7
 8017a16:	bd80      	pop	{r7, pc}

08017a18 <RegionSetContinuousWave>:
    }
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8017a18:	b580      	push	{r7, lr}
 8017a1a:	b082      	sub	sp, #8
 8017a1c:	af00      	add	r7, sp, #0
 8017a1e:	4603      	mov	r3, r0
 8017a20:	6039      	str	r1, [r7, #0]
 8017a22:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017a24:	79fb      	ldrb	r3, [r7, #7]
 8017a26:	2b05      	cmp	r3, #5
 8017a28:	d002      	beq.n	8017a30 <RegionSetContinuousWave+0x18>
 8017a2a:	2b08      	cmp	r3, #8
 8017a2c:	d004      	beq.n	8017a38 <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8017a2e:	e006      	b.n	8017a3e <RegionSetContinuousWave+0x26>
        EU868_SET_CONTINUOUS_WAVE( );
 8017a30:	6838      	ldr	r0, [r7, #0]
 8017a32:	f002 fa4d 	bl	8019ed0 <RegionEU868SetContinuousWave>
 8017a36:	e002      	b.n	8017a3e <RegionSetContinuousWave+0x26>
        US915_SET_CONTINUOUS_WAVE( );
 8017a38:	6838      	ldr	r0, [r7, #0]
 8017a3a:	f003 fcbf 	bl	801b3bc <RegionUS915SetContinuousWave>
        }
    }
}
 8017a3e:	bf00      	nop
 8017a40:	3708      	adds	r7, #8
 8017a42:	46bd      	mov	sp, r7
 8017a44:	bd80      	pop	{r7, pc}

08017a46 <RegionApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017a46:	b590      	push	{r4, r7, lr}
 8017a48:	b083      	sub	sp, #12
 8017a4a:	af00      	add	r7, sp, #0
 8017a4c:	4604      	mov	r4, r0
 8017a4e:	4608      	mov	r0, r1
 8017a50:	4611      	mov	r1, r2
 8017a52:	461a      	mov	r2, r3
 8017a54:	4623      	mov	r3, r4
 8017a56:	71fb      	strb	r3, [r7, #7]
 8017a58:	4603      	mov	r3, r0
 8017a5a:	71bb      	strb	r3, [r7, #6]
 8017a5c:	460b      	mov	r3, r1
 8017a5e:	717b      	strb	r3, [r7, #5]
 8017a60:	4613      	mov	r3, r2
 8017a62:	713b      	strb	r3, [r7, #4]
    switch( region )
 8017a64:	79fb      	ldrb	r3, [r7, #7]
 8017a66:	2b05      	cmp	r3, #5
 8017a68:	d002      	beq.n	8017a70 <RegionApplyDrOffset+0x2a>
 8017a6a:	2b08      	cmp	r3, #8
 8017a6c:	d00a      	beq.n	8017a84 <RegionApplyDrOffset+0x3e>
 8017a6e:	e013      	b.n	8017a98 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8017a70:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8017a74:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017a78:	79bb      	ldrb	r3, [r7, #6]
 8017a7a:	4618      	mov	r0, r3
 8017a7c:	f002 fa76 	bl	8019f6c <RegionEU868ApplyDrOffset>
 8017a80:	4603      	mov	r3, r0
 8017a82:	e00a      	b.n	8017a9a <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8017a84:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8017a88:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017a8c:	79bb      	ldrb	r3, [r7, #6]
 8017a8e:	4618      	mov	r0, r3
 8017a90:	f003 fcea 	bl	801b468 <RegionUS915ApplyDrOffset>
 8017a94:	4603      	mov	r3, r0
 8017a96:	e000      	b.n	8017a9a <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8017a98:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8017a9a:	4618      	mov	r0, r3
 8017a9c:	370c      	adds	r7, #12
 8017a9e:	46bd      	mov	sp, r7
 8017aa0:	bd90      	pop	{r4, r7, pc}

08017aa2 <RegionRxBeaconSetup>:

void RegionRxBeaconSetup( LoRaMacRegion_t region, RxBeaconSetup_t* rxBeaconSetup, uint8_t* outDr )
{
 8017aa2:	b580      	push	{r7, lr}
 8017aa4:	b084      	sub	sp, #16
 8017aa6:	af00      	add	r7, sp, #0
 8017aa8:	4603      	mov	r3, r0
 8017aaa:	60b9      	str	r1, [r7, #8]
 8017aac:	607a      	str	r2, [r7, #4]
 8017aae:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8017ab0:	7bfb      	ldrb	r3, [r7, #15]
 8017ab2:	2b05      	cmp	r3, #5
 8017ab4:	d002      	beq.n	8017abc <RegionRxBeaconSetup+0x1a>
 8017ab6:	2b08      	cmp	r3, #8
 8017ab8:	d005      	beq.n	8017ac6 <RegionRxBeaconSetup+0x24>
        IN865_RX_BEACON_SETUP( );
        US915_RX_BEACON_SETUP( );
        RU864_RX_BEACON_SETUP( );
        default:
        {
            break;
 8017aba:	e008      	b.n	8017ace <RegionRxBeaconSetup+0x2c>
        EU868_RX_BEACON_SETUP( );
 8017abc:	6879      	ldr	r1, [r7, #4]
 8017abe:	68b8      	ldr	r0, [r7, #8]
 8017ac0:	f002 fa6e 	bl	8019fa0 <RegionEU868RxBeaconSetup>
 8017ac4:	e003      	b.n	8017ace <RegionRxBeaconSetup+0x2c>
        US915_RX_BEACON_SETUP( );
 8017ac6:	6879      	ldr	r1, [r7, #4]
 8017ac8:	68b8      	ldr	r0, [r7, #8]
 8017aca:	f003 fcef 	bl	801b4ac <RegionUS915RxBeaconSetup>
        }
    }
}
 8017ace:	bf00      	nop
 8017ad0:	3710      	adds	r7, #16
 8017ad2:	46bd      	mov	sp, r7
 8017ad4:	bd80      	pop	{r7, pc}
	...

08017ad8 <RegionGetVersion>:

Version_t RegionGetVersion( void )
{
 8017ad8:	b480      	push	{r7}
 8017ada:	b083      	sub	sp, #12
 8017adc:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8017ade:	4b04      	ldr	r3, [pc, #16]	@ (8017af0 <RegionGetVersion+0x18>)
 8017ae0:	607b      	str	r3, [r7, #4]

    return version;
 8017ae2:	687b      	ldr	r3, [r7, #4]
}
 8017ae4:	4618      	mov	r0, r3
 8017ae6:	370c      	adds	r7, #12
 8017ae8:	46bd      	mov	sp, r7
 8017aea:	bc80      	pop	{r7}
 8017aec:	4770      	bx	lr
 8017aee:	bf00      	nop
 8017af0:	01010003 	.word	0x01010003

08017af4 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8017af4:	b480      	push	{r7}
 8017af6:	b087      	sub	sp, #28
 8017af8:	af00      	add	r7, sp, #0
 8017afa:	4603      	mov	r3, r0
 8017afc:	60b9      	str	r1, [r7, #8]
 8017afe:	607a      	str	r2, [r7, #4]
 8017b00:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017b02:	68bb      	ldr	r3, [r7, #8]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d002      	beq.n	8017b0e <FindAvailable125kHzChannels+0x1a>
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d101      	bne.n	8017b12 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017b0e:	2303      	movs	r3, #3
 8017b10:	e021      	b.n	8017b56 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	2200      	movs	r2, #0
 8017b16:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017b18:	2300      	movs	r3, #0
 8017b1a:	75fb      	strb	r3, [r7, #23]
 8017b1c:	e017      	b.n	8017b4e <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8017b1e:	89fa      	ldrh	r2, [r7, #14]
 8017b20:	7dfb      	ldrb	r3, [r7, #23]
 8017b22:	fa42 f303 	asr.w	r3, r2, r3
 8017b26:	f003 0301 	and.w	r3, r3, #1
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d00c      	beq.n	8017b48 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	781b      	ldrb	r3, [r3, #0]
 8017b32:	461a      	mov	r2, r3
 8017b34:	68bb      	ldr	r3, [r7, #8]
 8017b36:	4413      	add	r3, r2
 8017b38:	7dfa      	ldrb	r2, [r7, #23]
 8017b3a:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	781b      	ldrb	r3, [r3, #0]
 8017b40:	3301      	adds	r3, #1
 8017b42:	b2da      	uxtb	r2, r3
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017b48:	7dfb      	ldrb	r3, [r7, #23]
 8017b4a:	3301      	adds	r3, #1
 8017b4c:	75fb      	strb	r3, [r7, #23]
 8017b4e:	7dfb      	ldrb	r3, [r7, #23]
 8017b50:	2b07      	cmp	r3, #7
 8017b52:	d9e4      	bls.n	8017b1e <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8017b54:	2300      	movs	r3, #0
}
 8017b56:	4618      	mov	r0, r3
 8017b58:	371c      	adds	r7, #28
 8017b5a:	46bd      	mov	sp, r7
 8017b5c:	bc80      	pop	{r7}
 8017b5e:	4770      	bx	lr

08017b60 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8017b60:	b590      	push	{r4, r7, lr}
 8017b62:	b089      	sub	sp, #36	@ 0x24
 8017b64:	af00      	add	r7, sp, #0
 8017b66:	60f8      	str	r0, [r7, #12]
 8017b68:	60b9      	str	r1, [r7, #8]
 8017b6a:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8017b6c:	f107 0314 	add.w	r3, r7, #20
 8017b70:	2200      	movs	r2, #0
 8017b72:	601a      	str	r2, [r3, #0]
 8017b74:	605a      	str	r2, [r3, #4]
    uint8_t availableChannels = 0;
 8017b76:	2300      	movs	r3, #0
 8017b78:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8017b7a:	68fb      	ldr	r3, [r7, #12]
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d005      	beq.n	8017b8c <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017b80:	68bb      	ldr	r3, [r7, #8]
 8017b82:	2b00      	cmp	r3, #0
 8017b84:	d002      	beq.n	8017b8c <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017b86:	687b      	ldr	r3, [r7, #4]
 8017b88:	2b00      	cmp	r3, #0
 8017b8a:	d101      	bne.n	8017b90 <RegionBaseUSComputeNext125kHzJoinChannel+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017b8c:	2303      	movs	r3, #3
 8017b8e:	e055      	b.n	8017c3c <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8017b90:	68bb      	ldr	r3, [r7, #8]
 8017b92:	781b      	ldrb	r3, [r3, #0]
 8017b94:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017b96:	7f7b      	ldrb	r3, [r7, #29]
 8017b98:	085b      	lsrs	r3, r3, #1
 8017b9a:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8017b9c:	7f7b      	ldrb	r3, [r7, #29]
 8017b9e:	f003 0301 	and.w	r3, r3, #1
 8017ba2:	b2db      	uxtb	r3, r3
 8017ba4:	2b00      	cmp	r3, #0
 8017ba6:	d107      	bne.n	8017bb8 <RegionBaseUSComputeNext125kHzJoinChannel+0x58>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8017ba8:	7f3b      	ldrb	r3, [r7, #28]
 8017baa:	005b      	lsls	r3, r3, #1
 8017bac:	68fa      	ldr	r2, [r7, #12]
 8017bae:	4413      	add	r3, r2
 8017bb0:	881b      	ldrh	r3, [r3, #0]
 8017bb2:	b2db      	uxtb	r3, r3
 8017bb4:	83fb      	strh	r3, [r7, #30]
 8017bb6:	e006      	b.n	8017bc6 <RegionBaseUSComputeNext125kHzJoinChannel+0x66>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8017bb8:	7f3b      	ldrb	r3, [r7, #28]
 8017bba:	005b      	lsls	r3, r3, #1
 8017bbc:	68fa      	ldr	r2, [r7, #12]
 8017bbe:	4413      	add	r3, r2
 8017bc0:	881b      	ldrh	r3, [r3, #0]
 8017bc2:	0a1b      	lsrs	r3, r3, #8
 8017bc4:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017bc6:	f107 0213 	add.w	r2, r7, #19
 8017bca:	f107 0114 	add.w	r1, r7, #20
 8017bce:	8bfb      	ldrh	r3, [r7, #30]
 8017bd0:	4618      	mov	r0, r3
 8017bd2:	f7ff ff8f 	bl	8017af4 <FindAvailable125kHzChannels>
 8017bd6:	4603      	mov	r3, r0
 8017bd8:	2b03      	cmp	r3, #3
 8017bda:	d101      	bne.n	8017be0 <RegionBaseUSComputeNext125kHzJoinChannel+0x80>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8017bdc:	2303      	movs	r3, #3
 8017bde:	e02d      	b.n	8017c3c <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
        }

        if ( availableChannels > 0 )
 8017be0:	7cfb      	ldrb	r3, [r7, #19]
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d011      	beq.n	8017c0a <RegionBaseUSComputeNext125kHzJoinChannel+0xaa>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8017be6:	7f7b      	ldrb	r3, [r7, #29]
 8017be8:	00db      	lsls	r3, r3, #3
 8017bea:	b2dc      	uxtb	r4, r3
 8017bec:	7cfb      	ldrb	r3, [r7, #19]
 8017bee:	3b01      	subs	r3, #1
 8017bf0:	4619      	mov	r1, r3
 8017bf2:	2000      	movs	r0, #0
 8017bf4:	f003 fcae 	bl	801b554 <randr>
 8017bf8:	4603      	mov	r3, r0
 8017bfa:	3320      	adds	r3, #32
 8017bfc:	443b      	add	r3, r7
 8017bfe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8017c02:	4423      	add	r3, r4
 8017c04:	b2da      	uxtb	r2, r3
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8017c0a:	7f7b      	ldrb	r3, [r7, #29]
 8017c0c:	3301      	adds	r3, #1
 8017c0e:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8017c10:	7f7b      	ldrb	r3, [r7, #29]
 8017c12:	2b07      	cmp	r3, #7
 8017c14:	d901      	bls.n	8017c1a <RegionBaseUSComputeNext125kHzJoinChannel+0xba>
        {
            startIndex = 0;
 8017c16:	2300      	movs	r3, #0
 8017c18:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8017c1a:	7cfb      	ldrb	r3, [r7, #19]
 8017c1c:	2b00      	cmp	r3, #0
 8017c1e:	d104      	bne.n	8017c2a <RegionBaseUSComputeNext125kHzJoinChannel+0xca>
 8017c20:	68bb      	ldr	r3, [r7, #8]
 8017c22:	781b      	ldrb	r3, [r3, #0]
 8017c24:	7f7a      	ldrb	r2, [r7, #29]
 8017c26:	429a      	cmp	r2, r3
 8017c28:	d1b5      	bne.n	8017b96 <RegionBaseUSComputeNext125kHzJoinChannel+0x36>

    if ( availableChannels > 0 )
 8017c2a:	7cfb      	ldrb	r3, [r7, #19]
 8017c2c:	2b00      	cmp	r3, #0
 8017c2e:	d004      	beq.n	8017c3a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    {
        *groupsCurrentIndex = startIndex;
 8017c30:	68bb      	ldr	r3, [r7, #8]
 8017c32:	7f7a      	ldrb	r2, [r7, #29]
 8017c34:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017c36:	2300      	movs	r3, #0
 8017c38:	e000      	b.n	8017c3c <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017c3a:	2303      	movs	r3, #3
}
 8017c3c:	4618      	mov	r0, r3
 8017c3e:	3724      	adds	r7, #36	@ 0x24
 8017c40:	46bd      	mov	sp, r7
 8017c42:	bd90      	pop	{r4, r7, pc}

08017c44 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8017c44:	b480      	push	{r7}
 8017c46:	b085      	sub	sp, #20
 8017c48:	af00      	add	r7, sp, #0
 8017c4a:	4603      	mov	r3, r0
 8017c4c:	60b9      	str	r1, [r7, #8]
 8017c4e:	607a      	str	r2, [r7, #4]
 8017c50:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8017c52:	7bfb      	ldrb	r3, [r7, #15]
 8017c54:	687a      	ldr	r2, [r7, #4]
 8017c56:	fb03 f202 	mul.w	r2, r3, r2
 8017c5a:	68bb      	ldr	r3, [r7, #8]
 8017c5c:	4413      	add	r3, r2
}
 8017c5e:	4618      	mov	r0, r3
 8017c60:	3714      	adds	r7, #20
 8017c62:	46bd      	mov	sp, r7
 8017c64:	bc80      	pop	{r7}
 8017c66:	4770      	bx	lr

08017c68 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017c68:	b480      	push	{r7}
 8017c6a:	b087      	sub	sp, #28
 8017c6c:	af00      	add	r7, sp, #0
 8017c6e:	60f8      	str	r0, [r7, #12]
 8017c70:	4608      	mov	r0, r1
 8017c72:	4639      	mov	r1, r7
 8017c74:	e881 000c 	stmia.w	r1, {r2, r3}
 8017c78:	4603      	mov	r3, r0
 8017c7a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017c7c:	68fb      	ldr	r3, [r7, #12]
 8017c7e:	881b      	ldrh	r3, [r3, #0]
 8017c80:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017c82:	7afb      	ldrb	r3, [r7, #11]
 8017c84:	f083 0301 	eor.w	r3, r3, #1
 8017c88:	b2db      	uxtb	r3, r3
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d01b      	beq.n	8017cc6 <GetDutyCycle+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
#else
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 8017c8e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017c92:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017c94:	683b      	ldr	r3, [r7, #0]
 8017c96:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017c9a:	d202      	bcs.n	8017ca2 <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 8017c9c:	2364      	movs	r3, #100	@ 0x64
 8017c9e:	82bb      	strh	r3, [r7, #20]
 8017ca0:	e00b      	b.n	8017cba <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017ca2:	683b      	ldr	r3, [r7, #0]
 8017ca4:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017ca8:	4293      	cmp	r3, r2
 8017caa:	d803      	bhi.n	8017cb4 <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 8017cac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017cb0:	82bb      	strh	r3, [r7, #20]
 8017cb2:	e002      	b.n	8017cba <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 8017cb4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017cb8:	82bb      	strh	r3, [r7, #20]
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8017cba:	8aba      	ldrh	r2, [r7, #20]
 8017cbc:	8afb      	ldrh	r3, [r7, #22]
 8017cbe:	4293      	cmp	r3, r2
 8017cc0:	bf38      	it	cc
 8017cc2:	4613      	movcc	r3, r2
 8017cc4:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8017cc6:	8afb      	ldrh	r3, [r7, #22]
 8017cc8:	2b00      	cmp	r3, #0
 8017cca:	d101      	bne.n	8017cd0 <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 8017ccc:	2301      	movs	r3, #1
 8017cce:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8017cd0:	8afb      	ldrh	r3, [r7, #22]
}
 8017cd2:	4618      	mov	r0, r3
 8017cd4:	371c      	adds	r7, #28
 8017cd6:	46bd      	mov	sp, r7
 8017cd8:	bc80      	pop	{r7}
 8017cda:	4770      	bx	lr

08017cdc <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	b08e      	sub	sp, #56	@ 0x38
 8017ce0:	af02      	add	r7, sp, #8
 8017ce2:	60f8      	str	r0, [r7, #12]
 8017ce4:	4608      	mov	r0, r1
 8017ce6:	4639      	mov	r1, r7
 8017ce8:	e881 000c 	stmia.w	r1, {r2, r3}
 8017cec:	4603      	mov	r3, r0
 8017cee:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017cf0:	68fb      	ldr	r3, [r7, #12]
 8017cf2:	881b      	ldrh	r3, [r3, #0]
 8017cf4:	857b      	strh	r3, [r7, #42]	@ 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017cf6:	4b4b      	ldr	r3, [pc, #300]	@ (8017e24 <SetMaxTimeCredits+0x148>)
 8017cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017cfa:	7af9      	ldrb	r1, [r7, #11]
 8017cfc:	463b      	mov	r3, r7
 8017cfe:	cb0c      	ldmia	r3, {r2, r3}
 8017d00:	68f8      	ldr	r0, [r7, #12]
 8017d02:	f7ff ffb1 	bl	8017c68 <GetDutyCycle>
 8017d06:	4603      	mov	r3, r0
 8017d08:	857b      	strh	r3, [r7, #42]	@ 0x2a

    if( joined == false )
 8017d0a:	7afb      	ldrb	r3, [r7, #11]
 8017d0c:	f083 0301 	eor.w	r3, r3, #1
 8017d10:	b2db      	uxtb	r3, r3
 8017d12:	2b00      	cmp	r3, #0
 8017d14:	d06d      	beq.n	8017df2 <SetMaxTimeCredits+0x116>
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
        }
#else
    	TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 8017d16:	463b      	mov	r3, r7
 8017d18:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017d1c:	f006 fb5a 	bl	801e3d4 <SysTimeToMs>
 8017d20:	6278      	str	r0, [r7, #36]	@ 0x24
    	SysTime_t timeDiff = { 0 };
 8017d22:	f107 0314 	add.w	r3, r7, #20
 8017d26:	2200      	movs	r2, #0
 8017d28:	601a      	str	r2, [r3, #0]
 8017d2a:	605a      	str	r2, [r3, #4]
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8017d2c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017d2e:	2b64      	cmp	r3, #100	@ 0x64
 8017d30:	d105      	bne.n	8017d3e <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017d32:	4b3c      	ldr	r3, [pc, #240]	@ (8017e24 <SetMaxTimeCredits+0x148>)
 8017d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8017d36:	68fb      	ldr	r3, [r7, #12]
 8017d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017d3a:	609a      	str	r2, [r3, #8]
 8017d3c:	e00b      	b.n	8017d56 <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8017d3e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017d40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8017d44:	d105      	bne.n	8017d52 <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 8017d46:	4b38      	ldr	r3, [pc, #224]	@ (8017e28 <SetMaxTimeCredits+0x14c>)
 8017d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8017d4a:	68fb      	ldr	r3, [r7, #12]
 8017d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017d4e:	609a      	str	r2, [r3, #8]
 8017d50:	e001      	b.n	8017d56 <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 8017d52:	4b36      	ldr	r3, [pc, #216]	@ (8017e2c <SetMaxTimeCredits+0x150>)
 8017d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 8017d56:	68fb      	ldr	r3, [r7, #12]
 8017d58:	689a      	ldr	r2, [r3, #8]
 8017d5a:	f107 031c 	add.w	r3, r7, #28
 8017d5e:	4611      	mov	r1, r2
 8017d60:	4618      	mov	r0, r3
 8017d62:	f006 fb5f 	bl	801e424 <SysTimeFromMs>
 8017d66:	f107 0014 	add.w	r0, r7, #20
 8017d6a:	6a3b      	ldr	r3, [r7, #32]
 8017d6c:	9300      	str	r3, [sp, #0]
 8017d6e:	69fb      	ldr	r3, [r7, #28]
 8017d70:	463a      	mov	r2, r7
 8017d72:	ca06      	ldmia	r2, {r1, r2}
 8017d74:	f006 fa6f 	bl	801e256 <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8017d78:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8017d7c:	f083 0301 	eor.w	r3, r3, #1
 8017d80:	b2db      	uxtb	r3, r3
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d006      	beq.n	8017d94 <SetMaxTimeCredits+0xb8>
 8017d86:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8017d8a:	f083 0301 	eor.w	r3, r3, #1
 8017d8e:	b2db      	uxtb	r3, r3
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d108      	bne.n	8017da6 <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 8017d94:	68fb      	ldr	r3, [r7, #12]
 8017d96:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8017d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017d9a:	429a      	cmp	r2, r3
 8017d9c:	d103      	bne.n	8017da6 <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 8017d9e:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 8017da0:	4a23      	ldr	r2, [pc, #140]	@ (8017e30 <SetMaxTimeCredits+0x154>)
 8017da2:	4293      	cmp	r3, r2
 8017da4:	d92f      	bls.n	8017e06 <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 8017da6:	68fb      	ldr	r3, [r7, #12]
 8017da8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017daa:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8017dac:	683b      	ldr	r3, [r7, #0]
 8017dae:	4a21      	ldr	r2, [pc, #132]	@ (8017e34 <SetMaxTimeCredits+0x158>)
 8017db0:	4293      	cmp	r3, r2
 8017db2:	d928      	bls.n	8017e06 <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 8017db4:	683b      	ldr	r3, [r7, #0]
 8017db6:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 8017dba:	3b30      	subs	r3, #48	@ 0x30
 8017dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8017e38 <SetMaxTimeCredits+0x15c>)
 8017dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8017dc2:	0c1b      	lsrs	r3, r3, #16
 8017dc4:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 8017dc6:	697b      	ldr	r3, [r7, #20]
 8017dc8:	4a1c      	ldr	r2, [pc, #112]	@ (8017e3c <SetMaxTimeCredits+0x160>)
 8017dca:	fb02 f303 	mul.w	r3, r2, r3
 8017dce:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8017dd0:	697b      	ldr	r3, [r7, #20]
 8017dd2:	f503 33f6 	add.w	r3, r3, #125952	@ 0x1ec00
 8017dd6:	3330      	adds	r3, #48	@ 0x30
 8017dd8:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 8017dda:	2300      	movs	r3, #0
 8017ddc:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 8017dde:	f107 0314 	add.w	r3, r7, #20
 8017de2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017de6:	f006 faf5 	bl	801e3d4 <SysTimeToMs>
 8017dea:	4602      	mov	r2, r0
 8017dec:	68fb      	ldr	r3, [r7, #12]
 8017dee:	609a      	str	r2, [r3, #8]
 8017df0:	e009      	b.n	8017e06 <SetMaxTimeCredits+0x12a>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 8017df2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8017df6:	f083 0301 	eor.w	r3, r3, #1
 8017dfa:	b2db      	uxtb	r3, r3
 8017dfc:	2b00      	cmp	r3, #0
 8017dfe:	d002      	beq.n	8017e06 <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8017e00:	68fb      	ldr	r3, [r7, #12]
 8017e02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e04:	60da      	str	r2, [r3, #12]
        }
    }

#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x01010003 ) || ( REGION_VERSION == 0x02010001 )))
    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 8017e06:	68fb      	ldr	r3, [r7, #12]
 8017e08:	685b      	ldr	r3, [r3, #4]
 8017e0a:	2b00      	cmp	r3, #0
 8017e0c:	d102      	bne.n	8017e14 <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 8017e0e:	68fb      	ldr	r3, [r7, #12]
 8017e10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e12:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8017e14:	68fb      	ldr	r3, [r7, #12]
 8017e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e18:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8017e1a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
}
 8017e1c:	4618      	mov	r0, r3
 8017e1e:	3730      	adds	r7, #48	@ 0x30
 8017e20:	46bd      	mov	sp, r7
 8017e22:	bd80      	pop	{r7, pc}
 8017e24:	001b7740 	.word	0x001b7740
 8017e28:	0112a880 	.word	0x0112a880
 8017e2c:	02932e00 	.word	0x02932e00
 8017e30:	0001517f 	.word	0x0001517f
 8017e34:	0001ec2f 	.word	0x0001ec2f
 8017e38:	c22e4507 	.word	0xc22e4507
 8017e3c:	00015180 	.word	0x00015180

08017e40 <UpdateTimeCredits>:
}
#else
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8017e40:	b580      	push	{r7, lr}
 8017e42:	b086      	sub	sp, #24
 8017e44:	af02      	add	r7, sp, #8
 8017e46:	6078      	str	r0, [r7, #4]
 8017e48:	4608      	mov	r0, r1
 8017e4a:	4611      	mov	r1, r2
 8017e4c:	461a      	mov	r2, r3
 8017e4e:	4603      	mov	r3, r0
 8017e50:	70fb      	strb	r3, [r7, #3]
 8017e52:	460b      	mov	r3, r1
 8017e54:	70bb      	strb	r3, [r7, #2]
 8017e56:	4613      	mov	r3, r2
 8017e58:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8017e5a:	78f9      	ldrb	r1, [r7, #3]
 8017e5c:	787b      	ldrb	r3, [r7, #1]
 8017e5e:	9301      	str	r3, [sp, #4]
 8017e60:	78bb      	ldrb	r3, [r7, #2]
 8017e62:	9300      	str	r3, [sp, #0]
 8017e64:	f107 0318 	add.w	r3, r7, #24
 8017e68:	cb0c      	ldmia	r3, {r2, r3}
 8017e6a:	6878      	ldr	r0, [r7, #4]
 8017e6c:	f7ff ff36 	bl	8017cdc <SetMaxTimeCredits>
 8017e70:	4603      	mov	r3, r0
 8017e72:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 8017e74:	78fb      	ldrb	r3, [r7, #3]
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d00a      	beq.n	8017e90 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8017e7a:	687b      	ldr	r3, [r7, #4]
 8017e7c:	685b      	ldr	r3, [r3, #4]
 8017e7e:	4618      	mov	r0, r3
 8017e80:	f007 f8e2 	bl	801f048 <UTIL_TIMER_GetElapsedTime>
 8017e84:	4602      	mov	r2, r0
 8017e86:	687b      	ldr	r3, [r7, #4]
 8017e88:	68db      	ldr	r3, [r3, #12]
 8017e8a:	441a      	add	r2, r3
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8017e90:	687b      	ldr	r3, [r7, #4]
 8017e92:	68da      	ldr	r2, [r3, #12]
 8017e94:	687b      	ldr	r3, [r7, #4]
 8017e96:	691b      	ldr	r3, [r3, #16]
 8017e98:	429a      	cmp	r2, r3
 8017e9a:	d903      	bls.n	8017ea4 <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	691a      	ldr	r2, [r3, #16]
 8017ea0:	687b      	ldr	r3, [r7, #4]
 8017ea2:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8017ea4:	687b      	ldr	r3, [r7, #4]
 8017ea6:	6a3a      	ldr	r2, [r7, #32]
 8017ea8:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8017eaa:	89fb      	ldrh	r3, [r7, #14]
}
 8017eac:	4618      	mov	r0, r3
 8017eae:	3710      	adds	r7, #16
 8017eb0:	46bd      	mov	sp, r7
 8017eb2:	bd80      	pop	{r7, pc}

08017eb4 <CountChannels>:
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017eb4:	b480      	push	{r7}
 8017eb6:	b085      	sub	sp, #20
 8017eb8:	af00      	add	r7, sp, #0
 8017eba:	4603      	mov	r3, r0
 8017ebc:	460a      	mov	r2, r1
 8017ebe:	80fb      	strh	r3, [r7, #6]
 8017ec0:	4613      	mov	r3, r2
 8017ec2:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017ec4:	2300      	movs	r3, #0
 8017ec6:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8017ec8:	2300      	movs	r3, #0
 8017eca:	73bb      	strb	r3, [r7, #14]
 8017ecc:	e011      	b.n	8017ef2 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8017ece:	88fa      	ldrh	r2, [r7, #6]
 8017ed0:	7bbb      	ldrb	r3, [r7, #14]
 8017ed2:	2101      	movs	r1, #1
 8017ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8017ed8:	401a      	ands	r2, r3
 8017eda:	7bbb      	ldrb	r3, [r7, #14]
 8017edc:	2101      	movs	r1, #1
 8017ede:	fa01 f303 	lsl.w	r3, r1, r3
 8017ee2:	429a      	cmp	r2, r3
 8017ee4:	d102      	bne.n	8017eec <CountChannels+0x38>
        {
            nbActiveBits++;
 8017ee6:	7bfb      	ldrb	r3, [r7, #15]
 8017ee8:	3301      	adds	r3, #1
 8017eea:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8017eec:	7bbb      	ldrb	r3, [r7, #14]
 8017eee:	3301      	adds	r3, #1
 8017ef0:	73bb      	strb	r3, [r7, #14]
 8017ef2:	7bba      	ldrb	r2, [r7, #14]
 8017ef4:	797b      	ldrb	r3, [r7, #5]
 8017ef6:	429a      	cmp	r2, r3
 8017ef8:	d3e9      	bcc.n	8017ece <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8017efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8017efc:	4618      	mov	r0, r3
 8017efe:	3714      	adds	r7, #20
 8017f00:	46bd      	mov	sp, r7
 8017f02:	bc80      	pop	{r7}
 8017f04:	4770      	bx	lr

08017f06 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8017f06:	b580      	push	{r7, lr}
 8017f08:	b084      	sub	sp, #16
 8017f0a:	af00      	add	r7, sp, #0
 8017f0c:	6039      	str	r1, [r7, #0]
 8017f0e:	4611      	mov	r1, r2
 8017f10:	461a      	mov	r2, r3
 8017f12:	4603      	mov	r3, r0
 8017f14:	71fb      	strb	r3, [r7, #7]
 8017f16:	460b      	mov	r3, r1
 8017f18:	71bb      	strb	r3, [r7, #6]
 8017f1a:	4613      	mov	r3, r2
 8017f1c:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8017f1e:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8017f22:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017f26:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017f2a:	4618      	mov	r0, r3
 8017f2c:	f000 f85d 	bl	8017fea <RegionCommonValueInRange>
 8017f30:	4603      	mov	r3, r0
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	d101      	bne.n	8017f3a <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8017f36:	2300      	movs	r3, #0
 8017f38:	e053      	b.n	8017fe2 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017f3a:	2300      	movs	r3, #0
 8017f3c:	73fb      	strb	r3, [r7, #15]
 8017f3e:	2300      	movs	r3, #0
 8017f40:	73bb      	strb	r3, [r7, #14]
 8017f42:	e049      	b.n	8017fd8 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017f44:	2300      	movs	r3, #0
 8017f46:	737b      	strb	r3, [r7, #13]
 8017f48:	e03d      	b.n	8017fc6 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8017f4a:	7bbb      	ldrb	r3, [r7, #14]
 8017f4c:	005b      	lsls	r3, r3, #1
 8017f4e:	683a      	ldr	r2, [r7, #0]
 8017f50:	4413      	add	r3, r2
 8017f52:	881b      	ldrh	r3, [r3, #0]
 8017f54:	461a      	mov	r2, r3
 8017f56:	7b7b      	ldrb	r3, [r7, #13]
 8017f58:	fa42 f303 	asr.w	r3, r2, r3
 8017f5c:	f003 0301 	and.w	r3, r3, #1
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	d02d      	beq.n	8017fc0 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017f64:	7bfa      	ldrb	r2, [r7, #15]
 8017f66:	7b7b      	ldrb	r3, [r7, #13]
 8017f68:	4413      	add	r3, r2
 8017f6a:	461a      	mov	r2, r3
 8017f6c:	4613      	mov	r3, r2
 8017f6e:	005b      	lsls	r3, r3, #1
 8017f70:	4413      	add	r3, r2
 8017f72:	009b      	lsls	r3, r3, #2
 8017f74:	461a      	mov	r2, r3
 8017f76:	69fb      	ldr	r3, [r7, #28]
 8017f78:	4413      	add	r3, r2
 8017f7a:	7a1b      	ldrb	r3, [r3, #8]
 8017f7c:	f343 0303 	sbfx	r3, r3, #0, #4
 8017f80:	b25b      	sxtb	r3, r3
 8017f82:	f003 030f 	and.w	r3, r3, #15
 8017f86:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8017f88:	7bfa      	ldrb	r2, [r7, #15]
 8017f8a:	7b7b      	ldrb	r3, [r7, #13]
 8017f8c:	4413      	add	r3, r2
 8017f8e:	461a      	mov	r2, r3
 8017f90:	4613      	mov	r3, r2
 8017f92:	005b      	lsls	r3, r3, #1
 8017f94:	4413      	add	r3, r2
 8017f96:	009b      	lsls	r3, r3, #2
 8017f98:	461a      	mov	r2, r3
 8017f9a:	69fb      	ldr	r3, [r7, #28]
 8017f9c:	4413      	add	r3, r2
 8017f9e:	7a1b      	ldrb	r3, [r3, #8]
 8017fa0:	f343 1303 	sbfx	r3, r3, #4, #4
 8017fa4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017fa6:	f003 030f 	and.w	r3, r3, #15
 8017faa:	b25a      	sxtb	r2, r3
 8017fac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017fb0:	4618      	mov	r0, r3
 8017fb2:	f000 f81a 	bl	8017fea <RegionCommonValueInRange>
 8017fb6:	4603      	mov	r3, r0
 8017fb8:	2b01      	cmp	r3, #1
 8017fba:	d101      	bne.n	8017fc0 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8017fbc:	2301      	movs	r3, #1
 8017fbe:	e010      	b.n	8017fe2 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8017fc0:	7b7b      	ldrb	r3, [r7, #13]
 8017fc2:	3301      	adds	r3, #1
 8017fc4:	737b      	strb	r3, [r7, #13]
 8017fc6:	7b7b      	ldrb	r3, [r7, #13]
 8017fc8:	2b0f      	cmp	r3, #15
 8017fca:	d9be      	bls.n	8017f4a <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017fcc:	7bfb      	ldrb	r3, [r7, #15]
 8017fce:	3310      	adds	r3, #16
 8017fd0:	73fb      	strb	r3, [r7, #15]
 8017fd2:	7bbb      	ldrb	r3, [r7, #14]
 8017fd4:	3301      	adds	r3, #1
 8017fd6:	73bb      	strb	r3, [r7, #14]
 8017fd8:	7bfa      	ldrb	r2, [r7, #15]
 8017fda:	79fb      	ldrb	r3, [r7, #7]
 8017fdc:	429a      	cmp	r2, r3
 8017fde:	d3b1      	bcc.n	8017f44 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8017fe0:	2300      	movs	r3, #0
}
 8017fe2:	4618      	mov	r0, r3
 8017fe4:	3710      	adds	r7, #16
 8017fe6:	46bd      	mov	sp, r7
 8017fe8:	bd80      	pop	{r7, pc}

08017fea <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8017fea:	b480      	push	{r7}
 8017fec:	b083      	sub	sp, #12
 8017fee:	af00      	add	r7, sp, #0
 8017ff0:	4603      	mov	r3, r0
 8017ff2:	71fb      	strb	r3, [r7, #7]
 8017ff4:	460b      	mov	r3, r1
 8017ff6:	71bb      	strb	r3, [r7, #6]
 8017ff8:	4613      	mov	r3, r2
 8017ffa:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8017ffc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8018000:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018004:	429a      	cmp	r2, r3
 8018006:	db07      	blt.n	8018018 <RegionCommonValueInRange+0x2e>
 8018008:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801800c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8018010:	429a      	cmp	r2, r3
 8018012:	dc01      	bgt.n	8018018 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8018014:	2301      	movs	r3, #1
 8018016:	e000      	b.n	801801a <RegionCommonValueInRange+0x30>
    }
    return 0;
 8018018:	2300      	movs	r3, #0
}
 801801a:	4618      	mov	r0, r3
 801801c:	370c      	adds	r7, #12
 801801e:	46bd      	mov	sp, r7
 8018020:	bc80      	pop	{r7}
 8018022:	4770      	bx	lr

08018024 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8018024:	b480      	push	{r7}
 8018026:	b085      	sub	sp, #20
 8018028:	af00      	add	r7, sp, #0
 801802a:	6078      	str	r0, [r7, #4]
 801802c:	460b      	mov	r3, r1
 801802e:	70fb      	strb	r3, [r7, #3]
 8018030:	4613      	mov	r3, r2
 8018032:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8018034:	78fb      	ldrb	r3, [r7, #3]
 8018036:	091b      	lsrs	r3, r3, #4
 8018038:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801803a:	78bb      	ldrb	r3, [r7, #2]
 801803c:	091b      	lsrs	r3, r3, #4
 801803e:	b2db      	uxtb	r3, r3
 8018040:	7bfa      	ldrb	r2, [r7, #15]
 8018042:	429a      	cmp	r2, r3
 8018044:	d803      	bhi.n	801804e <RegionCommonChanDisable+0x2a>
 8018046:	78fa      	ldrb	r2, [r7, #3]
 8018048:	78bb      	ldrb	r3, [r7, #2]
 801804a:	429a      	cmp	r2, r3
 801804c:	d301      	bcc.n	8018052 <RegionCommonChanDisable+0x2e>
    {
        return false;
 801804e:	2300      	movs	r3, #0
 8018050:	e017      	b.n	8018082 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8018052:	7bfb      	ldrb	r3, [r7, #15]
 8018054:	005b      	lsls	r3, r3, #1
 8018056:	687a      	ldr	r2, [r7, #4]
 8018058:	4413      	add	r3, r2
 801805a:	881b      	ldrh	r3, [r3, #0]
 801805c:	b21a      	sxth	r2, r3
 801805e:	78fb      	ldrb	r3, [r7, #3]
 8018060:	f003 030f 	and.w	r3, r3, #15
 8018064:	2101      	movs	r1, #1
 8018066:	fa01 f303 	lsl.w	r3, r1, r3
 801806a:	b21b      	sxth	r3, r3
 801806c:	43db      	mvns	r3, r3
 801806e:	b21b      	sxth	r3, r3
 8018070:	4013      	ands	r3, r2
 8018072:	b219      	sxth	r1, r3
 8018074:	7bfb      	ldrb	r3, [r7, #15]
 8018076:	005b      	lsls	r3, r3, #1
 8018078:	687a      	ldr	r2, [r7, #4]
 801807a:	4413      	add	r3, r2
 801807c:	b28a      	uxth	r2, r1
 801807e:	801a      	strh	r2, [r3, #0]

    return true;
 8018080:	2301      	movs	r3, #1
}
 8018082:	4618      	mov	r0, r3
 8018084:	3714      	adds	r7, #20
 8018086:	46bd      	mov	sp, r7
 8018088:	bc80      	pop	{r7}
 801808a:	4770      	bx	lr

0801808c <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 801808c:	b580      	push	{r7, lr}
 801808e:	b084      	sub	sp, #16
 8018090:	af00      	add	r7, sp, #0
 8018092:	6078      	str	r0, [r7, #4]
 8018094:	460b      	mov	r3, r1
 8018096:	70fb      	strb	r3, [r7, #3]
 8018098:	4613      	mov	r3, r2
 801809a:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 801809c:	2300      	movs	r3, #0
 801809e:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80180a0:	687b      	ldr	r3, [r7, #4]
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	d101      	bne.n	80180aa <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80180a6:	2300      	movs	r3, #0
 80180a8:	e018      	b.n	80180dc <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80180aa:	78fb      	ldrb	r3, [r7, #3]
 80180ac:	73bb      	strb	r3, [r7, #14]
 80180ae:	e010      	b.n	80180d2 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80180b0:	7bbb      	ldrb	r3, [r7, #14]
 80180b2:	005b      	lsls	r3, r3, #1
 80180b4:	687a      	ldr	r2, [r7, #4]
 80180b6:	4413      	add	r3, r2
 80180b8:	881b      	ldrh	r3, [r3, #0]
 80180ba:	2110      	movs	r1, #16
 80180bc:	4618      	mov	r0, r3
 80180be:	f7ff fef9 	bl	8017eb4 <CountChannels>
 80180c2:	4603      	mov	r3, r0
 80180c4:	461a      	mov	r2, r3
 80180c6:	7bfb      	ldrb	r3, [r7, #15]
 80180c8:	4413      	add	r3, r2
 80180ca:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80180cc:	7bbb      	ldrb	r3, [r7, #14]
 80180ce:	3301      	adds	r3, #1
 80180d0:	73bb      	strb	r3, [r7, #14]
 80180d2:	7bba      	ldrb	r2, [r7, #14]
 80180d4:	78bb      	ldrb	r3, [r7, #2]
 80180d6:	429a      	cmp	r2, r3
 80180d8:	d3ea      	bcc.n	80180b0 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80180da:	7bfb      	ldrb	r3, [r7, #15]
}
 80180dc:	4618      	mov	r0, r3
 80180de:	3710      	adds	r7, #16
 80180e0:	46bd      	mov	sp, r7
 80180e2:	bd80      	pop	{r7, pc}

080180e4 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80180e4:	b480      	push	{r7}
 80180e6:	b087      	sub	sp, #28
 80180e8:	af00      	add	r7, sp, #0
 80180ea:	60f8      	str	r0, [r7, #12]
 80180ec:	60b9      	str	r1, [r7, #8]
 80180ee:	4613      	mov	r3, r2
 80180f0:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80180f2:	68fb      	ldr	r3, [r7, #12]
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d016      	beq.n	8018126 <RegionCommonChanMaskCopy+0x42>
 80180f8:	68bb      	ldr	r3, [r7, #8]
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d013      	beq.n	8018126 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80180fe:	2300      	movs	r3, #0
 8018100:	75fb      	strb	r3, [r7, #23]
 8018102:	e00c      	b.n	801811e <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8018104:	7dfb      	ldrb	r3, [r7, #23]
 8018106:	005b      	lsls	r3, r3, #1
 8018108:	68ba      	ldr	r2, [r7, #8]
 801810a:	441a      	add	r2, r3
 801810c:	7dfb      	ldrb	r3, [r7, #23]
 801810e:	005b      	lsls	r3, r3, #1
 8018110:	68f9      	ldr	r1, [r7, #12]
 8018112:	440b      	add	r3, r1
 8018114:	8812      	ldrh	r2, [r2, #0]
 8018116:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8018118:	7dfb      	ldrb	r3, [r7, #23]
 801811a:	3301      	adds	r3, #1
 801811c:	75fb      	strb	r3, [r7, #23]
 801811e:	7dfa      	ldrb	r2, [r7, #23]
 8018120:	79fb      	ldrb	r3, [r7, #7]
 8018122:	429a      	cmp	r2, r3
 8018124:	d3ee      	bcc.n	8018104 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8018126:	bf00      	nop
 8018128:	371c      	adds	r7, #28
 801812a:	46bd      	mov	sp, r7
 801812c:	bc80      	pop	{r7}
 801812e:	4770      	bx	lr

08018130 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8018130:	b082      	sub	sp, #8
 8018132:	b580      	push	{r7, lr}
 8018134:	b086      	sub	sp, #24
 8018136:	af00      	add	r7, sp, #0
 8018138:	60f8      	str	r0, [r7, #12]
 801813a:	60b9      	str	r1, [r7, #8]
 801813c:	627b      	str	r3, [r7, #36]	@ 0x24
 801813e:	4613      	mov	r3, r2
 8018140:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8018142:	79f9      	ldrb	r1, [r7, #7]
 8018144:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018148:	cb0c      	ldmia	r3, {r2, r3}
 801814a:	68f8      	ldr	r0, [r7, #12]
 801814c:	f7ff fd8c 	bl	8017c68 <GetDutyCycle>
 8018150:	4603      	mov	r3, r0
 8018152:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8018154:	68fb      	ldr	r3, [r7, #12]
 8018156:	68da      	ldr	r2, [r3, #12]
 8018158:	8afb      	ldrh	r3, [r7, #22]
 801815a:	68b9      	ldr	r1, [r7, #8]
 801815c:	fb01 f303 	mul.w	r3, r1, r3
 8018160:	429a      	cmp	r2, r3
 8018162:	d909      	bls.n	8018178 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8018164:	68fb      	ldr	r3, [r7, #12]
 8018166:	68da      	ldr	r2, [r3, #12]
 8018168:	8afb      	ldrh	r3, [r7, #22]
 801816a:	68b9      	ldr	r1, [r7, #8]
 801816c:	fb01 f303 	mul.w	r3, r1, r3
 8018170:	1ad2      	subs	r2, r2, r3
 8018172:	68fb      	ldr	r3, [r7, #12]
 8018174:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8018176:	e002      	b.n	801817e <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8018178:	68fb      	ldr	r3, [r7, #12]
 801817a:	2200      	movs	r2, #0
 801817c:	60da      	str	r2, [r3, #12]
}
 801817e:	bf00      	nop
 8018180:	3718      	adds	r7, #24
 8018182:	46bd      	mov	sp, r7
 8018184:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8018188:	b002      	add	sp, #8
 801818a:	4770      	bx	lr

0801818c <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 801818c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801818e:	b08f      	sub	sp, #60	@ 0x3c
 8018190:	af04      	add	r7, sp, #16
 8018192:	6039      	str	r1, [r7, #0]
 8018194:	4611      	mov	r1, r2
 8018196:	461a      	mov	r2, r3
 8018198:	4603      	mov	r3, r0
 801819a:	71fb      	strb	r3, [r7, #7]
 801819c:	460b      	mov	r3, r1
 801819e:	71bb      	strb	r3, [r7, #6]
 80181a0:	4613      	mov	r3, r2
 80181a2:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 80181a4:	f04f 33ff 	mov.w	r3, #4294967295
 80181a8:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80181aa:	f006 ff3b 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 80181ae:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 80181b0:	2300      	movs	r3, #0
 80181b2:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 80181b4:	2301      	movs	r3, #1
 80181b6:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 80181b8:	2300      	movs	r3, #0
 80181ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 80181be:	2300      	movs	r3, #0
 80181c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80181c4:	e0ba      	b.n	801833c <RegionCommonUpdateBandTimeOff+0x1b0>
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime, elapsedTime );
#else
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80181c6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80181ca:	4613      	mov	r3, r2
 80181cc:	005b      	lsls	r3, r3, #1
 80181ce:	4413      	add	r3, r2
 80181d0:	00db      	lsls	r3, r3, #3
 80181d2:	461a      	mov	r2, r3
 80181d4:	683b      	ldr	r3, [r7, #0]
 80181d6:	189c      	adds	r4, r3, r2
 80181d8:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80181dc:	797a      	ldrb	r2, [r7, #5]
 80181de:	79fd      	ldrb	r5, [r7, #7]
 80181e0:	69fb      	ldr	r3, [r7, #28]
 80181e2:	9302      	str	r3, [sp, #8]
 80181e4:	46ec      	mov	ip, sp
 80181e6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80181ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80181ee:	e88c 0003 	stmia.w	ip, {r0, r1}
 80181f2:	4633      	mov	r3, r6
 80181f4:	4629      	mov	r1, r5
 80181f6:	4620      	mov	r0, r4
 80181f8:	f7ff fe22 	bl	8017e40 <UpdateTimeCredits>
 80181fc:	4603      	mov	r3, r0
 80181fe:	82fb      	strh	r3, [r7, #22]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8018200:	8afa      	ldrh	r2, [r7, #22]
 8018202:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018204:	fb02 f303 	mul.w	r3, r2, r3
 8018208:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801820a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801820e:	4613      	mov	r3, r2
 8018210:	005b      	lsls	r3, r3, #1
 8018212:	4413      	add	r3, r2
 8018214:	00db      	lsls	r3, r3, #3
 8018216:	461a      	mov	r2, r3
 8018218:	683b      	ldr	r3, [r7, #0]
 801821a:	4413      	add	r3, r2
 801821c:	68db      	ldr	r3, [r3, #12]
 801821e:	69ba      	ldr	r2, [r7, #24]
 8018220:	429a      	cmp	r2, r3
 8018222:	d308      	bcc.n	8018236 <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018224:	797b      	ldrb	r3, [r7, #5]
 8018226:	f083 0301 	eor.w	r3, r3, #1
 801822a:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801822c:	2b00      	cmp	r3, #0
 801822e:	d013      	beq.n	8018258 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018230:	79fb      	ldrb	r3, [r7, #7]
 8018232:	2b00      	cmp	r3, #0
 8018234:	d010      	beq.n	8018258 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8018236:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801823a:	4613      	mov	r3, r2
 801823c:	005b      	lsls	r3, r3, #1
 801823e:	4413      	add	r3, r2
 8018240:	00db      	lsls	r3, r3, #3
 8018242:	461a      	mov	r2, r3
 8018244:	683b      	ldr	r3, [r7, #0]
 8018246:	4413      	add	r3, r2
 8018248:	2201      	movs	r2, #1
 801824a:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 801824c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018250:	3301      	adds	r3, #1
 8018252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8018256:	e06c      	b.n	8018332 <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8018258:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801825c:	4613      	mov	r3, r2
 801825e:	005b      	lsls	r3, r3, #1
 8018260:	4413      	add	r3, r2
 8018262:	00db      	lsls	r3, r3, #3
 8018264:	461a      	mov	r2, r3
 8018266:	683b      	ldr	r3, [r7, #0]
 8018268:	4413      	add	r3, r2
 801826a:	2200      	movs	r2, #0
 801826c:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 801826e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018272:	4613      	mov	r3, r2
 8018274:	005b      	lsls	r3, r3, #1
 8018276:	4413      	add	r3, r2
 8018278:	00db      	lsls	r3, r3, #3
 801827a:	461a      	mov	r2, r3
 801827c:	683b      	ldr	r3, [r7, #0]
 801827e:	4413      	add	r3, r2
 8018280:	691b      	ldr	r3, [r3, #16]
 8018282:	69ba      	ldr	r2, [r7, #24]
 8018284:	429a      	cmp	r2, r3
 8018286:	d215      	bcs.n	80182b4 <RegionCommonUpdateBandTimeOff+0x128>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
#else
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8018288:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801828c:	4613      	mov	r3, r2
 801828e:	005b      	lsls	r3, r3, #1
 8018290:	4413      	add	r3, r2
 8018292:	00db      	lsls	r3, r3, #3
 8018294:	461a      	mov	r2, r3
 8018296:	683b      	ldr	r3, [r7, #0]
 8018298:	4413      	add	r3, r2
 801829a:	68db      	ldr	r3, [r3, #12]
 801829c:	69ba      	ldr	r2, [r7, #24]
 801829e:	1ad3      	subs	r3, r2, r3
 80182a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80182a2:	4293      	cmp	r3, r2
 80182a4:	bf28      	it	cs
 80182a6:	4613      	movcs	r3, r2
 80182a8:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80182aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80182ae:	3301      	adds	r3, #1
 80182b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            }

#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x01010003 ) || ( REGION_VERSION == 0x02010001 )))
            // Apply a special calculation if the device is not joined.
            if( joined == false )
 80182b4:	79fb      	ldrb	r3, [r7, #7]
 80182b6:	f083 0301 	eor.w	r3, r3, #1
 80182ba:	b2db      	uxtb	r3, r3
 80182bc:	2b00      	cmp	r3, #0
 80182be:	d038      	beq.n	8018332 <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 80182c0:	2300      	movs	r3, #0
 80182c2:	60fb      	str	r3, [r7, #12]
 80182c4:	2300      	movs	r3, #0
 80182c6:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 80182c8:	8afb      	ldrh	r3, [r7, #22]
 80182ca:	2b64      	cmp	r3, #100	@ 0x64
 80182cc:	d103      	bne.n	80182d6 <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 80182ce:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80182d2:	60fb      	str	r3, [r7, #12]
 80182d4:	e009      	b.n	80182ea <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 80182d6:	8afb      	ldrh	r3, [r7, #22]
 80182d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80182dc:	d103      	bne.n	80182e6 <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 80182de:	f649 23b0 	movw	r3, #39600	@ 0x9ab0
 80182e2:	60fb      	str	r3, [r7, #12]
 80182e4:	e001      	b.n	80182ea <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80182e6:	4b1e      	ldr	r3, [pc, #120]	@ (8018360 <RegionCommonUpdateBandTimeOff+0x1d4>)
 80182e8:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80182ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80182ec:	4a1c      	ldr	r2, [pc, #112]	@ (8018360 <RegionCommonUpdateBandTimeOff+0x1d4>)
 80182ee:	4293      	cmp	r3, r2
 80182f0:	d90e      	bls.n	8018310 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 80182f2:	68fa      	ldr	r2, [r7, #12]
 80182f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80182f6:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 80182fa:	3b30      	subs	r3, #48	@ 0x30
 80182fc:	4919      	ldr	r1, [pc, #100]	@ (8018364 <RegionCommonUpdateBandTimeOff+0x1d8>)
 80182fe:	fba1 1303 	umull	r1, r3, r1, r3
 8018302:	0c1b      	lsrs	r3, r3, #16
 8018304:	3301      	adds	r3, #1
 8018306:	4918      	ldr	r1, [pc, #96]	@ (8018368 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8018308:	fb01 f303 	mul.w	r3, r1, r3
 801830c:	4413      	add	r3, r2
 801830e:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8018310:	f107 000c 	add.w	r0, r7, #12
 8018314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018316:	9300      	str	r3, [sp, #0]
 8018318:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801831a:	f107 020c 	add.w	r2, r7, #12
 801831e:	ca06      	ldmia	r2, {r1, r2}
 8018320:	f005 ff99 	bl	801e256 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8018324:	f107 030c 	add.w	r3, r7, #12
 8018328:	e893 0003 	ldmia.w	r3, {r0, r1}
 801832c:	f006 f852 	bl	801e3d4 <SysTimeToMs>
 8018330:	6278      	str	r0, [r7, #36]	@ 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8018332:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018336:	3301      	adds	r3, #1
 8018338:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801833c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018340:	79bb      	ldrb	r3, [r7, #6]
 8018342:	429a      	cmp	r2, r3
 8018344:	f4ff af3f 	bcc.w	80181c6 <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 8018348:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801834c:	2b00      	cmp	r3, #0
 801834e:	d102      	bne.n	8018356 <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8018350:	f04f 33ff 	mov.w	r3, #4294967295
 8018354:	e000      	b.n	8018358 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8018356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018358:	4618      	mov	r0, r3
 801835a:	372c      	adds	r7, #44	@ 0x2c
 801835c:	46bd      	mov	sp, r7
 801835e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018360:	0001ec30 	.word	0x0001ec30
 8018364:	c22e4507 	.word	0xc22e4507
 8018368:	00015180 	.word	0x00015180

0801836c <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 801836c:	b480      	push	{r7}
 801836e:	b085      	sub	sp, #20
 8018370:	af00      	add	r7, sp, #0
 8018372:	6078      	str	r0, [r7, #4]
 8018374:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8018376:	2300      	movs	r3, #0
 8018378:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 801837a:	687b      	ldr	r3, [r7, #4]
 801837c:	781b      	ldrb	r3, [r3, #0]
 801837e:	2b03      	cmp	r3, #3
 8018380:	d140      	bne.n	8018404 <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	3301      	adds	r3, #1
 8018386:	781b      	ldrb	r3, [r3, #0]
 8018388:	b25a      	sxtb	r2, r3
 801838a:	683b      	ldr	r3, [r7, #0]
 801838c:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801838e:	683b      	ldr	r3, [r7, #0]
 8018390:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018394:	f003 030f 	and.w	r3, r3, #15
 8018398:	b25a      	sxtb	r2, r3
 801839a:	683b      	ldr	r3, [r7, #0]
 801839c:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801839e:	683b      	ldr	r3, [r7, #0]
 80183a0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80183a4:	b2db      	uxtb	r3, r3
 80183a6:	091b      	lsrs	r3, r3, #4
 80183a8:	b2db      	uxtb	r3, r3
 80183aa:	b25a      	sxtb	r2, r3
 80183ac:	683b      	ldr	r3, [r7, #0]
 80183ae:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	3302      	adds	r3, #2
 80183b4:	781b      	ldrb	r3, [r3, #0]
 80183b6:	461a      	mov	r2, r3
 80183b8:	683b      	ldr	r3, [r7, #0]
 80183ba:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80183bc:	683b      	ldr	r3, [r7, #0]
 80183be:	889b      	ldrh	r3, [r3, #4]
 80183c0:	b21a      	sxth	r2, r3
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	3303      	adds	r3, #3
 80183c6:	781b      	ldrb	r3, [r3, #0]
 80183c8:	b21b      	sxth	r3, r3
 80183ca:	021b      	lsls	r3, r3, #8
 80183cc:	b21b      	sxth	r3, r3
 80183ce:	4313      	orrs	r3, r2
 80183d0:	b21b      	sxth	r3, r3
 80183d2:	b29a      	uxth	r2, r3
 80183d4:	683b      	ldr	r3, [r7, #0]
 80183d6:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80183d8:	687b      	ldr	r3, [r7, #4]
 80183da:	791a      	ldrb	r2, [r3, #4]
 80183dc:	683b      	ldr	r3, [r7, #0]
 80183de:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80183e0:	683b      	ldr	r3, [r7, #0]
 80183e2:	781b      	ldrb	r3, [r3, #0]
 80183e4:	091b      	lsrs	r3, r3, #4
 80183e6:	b2db      	uxtb	r3, r3
 80183e8:	f003 0307 	and.w	r3, r3, #7
 80183ec:	b2da      	uxtb	r2, r3
 80183ee:	683b      	ldr	r3, [r7, #0]
 80183f0:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80183f2:	683b      	ldr	r3, [r7, #0]
 80183f4:	781b      	ldrb	r3, [r3, #0]
 80183f6:	f003 030f 	and.w	r3, r3, #15
 80183fa:	b2da      	uxtb	r2, r3
 80183fc:	683b      	ldr	r3, [r7, #0]
 80183fe:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8018400:	2305      	movs	r3, #5
 8018402:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8018404:	7bfb      	ldrb	r3, [r7, #15]
}
 8018406:	4618      	mov	r0, r3
 8018408:	3714      	adds	r7, #20
 801840a:	46bd      	mov	sp, r7
 801840c:	bc80      	pop	{r7}
 801840e:	4770      	bx	lr

08018410 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8018410:	b5b0      	push	{r4, r5, r7, lr}
 8018412:	b088      	sub	sp, #32
 8018414:	af02      	add	r7, sp, #8
 8018416:	60f8      	str	r0, [r7, #12]
 8018418:	60b9      	str	r1, [r7, #8]
 801841a:	607a      	str	r2, [r7, #4]
 801841c:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 801841e:	68fb      	ldr	r3, [r7, #12]
 8018420:	791b      	ldrb	r3, [r3, #4]
 8018422:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8018424:	68fb      	ldr	r3, [r7, #12]
 8018426:	799b      	ldrb	r3, [r3, #6]
 8018428:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 801842a:	68fb      	ldr	r3, [r7, #12]
 801842c:	79db      	ldrb	r3, [r3, #7]
 801842e:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8018430:	68fb      	ldr	r3, [r7, #12]
 8018432:	7a1b      	ldrb	r3, [r3, #8]
 8018434:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8018436:	68fb      	ldr	r3, [r7, #12]
 8018438:	795b      	ldrb	r3, [r3, #5]
 801843a:	f083 0301 	eor.w	r3, r3, #1
 801843e:	b2db      	uxtb	r3, r3
 8018440:	2b00      	cmp	r3, #0
 8018442:	d008      	beq.n	8018456 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8018444:	68fb      	ldr	r3, [r7, #12]
 8018446:	7adb      	ldrb	r3, [r3, #11]
 8018448:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801844a:	68fb      	ldr	r3, [r7, #12]
 801844c:	7a5b      	ldrb	r3, [r3, #9]
 801844e:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8018450:	68fb      	ldr	r3, [r7, #12]
 8018452:	7a9b      	ldrb	r3, [r3, #10]
 8018454:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8018456:	7dfb      	ldrb	r3, [r7, #23]
 8018458:	2b00      	cmp	r3, #0
 801845a:	d04a      	beq.n	80184f2 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 801845c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8018460:	2b0f      	cmp	r3, #15
 8018462:	d103      	bne.n	801846c <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8018464:	68fb      	ldr	r3, [r7, #12]
 8018466:	7a5b      	ldrb	r3, [r3, #9]
 8018468:	75bb      	strb	r3, [r7, #22]
 801846a:	e01d      	b.n	80184a8 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801846c:	68fb      	ldr	r3, [r7, #12]
 801846e:	7b18      	ldrb	r0, [r3, #12]
 8018470:	68fb      	ldr	r3, [r7, #12]
 8018472:	6919      	ldr	r1, [r3, #16]
 8018474:	68fb      	ldr	r3, [r7, #12]
 8018476:	f993 5014 	ldrsb.w	r5, [r3, #20]
 801847a:	68fb      	ldr	r3, [r7, #12]
 801847c:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8018480:	68fa      	ldr	r2, [r7, #12]
 8018482:	6992      	ldr	r2, [r2, #24]
 8018484:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8018488:	9201      	str	r2, [sp, #4]
 801848a:	9300      	str	r3, [sp, #0]
 801848c:	462b      	mov	r3, r5
 801848e:	4622      	mov	r2, r4
 8018490:	f7ff fd39 	bl	8017f06 <RegionCommonChanVerifyDr>
 8018494:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8018496:	f083 0301 	eor.w	r3, r3, #1
 801849a:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801849c:	2b00      	cmp	r3, #0
 801849e:	d003      	beq.n	80184a8 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 80184a0:	7dfb      	ldrb	r3, [r7, #23]
 80184a2:	f023 0302 	bic.w	r3, r3, #2
 80184a6:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 80184a8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80184ac:	2b0f      	cmp	r3, #15
 80184ae:	d103      	bne.n	80184b8 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 80184b0:	68fb      	ldr	r3, [r7, #12]
 80184b2:	7a9b      	ldrb	r3, [r3, #10]
 80184b4:	757b      	strb	r3, [r7, #21]
 80184b6:	e01c      	b.n	80184f2 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80184b8:	68fb      	ldr	r3, [r7, #12]
 80184ba:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80184be:	68fb      	ldr	r3, [r7, #12]
 80184c0:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80184c4:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80184c8:	4618      	mov	r0, r3
 80184ca:	f7ff fd8e 	bl	8017fea <RegionCommonValueInRange>
 80184ce:	4603      	mov	r3, r0
 80184d0:	2b00      	cmp	r3, #0
 80184d2:	d10e      	bne.n	80184f2 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80184d4:	68fb      	ldr	r3, [r7, #12]
 80184d6:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80184da:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80184de:	429a      	cmp	r2, r3
 80184e0:	da03      	bge.n	80184ea <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80184e2:	68fb      	ldr	r3, [r7, #12]
 80184e4:	7f5b      	ldrb	r3, [r3, #29]
 80184e6:	757b      	strb	r3, [r7, #21]
 80184e8:	e003      	b.n	80184f2 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80184ea:	7dfb      	ldrb	r3, [r7, #23]
 80184ec:	f023 0304 	bic.w	r3, r3, #4
 80184f0:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80184f2:	7dfb      	ldrb	r3, [r7, #23]
 80184f4:	2b07      	cmp	r3, #7
 80184f6:	d105      	bne.n	8018504 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 80184f8:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80184fc:	2b00      	cmp	r3, #0
 80184fe:	d101      	bne.n	8018504 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8018500:	2301      	movs	r3, #1
 8018502:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8018504:	68bb      	ldr	r3, [r7, #8]
 8018506:	7dba      	ldrb	r2, [r7, #22]
 8018508:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	7d7a      	ldrb	r2, [r7, #21]
 801850e:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8018510:	7d3a      	ldrb	r2, [r7, #20]
 8018512:	683b      	ldr	r3, [r7, #0]
 8018514:	701a      	strb	r2, [r3, #0]

    return status;
 8018516:	7dfb      	ldrb	r3, [r7, #23]
}
 8018518:	4618      	mov	r0, r3
 801851a:	3718      	adds	r7, #24
 801851c:	46bd      	mov	sp, r7
 801851e:	bdb0      	pop	{r4, r5, r7, pc}

08018520 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8018520:	b480      	push	{r7}
 8018522:	b083      	sub	sp, #12
 8018524:	af00      	add	r7, sp, #0
 8018526:	4603      	mov	r3, r0
 8018528:	6039      	str	r1, [r7, #0]
 801852a:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 801852c:	79fb      	ldrb	r3, [r7, #7]
 801852e:	4a06      	ldr	r2, [pc, #24]	@ (8018548 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8018530:	fa02 f303 	lsl.w	r3, r2, r3
 8018534:	461a      	mov	r2, r3
 8018536:	683b      	ldr	r3, [r7, #0]
 8018538:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801853c:	4618      	mov	r0, r3
 801853e:	370c      	adds	r7, #12
 8018540:	46bd      	mov	sp, r7
 8018542:	bc80      	pop	{r7}
 8018544:	4770      	bx	lr
 8018546:	bf00      	nop
 8018548:	000f4240 	.word	0x000f4240

0801854c <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 801854c:	b480      	push	{r7}
 801854e:	b083      	sub	sp, #12
 8018550:	af00      	add	r7, sp, #0
 8018552:	4603      	mov	r3, r0
 8018554:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8018556:	79fb      	ldrb	r3, [r7, #7]
 8018558:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801855c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8018560:	4618      	mov	r0, r3
 8018562:	370c      	adds	r7, #12
 8018564:	46bd      	mov	sp, r7
 8018566:	bc80      	pop	{r7}
 8018568:	4770      	bx	lr
	...

0801856c <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 801856c:	b480      	push	{r7}
 801856e:	b085      	sub	sp, #20
 8018570:	af00      	add	r7, sp, #0
 8018572:	60f8      	str	r0, [r7, #12]
 8018574:	607a      	str	r2, [r7, #4]
 8018576:	603b      	str	r3, [r7, #0]
 8018578:	460b      	mov	r3, r1
 801857a:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 801857c:	7afa      	ldrb	r2, [r7, #11]
 801857e:	7afb      	ldrb	r3, [r7, #11]
 8018580:	3b04      	subs	r3, #4
 8018582:	4619      	mov	r1, r3
 8018584:	68fb      	ldr	r3, [r7, #12]
 8018586:	fb03 f101 	mul.w	r1, r3, r1
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018590:	fb00 f303 	mul.w	r3, r0, r3
 8018594:	440b      	add	r3, r1
 8018596:	005b      	lsls	r3, r3, #1
 8018598:	2b00      	cmp	r3, #0
 801859a:	d013      	beq.n	80185c4 <RegionCommonComputeRxWindowParameters+0x58>
 801859c:	7afb      	ldrb	r3, [r7, #11]
 801859e:	3b04      	subs	r3, #4
 80185a0:	4619      	mov	r1, r3
 80185a2:	68fb      	ldr	r3, [r7, #12]
 80185a4:	fb03 f101 	mul.w	r1, r3, r1
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80185ae:	fb00 f303 	mul.w	r3, r0, r3
 80185b2:	440b      	add	r3, r1
 80185b4:	0059      	lsls	r1, r3, #1
 80185b6:	68fb      	ldr	r3, [r7, #12]
 80185b8:	440b      	add	r3, r1
 80185ba:	1e59      	subs	r1, r3, #1
 80185bc:	68fb      	ldr	r3, [r7, #12]
 80185be:	fbb1 f3f3 	udiv	r3, r1, r3
 80185c2:	e00f      	b.n	80185e4 <RegionCommonComputeRxWindowParameters+0x78>
 80185c4:	7afb      	ldrb	r3, [r7, #11]
 80185c6:	3b04      	subs	r3, #4
 80185c8:	4619      	mov	r1, r3
 80185ca:	68fb      	ldr	r3, [r7, #12]
 80185cc:	fb03 f101 	mul.w	r1, r3, r1
 80185d0:	687b      	ldr	r3, [r7, #4]
 80185d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80185d6:	fb00 f303 	mul.w	r3, r0, r3
 80185da:	440b      	add	r3, r1
 80185dc:	0059      	lsls	r1, r3, #1
 80185de:	68fb      	ldr	r3, [r7, #12]
 80185e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80185e4:	429a      	cmp	r2, r3
 80185e6:	bf38      	it	cc
 80185e8:	461a      	movcc	r2, r3
 80185ea:	69bb      	ldr	r3, [r7, #24]
 80185ec:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 80185ee:	68fb      	ldr	r3, [r7, #12]
 80185f0:	009b      	lsls	r3, r3, #2
 80185f2:	4619      	mov	r1, r3
 80185f4:	69bb      	ldr	r3, [r7, #24]
 80185f6:	681b      	ldr	r3, [r3, #0]
 80185f8:	68fa      	ldr	r2, [r7, #12]
 80185fa:	fb02 f303 	mul.w	r3, r2, r3
 80185fe:	2b00      	cmp	r3, #0
 8018600:	d007      	beq.n	8018612 <RegionCommonComputeRxWindowParameters+0xa6>
 8018602:	69bb      	ldr	r3, [r7, #24]
 8018604:	681b      	ldr	r3, [r3, #0]
 8018606:	68fa      	ldr	r2, [r7, #12]
 8018608:	fb02 f303 	mul.w	r3, r2, r3
 801860c:	3301      	adds	r3, #1
 801860e:	085b      	lsrs	r3, r3, #1
 8018610:	e005      	b.n	801861e <RegionCommonComputeRxWindowParameters+0xb2>
 8018612:	69bb      	ldr	r3, [r7, #24]
 8018614:	681b      	ldr	r3, [r3, #0]
 8018616:	68fa      	ldr	r2, [r7, #12]
 8018618:	fb02 f303 	mul.w	r3, r2, r3
 801861c:	085b      	lsrs	r3, r3, #1
 801861e:	1acb      	subs	r3, r1, r3
 8018620:	683a      	ldr	r2, [r7, #0]
 8018622:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018626:	fb01 f202 	mul.w	r2, r1, r2
 801862a:	1a9b      	subs	r3, r3, r2
 801862c:	2b00      	cmp	r3, #0
 801862e:	dd27      	ble.n	8018680 <RegionCommonComputeRxWindowParameters+0x114>
 8018630:	68fb      	ldr	r3, [r7, #12]
 8018632:	009b      	lsls	r3, r3, #2
 8018634:	4619      	mov	r1, r3
 8018636:	69bb      	ldr	r3, [r7, #24]
 8018638:	681b      	ldr	r3, [r3, #0]
 801863a:	68fa      	ldr	r2, [r7, #12]
 801863c:	fb02 f303 	mul.w	r3, r2, r3
 8018640:	2b00      	cmp	r3, #0
 8018642:	d007      	beq.n	8018654 <RegionCommonComputeRxWindowParameters+0xe8>
 8018644:	69bb      	ldr	r3, [r7, #24]
 8018646:	681b      	ldr	r3, [r3, #0]
 8018648:	68fa      	ldr	r2, [r7, #12]
 801864a:	fb02 f303 	mul.w	r3, r2, r3
 801864e:	3301      	adds	r3, #1
 8018650:	085b      	lsrs	r3, r3, #1
 8018652:	e005      	b.n	8018660 <RegionCommonComputeRxWindowParameters+0xf4>
 8018654:	69bb      	ldr	r3, [r7, #24]
 8018656:	681b      	ldr	r3, [r3, #0]
 8018658:	68fa      	ldr	r2, [r7, #12]
 801865a:	fb02 f303 	mul.w	r3, r2, r3
 801865e:	085b      	lsrs	r3, r3, #1
 8018660:	1acb      	subs	r3, r1, r3
 8018662:	683a      	ldr	r2, [r7, #0]
 8018664:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018668:	fb01 f202 	mul.w	r2, r1, r2
 801866c:	1a9b      	subs	r3, r3, r2
 801866e:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8018672:	4a19      	ldr	r2, [pc, #100]	@ (80186d8 <RegionCommonComputeRxWindowParameters+0x16c>)
 8018674:	fb82 1203 	smull	r1, r2, r2, r3
 8018678:	1192      	asrs	r2, r2, #6
 801867a:	17db      	asrs	r3, r3, #31
 801867c:	1ad3      	subs	r3, r2, r3
 801867e:	e024      	b.n	80186ca <RegionCommonComputeRxWindowParameters+0x15e>
 8018680:	68fb      	ldr	r3, [r7, #12]
 8018682:	009b      	lsls	r3, r3, #2
 8018684:	4619      	mov	r1, r3
 8018686:	69bb      	ldr	r3, [r7, #24]
 8018688:	681b      	ldr	r3, [r3, #0]
 801868a:	68fa      	ldr	r2, [r7, #12]
 801868c:	fb02 f303 	mul.w	r3, r2, r3
 8018690:	2b00      	cmp	r3, #0
 8018692:	d007      	beq.n	80186a4 <RegionCommonComputeRxWindowParameters+0x138>
 8018694:	69bb      	ldr	r3, [r7, #24]
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	68fa      	ldr	r2, [r7, #12]
 801869a:	fb02 f303 	mul.w	r3, r2, r3
 801869e:	3301      	adds	r3, #1
 80186a0:	085b      	lsrs	r3, r3, #1
 80186a2:	e005      	b.n	80186b0 <RegionCommonComputeRxWindowParameters+0x144>
 80186a4:	69bb      	ldr	r3, [r7, #24]
 80186a6:	681b      	ldr	r3, [r3, #0]
 80186a8:	68fa      	ldr	r2, [r7, #12]
 80186aa:	fb02 f303 	mul.w	r3, r2, r3
 80186ae:	085b      	lsrs	r3, r3, #1
 80186b0:	1acb      	subs	r3, r1, r3
 80186b2:	683a      	ldr	r2, [r7, #0]
 80186b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80186b8:	fb01 f202 	mul.w	r2, r1, r2
 80186bc:	1a9b      	subs	r3, r3, r2
 80186be:	4a06      	ldr	r2, [pc, #24]	@ (80186d8 <RegionCommonComputeRxWindowParameters+0x16c>)
 80186c0:	fb82 1203 	smull	r1, r2, r2, r3
 80186c4:	1192      	asrs	r2, r2, #6
 80186c6:	17db      	asrs	r3, r3, #31
 80186c8:	1ad3      	subs	r3, r2, r3
 80186ca:	69fa      	ldr	r2, [r7, #28]
 80186cc:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80186ce:	bf00      	nop
 80186d0:	3714      	adds	r7, #20
 80186d2:	46bd      	mov	sp, r7
 80186d4:	bc80      	pop	{r7}
 80186d6:	4770      	bx	lr
 80186d8:	10624dd3 	.word	0x10624dd3

080186dc <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80186dc:	b580      	push	{r7, lr}
 80186de:	b086      	sub	sp, #24
 80186e0:	af00      	add	r7, sp, #0
 80186e2:	4603      	mov	r3, r0
 80186e4:	60b9      	str	r1, [r7, #8]
 80186e6:	607a      	str	r2, [r7, #4]
 80186e8:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80186ea:	2300      	movs	r3, #0
 80186ec:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80186ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80186f2:	005b      	lsls	r3, r3, #1
 80186f4:	4618      	mov	r0, r3
 80186f6:	f7e8 f8b9 	bl	800086c <__aeabi_ui2f>
 80186fa:	4603      	mov	r3, r0
 80186fc:	4619      	mov	r1, r3
 80186fe:	68b8      	ldr	r0, [r7, #8]
 8018700:	f7e8 f802 	bl	8000708 <__aeabi_fsub>
 8018704:	4603      	mov	r3, r0
 8018706:	6879      	ldr	r1, [r7, #4]
 8018708:	4618      	mov	r0, r3
 801870a:	f7e7 fffd 	bl	8000708 <__aeabi_fsub>
 801870e:	4603      	mov	r3, r0
 8018710:	4618      	mov	r0, r3
 8018712:	f7e7 fe9d 	bl	8000450 <__aeabi_f2d>
 8018716:	4602      	mov	r2, r0
 8018718:	460b      	mov	r3, r1
 801871a:	4610      	mov	r0, r2
 801871c:	4619      	mov	r1, r3
 801871e:	f007 f823 	bl	801f768 <floor>
 8018722:	4602      	mov	r2, r0
 8018724:	460b      	mov	r3, r1
 8018726:	4610      	mov	r0, r2
 8018728:	4619      	mov	r1, r3
 801872a:	f7e7 ff71 	bl	8000610 <__aeabi_d2iz>
 801872e:	4603      	mov	r3, r0
 8018730:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8018732:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018736:	4618      	mov	r0, r3
 8018738:	3718      	adds	r7, #24
 801873a:	46bd      	mov	sp, r7
 801873c:	bd80      	pop	{r7, pc}
	...

08018740 <RegionCommonRxBeaconSetup>:

void RegionCommonRxBeaconSetup( RegionCommonRxBeaconSetupParams_t* rxBeaconSetupParams )
{
 8018740:	b5b0      	push	{r4, r5, r7, lr}
 8018742:	b08e      	sub	sp, #56	@ 0x38
 8018744:	af0a      	add	r7, sp, #40	@ 0x28
 8018746:	6078      	str	r0, [r7, #4]
    bool rxContinuous = true;
 8018748:	2301      	movs	r3, #1
 801874a:	73fb      	strb	r3, [r7, #15]
    uint8_t datarate;

    // Set the radio into sleep mode
    Radio.Sleep( );
 801874c:	4b29      	ldr	r3, [pc, #164]	@ (80187f4 <RegionCommonRxBeaconSetup+0xb4>)
 801874e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018750:	4798      	blx	r3

    // Setup frequency and payload length
    Radio.SetChannel( rxBeaconSetupParams->Frequency );
 8018752:	4b28      	ldr	r3, [pc, #160]	@ (80187f4 <RegionCommonRxBeaconSetup+0xb4>)
 8018754:	68db      	ldr	r3, [r3, #12]
 8018756:	687a      	ldr	r2, [r7, #4]
 8018758:	6852      	ldr	r2, [r2, #4]
 801875a:	4610      	mov	r0, r2
 801875c:	4798      	blx	r3
    Radio.SetMaxPayloadLength( MODEM_LORA, rxBeaconSetupParams->BeaconSize );
 801875e:	4b25      	ldr	r3, [pc, #148]	@ (80187f4 <RegionCommonRxBeaconSetup+0xb4>)
 8018760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018762:	687a      	ldr	r2, [r7, #4]
 8018764:	7a12      	ldrb	r2, [r2, #8]
 8018766:	4611      	mov	r1, r2
 8018768:	2001      	movs	r0, #1
 801876a:	4798      	blx	r3

    // Check the RX continuous mode
    if( rxBeaconSetupParams->RxTime != 0 )
 801876c:	687b      	ldr	r3, [r7, #4]
 801876e:	68db      	ldr	r3, [r3, #12]
 8018770:	2b00      	cmp	r3, #0
 8018772:	d001      	beq.n	8018778 <RegionCommonRxBeaconSetup+0x38>
    {
        rxContinuous = false;
 8018774:	2300      	movs	r3, #0
 8018776:	73fb      	strb	r3, [r7, #15]
    }

    // Get region specific datarate
    datarate = rxBeaconSetupParams->Datarates[rxBeaconSetupParams->BeaconDatarate];
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	681b      	ldr	r3, [r3, #0]
 801877c:	687a      	ldr	r2, [r7, #4]
 801877e:	7a52      	ldrb	r2, [r2, #9]
 8018780:	4413      	add	r3, r2
 8018782:	781b      	ldrb	r3, [r3, #0]
 8018784:	73bb      	strb	r3, [r7, #14]

    // Setup radio
    Radio.SetRxConfig( MODEM_LORA, rxBeaconSetupParams->BeaconChannelBW, datarate,
 8018786:	4b1b      	ldr	r3, [pc, #108]	@ (80187f4 <RegionCommonRxBeaconSetup+0xb4>)
 8018788:	699c      	ldr	r4, [r3, #24]
 801878a:	687b      	ldr	r3, [r7, #4]
 801878c:	7a9b      	ldrb	r3, [r3, #10]
 801878e:	461d      	mov	r5, r3
 8018790:	7bb8      	ldrb	r0, [r7, #14]
 8018792:	687b      	ldr	r3, [r7, #4]
 8018794:	8a1b      	ldrh	r3, [r3, #16]
 8018796:	687a      	ldr	r2, [r7, #4]
 8018798:	7a12      	ldrb	r2, [r2, #8]
 801879a:	7bf9      	ldrb	r1, [r7, #15]
 801879c:	9109      	str	r1, [sp, #36]	@ 0x24
 801879e:	2100      	movs	r1, #0
 80187a0:	9108      	str	r1, [sp, #32]
 80187a2:	2100      	movs	r1, #0
 80187a4:	9107      	str	r1, [sp, #28]
 80187a6:	2100      	movs	r1, #0
 80187a8:	9106      	str	r1, [sp, #24]
 80187aa:	2100      	movs	r1, #0
 80187ac:	9105      	str	r1, [sp, #20]
 80187ae:	9204      	str	r2, [sp, #16]
 80187b0:	2201      	movs	r2, #1
 80187b2:	9203      	str	r2, [sp, #12]
 80187b4:	9302      	str	r3, [sp, #8]
 80187b6:	230a      	movs	r3, #10
 80187b8:	9301      	str	r3, [sp, #4]
 80187ba:	2300      	movs	r3, #0
 80187bc:	9300      	str	r3, [sp, #0]
 80187be:	2301      	movs	r3, #1
 80187c0:	4602      	mov	r2, r0
 80187c2:	4629      	mov	r1, r5
 80187c4:	2001      	movs	r0, #1
 80187c6:	47a0      	blx	r4
                       1, 0, 10, rxBeaconSetupParams->SymbolTimeout, true, rxBeaconSetupParams->BeaconSize, false, 0, 0, false, rxContinuous );

    Radio.Rx( rxBeaconSetupParams->RxTime );
 80187c8:	4b0a      	ldr	r3, [pc, #40]	@ (80187f4 <RegionCommonRxBeaconSetup+0xb4>)
 80187ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80187cc:	687a      	ldr	r2, [r7, #4]
 80187ce:	68d2      	ldr	r2, [r2, #12]
 80187d0:	4610      	mov	r0, r2
 80187d2:	4798      	blx	r3
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
 80187d4:	687b      	ldr	r3, [r7, #4]
 80187d6:	685b      	ldr	r3, [r3, #4]
 80187d8:	687a      	ldr	r2, [r7, #4]
 80187da:	7a52      	ldrb	r2, [r2, #9]
 80187dc:	9201      	str	r2, [sp, #4]
 80187de:	9300      	str	r3, [sp, #0]
 80187e0:	4b05      	ldr	r3, [pc, #20]	@ (80187f8 <RegionCommonRxBeaconSetup+0xb8>)
 80187e2:	2201      	movs	r2, #1
 80187e4:	2100      	movs	r1, #0
 80187e6:	2002      	movs	r0, #2
 80187e8:	f006 fd0c 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 80187ec:	bf00      	nop
 80187ee:	3710      	adds	r7, #16
 80187f0:	46bd      	mov	sp, r7
 80187f2:	bdb0      	pop	{r4, r5, r7, pc}
 80187f4:	080207d0 	.word	0x080207d0
 80187f8:	080200e8 	.word	0x080200e8

080187fc <RegionCommonCountNbOfEnabledChannels>:

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 80187fc:	b590      	push	{r4, r7, lr}
 80187fe:	b087      	sub	sp, #28
 8018800:	af00      	add	r7, sp, #0
 8018802:	60f8      	str	r0, [r7, #12]
 8018804:	60b9      	str	r1, [r7, #8]
 8018806:	607a      	str	r2, [r7, #4]
 8018808:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801880a:	2300      	movs	r3, #0
 801880c:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 801880e:	2300      	movs	r3, #0
 8018810:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018812:	2300      	movs	r3, #0
 8018814:	757b      	strb	r3, [r7, #21]
 8018816:	2300      	movs	r3, #0
 8018818:	753b      	strb	r3, [r7, #20]
 801881a:	e09c      	b.n	8018956 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801881c:	2300      	movs	r3, #0
 801881e:	74fb      	strb	r3, [r7, #19]
 8018820:	e08f      	b.n	8018942 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8018822:	68fb      	ldr	r3, [r7, #12]
 8018824:	685a      	ldr	r2, [r3, #4]
 8018826:	7d3b      	ldrb	r3, [r7, #20]
 8018828:	005b      	lsls	r3, r3, #1
 801882a:	4413      	add	r3, r2
 801882c:	881b      	ldrh	r3, [r3, #0]
 801882e:	461a      	mov	r2, r3
 8018830:	7cfb      	ldrb	r3, [r7, #19]
 8018832:	fa42 f303 	asr.w	r3, r2, r3
 8018836:	f003 0301 	and.w	r3, r3, #1
 801883a:	2b00      	cmp	r3, #0
 801883c:	d07e      	beq.n	801893c <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 801883e:	68fb      	ldr	r3, [r7, #12]
 8018840:	689a      	ldr	r2, [r3, #8]
 8018842:	7d79      	ldrb	r1, [r7, #21]
 8018844:	7cfb      	ldrb	r3, [r7, #19]
 8018846:	440b      	add	r3, r1
 8018848:	4619      	mov	r1, r3
 801884a:	460b      	mov	r3, r1
 801884c:	005b      	lsls	r3, r3, #1
 801884e:	440b      	add	r3, r1
 8018850:	009b      	lsls	r3, r3, #2
 8018852:	4413      	add	r3, r2
 8018854:	681b      	ldr	r3, [r3, #0]
 8018856:	2b00      	cmp	r3, #0
 8018858:	d06b      	beq.n	8018932 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801885a:	68fb      	ldr	r3, [r7, #12]
 801885c:	781b      	ldrb	r3, [r3, #0]
 801885e:	f083 0301 	eor.w	r3, r3, #1
 8018862:	b2db      	uxtb	r3, r3
 8018864:	2b00      	cmp	r3, #0
 8018866:	d011      	beq.n	801888c <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8018868:	68fb      	ldr	r3, [r7, #12]
 801886a:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801886c:	2b00      	cmp	r3, #0
 801886e:	d00d      	beq.n	801888c <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8018870:	68fb      	ldr	r3, [r7, #12]
 8018872:	695a      	ldr	r2, [r3, #20]
 8018874:	7d3b      	ldrb	r3, [r7, #20]
 8018876:	005b      	lsls	r3, r3, #1
 8018878:	4413      	add	r3, r2
 801887a:	881b      	ldrh	r3, [r3, #0]
 801887c:	461a      	mov	r2, r3
 801887e:	7cfb      	ldrb	r3, [r7, #19]
 8018880:	fa42 f303 	asr.w	r3, r2, r3
 8018884:	f003 0301 	and.w	r3, r3, #1
 8018888:	2b00      	cmp	r3, #0
 801888a:	d054      	beq.n	8018936 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801888c:	68fb      	ldr	r3, [r7, #12]
 801888e:	785b      	ldrb	r3, [r3, #1]
 8018890:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8018892:	68fb      	ldr	r3, [r7, #12]
 8018894:	689a      	ldr	r2, [r3, #8]
 8018896:	7d79      	ldrb	r1, [r7, #21]
 8018898:	7cfb      	ldrb	r3, [r7, #19]
 801889a:	440b      	add	r3, r1
 801889c:	4619      	mov	r1, r3
 801889e:	460b      	mov	r3, r1
 80188a0:	005b      	lsls	r3, r3, #1
 80188a2:	440b      	add	r3, r1
 80188a4:	009b      	lsls	r3, r3, #2
 80188a6:	4413      	add	r3, r2
 80188a8:	7a1b      	ldrb	r3, [r3, #8]
 80188aa:	f343 0303 	sbfx	r3, r3, #0, #4
 80188ae:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80188b0:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80188b2:	68fb      	ldr	r3, [r7, #12]
 80188b4:	689a      	ldr	r2, [r3, #8]
 80188b6:	7d79      	ldrb	r1, [r7, #21]
 80188b8:	7cfb      	ldrb	r3, [r7, #19]
 80188ba:	440b      	add	r3, r1
 80188bc:	4619      	mov	r1, r3
 80188be:	460b      	mov	r3, r1
 80188c0:	005b      	lsls	r3, r3, #1
 80188c2:	440b      	add	r3, r1
 80188c4:	009b      	lsls	r3, r3, #2
 80188c6:	4413      	add	r3, r2
 80188c8:	7a1b      	ldrb	r3, [r3, #8]
 80188ca:	f343 1303 	sbfx	r3, r3, #4, #4
 80188ce:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80188d0:	461a      	mov	r2, r3
 80188d2:	4621      	mov	r1, r4
 80188d4:	f7ff fb89 	bl	8017fea <RegionCommonValueInRange>
 80188d8:	4603      	mov	r3, r0
 80188da:	2b00      	cmp	r3, #0
 80188dc:	d02d      	beq.n	801893a <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 80188de:	68fb      	ldr	r3, [r7, #12]
 80188e0:	68da      	ldr	r2, [r3, #12]
 80188e2:	68fb      	ldr	r3, [r7, #12]
 80188e4:	6899      	ldr	r1, [r3, #8]
 80188e6:	7d78      	ldrb	r0, [r7, #21]
 80188e8:	7cfb      	ldrb	r3, [r7, #19]
 80188ea:	4403      	add	r3, r0
 80188ec:	4618      	mov	r0, r3
 80188ee:	4603      	mov	r3, r0
 80188f0:	005b      	lsls	r3, r3, #1
 80188f2:	4403      	add	r3, r0
 80188f4:	009b      	lsls	r3, r3, #2
 80188f6:	440b      	add	r3, r1
 80188f8:	7a5b      	ldrb	r3, [r3, #9]
 80188fa:	4619      	mov	r1, r3
 80188fc:	460b      	mov	r3, r1
 80188fe:	005b      	lsls	r3, r3, #1
 8018900:	440b      	add	r3, r1
 8018902:	00db      	lsls	r3, r3, #3
 8018904:	4413      	add	r3, r2
 8018906:	7d1b      	ldrb	r3, [r3, #20]
 8018908:	f083 0301 	eor.w	r3, r3, #1
 801890c:	b2db      	uxtb	r3, r3
 801890e:	2b00      	cmp	r3, #0
 8018910:	d003      	beq.n	801891a <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8018912:	7dbb      	ldrb	r3, [r7, #22]
 8018914:	3301      	adds	r3, #1
 8018916:	75bb      	strb	r3, [r7, #22]
                    continue;
 8018918:	e010      	b.n	801893c <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801891a:	7dfb      	ldrb	r3, [r7, #23]
 801891c:	1c5a      	adds	r2, r3, #1
 801891e:	75fa      	strb	r2, [r7, #23]
 8018920:	461a      	mov	r2, r3
 8018922:	68bb      	ldr	r3, [r7, #8]
 8018924:	4413      	add	r3, r2
 8018926:	7d79      	ldrb	r1, [r7, #21]
 8018928:	7cfa      	ldrb	r2, [r7, #19]
 801892a:	440a      	add	r2, r1
 801892c:	b2d2      	uxtb	r2, r2
 801892e:	701a      	strb	r2, [r3, #0]
 8018930:	e004      	b.n	801893c <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018932:	bf00      	nop
 8018934:	e002      	b.n	801893c <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8018936:	bf00      	nop
 8018938:	e000      	b.n	801893c <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 801893a:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801893c:	7cfb      	ldrb	r3, [r7, #19]
 801893e:	3301      	adds	r3, #1
 8018940:	74fb      	strb	r3, [r7, #19]
 8018942:	7cfb      	ldrb	r3, [r7, #19]
 8018944:	2b0f      	cmp	r3, #15
 8018946:	f67f af6c 	bls.w	8018822 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801894a:	7d7b      	ldrb	r3, [r7, #21]
 801894c:	3310      	adds	r3, #16
 801894e:	757b      	strb	r3, [r7, #21]
 8018950:	7d3b      	ldrb	r3, [r7, #20]
 8018952:	3301      	adds	r3, #1
 8018954:	753b      	strb	r3, [r7, #20]
 8018956:	7d7b      	ldrb	r3, [r7, #21]
 8018958:	b29a      	uxth	r2, r3
 801895a:	68fb      	ldr	r3, [r7, #12]
 801895c:	8a1b      	ldrh	r3, [r3, #16]
 801895e:	429a      	cmp	r2, r3
 8018960:	f4ff af5c 	bcc.w	801881c <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8018964:	687b      	ldr	r3, [r7, #4]
 8018966:	7dfa      	ldrb	r2, [r7, #23]
 8018968:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 801896a:	683b      	ldr	r3, [r7, #0]
 801896c:	7dba      	ldrb	r2, [r7, #22]
 801896e:	701a      	strb	r2, [r3, #0]
}
 8018970:	bf00      	nop
 8018972:	371c      	adds	r7, #28
 8018974:	46bd      	mov	sp, r7
 8018976:	bd90      	pop	{r4, r7, pc}

08018978 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8018978:	b5f0      	push	{r4, r5, r6, r7, lr}
 801897a:	b08b      	sub	sp, #44	@ 0x2c
 801897c:	af04      	add	r7, sp, #16
 801897e:	60f8      	str	r0, [r7, #12]
 8018980:	60b9      	str	r1, [r7, #8]
 8018982:	607a      	str	r2, [r7, #4]
 8018984:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8018986:	68fb      	ldr	r3, [r7, #12]
 8018988:	685b      	ldr	r3, [r3, #4]
 801898a:	4618      	mov	r0, r3
 801898c:	f006 fb5c 	bl	801f048 <UTIL_TIMER_GetElapsedTime>
 8018990:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8018992:	68fb      	ldr	r3, [r7, #12]
 8018994:	681a      	ldr	r2, [r3, #0]
 8018996:	697b      	ldr	r3, [r7, #20]
 8018998:	1ad2      	subs	r2, r2, r3
 801899a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801899c:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801899e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80189a0:	2201      	movs	r2, #1
 80189a2:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 80189a4:	683b      	ldr	r3, [r7, #0]
 80189a6:	2200      	movs	r2, #0
 80189a8:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80189aa:	68fb      	ldr	r3, [r7, #12]
 80189ac:	685b      	ldr	r3, [r3, #4]
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	d004      	beq.n	80189bc <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 80189b2:	68fb      	ldr	r3, [r7, #12]
 80189b4:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80189b6:	697a      	ldr	r2, [r7, #20]
 80189b8:	429a      	cmp	r2, r3
 80189ba:	d32b      	bcc.n	8018a14 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 80189bc:	68bb      	ldr	r3, [r7, #8]
 80189be:	2200      	movs	r2, #0
 80189c0:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80189c2:	68fb      	ldr	r3, [r7, #12]
 80189c4:	69db      	ldr	r3, [r3, #28]
 80189c6:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 80189c8:	68fb      	ldr	r3, [r7, #12]
 80189ca:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80189cc:	68dd      	ldr	r5, [r3, #12]
 80189ce:	68fb      	ldr	r3, [r7, #12]
 80189d0:	7a5e      	ldrb	r6, [r3, #9]
 80189d2:	68fb      	ldr	r3, [r7, #12]
 80189d4:	f893 c008 	ldrb.w	ip, [r3, #8]
 80189d8:	68fb      	ldr	r3, [r7, #12]
 80189da:	7d1b      	ldrb	r3, [r3, #20]
 80189dc:	68fa      	ldr	r2, [r7, #12]
 80189de:	6992      	ldr	r2, [r2, #24]
 80189e0:	9203      	str	r2, [sp, #12]
 80189e2:	68fa      	ldr	r2, [r7, #12]
 80189e4:	f10d 0e04 	add.w	lr, sp, #4
 80189e8:	320c      	adds	r2, #12
 80189ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80189ee:	e88e 0003 	stmia.w	lr, {r0, r1}
 80189f2:	9300      	str	r3, [sp, #0]
 80189f4:	4663      	mov	r3, ip
 80189f6:	4632      	mov	r2, r6
 80189f8:	4629      	mov	r1, r5
 80189fa:	4620      	mov	r0, r4
 80189fc:	f7ff fbc6 	bl	801818c <RegionCommonUpdateBandTimeOff>
 8018a00:	4602      	mov	r2, r0
 8018a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018a04:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8018a06:	68fb      	ldr	r3, [r7, #12]
 8018a08:	69d8      	ldr	r0, [r3, #28]
 8018a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018a0c:	683a      	ldr	r2, [r7, #0]
 8018a0e:	6879      	ldr	r1, [r7, #4]
 8018a10:	f7ff fef4 	bl	80187fc <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8018a14:	683b      	ldr	r3, [r7, #0]
 8018a16:	781b      	ldrb	r3, [r3, #0]
 8018a18:	2b00      	cmp	r3, #0
 8018a1a:	d004      	beq.n	8018a26 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8018a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018a1e:	2200      	movs	r2, #0
 8018a20:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8018a22:	2300      	movs	r3, #0
 8018a24:	e006      	b.n	8018a34 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8018a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018a28:	781b      	ldrb	r3, [r3, #0]
 8018a2a:	2b00      	cmp	r3, #0
 8018a2c:	d001      	beq.n	8018a32 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8018a2e:	230b      	movs	r3, #11
 8018a30:	e000      	b.n	8018a34 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018a32:	230c      	movs	r3, #12
    }
}
 8018a34:	4618      	mov	r0, r3
 8018a36:	371c      	adds	r7, #28
 8018a38:	46bd      	mov	sp, r7
 8018a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018a3c <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8018a3c:	b5b0      	push	{r4, r5, r7, lr}
 8018a3e:	b086      	sub	sp, #24
 8018a40:	af02      	add	r7, sp, #8
 8018a42:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	781b      	ldrb	r3, [r3, #0]
 8018a48:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8018a4a:	687b      	ldr	r3, [r7, #4]
 8018a4c:	f993 2000 	ldrsb.w	r2, [r3]
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018a56:	429a      	cmp	r2, r3
 8018a58:	d103      	bne.n	8018a62 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018a60:	e026      	b.n	8018ab0 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8018a62:	7bfb      	ldrb	r3, [r7, #15]
 8018a64:	3b01      	subs	r3, #1
 8018a66:	b2db      	uxtb	r3, r3
 8018a68:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018a70:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018a74:	429a      	cmp	r2, r3
 8018a76:	d019      	beq.n	8018aac <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	78d8      	ldrb	r0, [r3, #3]
 8018a7c:	687b      	ldr	r3, [r7, #4]
 8018a7e:	6859      	ldr	r1, [r3, #4]
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8018a86:	687b      	ldr	r3, [r7, #4]
 8018a88:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018a8c:	687a      	ldr	r2, [r7, #4]
 8018a8e:	6892      	ldr	r2, [r2, #8]
 8018a90:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8018a94:	9201      	str	r2, [sp, #4]
 8018a96:	9300      	str	r3, [sp, #0]
 8018a98:	462b      	mov	r3, r5
 8018a9a:	4622      	mov	r2, r4
 8018a9c:	f7ff fa33 	bl	8017f06 <RegionCommonChanVerifyDr>
 8018aa0:	4603      	mov	r3, r0
 8018aa2:	f083 0301 	eor.w	r3, r3, #1
 8018aa6:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8018aa8:	2b00      	cmp	r3, #0
 8018aaa:	d1da      	bne.n	8018a62 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8018aac:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8018ab0:	4618      	mov	r0, r3
 8018ab2:	3710      	adds	r7, #16
 8018ab4:	46bd      	mov	sp, r7
 8018ab6:	bdb0      	pop	{r4, r5, r7, pc}

08018ab8 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8018ab8:	b480      	push	{r7}
 8018aba:	b083      	sub	sp, #12
 8018abc:	af00      	add	r7, sp, #0
 8018abe:	4603      	mov	r3, r0
 8018ac0:	460a      	mov	r2, r1
 8018ac2:	71fb      	strb	r3, [r7, #7]
 8018ac4:	4613      	mov	r3, r2
 8018ac6:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8018ac8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018ad0:	4293      	cmp	r3, r2
 8018ad2:	bfb8      	it	lt
 8018ad4:	4613      	movlt	r3, r2
 8018ad6:	b25b      	sxtb	r3, r3
}
 8018ad8:	4618      	mov	r0, r3
 8018ada:	370c      	adds	r7, #12
 8018adc:	46bd      	mov	sp, r7
 8018ade:	bc80      	pop	{r7}
 8018ae0:	4770      	bx	lr
	...

08018ae4 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8018ae4:	b480      	push	{r7}
 8018ae6:	b083      	sub	sp, #12
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	6078      	str	r0, [r7, #4]
 8018aec:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8018aee:	687b      	ldr	r3, [r7, #4]
 8018af0:	009b      	lsls	r3, r3, #2
 8018af2:	683a      	ldr	r2, [r7, #0]
 8018af4:	4413      	add	r3, r2
 8018af6:	681b      	ldr	r3, [r3, #0]
 8018af8:	4a07      	ldr	r2, [pc, #28]	@ (8018b18 <RegionCommonGetBandwidth+0x34>)
 8018afa:	4293      	cmp	r3, r2
 8018afc:	d004      	beq.n	8018b08 <RegionCommonGetBandwidth+0x24>
 8018afe:	4a07      	ldr	r2, [pc, #28]	@ (8018b1c <RegionCommonGetBandwidth+0x38>)
 8018b00:	4293      	cmp	r3, r2
 8018b02:	d003      	beq.n	8018b0c <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8018b04:	2300      	movs	r3, #0
 8018b06:	e002      	b.n	8018b0e <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8018b08:	2301      	movs	r3, #1
 8018b0a:	e000      	b.n	8018b0e <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8018b0c:	2302      	movs	r3, #2
    }
}
 8018b0e:	4618      	mov	r0, r3
 8018b10:	370c      	adds	r7, #12
 8018b12:	46bd      	mov	sp, r7
 8018b14:	bc80      	pop	{r7}
 8018b16:	4770      	bx	lr
 8018b18:	0003d090 	.word	0x0003d090
 8018b1c:	0007a120 	.word	0x0007a120

08018b20 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8018b20:	b580      	push	{r7, lr}
 8018b22:	b086      	sub	sp, #24
 8018b24:	af04      	add	r7, sp, #16
 8018b26:	4603      	mov	r3, r0
 8018b28:	6039      	str	r1, [r7, #0]
 8018b2a:	71fb      	strb	r3, [r7, #7]
 8018b2c:	4613      	mov	r3, r2
 8018b2e:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8018b30:	79fb      	ldrb	r3, [r7, #7]
 8018b32:	2b05      	cmp	r3, #5
 8018b34:	d810      	bhi.n	8018b58 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8018b36:	79fb      	ldrb	r3, [r7, #7]
 8018b38:	4a0f      	ldr	r2, [pc, #60]	@ (8018b78 <RegionCommonRxConfigPrint+0x58>)
 8018b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018b3e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018b42:	9202      	str	r2, [sp, #8]
 8018b44:	683a      	ldr	r2, [r7, #0]
 8018b46:	9201      	str	r2, [sp, #4]
 8018b48:	9300      	str	r3, [sp, #0]
 8018b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8018b7c <RegionCommonRxConfigPrint+0x5c>)
 8018b4c:	2201      	movs	r2, #1
 8018b4e:	2100      	movs	r1, #0
 8018b50:	2002      	movs	r0, #2
 8018b52:	f006 fb57 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8018b56:	e00a      	b.n	8018b6e <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018b58:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018b5c:	9301      	str	r3, [sp, #4]
 8018b5e:	683b      	ldr	r3, [r7, #0]
 8018b60:	9300      	str	r3, [sp, #0]
 8018b62:	4b07      	ldr	r3, [pc, #28]	@ (8018b80 <RegionCommonRxConfigPrint+0x60>)
 8018b64:	2201      	movs	r2, #1
 8018b66:	2100      	movs	r1, #0
 8018b68:	2002      	movs	r0, #2
 8018b6a:	f006 fb4b 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 8018b6e:	bf00      	nop
 8018b70:	3708      	adds	r7, #8
 8018b72:	46bd      	mov	sp, r7
 8018b74:	bd80      	pop	{r7, pc}
 8018b76:	bf00      	nop
 8018b78:	20000128 	.word	0x20000128
 8018b7c:	08020108 	.word	0x08020108
 8018b80:	08020128 	.word	0x08020128

08018b84 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8018b84:	b580      	push	{r7, lr}
 8018b86:	b084      	sub	sp, #16
 8018b88:	af02      	add	r7, sp, #8
 8018b8a:	6078      	str	r0, [r7, #4]
 8018b8c:	460b      	mov	r3, r1
 8018b8e:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018b90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018b94:	9301      	str	r3, [sp, #4]
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	9300      	str	r3, [sp, #0]
 8018b9a:	4b05      	ldr	r3, [pc, #20]	@ (8018bb0 <RegionCommonTxConfigPrint+0x2c>)
 8018b9c:	2201      	movs	r2, #1
 8018b9e:	2100      	movs	r1, #0
 8018ba0:	2002      	movs	r0, #2
 8018ba2:	f006 fb2f 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
}
 8018ba6:	bf00      	nop
 8018ba8:	3708      	adds	r7, #8
 8018baa:	46bd      	mov	sp, r7
 8018bac:	bd80      	pop	{r7, pc}
 8018bae:	bf00      	nop
 8018bb0:	08020144 	.word	0x08020144

08018bb4 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8018bb4:	b580      	push	{r7, lr}
 8018bb6:	b082      	sub	sp, #8
 8018bb8:	af00      	add	r7, sp, #0
 8018bba:	6078      	str	r0, [r7, #4]
 8018bbc:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8018bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8018c74 <VerifyRfFreq+0xc0>)
 8018bc0:	6a1b      	ldr	r3, [r3, #32]
 8018bc2:	6878      	ldr	r0, [r7, #4]
 8018bc4:	4798      	blx	r3
 8018bc6:	4603      	mov	r3, r0
 8018bc8:	f083 0301 	eor.w	r3, r3, #1
 8018bcc:	b2db      	uxtb	r3, r3
 8018bce:	2b00      	cmp	r3, #0
 8018bd0:	d001      	beq.n	8018bd6 <VerifyRfFreq+0x22>
    {
        return false;
 8018bd2:	2300      	movs	r3, #0
 8018bd4:	e04a      	b.n	8018c6c <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8018bd6:	687b      	ldr	r3, [r7, #4]
 8018bd8:	4a27      	ldr	r2, [pc, #156]	@ (8018c78 <VerifyRfFreq+0xc4>)
 8018bda:	4293      	cmp	r3, r2
 8018bdc:	d307      	bcc.n	8018bee <VerifyRfFreq+0x3a>
 8018bde:	687b      	ldr	r3, [r7, #4]
 8018be0:	4a26      	ldr	r2, [pc, #152]	@ (8018c7c <VerifyRfFreq+0xc8>)
 8018be2:	4293      	cmp	r3, r2
 8018be4:	d803      	bhi.n	8018bee <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8018be6:	683b      	ldr	r3, [r7, #0]
 8018be8:	2202      	movs	r2, #2
 8018bea:	701a      	strb	r2, [r3, #0]
 8018bec:	e03d      	b.n	8018c6a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8018bee:	687b      	ldr	r3, [r7, #4]
 8018bf0:	4a22      	ldr	r2, [pc, #136]	@ (8018c7c <VerifyRfFreq+0xc8>)
 8018bf2:	4293      	cmp	r3, r2
 8018bf4:	d907      	bls.n	8018c06 <VerifyRfFreq+0x52>
 8018bf6:	687b      	ldr	r3, [r7, #4]
 8018bf8:	4a21      	ldr	r2, [pc, #132]	@ (8018c80 <VerifyRfFreq+0xcc>)
 8018bfa:	4293      	cmp	r3, r2
 8018bfc:	d803      	bhi.n	8018c06 <VerifyRfFreq+0x52>
    {
        *band = 0;
 8018bfe:	683b      	ldr	r3, [r7, #0]
 8018c00:	2200      	movs	r2, #0
 8018c02:	701a      	strb	r2, [r3, #0]
 8018c04:	e031      	b.n	8018c6a <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	4a1d      	ldr	r2, [pc, #116]	@ (8018c80 <VerifyRfFreq+0xcc>)
 8018c0a:	4293      	cmp	r3, r2
 8018c0c:	d907      	bls.n	8018c1e <VerifyRfFreq+0x6a>
 8018c0e:	687b      	ldr	r3, [r7, #4]
 8018c10:	4a1c      	ldr	r2, [pc, #112]	@ (8018c84 <VerifyRfFreq+0xd0>)
 8018c12:	4293      	cmp	r3, r2
 8018c14:	d803      	bhi.n	8018c1e <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8018c16:	683b      	ldr	r3, [r7, #0]
 8018c18:	2201      	movs	r2, #1
 8018c1a:	701a      	strb	r2, [r3, #0]
 8018c1c:	e025      	b.n	8018c6a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8018c1e:	687b      	ldr	r3, [r7, #4]
 8018c20:	4a19      	ldr	r2, [pc, #100]	@ (8018c88 <VerifyRfFreq+0xd4>)
 8018c22:	4293      	cmp	r3, r2
 8018c24:	d907      	bls.n	8018c36 <VerifyRfFreq+0x82>
 8018c26:	687b      	ldr	r3, [r7, #4]
 8018c28:	4a18      	ldr	r2, [pc, #96]	@ (8018c8c <VerifyRfFreq+0xd8>)
 8018c2a:	4293      	cmp	r3, r2
 8018c2c:	d803      	bhi.n	8018c36 <VerifyRfFreq+0x82>
    {
        *band = 5;
 8018c2e:	683b      	ldr	r3, [r7, #0]
 8018c30:	2205      	movs	r2, #5
 8018c32:	701a      	strb	r2, [r3, #0]
 8018c34:	e019      	b.n	8018c6a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8018c36:	687b      	ldr	r3, [r7, #4]
 8018c38:	4a15      	ldr	r2, [pc, #84]	@ (8018c90 <VerifyRfFreq+0xdc>)
 8018c3a:	4293      	cmp	r3, r2
 8018c3c:	d907      	bls.n	8018c4e <VerifyRfFreq+0x9a>
 8018c3e:	687b      	ldr	r3, [r7, #4]
 8018c40:	4a14      	ldr	r2, [pc, #80]	@ (8018c94 <VerifyRfFreq+0xe0>)
 8018c42:	4293      	cmp	r3, r2
 8018c44:	d803      	bhi.n	8018c4e <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8018c46:	683b      	ldr	r3, [r7, #0]
 8018c48:	2203      	movs	r2, #3
 8018c4a:	701a      	strb	r2, [r3, #0]
 8018c4c:	e00d      	b.n	8018c6a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8018c4e:	687b      	ldr	r3, [r7, #4]
 8018c50:	4a11      	ldr	r2, [pc, #68]	@ (8018c98 <VerifyRfFreq+0xe4>)
 8018c52:	4293      	cmp	r3, r2
 8018c54:	d307      	bcc.n	8018c66 <VerifyRfFreq+0xb2>
 8018c56:	687b      	ldr	r3, [r7, #4]
 8018c58:	4a10      	ldr	r2, [pc, #64]	@ (8018c9c <VerifyRfFreq+0xe8>)
 8018c5a:	4293      	cmp	r3, r2
 8018c5c:	d803      	bhi.n	8018c66 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8018c5e:	683b      	ldr	r3, [r7, #0]
 8018c60:	2204      	movs	r2, #4
 8018c62:	701a      	strb	r2, [r3, #0]
 8018c64:	e001      	b.n	8018c6a <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8018c66:	2300      	movs	r3, #0
 8018c68:	e000      	b.n	8018c6c <VerifyRfFreq+0xb8>
    }
    return true;
 8018c6a:	2301      	movs	r3, #1
}
 8018c6c:	4618      	mov	r0, r3
 8018c6e:	3708      	adds	r7, #8
 8018c70:	46bd      	mov	sp, r7
 8018c72:	bd80      	pop	{r7, pc}
 8018c74:	080207d0 	.word	0x080207d0
 8018c78:	337055c0 	.word	0x337055c0
 8018c7c:	338eda3f 	.word	0x338eda3f
 8018c80:	33bca100 	.word	0x33bca100
 8018c84:	33c5c8c0 	.word	0x33c5c8c0
 8018c88:	33c74f5f 	.word	0x33c74f5f
 8018c8c:	33cef080 	.word	0x33cef080
 8018c90:	33d1fdbf 	.word	0x33d1fdbf
 8018c94:	33d5ce50 	.word	0x33d5ce50
 8018c98:	33d691a0 	.word	0x33d691a0
 8018c9c:	33db2580 	.word	0x33db2580

08018ca0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8018ca0:	b590      	push	{r4, r7, lr}
 8018ca2:	b08b      	sub	sp, #44	@ 0x2c
 8018ca4:	af04      	add	r7, sp, #16
 8018ca6:	4603      	mov	r3, r0
 8018ca8:	460a      	mov	r2, r1
 8018caa:	71fb      	strb	r3, [r7, #7]
 8018cac:	4613      	mov	r3, r2
 8018cae:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8018cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018cb4:	4a1f      	ldr	r2, [pc, #124]	@ (8018d34 <GetTimeOnAir+0x94>)
 8018cb6:	5cd3      	ldrb	r3, [r2, r3]
 8018cb8:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 8018cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018cbe:	491e      	ldr	r1, [pc, #120]	@ (8018d38 <GetTimeOnAir+0x98>)
 8018cc0:	4618      	mov	r0, r3
 8018cc2:	f7ff ff0f 	bl	8018ae4 <RegionCommonGetBandwidth>
 8018cc6:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8018cc8:	2300      	movs	r3, #0
 8018cca:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8018ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018cd0:	2b07      	cmp	r3, #7
 8018cd2:	d118      	bne.n	8018d06 <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8018cd4:	4b19      	ldr	r3, [pc, #100]	@ (8018d3c <GetTimeOnAir+0x9c>)
 8018cd6:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8018cd8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018cdc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018ce0:	fb02 f303 	mul.w	r3, r2, r3
 8018ce4:	4619      	mov	r1, r3
 8018ce6:	88bb      	ldrh	r3, [r7, #4]
 8018ce8:	b2db      	uxtb	r3, r3
 8018cea:	2201      	movs	r2, #1
 8018cec:	9203      	str	r2, [sp, #12]
 8018cee:	9302      	str	r3, [sp, #8]
 8018cf0:	2300      	movs	r3, #0
 8018cf2:	9301      	str	r3, [sp, #4]
 8018cf4:	2305      	movs	r3, #5
 8018cf6:	9300      	str	r3, [sp, #0]
 8018cf8:	2300      	movs	r3, #0
 8018cfa:	460a      	mov	r2, r1
 8018cfc:	68f9      	ldr	r1, [r7, #12]
 8018cfe:	2000      	movs	r0, #0
 8018d00:	47a0      	blx	r4
 8018d02:	6178      	str	r0, [r7, #20]
 8018d04:	e011      	b.n	8018d2a <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8018d06:	4b0d      	ldr	r3, [pc, #52]	@ (8018d3c <GetTimeOnAir+0x9c>)
 8018d08:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8018d0a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8018d0e:	88bb      	ldrh	r3, [r7, #4]
 8018d10:	b2db      	uxtb	r3, r3
 8018d12:	2101      	movs	r1, #1
 8018d14:	9103      	str	r1, [sp, #12]
 8018d16:	9302      	str	r3, [sp, #8]
 8018d18:	2300      	movs	r3, #0
 8018d1a:	9301      	str	r3, [sp, #4]
 8018d1c:	2308      	movs	r3, #8
 8018d1e:	9300      	str	r3, [sp, #0]
 8018d20:	2301      	movs	r3, #1
 8018d22:	68f9      	ldr	r1, [r7, #12]
 8018d24:	2001      	movs	r0, #1
 8018d26:	47a0      	blx	r4
 8018d28:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8018d2a:	697b      	ldr	r3, [r7, #20]
}
 8018d2c:	4618      	mov	r0, r3
 8018d2e:	371c      	adds	r7, #28
 8018d30:	46bd      	mov	sp, r7
 8018d32:	bd90      	pop	{r4, r7, pc}
 8018d34:	08020714 	.word	0x08020714
 8018d38:	0802071c 	.word	0x0802071c
 8018d3c:	080207d0 	.word	0x080207d0

08018d40 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8018d40:	b580      	push	{r7, lr}
 8018d42:	b088      	sub	sp, #32
 8018d44:	af00      	add	r7, sp, #0
 8018d46:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8018d48:	2300      	movs	r3, #0
 8018d4a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8018d4c:	687b      	ldr	r3, [r7, #4]
 8018d4e:	781b      	ldrb	r3, [r3, #0]
 8018d50:	3b01      	subs	r3, #1
 8018d52:	2b38      	cmp	r3, #56	@ 0x38
 8018d54:	f200 8128 	bhi.w	8018fa8 <RegionEU868GetPhyParam+0x268>
 8018d58:	a201      	add	r2, pc, #4	@ (adr r2, 8018d60 <RegionEU868GetPhyParam+0x20>)
 8018d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d5e:	bf00      	nop
 8018d60:	08018e45 	.word	0x08018e45
 8018d64:	08018e4b 	.word	0x08018e4b
 8018d68:	08018fa9 	.word	0x08018fa9
 8018d6c:	08018fa9 	.word	0x08018fa9
 8018d70:	08018fa9 	.word	0x08018fa9
 8018d74:	08018e51 	.word	0x08018e51
 8018d78:	08018fa9 	.word	0x08018fa9
 8018d7c:	08018e8b 	.word	0x08018e8b
 8018d80:	08018fa9 	.word	0x08018fa9
 8018d84:	08018e91 	.word	0x08018e91
 8018d88:	08018e97 	.word	0x08018e97
 8018d8c:	08018e9d 	.word	0x08018e9d
 8018d90:	08018ea3 	.word	0x08018ea3
 8018d94:	08018eb3 	.word	0x08018eb3
 8018d98:	08018ec3 	.word	0x08018ec3
 8018d9c:	08018ec9 	.word	0x08018ec9
 8018da0:	08018ed1 	.word	0x08018ed1
 8018da4:	08018ed9 	.word	0x08018ed9
 8018da8:	08018ee1 	.word	0x08018ee1
 8018dac:	08018ee9 	.word	0x08018ee9
 8018db0:	08018ef1 	.word	0x08018ef1
 8018db4:	08018ef9 	.word	0x08018ef9
 8018db8:	08018f0d 	.word	0x08018f0d
 8018dbc:	08018f13 	.word	0x08018f13
 8018dc0:	08018f19 	.word	0x08018f19
 8018dc4:	08018f1f 	.word	0x08018f1f
 8018dc8:	08018f2b 	.word	0x08018f2b
 8018dcc:	08018f37 	.word	0x08018f37
 8018dd0:	08018f3d 	.word	0x08018f3d
 8018dd4:	08018f45 	.word	0x08018f45
 8018dd8:	08018f4b 	.word	0x08018f4b
 8018ddc:	08018f51 	.word	0x08018f51
 8018de0:	08018f59 	.word	0x08018f59
 8018de4:	08018e57 	.word	0x08018e57
 8018de8:	08018fa9 	.word	0x08018fa9
 8018dec:	08018fa9 	.word	0x08018fa9
 8018df0:	08018fa9 	.word	0x08018fa9
 8018df4:	08018fa9 	.word	0x08018fa9
 8018df8:	08018fa9 	.word	0x08018fa9
 8018dfc:	08018fa9 	.word	0x08018fa9
 8018e00:	08018fa9 	.word	0x08018fa9
 8018e04:	08018fa9 	.word	0x08018fa9
 8018e08:	08018fa9 	.word	0x08018fa9
 8018e0c:	08018fa9 	.word	0x08018fa9
 8018e10:	08018fa9 	.word	0x08018fa9
 8018e14:	08018fa9 	.word	0x08018fa9
 8018e18:	08018fa9 	.word	0x08018fa9
 8018e1c:	08018f5f 	.word	0x08018f5f
 8018e20:	08018f65 	.word	0x08018f65
 8018e24:	08018f73 	.word	0x08018f73
 8018e28:	08018fa9 	.word	0x08018fa9
 8018e2c:	08018fa9 	.word	0x08018fa9
 8018e30:	08018f79 	.word	0x08018f79
 8018e34:	08018f7f 	.word	0x08018f7f
 8018e38:	08018fa9 	.word	0x08018fa9
 8018e3c:	08018f85 	.word	0x08018f85
 8018e40:	08018f95 	.word	0x08018f95
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8018e44:	2300      	movs	r3, #0
 8018e46:	61bb      	str	r3, [r7, #24]
            break;
 8018e48:	e0af      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8018e4a:	2300      	movs	r3, #0
 8018e4c:	61bb      	str	r3, [r7, #24]
            break;
 8018e4e:	e0ac      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8018e50:	2300      	movs	r3, #0
 8018e52:	61bb      	str	r3, [r7, #24]
            break;
 8018e54:	e0a9      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8018e56:	687b      	ldr	r3, [r7, #4]
 8018e58:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018e5c:	733b      	strb	r3, [r7, #12]
 8018e5e:	2307      	movs	r3, #7
 8018e60:	737b      	strb	r3, [r7, #13]
 8018e62:	2300      	movs	r3, #0
 8018e64:	73bb      	strb	r3, [r7, #14]
 8018e66:	2310      	movs	r3, #16
 8018e68:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8018e6a:	4b53      	ldr	r3, [pc, #332]	@ (8018fb8 <RegionEU868GetPhyParam+0x278>)
 8018e6c:	681b      	ldr	r3, [r3, #0]
 8018e6e:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018e72:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8018e74:	4b50      	ldr	r3, [pc, #320]	@ (8018fb8 <RegionEU868GetPhyParam+0x278>)
 8018e76:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018e78:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8018e7a:	f107 030c 	add.w	r3, r7, #12
 8018e7e:	4618      	mov	r0, r3
 8018e80:	f7ff fddc 	bl	8018a3c <RegionCommonGetNextLowerTxDr>
 8018e84:	4603      	mov	r3, r0
 8018e86:	61bb      	str	r3, [r7, #24]
            break;
 8018e88:	e08f      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8018e8a:	2300      	movs	r3, #0
 8018e8c:	61bb      	str	r3, [r7, #24]
            break;
 8018e8e:	e08c      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8018e90:	2300      	movs	r3, #0
 8018e92:	61bb      	str	r3, [r7, #24]
            break;
 8018e94:	e089      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8018e96:	2340      	movs	r3, #64	@ 0x40
 8018e98:	61bb      	str	r3, [r7, #24]
            break;
 8018e9a:	e086      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8018e9c:	2320      	movs	r3, #32
 8018e9e:	61bb      	str	r3, [r7, #24]
            break;
 8018ea0:	e083      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8018ea2:	687b      	ldr	r3, [r7, #4]
 8018ea4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018ea8:	461a      	mov	r2, r3
 8018eaa:	4b44      	ldr	r3, [pc, #272]	@ (8018fbc <RegionEU868GetPhyParam+0x27c>)
 8018eac:	5c9b      	ldrb	r3, [r3, r2]
 8018eae:	61bb      	str	r3, [r7, #24]
            break;
 8018eb0:	e07b      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8018eb2:	687b      	ldr	r3, [r7, #4]
 8018eb4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018eb8:	461a      	mov	r2, r3
 8018eba:	4b41      	ldr	r3, [pc, #260]	@ (8018fc0 <RegionEU868GetPhyParam+0x280>)
 8018ebc:	5c9b      	ldrb	r3, [r3, r2]
 8018ebe:	61bb      	str	r3, [r7, #24]
            break;
 8018ec0:	e073      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8018ec2:	2301      	movs	r3, #1
 8018ec4:	61bb      	str	r3, [r7, #24]
            break;
 8018ec6:	e070      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8018ec8:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8018ecc:	61bb      	str	r3, [r7, #24]
            break;
 8018ece:	e06c      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8018ed0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018ed4:	61bb      	str	r3, [r7, #24]
            break;
 8018ed6:	e068      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8018ed8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8018edc:	61bb      	str	r3, [r7, #24]
            break;
 8018ede:	e064      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8018ee0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8018ee4:	61bb      	str	r3, [r7, #24]
            break;
 8018ee6:	e060      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8018ee8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8018eec:	61bb      	str	r3, [r7, #24]
            break;
 8018eee:	e05c      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8018ef0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8018ef4:	61bb      	str	r3, [r7, #24]
            break;
 8018ef6:	e058      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8018ef8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018efc:	4831      	ldr	r0, [pc, #196]	@ (8018fc4 <RegionEU868GetPhyParam+0x284>)
 8018efe:	f002 fb29 	bl	801b554 <randr>
 8018f02:	4603      	mov	r3, r0
 8018f04:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8018f08:	61bb      	str	r3, [r7, #24]
            break;
 8018f0a:	e04e      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
            break;
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8018f0c:	2300      	movs	r3, #0
 8018f0e:	61bb      	str	r3, [r7, #24]
            break;
 8018f10:	e04b      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8018f12:	4b2d      	ldr	r3, [pc, #180]	@ (8018fc8 <RegionEU868GetPhyParam+0x288>)
 8018f14:	61bb      	str	r3, [r7, #24]
            break;
 8018f16:	e048      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8018f18:	2300      	movs	r3, #0
 8018f1a:	61bb      	str	r3, [r7, #24]
            break;
 8018f1c:	e045      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8018f1e:	4b26      	ldr	r3, [pc, #152]	@ (8018fb8 <RegionEU868GetPhyParam+0x278>)
 8018f20:	681b      	ldr	r3, [r3, #0]
 8018f22:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8018f26:	61bb      	str	r3, [r7, #24]
            break;
 8018f28:	e03f      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8018f2a:	4b23      	ldr	r3, [pc, #140]	@ (8018fb8 <RegionEU868GetPhyParam+0x278>)
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8018f32:	61bb      	str	r3, [r7, #24]
            break;
 8018f34:	e039      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8018f36:	2310      	movs	r3, #16
 8018f38:	61bb      	str	r3, [r7, #24]
            break;
 8018f3a:	e036      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8018f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8018fb8 <RegionEU868GetPhyParam+0x278>)
 8018f3e:	681b      	ldr	r3, [r3, #0]
 8018f40:	61bb      	str	r3, [r7, #24]
            break;
 8018f42:	e032      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8018f44:	2300      	movs	r3, #0
 8018f46:	61bb      	str	r3, [r7, #24]
            break;
 8018f48:	e02f      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8018f4a:	2300      	movs	r3, #0
 8018f4c:	61bb      	str	r3, [r7, #24]
            break;
 8018f4e:	e02c      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8018f50:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8018f54:	61bb      	str	r3, [r7, #24]
            break;
 8018f56:	e028      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8018f58:	4b1c      	ldr	r3, [pc, #112]	@ (8018fcc <RegionEU868GetPhyParam+0x28c>)
 8018f5a:	61bb      	str	r3, [r7, #24]
            break;
 8018f5c:	e025      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8018f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8018fc8 <RegionEU868GetPhyParam+0x288>)
 8018f60:	61bb      	str	r3, [r7, #24]
            break;
 8018f62:	e022      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8018f64:	2311      	movs	r3, #17
 8018f66:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8018f68:	2302      	movs	r3, #2
 8018f6a:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8018f6c:	2300      	movs	r3, #0
 8018f6e:	76bb      	strb	r3, [r7, #26]
            break;
 8018f70:	e01b      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8018f72:	2303      	movs	r3, #3
 8018f74:	61bb      	str	r3, [r7, #24]
            break;
 8018f76:	e018      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8018f78:	4b13      	ldr	r3, [pc, #76]	@ (8018fc8 <RegionEU868GetPhyParam+0x288>)
 8018f7a:	61bb      	str	r3, [r7, #24]
            break;
 8018f7c:	e015      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8018f7e:	2303      	movs	r3, #3
 8018f80:	61bb      	str	r3, [r7, #24]
            break;
 8018f82:	e012      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018f8a:	461a      	mov	r2, r3
 8018f8c:	4b10      	ldr	r3, [pc, #64]	@ (8018fd0 <RegionEU868GetPhyParam+0x290>)
 8018f8e:	5c9b      	ldrb	r3, [r3, r2]
 8018f90:	61bb      	str	r3, [r7, #24]
            break;
 8018f92:	e00a      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 8018f94:	687b      	ldr	r3, [r7, #4]
 8018f96:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018f9a:	490e      	ldr	r1, [pc, #56]	@ (8018fd4 <RegionEU868GetPhyParam+0x294>)
 8018f9c:	4618      	mov	r0, r3
 8018f9e:	f7ff fda1 	bl	8018ae4 <RegionCommonGetBandwidth>
 8018fa2:	4603      	mov	r3, r0
 8018fa4:	61bb      	str	r3, [r7, #24]
            break;
 8018fa6:	e000      	b.n	8018faa <RegionEU868GetPhyParam+0x26a>
        }
        default:
        {
            break;
 8018fa8:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 8018faa:	69bb      	ldr	r3, [r7, #24]
 8018fac:	61fb      	str	r3, [r7, #28]
 8018fae:	69fb      	ldr	r3, [r7, #28]
}
 8018fb0:	4618      	mov	r0, r3
 8018fb2:	3720      	adds	r7, #32
 8018fb4:	46bd      	mov	sp, r7
 8018fb6:	bd80      	pop	{r7, pc}
 8018fb8:	2000160c 	.word	0x2000160c
 8018fbc:	0802073c 	.word	0x0802073c
 8018fc0:	08020744 	.word	0x08020744
 8018fc4:	fffffc18 	.word	0xfffffc18
 8018fc8:	33d3e608 	.word	0x33d3e608
 8018fcc:	4009999a 	.word	0x4009999a
 8018fd0:	08020714 	.word	0x08020714
 8018fd4:	0802071c 	.word	0x0802071c

08018fd8 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8018fd8:	b590      	push	{r4, r7, lr}
 8018fda:	b085      	sub	sp, #20
 8018fdc:	af02      	add	r7, sp, #8
 8018fde:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8018fe0:	4b11      	ldr	r3, [pc, #68]	@ (8019028 <RegionEU868SetBandTxDone+0x50>)
 8018fe2:	681a      	ldr	r2, [r3, #0]
 8018fe4:	4b11      	ldr	r3, [pc, #68]	@ (801902c <RegionEU868SetBandTxDone+0x54>)
 8018fe6:	6819      	ldr	r1, [r3, #0]
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	781b      	ldrb	r3, [r3, #0]
 8018fec:	4618      	mov	r0, r3
 8018fee:	4603      	mov	r3, r0
 8018ff0:	005b      	lsls	r3, r3, #1
 8018ff2:	4403      	add	r3, r0
 8018ff4:	009b      	lsls	r3, r3, #2
 8018ff6:	440b      	add	r3, r1
 8018ff8:	3309      	adds	r3, #9
 8018ffa:	781b      	ldrb	r3, [r3, #0]
 8018ffc:	4619      	mov	r1, r3
 8018ffe:	460b      	mov	r3, r1
 8019000:	005b      	lsls	r3, r3, #1
 8019002:	440b      	add	r3, r1
 8019004:	00db      	lsls	r3, r3, #3
 8019006:	18d0      	adds	r0, r2, r3
 8019008:	687b      	ldr	r3, [r7, #4]
 801900a:	6899      	ldr	r1, [r3, #8]
 801900c:	687b      	ldr	r3, [r7, #4]
 801900e:	785c      	ldrb	r4, [r3, #1]
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	691a      	ldr	r2, [r3, #16]
 8019014:	9200      	str	r2, [sp, #0]
 8019016:	68db      	ldr	r3, [r3, #12]
 8019018:	4622      	mov	r2, r4
 801901a:	f7ff f889 	bl	8018130 <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 801901e:	bf00      	nop
 8019020:	370c      	adds	r7, #12
 8019022:	46bd      	mov	sp, r7
 8019024:	bd90      	pop	{r4, r7, pc}
 8019026:	bf00      	nop
 8019028:	20001608 	.word	0x20001608
 801902c:	2000160c 	.word	0x2000160c

08019030 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8019030:	b580      	push	{r7, lr}
 8019032:	b0b0      	sub	sp, #192	@ 0xc0
 8019034:	af00      	add	r7, sp, #0
 8019036:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8019038:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801903c:	2290      	movs	r2, #144	@ 0x90
 801903e:	2100      	movs	r1, #0
 8019040:	4618      	mov	r0, r3
 8019042:	f006 fb57 	bl	801f6f4 <memset>
 8019046:	2364      	movs	r3, #100	@ 0x64
 8019048:	863b      	strh	r3, [r7, #48]	@ 0x30
 801904a:	2364      	movs	r3, #100	@ 0x64
 801904c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8019050:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8019054:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8019058:	230a      	movs	r3, #10
 801905a:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 801905e:	2364      	movs	r3, #100	@ 0x64
 8019060:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8019064:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8019068:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801906c:	687b      	ldr	r3, [r7, #4]
 801906e:	7a1b      	ldrb	r3, [r3, #8]
 8019070:	2b02      	cmp	r3, #2
 8019072:	d05e      	beq.n	8019132 <RegionEU868InitDefaults+0x102>
 8019074:	2b02      	cmp	r3, #2
 8019076:	dc6b      	bgt.n	8019150 <RegionEU868InitDefaults+0x120>
 8019078:	2b00      	cmp	r3, #0
 801907a:	d002      	beq.n	8019082 <RegionEU868InitDefaults+0x52>
 801907c:	2b01      	cmp	r3, #1
 801907e:	d03f      	beq.n	8019100 <RegionEU868InitDefaults+0xd0>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8019080:	e066      	b.n	8019150 <RegionEU868InitDefaults+0x120>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	681b      	ldr	r3, [r3, #0]
 8019086:	2b00      	cmp	r3, #0
 8019088:	d063      	beq.n	8019152 <RegionEU868InitDefaults+0x122>
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	685b      	ldr	r3, [r3, #4]
 801908e:	2b00      	cmp	r3, #0
 8019090:	d05f      	beq.n	8019152 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8019092:	687b      	ldr	r3, [r7, #4]
 8019094:	681b      	ldr	r3, [r3, #0]
 8019096:	4a30      	ldr	r2, [pc, #192]	@ (8019158 <RegionEU868InitDefaults+0x128>)
 8019098:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	685b      	ldr	r3, [r3, #4]
 801909e:	4a2f      	ldr	r2, [pc, #188]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 80190a0:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 80190a2:	4b2d      	ldr	r3, [pc, #180]	@ (8019158 <RegionEU868InitDefaults+0x128>)
 80190a4:	681b      	ldr	r3, [r3, #0]
 80190a6:	4618      	mov	r0, r3
 80190a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80190ac:	2290      	movs	r2, #144	@ 0x90
 80190ae:	4619      	mov	r1, r3
 80190b0:	f002 fa67 	bl	801b582 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 80190b4:	4b29      	ldr	r3, [pc, #164]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 80190b6:	681b      	ldr	r3, [r3, #0]
 80190b8:	4a29      	ldr	r2, [pc, #164]	@ (8019160 <RegionEU868InitDefaults+0x130>)
 80190ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80190bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 80190c0:	4b26      	ldr	r3, [pc, #152]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 80190c2:	681b      	ldr	r3, [r3, #0]
 80190c4:	4a27      	ldr	r2, [pc, #156]	@ (8019164 <RegionEU868InitDefaults+0x134>)
 80190c6:	330c      	adds	r3, #12
 80190c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80190ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 80190ce:	4b23      	ldr	r3, [pc, #140]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 80190d0:	681b      	ldr	r3, [r3, #0]
 80190d2:	4a25      	ldr	r2, [pc, #148]	@ (8019168 <RegionEU868InitDefaults+0x138>)
 80190d4:	3318      	adds	r3, #24
 80190d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80190d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 80190dc:	4b1f      	ldr	r3, [pc, #124]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 80190de:	681b      	ldr	r3, [r3, #0]
 80190e0:	2207      	movs	r2, #7
 80190e2:	f8a3 248c 	strh.w	r2, [r3, #1164]	@ 0x48c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80190e6:	4b1d      	ldr	r3, [pc, #116]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 80190e8:	681b      	ldr	r3, [r3, #0]
 80190ea:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 80190ee:	4b1b      	ldr	r3, [pc, #108]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 80190f0:	681b      	ldr	r3, [r3, #0]
 80190f2:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 80190f6:	2201      	movs	r2, #1
 80190f8:	4619      	mov	r1, r3
 80190fa:	f7fe fff3 	bl	80180e4 <RegionCommonChanMaskCopy>
 80190fe:	e028      	b.n	8019152 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8019100:	4b16      	ldr	r3, [pc, #88]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 8019102:	681b      	ldr	r3, [r3, #0]
 8019104:	2200      	movs	r2, #0
 8019106:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8019108:	4b14      	ldr	r3, [pc, #80]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 801910a:	681b      	ldr	r3, [r3, #0]
 801910c:	2200      	movs	r2, #0
 801910e:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8019110:	4b12      	ldr	r3, [pc, #72]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 8019112:	681b      	ldr	r3, [r3, #0]
 8019114:	2200      	movs	r2, #0
 8019116:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8019118:	4b10      	ldr	r3, [pc, #64]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 801911a:	681b      	ldr	r3, [r3, #0]
 801911c:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 8019120:	4b0e      	ldr	r3, [pc, #56]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 8019122:	681b      	ldr	r3, [r3, #0]
 8019124:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8019128:	2201      	movs	r2, #1
 801912a:	4619      	mov	r1, r3
 801912c:	f7fe ffda 	bl	80180e4 <RegionCommonChanMaskCopy>
            break;
 8019130:	e00f      	b.n	8019152 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8019132:	4b0a      	ldr	r3, [pc, #40]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 8019134:	681b      	ldr	r3, [r3, #0]
 8019136:	f8b3 1480 	ldrh.w	r1, [r3, #1152]	@ 0x480
 801913a:	4b08      	ldr	r3, [pc, #32]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 801913c:	681b      	ldr	r3, [r3, #0]
 801913e:	f8b3 248c 	ldrh.w	r2, [r3, #1164]	@ 0x48c
 8019142:	4b06      	ldr	r3, [pc, #24]	@ (801915c <RegionEU868InitDefaults+0x12c>)
 8019144:	681b      	ldr	r3, [r3, #0]
 8019146:	430a      	orrs	r2, r1
 8019148:	b292      	uxth	r2, r2
 801914a:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
            break;
 801914e:	e000      	b.n	8019152 <RegionEU868InitDefaults+0x122>
            break;
 8019150:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8019152:	37c0      	adds	r7, #192	@ 0xc0
 8019154:	46bd      	mov	sp, r7
 8019156:	bd80      	pop	{r7, pc}
 8019158:	20001608 	.word	0x20001608
 801915c:	2000160c 	.word	0x2000160c
 8019160:	08020160 	.word	0x08020160
 8019164:	0802016c 	.word	0x0802016c
 8019168:	08020178 	.word	0x08020178

0801916c <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801916c:	b580      	push	{r7, lr}
 801916e:	b084      	sub	sp, #16
 8019170:	af00      	add	r7, sp, #0
 8019172:	6078      	str	r0, [r7, #4]
 8019174:	460b      	mov	r3, r1
 8019176:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8019178:	78fb      	ldrb	r3, [r7, #3]
 801917a:	2b0f      	cmp	r3, #15
 801917c:	d86c      	bhi.n	8019258 <RegionEU868Verify+0xec>
 801917e:	a201      	add	r2, pc, #4	@ (adr r2, 8019184 <RegionEU868Verify+0x18>)
 8019180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019184:	080191c5 	.word	0x080191c5
 8019188:	08019259 	.word	0x08019259
 801918c:	08019259 	.word	0x08019259
 8019190:	08019259 	.word	0x08019259
 8019194:	08019259 	.word	0x08019259
 8019198:	080191dd 	.word	0x080191dd
 801919c:	080191fb 	.word	0x080191fb
 80191a0:	08019219 	.word	0x08019219
 80191a4:	08019259 	.word	0x08019259
 80191a8:	08019237 	.word	0x08019237
 80191ac:	08019237 	.word	0x08019237
 80191b0:	08019259 	.word	0x08019259
 80191b4:	08019259 	.word	0x08019259
 80191b8:	08019259 	.word	0x08019259
 80191bc:	08019259 	.word	0x08019259
 80191c0:	08019255 	.word	0x08019255
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 80191c4:	2300      	movs	r3, #0
 80191c6:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 80191c8:	687b      	ldr	r3, [r7, #4]
 80191ca:	681b      	ldr	r3, [r3, #0]
 80191cc:	f107 020f 	add.w	r2, r7, #15
 80191d0:	4611      	mov	r1, r2
 80191d2:	4618      	mov	r0, r3
 80191d4:	f7ff fcee 	bl	8018bb4 <VerifyRfFreq>
 80191d8:	4603      	mov	r3, r0
 80191da:	e03e      	b.n	801925a <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 80191dc:	687b      	ldr	r3, [r7, #4]
 80191de:	f993 3000 	ldrsb.w	r3, [r3]
 80191e2:	2207      	movs	r2, #7
 80191e4:	2100      	movs	r1, #0
 80191e6:	4618      	mov	r0, r3
 80191e8:	f7fe feff 	bl	8017fea <RegionCommonValueInRange>
 80191ec:	4603      	mov	r3, r0
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	bf14      	ite	ne
 80191f2:	2301      	movne	r3, #1
 80191f4:	2300      	moveq	r3, #0
 80191f6:	b2db      	uxtb	r3, r3
 80191f8:	e02f      	b.n	801925a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80191fa:	687b      	ldr	r3, [r7, #4]
 80191fc:	f993 3000 	ldrsb.w	r3, [r3]
 8019200:	2205      	movs	r2, #5
 8019202:	2100      	movs	r1, #0
 8019204:	4618      	mov	r0, r3
 8019206:	f7fe fef0 	bl	8017fea <RegionCommonValueInRange>
 801920a:	4603      	mov	r3, r0
 801920c:	2b00      	cmp	r3, #0
 801920e:	bf14      	ite	ne
 8019210:	2301      	movne	r3, #1
 8019212:	2300      	moveq	r3, #0
 8019214:	b2db      	uxtb	r3, r3
 8019216:	e020      	b.n	801925a <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	f993 3000 	ldrsb.w	r3, [r3]
 801921e:	2207      	movs	r2, #7
 8019220:	2100      	movs	r1, #0
 8019222:	4618      	mov	r0, r3
 8019224:	f7fe fee1 	bl	8017fea <RegionCommonValueInRange>
 8019228:	4603      	mov	r3, r0
 801922a:	2b00      	cmp	r3, #0
 801922c:	bf14      	ite	ne
 801922e:	2301      	movne	r3, #1
 8019230:	2300      	moveq	r3, #0
 8019232:	b2db      	uxtb	r3, r3
 8019234:	e011      	b.n	801925a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8019236:	687b      	ldr	r3, [r7, #4]
 8019238:	f993 3000 	ldrsb.w	r3, [r3]
 801923c:	2207      	movs	r2, #7
 801923e:	2100      	movs	r1, #0
 8019240:	4618      	mov	r0, r3
 8019242:	f7fe fed2 	bl	8017fea <RegionCommonValueInRange>
 8019246:	4603      	mov	r3, r0
 8019248:	2b00      	cmp	r3, #0
 801924a:	bf14      	ite	ne
 801924c:	2301      	movne	r3, #1
 801924e:	2300      	moveq	r3, #0
 8019250:	b2db      	uxtb	r3, r3
 8019252:	e002      	b.n	801925a <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8019254:	2301      	movs	r3, #1
 8019256:	e000      	b.n	801925a <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8019258:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 801925a:	4618      	mov	r0, r3
 801925c:	3710      	adds	r7, #16
 801925e:	46bd      	mov	sp, r7
 8019260:	bd80      	pop	{r7, pc}
 8019262:	bf00      	nop

08019264 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8019264:	b580      	push	{r7, lr}
 8019266:	b08a      	sub	sp, #40	@ 0x28
 8019268:	af00      	add	r7, sp, #0
 801926a:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801926c:	2350      	movs	r3, #80	@ 0x50
 801926e:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8019272:	687b      	ldr	r3, [r7, #4]
 8019274:	791b      	ldrb	r3, [r3, #4]
 8019276:	2b10      	cmp	r3, #16
 8019278:	d162      	bne.n	8019340 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	681b      	ldr	r3, [r3, #0]
 801927e:	330f      	adds	r3, #15
 8019280:	781b      	ldrb	r3, [r3, #0]
 8019282:	2b00      	cmp	r3, #0
 8019284:	d15e      	bne.n	8019344 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8019286:	2300      	movs	r3, #0
 8019288:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801928c:	2303      	movs	r3, #3
 801928e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019292:	e050      	b.n	8019336 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8019294:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019298:	2b07      	cmp	r3, #7
 801929a:	d824      	bhi.n	80192e6 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	681a      	ldr	r2, [r3, #0]
 80192a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80192a4:	4413      	add	r3, r2
 80192a6:	781b      	ldrb	r3, [r3, #0]
 80192a8:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 80192aa:	69ba      	ldr	r2, [r7, #24]
 80192ac:	687b      	ldr	r3, [r7, #4]
 80192ae:	6819      	ldr	r1, [r3, #0]
 80192b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80192b4:	3301      	adds	r3, #1
 80192b6:	440b      	add	r3, r1
 80192b8:	781b      	ldrb	r3, [r3, #0]
 80192ba:	021b      	lsls	r3, r3, #8
 80192bc:	4313      	orrs	r3, r2
 80192be:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 80192c0:	69ba      	ldr	r2, [r7, #24]
 80192c2:	687b      	ldr	r3, [r7, #4]
 80192c4:	6819      	ldr	r1, [r3, #0]
 80192c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80192ca:	3302      	adds	r3, #2
 80192cc:	440b      	add	r3, r1
 80192ce:	781b      	ldrb	r3, [r3, #0]
 80192d0:	041b      	lsls	r3, r3, #16
 80192d2:	4313      	orrs	r3, r2
 80192d4:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 80192d6:	69bb      	ldr	r3, [r7, #24]
 80192d8:	2264      	movs	r2, #100	@ 0x64
 80192da:	fb02 f303 	mul.w	r3, r2, r3
 80192de:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 80192e0:	2300      	movs	r3, #0
 80192e2:	61fb      	str	r3, [r7, #28]
 80192e4:	e006      	b.n	80192f4 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 80192e6:	2300      	movs	r3, #0
 80192e8:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 80192ea:	2300      	movs	r3, #0
 80192ec:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 80192f0:	2300      	movs	r3, #0
 80192f2:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 80192f4:	69bb      	ldr	r3, [r7, #24]
 80192f6:	2b00      	cmp	r3, #0
 80192f8:	d00b      	beq.n	8019312 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 80192fa:	f107 0318 	add.w	r3, r7, #24
 80192fe:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8019300:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019304:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8019306:	f107 0310 	add.w	r3, r7, #16
 801930a:	4618      	mov	r0, r3
 801930c:	f000 fd14 	bl	8019d38 <RegionEU868ChannelAdd>
 8019310:	e007      	b.n	8019322 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8019312:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019316:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8019318:	f107 030c 	add.w	r3, r7, #12
 801931c:	4618      	mov	r0, r3
 801931e:	f000 fdad 	bl	8019e7c <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8019322:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019326:	3303      	adds	r3, #3
 8019328:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801932c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019330:	3301      	adds	r3, #1
 8019332:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019336:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801933a:	2b0f      	cmp	r3, #15
 801933c:	d9aa      	bls.n	8019294 <RegionEU868ApplyCFList+0x30>
 801933e:	e002      	b.n	8019346 <RegionEU868ApplyCFList+0xe2>
        return;
 8019340:	bf00      	nop
 8019342:	e000      	b.n	8019346 <RegionEU868ApplyCFList+0xe2>
        return;
 8019344:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8019346:	3728      	adds	r7, #40	@ 0x28
 8019348:	46bd      	mov	sp, r7
 801934a:	bd80      	pop	{r7, pc}

0801934c <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801934c:	b580      	push	{r7, lr}
 801934e:	b082      	sub	sp, #8
 8019350:	af00      	add	r7, sp, #0
 8019352:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8019354:	687b      	ldr	r3, [r7, #4]
 8019356:	791b      	ldrb	r3, [r3, #4]
 8019358:	2b00      	cmp	r3, #0
 801935a:	d002      	beq.n	8019362 <RegionEU868ChanMaskSet+0x16>
 801935c:	2b01      	cmp	r3, #1
 801935e:	d00b      	beq.n	8019378 <RegionEU868ChanMaskSet+0x2c>
 8019360:	e015      	b.n	801938e <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8019362:	4b0e      	ldr	r3, [pc, #56]	@ (801939c <RegionEU868ChanMaskSet+0x50>)
 8019364:	681b      	ldr	r3, [r3, #0]
 8019366:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 801936a:	687b      	ldr	r3, [r7, #4]
 801936c:	681b      	ldr	r3, [r3, #0]
 801936e:	2201      	movs	r2, #1
 8019370:	4619      	mov	r1, r3
 8019372:	f7fe feb7 	bl	80180e4 <RegionCommonChanMaskCopy>
            break;
 8019376:	e00c      	b.n	8019392 <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8019378:	4b08      	ldr	r3, [pc, #32]	@ (801939c <RegionEU868ChanMaskSet+0x50>)
 801937a:	681b      	ldr	r3, [r3, #0]
 801937c:	f203 408c 	addw	r0, r3, #1164	@ 0x48c
 8019380:	687b      	ldr	r3, [r7, #4]
 8019382:	681b      	ldr	r3, [r3, #0]
 8019384:	2201      	movs	r2, #1
 8019386:	4619      	mov	r1, r3
 8019388:	f7fe feac 	bl	80180e4 <RegionCommonChanMaskCopy>
            break;
 801938c:	e001      	b.n	8019392 <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 801938e:	2300      	movs	r3, #0
 8019390:	e000      	b.n	8019394 <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8019392:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8019394:	4618      	mov	r0, r3
 8019396:	3708      	adds	r7, #8
 8019398:	46bd      	mov	sp, r7
 801939a:	bd80      	pop	{r7, pc}
 801939c:	2000160c 	.word	0x2000160c

080193a0 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80193a0:	b580      	push	{r7, lr}
 80193a2:	b088      	sub	sp, #32
 80193a4:	af02      	add	r7, sp, #8
 80193a6:	60ba      	str	r2, [r7, #8]
 80193a8:	607b      	str	r3, [r7, #4]
 80193aa:	4603      	mov	r3, r0
 80193ac:	73fb      	strb	r3, [r7, #15]
 80193ae:	460b      	mov	r3, r1
 80193b0:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 80193b2:	2300      	movs	r3, #0
 80193b4:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 80193b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80193ba:	2b07      	cmp	r3, #7
 80193bc:	bfa8      	it	ge
 80193be:	2307      	movge	r3, #7
 80193c0:	b25a      	sxtb	r2, r3
 80193c2:	687b      	ldr	r3, [r7, #4]
 80193c4:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 80193c6:	687b      	ldr	r3, [r7, #4]
 80193c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80193cc:	491e      	ldr	r1, [pc, #120]	@ (8019448 <RegionEU868ComputeRxWindowParameters+0xa8>)
 80193ce:	4618      	mov	r0, r3
 80193d0:	f7ff fb88 	bl	8018ae4 <RegionCommonGetBandwidth>
 80193d4:	4603      	mov	r3, r0
 80193d6:	b2da      	uxtb	r2, r3
 80193d8:	687b      	ldr	r3, [r7, #4]
 80193da:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80193e2:	2b07      	cmp	r3, #7
 80193e4:	d10a      	bne.n	80193fc <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 80193e6:	687b      	ldr	r3, [r7, #4]
 80193e8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80193ec:	461a      	mov	r2, r3
 80193ee:	4b17      	ldr	r3, [pc, #92]	@ (801944c <RegionEU868ComputeRxWindowParameters+0xac>)
 80193f0:	5c9b      	ldrb	r3, [r3, r2]
 80193f2:	4618      	mov	r0, r3
 80193f4:	f7ff f8aa 	bl	801854c <RegionCommonComputeSymbolTimeFsk>
 80193f8:	6178      	str	r0, [r7, #20]
 80193fa:	e011      	b.n	8019420 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 80193fc:	687b      	ldr	r3, [r7, #4]
 80193fe:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019402:	461a      	mov	r2, r3
 8019404:	4b11      	ldr	r3, [pc, #68]	@ (801944c <RegionEU868ComputeRxWindowParameters+0xac>)
 8019406:	5c9a      	ldrb	r2, [r3, r2]
 8019408:	687b      	ldr	r3, [r7, #4]
 801940a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801940e:	4619      	mov	r1, r3
 8019410:	4b0d      	ldr	r3, [pc, #52]	@ (8019448 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8019412:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8019416:	4619      	mov	r1, r3
 8019418:	4610      	mov	r0, r2
 801941a:	f7ff f881 	bl	8018520 <RegionCommonComputeSymbolTimeLoRa>
 801941e:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8019420:	4b0b      	ldr	r3, [pc, #44]	@ (8019450 <RegionEU868ComputeRxWindowParameters+0xb0>)
 8019422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019424:	4798      	blx	r3
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	3308      	adds	r3, #8
 801942a:	687a      	ldr	r2, [r7, #4]
 801942c:	320c      	adds	r2, #12
 801942e:	7bb9      	ldrb	r1, [r7, #14]
 8019430:	9201      	str	r2, [sp, #4]
 8019432:	9300      	str	r3, [sp, #0]
 8019434:	4603      	mov	r3, r0
 8019436:	68ba      	ldr	r2, [r7, #8]
 8019438:	6978      	ldr	r0, [r7, #20]
 801943a:	f7ff f897 	bl	801856c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 801943e:	bf00      	nop
 8019440:	3718      	adds	r7, #24
 8019442:	46bd      	mov	sp, r7
 8019444:	bd80      	pop	{r7, pc}
 8019446:	bf00      	nop
 8019448:	0802071c 	.word	0x0802071c
 801944c:	08020714 	.word	0x08020714
 8019450:	080207d0 	.word	0x080207d0

08019454 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8019454:	b5b0      	push	{r4, r5, r7, lr}
 8019456:	b090      	sub	sp, #64	@ 0x40
 8019458:	af0a      	add	r7, sp, #40	@ 0x28
 801945a:	6078      	str	r0, [r7, #4]
 801945c:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801945e:	687b      	ldr	r3, [r7, #4]
 8019460:	785b      	ldrb	r3, [r3, #1]
 8019462:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8019464:	2300      	movs	r3, #0
 8019466:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8019468:	2300      	movs	r3, #0
 801946a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801946c:	687b      	ldr	r3, [r7, #4]
 801946e:	685b      	ldr	r3, [r3, #4]
 8019470:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8019472:	4b5a      	ldr	r3, [pc, #360]	@ (80195dc <RegionEU868RxConfig+0x188>)
 8019474:	685b      	ldr	r3, [r3, #4]
 8019476:	4798      	blx	r3
 8019478:	4603      	mov	r3, r0
 801947a:	2b00      	cmp	r3, #0
 801947c:	d001      	beq.n	8019482 <RegionEU868RxConfig+0x2e>
    {
        return false;
 801947e:	2300      	movs	r3, #0
 8019480:	e0a8      	b.n	80195d4 <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	7cdb      	ldrb	r3, [r3, #19]
 8019486:	2b00      	cmp	r3, #0
 8019488:	d126      	bne.n	80194d8 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 801948a:	4b55      	ldr	r3, [pc, #340]	@ (80195e0 <RegionEU868RxConfig+0x18c>)
 801948c:	681a      	ldr	r2, [r3, #0]
 801948e:	687b      	ldr	r3, [r7, #4]
 8019490:	781b      	ldrb	r3, [r3, #0]
 8019492:	4619      	mov	r1, r3
 8019494:	460b      	mov	r3, r1
 8019496:	005b      	lsls	r3, r3, #1
 8019498:	440b      	add	r3, r1
 801949a:	009b      	lsls	r3, r3, #2
 801949c:	4413      	add	r3, r2
 801949e:	681b      	ldr	r3, [r3, #0]
 80194a0:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 80194a2:	4b4f      	ldr	r3, [pc, #316]	@ (80195e0 <RegionEU868RxConfig+0x18c>)
 80194a4:	681a      	ldr	r2, [r3, #0]
 80194a6:	687b      	ldr	r3, [r7, #4]
 80194a8:	781b      	ldrb	r3, [r3, #0]
 80194aa:	4619      	mov	r1, r3
 80194ac:	460b      	mov	r3, r1
 80194ae:	005b      	lsls	r3, r3, #1
 80194b0:	440b      	add	r3, r1
 80194b2:	009b      	lsls	r3, r3, #2
 80194b4:	4413      	add	r3, r2
 80194b6:	3304      	adds	r3, #4
 80194b8:	681b      	ldr	r3, [r3, #0]
 80194ba:	2b00      	cmp	r3, #0
 80194bc:	d00c      	beq.n	80194d8 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 80194be:	4b48      	ldr	r3, [pc, #288]	@ (80195e0 <RegionEU868RxConfig+0x18c>)
 80194c0:	681a      	ldr	r2, [r3, #0]
 80194c2:	687b      	ldr	r3, [r7, #4]
 80194c4:	781b      	ldrb	r3, [r3, #0]
 80194c6:	4619      	mov	r1, r3
 80194c8:	460b      	mov	r3, r1
 80194ca:	005b      	lsls	r3, r3, #1
 80194cc:	440b      	add	r3, r1
 80194ce:	009b      	lsls	r3, r3, #2
 80194d0:	4413      	add	r3, r2
 80194d2:	3304      	adds	r3, #4
 80194d4:	681b      	ldr	r3, [r3, #0]
 80194d6:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 80194d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80194dc:	4a41      	ldr	r2, [pc, #260]	@ (80195e4 <RegionEU868RxConfig+0x190>)
 80194de:	5cd3      	ldrb	r3, [r2, r3]
 80194e0:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80194e2:	4b3e      	ldr	r3, [pc, #248]	@ (80195dc <RegionEU868RxConfig+0x188>)
 80194e4:	68db      	ldr	r3, [r3, #12]
 80194e6:	6938      	ldr	r0, [r7, #16]
 80194e8:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 80194ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80194ee:	2b07      	cmp	r3, #7
 80194f0:	d128      	bne.n	8019544 <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 80194f2:	2300      	movs	r3, #0
 80194f4:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80194f6:	4b39      	ldr	r3, [pc, #228]	@ (80195dc <RegionEU868RxConfig+0x188>)
 80194f8:	699c      	ldr	r4, [r3, #24]
 80194fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80194fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019502:	fb02 f303 	mul.w	r3, r2, r3
 8019506:	4619      	mov	r1, r3
 8019508:	687b      	ldr	r3, [r7, #4]
 801950a:	689b      	ldr	r3, [r3, #8]
 801950c:	b29b      	uxth	r3, r3
 801950e:	687a      	ldr	r2, [r7, #4]
 8019510:	7c92      	ldrb	r2, [r2, #18]
 8019512:	7df8      	ldrb	r0, [r7, #23]
 8019514:	9209      	str	r2, [sp, #36]	@ 0x24
 8019516:	2200      	movs	r2, #0
 8019518:	9208      	str	r2, [sp, #32]
 801951a:	2200      	movs	r2, #0
 801951c:	9207      	str	r2, [sp, #28]
 801951e:	2200      	movs	r2, #0
 8019520:	9206      	str	r2, [sp, #24]
 8019522:	2201      	movs	r2, #1
 8019524:	9205      	str	r2, [sp, #20]
 8019526:	2200      	movs	r2, #0
 8019528:	9204      	str	r2, [sp, #16]
 801952a:	2200      	movs	r2, #0
 801952c:	9203      	str	r2, [sp, #12]
 801952e:	9302      	str	r3, [sp, #8]
 8019530:	2305      	movs	r3, #5
 8019532:	9301      	str	r3, [sp, #4]
 8019534:	4b2c      	ldr	r3, [pc, #176]	@ (80195e8 <RegionEU868RxConfig+0x194>)
 8019536:	9300      	str	r3, [sp, #0]
 8019538:	2300      	movs	r3, #0
 801953a:	460a      	mov	r2, r1
 801953c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8019540:	47a0      	blx	r4
 8019542:	e024      	b.n	801958e <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8019544:	2301      	movs	r3, #1
 8019546:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8019548:	4b24      	ldr	r3, [pc, #144]	@ (80195dc <RegionEU868RxConfig+0x188>)
 801954a:	699c      	ldr	r4, [r3, #24]
 801954c:	687b      	ldr	r3, [r7, #4]
 801954e:	789b      	ldrb	r3, [r3, #2]
 8019550:	461d      	mov	r5, r3
 8019552:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8019556:	687b      	ldr	r3, [r7, #4]
 8019558:	689b      	ldr	r3, [r3, #8]
 801955a:	b29b      	uxth	r3, r3
 801955c:	687a      	ldr	r2, [r7, #4]
 801955e:	7c92      	ldrb	r2, [r2, #18]
 8019560:	7df8      	ldrb	r0, [r7, #23]
 8019562:	9209      	str	r2, [sp, #36]	@ 0x24
 8019564:	2201      	movs	r2, #1
 8019566:	9208      	str	r2, [sp, #32]
 8019568:	2200      	movs	r2, #0
 801956a:	9207      	str	r2, [sp, #28]
 801956c:	2200      	movs	r2, #0
 801956e:	9206      	str	r2, [sp, #24]
 8019570:	2200      	movs	r2, #0
 8019572:	9205      	str	r2, [sp, #20]
 8019574:	2200      	movs	r2, #0
 8019576:	9204      	str	r2, [sp, #16]
 8019578:	2200      	movs	r2, #0
 801957a:	9203      	str	r2, [sp, #12]
 801957c:	9302      	str	r3, [sp, #8]
 801957e:	2308      	movs	r3, #8
 8019580:	9301      	str	r3, [sp, #4]
 8019582:	2300      	movs	r3, #0
 8019584:	9300      	str	r3, [sp, #0]
 8019586:	2301      	movs	r3, #1
 8019588:	460a      	mov	r2, r1
 801958a:	4629      	mov	r1, r5
 801958c:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801958e:	687b      	ldr	r3, [r7, #4]
 8019590:	7c5b      	ldrb	r3, [r3, #17]
 8019592:	2b00      	cmp	r3, #0
 8019594:	d005      	beq.n	80195a2 <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8019596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801959a:	4a14      	ldr	r2, [pc, #80]	@ (80195ec <RegionEU868RxConfig+0x198>)
 801959c:	5cd3      	ldrb	r3, [r2, r3]
 801959e:	75bb      	strb	r3, [r7, #22]
 80195a0:	e004      	b.n	80195ac <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 80195a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80195a6:	4a12      	ldr	r2, [pc, #72]	@ (80195f0 <RegionEU868RxConfig+0x19c>)
 80195a8:	5cd3      	ldrb	r3, [r2, r3]
 80195aa:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80195ac:	4b0b      	ldr	r3, [pc, #44]	@ (80195dc <RegionEU868RxConfig+0x188>)
 80195ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80195b0:	7dba      	ldrb	r2, [r7, #22]
 80195b2:	320d      	adds	r2, #13
 80195b4:	b2d1      	uxtb	r1, r2
 80195b6:	7dfa      	ldrb	r2, [r7, #23]
 80195b8:	4610      	mov	r0, r2
 80195ba:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	7cdb      	ldrb	r3, [r3, #19]
 80195c0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80195c4:	6939      	ldr	r1, [r7, #16]
 80195c6:	4618      	mov	r0, r3
 80195c8:	f7ff faaa 	bl	8018b20 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 80195cc:	683b      	ldr	r3, [r7, #0]
 80195ce:	7bfa      	ldrb	r2, [r7, #15]
 80195d0:	701a      	strb	r2, [r3, #0]
    return true;
 80195d2:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 80195d4:	4618      	mov	r0, r3
 80195d6:	3718      	adds	r7, #24
 80195d8:	46bd      	mov	sp, r7
 80195da:	bdb0      	pop	{r4, r5, r7, pc}
 80195dc:	080207d0 	.word	0x080207d0
 80195e0:	2000160c 	.word	0x2000160c
 80195e4:	08020714 	.word	0x08020714
 80195e8:	00014585 	.word	0x00014585
 80195ec:	08020744 	.word	0x08020744
 80195f0:	0802073c 	.word	0x0802073c

080195f4 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80195f4:	b590      	push	{r4, r7, lr}
 80195f6:	b093      	sub	sp, #76	@ 0x4c
 80195f8:	af0a      	add	r7, sp, #40	@ 0x28
 80195fa:	60f8      	str	r0, [r7, #12]
 80195fc:	60b9      	str	r1, [r7, #8]
 80195fe:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8019600:	68fb      	ldr	r3, [r7, #12]
 8019602:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019606:	461a      	mov	r2, r3
 8019608:	4b5d      	ldr	r3, [pc, #372]	@ (8019780 <RegionEU868TxConfig+0x18c>)
 801960a:	5c9b      	ldrb	r3, [r3, r2]
 801960c:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801960e:	68fb      	ldr	r3, [r7, #12]
 8019610:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8019614:	4b5b      	ldr	r3, [pc, #364]	@ (8019784 <RegionEU868TxConfig+0x190>)
 8019616:	681a      	ldr	r2, [r3, #0]
 8019618:	4b5b      	ldr	r3, [pc, #364]	@ (8019788 <RegionEU868TxConfig+0x194>)
 801961a:	6819      	ldr	r1, [r3, #0]
 801961c:	68fb      	ldr	r3, [r7, #12]
 801961e:	781b      	ldrb	r3, [r3, #0]
 8019620:	461c      	mov	r4, r3
 8019622:	4623      	mov	r3, r4
 8019624:	005b      	lsls	r3, r3, #1
 8019626:	4423      	add	r3, r4
 8019628:	009b      	lsls	r3, r3, #2
 801962a:	440b      	add	r3, r1
 801962c:	3309      	adds	r3, #9
 801962e:	781b      	ldrb	r3, [r3, #0]
 8019630:	4619      	mov	r1, r3
 8019632:	460b      	mov	r3, r1
 8019634:	005b      	lsls	r3, r3, #1
 8019636:	440b      	add	r3, r1
 8019638:	00db      	lsls	r3, r3, #3
 801963a:	4413      	add	r3, r2
 801963c:	3302      	adds	r3, #2
 801963e:	f993 3000 	ldrsb.w	r3, [r3]
 8019642:	4619      	mov	r1, r3
 8019644:	f7ff fa38 	bl	8018ab8 <RegionCommonLimitTxPower>
 8019648:	4603      	mov	r3, r0
 801964a:	777b      	strb	r3, [r7, #29]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 801964c:	68fb      	ldr	r3, [r7, #12]
 801964e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019652:	494e      	ldr	r1, [pc, #312]	@ (801978c <RegionEU868TxConfig+0x198>)
 8019654:	4618      	mov	r0, r3
 8019656:	f7ff fa45 	bl	8018ae4 <RegionCommonGetBandwidth>
 801965a:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801965c:	2300      	movs	r3, #0
 801965e:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8019660:	68fb      	ldr	r3, [r7, #12]
 8019662:	6859      	ldr	r1, [r3, #4]
 8019664:	68fb      	ldr	r3, [r7, #12]
 8019666:	689a      	ldr	r2, [r3, #8]
 8019668:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801966c:	4618      	mov	r0, r3
 801966e:	f7ff f835 	bl	80186dc <RegionCommonComputeTxPower>
 8019672:	4603      	mov	r3, r0
 8019674:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8019676:	4b46      	ldr	r3, [pc, #280]	@ (8019790 <RegionEU868TxConfig+0x19c>)
 8019678:	68da      	ldr	r2, [r3, #12]
 801967a:	4b43      	ldr	r3, [pc, #268]	@ (8019788 <RegionEU868TxConfig+0x194>)
 801967c:	6819      	ldr	r1, [r3, #0]
 801967e:	68fb      	ldr	r3, [r7, #12]
 8019680:	781b      	ldrb	r3, [r3, #0]
 8019682:	4618      	mov	r0, r3
 8019684:	4603      	mov	r3, r0
 8019686:	005b      	lsls	r3, r3, #1
 8019688:	4403      	add	r3, r0
 801968a:	009b      	lsls	r3, r3, #2
 801968c:	440b      	add	r3, r1
 801968e:	681b      	ldr	r3, [r3, #0]
 8019690:	4618      	mov	r0, r3
 8019692:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8019694:	68fb      	ldr	r3, [r7, #12]
 8019696:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801969a:	2b07      	cmp	r3, #7
 801969c:	d124      	bne.n	80196e8 <RegionEU868TxConfig+0xf4>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801969e:	2300      	movs	r3, #0
 80196a0:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80196a2:	4b3b      	ldr	r3, [pc, #236]	@ (8019790 <RegionEU868TxConfig+0x19c>)
 80196a4:	69dc      	ldr	r4, [r3, #28]
 80196a6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80196aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80196ae:	fb02 f303 	mul.w	r3, r2, r3
 80196b2:	461a      	mov	r2, r3
 80196b4:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80196b8:	7ff8      	ldrb	r0, [r7, #31]
 80196ba:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80196be:	9308      	str	r3, [sp, #32]
 80196c0:	2300      	movs	r3, #0
 80196c2:	9307      	str	r3, [sp, #28]
 80196c4:	2300      	movs	r3, #0
 80196c6:	9306      	str	r3, [sp, #24]
 80196c8:	2300      	movs	r3, #0
 80196ca:	9305      	str	r3, [sp, #20]
 80196cc:	2301      	movs	r3, #1
 80196ce:	9304      	str	r3, [sp, #16]
 80196d0:	2300      	movs	r3, #0
 80196d2:	9303      	str	r3, [sp, #12]
 80196d4:	2305      	movs	r3, #5
 80196d6:	9302      	str	r3, [sp, #8]
 80196d8:	2300      	movs	r3, #0
 80196da:	9301      	str	r3, [sp, #4]
 80196dc:	9200      	str	r2, [sp, #0]
 80196de:	69bb      	ldr	r3, [r7, #24]
 80196e0:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80196e4:	47a0      	blx	r4
 80196e6:	e01d      	b.n	8019724 <RegionEU868TxConfig+0x130>
    }
    else
    {
        modem = MODEM_LORA;
 80196e8:	2301      	movs	r3, #1
 80196ea:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80196ec:	4b28      	ldr	r3, [pc, #160]	@ (8019790 <RegionEU868TxConfig+0x19c>)
 80196ee:	69dc      	ldr	r4, [r3, #28]
 80196f0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80196f4:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80196f8:	7ff8      	ldrb	r0, [r7, #31]
 80196fa:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80196fe:	9208      	str	r2, [sp, #32]
 8019700:	2200      	movs	r2, #0
 8019702:	9207      	str	r2, [sp, #28]
 8019704:	2200      	movs	r2, #0
 8019706:	9206      	str	r2, [sp, #24]
 8019708:	2200      	movs	r2, #0
 801970a:	9205      	str	r2, [sp, #20]
 801970c:	2201      	movs	r2, #1
 801970e:	9204      	str	r2, [sp, #16]
 8019710:	2200      	movs	r2, #0
 8019712:	9203      	str	r2, [sp, #12]
 8019714:	2208      	movs	r2, #8
 8019716:	9202      	str	r2, [sp, #8]
 8019718:	2201      	movs	r2, #1
 801971a:	9201      	str	r2, [sp, #4]
 801971c:	9300      	str	r3, [sp, #0]
 801971e:	69bb      	ldr	r3, [r7, #24]
 8019720:	2200      	movs	r2, #0
 8019722:	47a0      	blx	r4
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8019724:	4b18      	ldr	r3, [pc, #96]	@ (8019788 <RegionEU868TxConfig+0x194>)
 8019726:	681a      	ldr	r2, [r3, #0]
 8019728:	68fb      	ldr	r3, [r7, #12]
 801972a:	781b      	ldrb	r3, [r3, #0]
 801972c:	4619      	mov	r1, r3
 801972e:	460b      	mov	r3, r1
 8019730:	005b      	lsls	r3, r3, #1
 8019732:	440b      	add	r3, r1
 8019734:	009b      	lsls	r3, r3, #2
 8019736:	4413      	add	r3, r2
 8019738:	681a      	ldr	r2, [r3, #0]
 801973a:	68fb      	ldr	r3, [r7, #12]
 801973c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019740:	4619      	mov	r1, r3
 8019742:	4610      	mov	r0, r2
 8019744:	f7ff fa1e 	bl	8018b84 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8019748:	68fb      	ldr	r3, [r7, #12]
 801974a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801974e:	68fb      	ldr	r3, [r7, #12]
 8019750:	899b      	ldrh	r3, [r3, #12]
 8019752:	4619      	mov	r1, r3
 8019754:	4610      	mov	r0, r2
 8019756:	f7ff faa3 	bl	8018ca0 <GetTimeOnAir>
 801975a:	4602      	mov	r2, r0
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8019760:	4b0b      	ldr	r3, [pc, #44]	@ (8019790 <RegionEU868TxConfig+0x19c>)
 8019762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019764:	68fa      	ldr	r2, [r7, #12]
 8019766:	8992      	ldrh	r2, [r2, #12]
 8019768:	b2d1      	uxtb	r1, r2
 801976a:	7ffa      	ldrb	r2, [r7, #31]
 801976c:	4610      	mov	r0, r2
 801976e:	4798      	blx	r3

    *txPower = txPowerLimited;
 8019770:	68bb      	ldr	r3, [r7, #8]
 8019772:	7f7a      	ldrb	r2, [r7, #29]
 8019774:	701a      	strb	r2, [r3, #0]
    return true;
 8019776:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8019778:	4618      	mov	r0, r3
 801977a:	3724      	adds	r7, #36	@ 0x24
 801977c:	46bd      	mov	sp, r7
 801977e:	bd90      	pop	{r4, r7, pc}
 8019780:	08020714 	.word	0x08020714
 8019784:	20001608 	.word	0x20001608
 8019788:	2000160c 	.word	0x2000160c
 801978c:	0802071c 	.word	0x0802071c
 8019790:	080207d0 	.word	0x080207d0

08019794 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8019794:	b590      	push	{r4, r7, lr}
 8019796:	b093      	sub	sp, #76	@ 0x4c
 8019798:	af00      	add	r7, sp, #0
 801979a:	60f8      	str	r0, [r7, #12]
 801979c:	60b9      	str	r1, [r7, #8]
 801979e:	607a      	str	r2, [r7, #4]
 80197a0:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80197a2:	2307      	movs	r3, #7
 80197a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80197a8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80197ac:	2200      	movs	r2, #0
 80197ae:	601a      	str	r2, [r3, #0]
 80197b0:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80197b2:	2300      	movs	r3, #0
 80197b4:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 80197b8:	2300      	movs	r3, #0
 80197ba:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 80197be:	2300      	movs	r3, #0
 80197c0:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80197c2:	e085      	b.n	80198d0 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80197c4:	68fb      	ldr	r3, [r7, #12]
 80197c6:	685a      	ldr	r2, [r3, #4]
 80197c8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80197cc:	4413      	add	r3, r2
 80197ce:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80197d2:	4611      	mov	r1, r2
 80197d4:	4618      	mov	r0, r3
 80197d6:	f7fe fdc9 	bl	801836c <RegionCommonParseLinkAdrReq>
 80197da:	4603      	mov	r3, r0
 80197dc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 80197e0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d07b      	beq.n	80198e0 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80197e8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80197ec:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80197f0:	4413      	add	r3, r2
 80197f2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80197f6:	2307      	movs	r3, #7
 80197f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 80197fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019800:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8019802:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019806:	2b00      	cmp	r3, #0
 8019808:	d109      	bne.n	801981e <RegionEU868LinkAdrReq+0x8a>
 801980a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801980c:	2b00      	cmp	r3, #0
 801980e:	d106      	bne.n	801981e <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8019810:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019814:	f023 0301 	bic.w	r3, r3, #1
 8019818:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 801981c:	e058      	b.n	80198d0 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801981e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019822:	2b00      	cmp	r3, #0
 8019824:	d003      	beq.n	801982e <RegionEU868LinkAdrReq+0x9a>
 8019826:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801982a:	2b05      	cmp	r3, #5
 801982c:	d903      	bls.n	8019836 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801982e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8019832:	2b06      	cmp	r3, #6
 8019834:	d906      	bls.n	8019844 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8019836:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801983a:	f023 0301 	bic.w	r3, r3, #1
 801983e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8019842:	e045      	b.n	80198d0 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8019844:	2300      	movs	r3, #0
 8019846:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 801984a:	e03d      	b.n	80198c8 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801984c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019850:	2b06      	cmp	r3, #6
 8019852:	d118      	bne.n	8019886 <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8019854:	4b5f      	ldr	r3, [pc, #380]	@ (80199d4 <RegionEU868LinkAdrReq+0x240>)
 8019856:	6819      	ldr	r1, [r3, #0]
 8019858:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 801985c:	4613      	mov	r3, r2
 801985e:	005b      	lsls	r3, r3, #1
 8019860:	4413      	add	r3, r2
 8019862:	009b      	lsls	r3, r3, #2
 8019864:	440b      	add	r3, r1
 8019866:	681b      	ldr	r3, [r3, #0]
 8019868:	2b00      	cmp	r3, #0
 801986a:	d028      	beq.n	80198be <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 801986c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8019870:	2201      	movs	r2, #1
 8019872:	fa02 f303 	lsl.w	r3, r2, r3
 8019876:	b21a      	sxth	r2, r3
 8019878:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801987a:	b21b      	sxth	r3, r3
 801987c:	4313      	orrs	r3, r2
 801987e:	b21b      	sxth	r3, r3
 8019880:	b29b      	uxth	r3, r3
 8019882:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8019884:	e01b      	b.n	80198be <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8019886:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019888:	461a      	mov	r2, r3
 801988a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801988e:	fa42 f303 	asr.w	r3, r2, r3
 8019892:	f003 0301 	and.w	r3, r3, #1
 8019896:	2b00      	cmp	r3, #0
 8019898:	d011      	beq.n	80198be <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 801989a:	4b4e      	ldr	r3, [pc, #312]	@ (80199d4 <RegionEU868LinkAdrReq+0x240>)
 801989c:	6819      	ldr	r1, [r3, #0]
 801989e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80198a2:	4613      	mov	r3, r2
 80198a4:	005b      	lsls	r3, r3, #1
 80198a6:	4413      	add	r3, r2
 80198a8:	009b      	lsls	r3, r3, #2
 80198aa:	440b      	add	r3, r1
 80198ac:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80198ae:	2b00      	cmp	r3, #0
 80198b0:	d105      	bne.n	80198be <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 80198b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80198b6:	f023 0301 	bic.w	r3, r3, #1
 80198ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80198be:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80198c2:	3301      	adds	r3, #1
 80198c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80198c8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80198cc:	2b0f      	cmp	r3, #15
 80198ce:	d9bd      	bls.n	801984c <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80198d0:	68fb      	ldr	r3, [r7, #12]
 80198d2:	7a1b      	ldrb	r3, [r3, #8]
 80198d4:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80198d8:	429a      	cmp	r2, r3
 80198da:	f4ff af73 	bcc.w	80197c4 <RegionEU868LinkAdrReq+0x30>
 80198de:	e000      	b.n	80198e2 <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 80198e0:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80198e2:	2302      	movs	r3, #2
 80198e4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80198e8:	68fb      	ldr	r3, [r7, #12]
 80198ea:	7a5b      	ldrb	r3, [r3, #9]
 80198ec:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 80198f0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80198f4:	4618      	mov	r0, r3
 80198f6:	f7ff fa23 	bl	8018d40 <RegionEU868GetPhyParam>
 80198fa:	4603      	mov	r3, r0
 80198fc:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 80198fe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019902:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8019904:	68fb      	ldr	r3, [r7, #12]
 8019906:	7a9b      	ldrb	r3, [r3, #10]
 8019908:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801990a:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 801990e:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8019910:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 8019914:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8019916:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801991a:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801991c:	68fb      	ldr	r3, [r7, #12]
 801991e:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8019922:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8019924:	68fb      	ldr	r3, [r7, #12]
 8019926:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801992a:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801992c:	68fb      	ldr	r3, [r7, #12]
 801992e:	7b5b      	ldrb	r3, [r3, #13]
 8019930:	b25b      	sxtb	r3, r3
 8019932:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8019934:	2310      	movs	r3, #16
 8019936:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8019938:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 801993c:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801993e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019940:	b25b      	sxtb	r3, r3
 8019942:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8019946:	2307      	movs	r3, #7
 8019948:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801994c:	4b21      	ldr	r3, [pc, #132]	@ (80199d4 <RegionEU868LinkAdrReq+0x240>)
 801994e:	681b      	ldr	r3, [r3, #0]
 8019950:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8019952:	2307      	movs	r3, #7
 8019954:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8019958:	2300      	movs	r3, #0
 801995a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801995e:	68fb      	ldr	r3, [r7, #12]
 8019960:	681b      	ldr	r3, [r3, #0]
 8019962:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8019964:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8019968:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801996c:	1c9a      	adds	r2, r3, #2
 801996e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8019972:	1c59      	adds	r1, r3, #1
 8019974:	f107 0010 	add.w	r0, r7, #16
 8019978:	4623      	mov	r3, r4
 801997a:	f7fe fd49 	bl	8018410 <RegionCommonLinkAdrReqVerifyParams>
 801997e:	4603      	mov	r3, r0
 8019980:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8019984:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019988:	2b07      	cmp	r3, #7
 801998a:	d10d      	bne.n	80199a8 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 801998c:	4b11      	ldr	r3, [pc, #68]	@ (80199d4 <RegionEU868LinkAdrReq+0x240>)
 801998e:	681b      	ldr	r3, [r3, #0]
 8019990:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8019994:	220c      	movs	r2, #12
 8019996:	2100      	movs	r1, #0
 8019998:	4618      	mov	r0, r3
 801999a:	f001 fe2d 	bl	801b5f8 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 801999e:	4b0d      	ldr	r3, [pc, #52]	@ (80199d4 <RegionEU868LinkAdrReq+0x240>)
 80199a0:	681b      	ldr	r3, [r3, #0]
 80199a2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80199a4:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80199a8:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 80199ac:	68bb      	ldr	r3, [r7, #8]
 80199ae:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80199b0:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80199b8:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80199bc:	683b      	ldr	r3, [r7, #0]
 80199be:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80199c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80199c2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80199c6:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 80199c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80199cc:	4618      	mov	r0, r3
 80199ce:	374c      	adds	r7, #76	@ 0x4c
 80199d0:	46bd      	mov	sp, r7
 80199d2:	bd90      	pop	{r4, r7, pc}
 80199d4:	2000160c 	.word	0x2000160c

080199d8 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80199d8:	b580      	push	{r7, lr}
 80199da:	b084      	sub	sp, #16
 80199dc:	af00      	add	r7, sp, #0
 80199de:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80199e0:	2307      	movs	r3, #7
 80199e2:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 80199e4:	2300      	movs	r3, #0
 80199e6:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 80199e8:	687b      	ldr	r3, [r7, #4]
 80199ea:	685b      	ldr	r3, [r3, #4]
 80199ec:	f107 020e 	add.w	r2, r7, #14
 80199f0:	4611      	mov	r1, r2
 80199f2:	4618      	mov	r0, r3
 80199f4:	f7ff f8de 	bl	8018bb4 <VerifyRfFreq>
 80199f8:	4603      	mov	r3, r0
 80199fa:	f083 0301 	eor.w	r3, r3, #1
 80199fe:	b2db      	uxtb	r3, r3
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	d003      	beq.n	8019a0c <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8019a04:	7bfb      	ldrb	r3, [r7, #15]
 8019a06:	f023 0301 	bic.w	r3, r3, #1
 8019a0a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8019a0c:	687b      	ldr	r3, [r7, #4]
 8019a0e:	f993 3000 	ldrsb.w	r3, [r3]
 8019a12:	2207      	movs	r2, #7
 8019a14:	2100      	movs	r1, #0
 8019a16:	4618      	mov	r0, r3
 8019a18:	f7fe fae7 	bl	8017fea <RegionCommonValueInRange>
 8019a1c:	4603      	mov	r3, r0
 8019a1e:	2b00      	cmp	r3, #0
 8019a20:	d103      	bne.n	8019a2a <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8019a22:	7bfb      	ldrb	r3, [r7, #15]
 8019a24:	f023 0302 	bic.w	r3, r3, #2
 8019a28:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8019a2a:	687b      	ldr	r3, [r7, #4]
 8019a2c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019a30:	2205      	movs	r2, #5
 8019a32:	2100      	movs	r1, #0
 8019a34:	4618      	mov	r0, r3
 8019a36:	f7fe fad8 	bl	8017fea <RegionCommonValueInRange>
 8019a3a:	4603      	mov	r3, r0
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	d103      	bne.n	8019a48 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8019a40:	7bfb      	ldrb	r3, [r7, #15]
 8019a42:	f023 0304 	bic.w	r3, r3, #4
 8019a46:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8019a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8019a4a:	4618      	mov	r0, r3
 8019a4c:	3710      	adds	r7, #16
 8019a4e:	46bd      	mov	sp, r7
 8019a50:	bd80      	pop	{r7, pc}
	...

08019a54 <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8019a54:	b580      	push	{r7, lr}
 8019a56:	b086      	sub	sp, #24
 8019a58:	af00      	add	r7, sp, #0
 8019a5a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019a5c:	2303      	movs	r3, #3
 8019a5e:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	681b      	ldr	r3, [r3, #0]
 8019a64:	681b      	ldr	r3, [r3, #0]
 8019a66:	2b00      	cmp	r3, #0
 8019a68:	d114      	bne.n	8019a94 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8019a6a:	687b      	ldr	r3, [r7, #4]
 8019a6c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019a70:	b2db      	uxtb	r3, r3
 8019a72:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8019a74:	f107 0308 	add.w	r3, r7, #8
 8019a78:	4618      	mov	r0, r3
 8019a7a:	f000 f9ff 	bl	8019e7c <RegionEU868ChannelsRemove>
 8019a7e:	4603      	mov	r3, r0
 8019a80:	f083 0301 	eor.w	r3, r3, #1
 8019a84:	b2db      	uxtb	r3, r3
 8019a86:	2b00      	cmp	r3, #0
 8019a88:	d03b      	beq.n	8019b02 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8019a8a:	7dfb      	ldrb	r3, [r7, #23]
 8019a8c:	f023 0303 	bic.w	r3, r3, #3
 8019a90:	75fb      	strb	r3, [r7, #23]
 8019a92:	e036      	b.n	8019b02 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8019a94:	687b      	ldr	r3, [r7, #4]
 8019a96:	681b      	ldr	r3, [r3, #0]
 8019a98:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8019a9a:	687b      	ldr	r3, [r7, #4]
 8019a9c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019aa0:	b2db      	uxtb	r3, r3
 8019aa2:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8019aa4:	f107 030c 	add.w	r3, r7, #12
 8019aa8:	4618      	mov	r0, r3
 8019aaa:	f000 f945 	bl	8019d38 <RegionEU868ChannelAdd>
 8019aae:	4603      	mov	r3, r0
 8019ab0:	2b06      	cmp	r3, #6
 8019ab2:	d820      	bhi.n	8019af6 <RegionEU868NewChannelReq+0xa2>
 8019ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8019abc <RegionEU868NewChannelReq+0x68>)
 8019ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019aba:	bf00      	nop
 8019abc:	08019b01 	.word	0x08019b01
 8019ac0:	08019af7 	.word	0x08019af7
 8019ac4:	08019af7 	.word	0x08019af7
 8019ac8:	08019af7 	.word	0x08019af7
 8019acc:	08019ad9 	.word	0x08019ad9
 8019ad0:	08019ae3 	.word	0x08019ae3
 8019ad4:	08019aed 	.word	0x08019aed
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8019ad8:	7dfb      	ldrb	r3, [r7, #23]
 8019ada:	f023 0301 	bic.w	r3, r3, #1
 8019ade:	75fb      	strb	r3, [r7, #23]
                break;
 8019ae0:	e00f      	b.n	8019b02 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8019ae2:	7dfb      	ldrb	r3, [r7, #23]
 8019ae4:	f023 0302 	bic.w	r3, r3, #2
 8019ae8:	75fb      	strb	r3, [r7, #23]
                break;
 8019aea:	e00a      	b.n	8019b02 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8019aec:	7dfb      	ldrb	r3, [r7, #23]
 8019aee:	f023 0303 	bic.w	r3, r3, #3
 8019af2:	75fb      	strb	r3, [r7, #23]
                break;
 8019af4:	e005      	b.n	8019b02 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8019af6:	7dfb      	ldrb	r3, [r7, #23]
 8019af8:	f023 0303 	bic.w	r3, r3, #3
 8019afc:	75fb      	strb	r3, [r7, #23]
                break;
 8019afe:	e000      	b.n	8019b02 <RegionEU868NewChannelReq+0xae>
                break;
 8019b00:	bf00      	nop
            }
        }
    }

    return status;
 8019b02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019b06:	4618      	mov	r0, r3
 8019b08:	3718      	adds	r7, #24
 8019b0a:	46bd      	mov	sp, r7
 8019b0c:	bd80      	pop	{r7, pc}
 8019b0e:	bf00      	nop

08019b10 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8019b10:	b480      	push	{r7}
 8019b12:	b083      	sub	sp, #12
 8019b14:	af00      	add	r7, sp, #0
 8019b16:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8019b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019b1c:	4618      	mov	r0, r3
 8019b1e:	370c      	adds	r7, #12
 8019b20:	46bd      	mov	sp, r7
 8019b22:	bc80      	pop	{r7}
 8019b24:	4770      	bx	lr
	...

08019b28 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8019b28:	b580      	push	{r7, lr}
 8019b2a:	b084      	sub	sp, #16
 8019b2c:	af00      	add	r7, sp, #0
 8019b2e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019b30:	2303      	movs	r3, #3
 8019b32:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019b34:	2300      	movs	r3, #0
 8019b36:	73bb      	strb	r3, [r7, #14]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 8019b38:	687b      	ldr	r3, [r7, #4]
 8019b3a:	781b      	ldrb	r3, [r3, #0]
 8019b3c:	2b0f      	cmp	r3, #15
 8019b3e:	d901      	bls.n	8019b44 <RegionEU868DlChannelReq+0x1c>
    {
        return 0;
 8019b40:	2300      	movs	r3, #0
 8019b42:	e035      	b.n	8019bb0 <RegionEU868DlChannelReq+0x88>
    }

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	685b      	ldr	r3, [r3, #4]
 8019b48:	f107 020e 	add.w	r2, r7, #14
 8019b4c:	4611      	mov	r1, r2
 8019b4e:	4618      	mov	r0, r3
 8019b50:	f7ff f830 	bl	8018bb4 <VerifyRfFreq>
 8019b54:	4603      	mov	r3, r0
 8019b56:	f083 0301 	eor.w	r3, r3, #1
 8019b5a:	b2db      	uxtb	r3, r3
 8019b5c:	2b00      	cmp	r3, #0
 8019b5e:	d003      	beq.n	8019b68 <RegionEU868DlChannelReq+0x40>
    {
        status &= 0xFE;
 8019b60:	7bfb      	ldrb	r3, [r7, #15]
 8019b62:	f023 0301 	bic.w	r3, r3, #1
 8019b66:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8019b68:	4b13      	ldr	r3, [pc, #76]	@ (8019bb8 <RegionEU868DlChannelReq+0x90>)
 8019b6a:	681a      	ldr	r2, [r3, #0]
 8019b6c:	687b      	ldr	r3, [r7, #4]
 8019b6e:	781b      	ldrb	r3, [r3, #0]
 8019b70:	4619      	mov	r1, r3
 8019b72:	460b      	mov	r3, r1
 8019b74:	005b      	lsls	r3, r3, #1
 8019b76:	440b      	add	r3, r1
 8019b78:	009b      	lsls	r3, r3, #2
 8019b7a:	4413      	add	r3, r2
 8019b7c:	681b      	ldr	r3, [r3, #0]
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d103      	bne.n	8019b8a <RegionEU868DlChannelReq+0x62>
    {
        status &= 0xFD;
 8019b82:	7bfb      	ldrb	r3, [r7, #15]
 8019b84:	f023 0302 	bic.w	r3, r3, #2
 8019b88:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8019b8a:	7bfb      	ldrb	r3, [r7, #15]
 8019b8c:	2b03      	cmp	r3, #3
 8019b8e:	d10d      	bne.n	8019bac <RegionEU868DlChannelReq+0x84>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8019b90:	4b09      	ldr	r3, [pc, #36]	@ (8019bb8 <RegionEU868DlChannelReq+0x90>)
 8019b92:	6819      	ldr	r1, [r3, #0]
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	781b      	ldrb	r3, [r3, #0]
 8019b98:	4618      	mov	r0, r3
 8019b9a:	687b      	ldr	r3, [r7, #4]
 8019b9c:	685a      	ldr	r2, [r3, #4]
 8019b9e:	4603      	mov	r3, r0
 8019ba0:	005b      	lsls	r3, r3, #1
 8019ba2:	4403      	add	r3, r0
 8019ba4:	009b      	lsls	r3, r3, #2
 8019ba6:	440b      	add	r3, r1
 8019ba8:	3304      	adds	r3, #4
 8019baa:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 8019bac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019bb0:	4618      	mov	r0, r3
 8019bb2:	3710      	adds	r7, #16
 8019bb4:	46bd      	mov	sp, r7
 8019bb6:	bd80      	pop	{r7, pc}
 8019bb8:	2000160c 	.word	0x2000160c

08019bbc <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8019bbc:	b480      	push	{r7}
 8019bbe:	b083      	sub	sp, #12
 8019bc0:	af00      	add	r7, sp, #0
 8019bc2:	4603      	mov	r3, r0
 8019bc4:	460a      	mov	r2, r1
 8019bc6:	71fb      	strb	r3, [r7, #7]
 8019bc8:	4613      	mov	r3, r2
 8019bca:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 8019bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8019bd0:	4618      	mov	r0, r3
 8019bd2:	370c      	adds	r7, #12
 8019bd4:	46bd      	mov	sp, r7
 8019bd6:	bc80      	pop	{r7}
 8019bd8:	4770      	bx	lr
	...

08019bdc <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8019bdc:	b580      	push	{r7, lr}
 8019bde:	b09a      	sub	sp, #104	@ 0x68
 8019be0:	af02      	add	r7, sp, #8
 8019be2:	60f8      	str	r0, [r7, #12]
 8019be4:	60b9      	str	r1, [r7, #8]
 8019be6:	607a      	str	r2, [r7, #4]
 8019be8:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8019bea:	2300      	movs	r3, #0
 8019bec:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8019bf0:	2300      	movs	r3, #0
 8019bf2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8019bf6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019bfa:	2200      	movs	r2, #0
 8019bfc:	601a      	str	r2, [r3, #0]
 8019bfe:	605a      	str	r2, [r3, #4]
 8019c00:	609a      	str	r2, [r3, #8]
 8019c02:	60da      	str	r2, [r3, #12]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8019c04:	230c      	movs	r3, #12
 8019c06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8019c0a:	2307      	movs	r3, #7
 8019c0c:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8019c0e:	4b48      	ldr	r3, [pc, #288]	@ (8019d30 <RegionEU868NextChannel+0x154>)
 8019c10:	681b      	ldr	r3, [r3, #0]
 8019c12:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8019c16:	2201      	movs	r2, #1
 8019c18:	2100      	movs	r1, #0
 8019c1a:	4618      	mov	r0, r3
 8019c1c:	f7fe fa36 	bl	801808c <RegionCommonCountChannels>
 8019c20:	4603      	mov	r3, r0
 8019c22:	2b00      	cmp	r3, #0
 8019c24:	d10a      	bne.n	8019c3c <RegionEU868NextChannel+0x60>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019c26:	4b42      	ldr	r3, [pc, #264]	@ (8019d30 <RegionEU868NextChannel+0x154>)
 8019c28:	681b      	ldr	r3, [r3, #0]
 8019c2a:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	@ 0x480
 8019c2e:	4b40      	ldr	r3, [pc, #256]	@ (8019d30 <RegionEU868NextChannel+0x154>)
 8019c30:	681b      	ldr	r3, [r3, #0]
 8019c32:	f042 0207 	orr.w	r2, r2, #7
 8019c36:	b292      	uxth	r2, r2
 8019c38:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8019c3c:	68fb      	ldr	r3, [r7, #12]
 8019c3e:	7a5b      	ldrb	r3, [r3, #9]
 8019c40:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8019c42:	68fb      	ldr	r3, [r7, #12]
 8019c44:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8019c48:	b2db      	uxtb	r3, r3
 8019c4a:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8019c4c:	4b38      	ldr	r3, [pc, #224]	@ (8019d30 <RegionEU868NextChannel+0x154>)
 8019c4e:	681b      	ldr	r3, [r3, #0]
 8019c50:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8019c54:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8019c56:	4b36      	ldr	r3, [pc, #216]	@ (8019d30 <RegionEU868NextChannel+0x154>)
 8019c58:	681b      	ldr	r3, [r3, #0]
 8019c5a:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 8019c5c:	4b35      	ldr	r3, [pc, #212]	@ (8019d34 <RegionEU868NextChannel+0x158>)
 8019c5e:	681b      	ldr	r3, [r3, #0]
 8019c60:	623b      	str	r3, [r7, #32]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8019c62:	2310      	movs	r3, #16
 8019c64:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8019c66:	f107 0312 	add.w	r3, r7, #18
 8019c6a:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8019c6c:	68fb      	ldr	r3, [r7, #12]
 8019c6e:	681b      	ldr	r3, [r3, #0]
 8019c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8019c72:	68fb      	ldr	r3, [r7, #12]
 8019c74:	685b      	ldr	r3, [r3, #4]
 8019c76:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8019c78:	68fb      	ldr	r3, [r7, #12]
 8019c7a:	7a9b      	ldrb	r3, [r3, #10]
 8019c7c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8019c80:	2306      	movs	r3, #6
 8019c82:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8019c86:	68fa      	ldr	r2, [r7, #12]
 8019c88:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8019c8c:	320c      	adds	r2, #12
 8019c8e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019c92:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8019c96:	68fb      	ldr	r3, [r7, #12]
 8019c98:	7d1b      	ldrb	r3, [r3, #20]
 8019c9a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8019c9e:	68fb      	ldr	r3, [r7, #12]
 8019ca0:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8019ca4:	68fb      	ldr	r3, [r7, #12]
 8019ca6:	8adb      	ldrh	r3, [r3, #22]
 8019ca8:	4619      	mov	r1, r3
 8019caa:	4610      	mov	r0, r2
 8019cac:	f7fe fff8 	bl	8018ca0 <GetTimeOnAir>
 8019cb0:	4603      	mov	r3, r0
 8019cb2:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8019cb4:	f107 0314 	add.w	r3, r7, #20
 8019cb8:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8019cba:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 8019cbe:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8019cc2:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8019cc6:	687b      	ldr	r3, [r7, #4]
 8019cc8:	9301      	str	r3, [sp, #4]
 8019cca:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 8019cce:	9300      	str	r3, [sp, #0]
 8019cd0:	460b      	mov	r3, r1
 8019cd2:	6839      	ldr	r1, [r7, #0]
 8019cd4:	f7fe fe50 	bl	8018978 <RegionCommonIdentifyChannels>
 8019cd8:	4603      	mov	r3, r0
 8019cda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8019cde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019ce2:	2b00      	cmp	r3, #0
 8019ce4:	d10e      	bne.n	8019d04 <RegionEU868NextChannel+0x128>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8019ce6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8019cea:	3b01      	subs	r3, #1
 8019cec:	4619      	mov	r1, r3
 8019cee:	2000      	movs	r0, #0
 8019cf0:	f001 fc30 	bl	801b554 <randr>
 8019cf4:	4603      	mov	r3, r0
 8019cf6:	3360      	adds	r3, #96	@ 0x60
 8019cf8:	443b      	add	r3, r7
 8019cfa:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8019cfe:	68bb      	ldr	r3, [r7, #8]
 8019d00:	701a      	strb	r2, [r3, #0]
 8019d02:	e00e      	b.n	8019d22 <RegionEU868NextChannel+0x146>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8019d04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019d08:	2b0c      	cmp	r3, #12
 8019d0a:	d10a      	bne.n	8019d22 <RegionEU868NextChannel+0x146>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019d0c:	4b08      	ldr	r3, [pc, #32]	@ (8019d30 <RegionEU868NextChannel+0x154>)
 8019d0e:	681b      	ldr	r3, [r3, #0]
 8019d10:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	@ 0x480
 8019d14:	4b06      	ldr	r3, [pc, #24]	@ (8019d30 <RegionEU868NextChannel+0x154>)
 8019d16:	681b      	ldr	r3, [r3, #0]
 8019d18:	f042 0207 	orr.w	r2, r2, #7
 8019d1c:	b292      	uxth	r2, r2
 8019d1e:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    }
    return status;
 8019d22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019d26:	4618      	mov	r0, r3
 8019d28:	3760      	adds	r7, #96	@ 0x60
 8019d2a:	46bd      	mov	sp, r7
 8019d2c:	bd80      	pop	{r7, pc}
 8019d2e:	bf00      	nop
 8019d30:	2000160c 	.word	0x2000160c
 8019d34:	20001608 	.word	0x20001608

08019d38 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8019d38:	b580      	push	{r7, lr}
 8019d3a:	b084      	sub	sp, #16
 8019d3c:	af00      	add	r7, sp, #0
 8019d3e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019d40:	2300      	movs	r3, #0
 8019d42:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8019d44:	2300      	movs	r3, #0
 8019d46:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8019d48:	2300      	movs	r3, #0
 8019d4a:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	791b      	ldrb	r3, [r3, #4]
 8019d50:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019d52:	7b7b      	ldrb	r3, [r7, #13]
 8019d54:	2b02      	cmp	r3, #2
 8019d56:	d801      	bhi.n	8019d5c <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019d58:	2306      	movs	r3, #6
 8019d5a:	e089      	b.n	8019e70 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8019d5c:	7b7b      	ldrb	r3, [r7, #13]
 8019d5e:	2b0f      	cmp	r3, #15
 8019d60:	d901      	bls.n	8019d66 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8019d62:	2303      	movs	r3, #3
 8019d64:	e084      	b.n	8019e70 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8019d66:	687b      	ldr	r3, [r7, #4]
 8019d68:	681b      	ldr	r3, [r3, #0]
 8019d6a:	7a1b      	ldrb	r3, [r3, #8]
 8019d6c:	f343 0303 	sbfx	r3, r3, #0, #4
 8019d70:	b25b      	sxtb	r3, r3
 8019d72:	2207      	movs	r2, #7
 8019d74:	2100      	movs	r1, #0
 8019d76:	4618      	mov	r0, r3
 8019d78:	f7fe f937 	bl	8017fea <RegionCommonValueInRange>
 8019d7c:	4603      	mov	r3, r0
 8019d7e:	2b00      	cmp	r3, #0
 8019d80:	d101      	bne.n	8019d86 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8019d82:	2301      	movs	r3, #1
 8019d84:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8019d86:	687b      	ldr	r3, [r7, #4]
 8019d88:	681b      	ldr	r3, [r3, #0]
 8019d8a:	7a1b      	ldrb	r3, [r3, #8]
 8019d8c:	f343 1303 	sbfx	r3, r3, #4, #4
 8019d90:	b25b      	sxtb	r3, r3
 8019d92:	2207      	movs	r2, #7
 8019d94:	2100      	movs	r1, #0
 8019d96:	4618      	mov	r0, r3
 8019d98:	f7fe f927 	bl	8017fea <RegionCommonValueInRange>
 8019d9c:	4603      	mov	r3, r0
 8019d9e:	2b00      	cmp	r3, #0
 8019da0:	d101      	bne.n	8019da6 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8019da2:	2301      	movs	r3, #1
 8019da4:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	681b      	ldr	r3, [r3, #0]
 8019daa:	7a1b      	ldrb	r3, [r3, #8]
 8019dac:	f343 0303 	sbfx	r3, r3, #0, #4
 8019db0:	b25a      	sxtb	r2, r3
 8019db2:	687b      	ldr	r3, [r7, #4]
 8019db4:	681b      	ldr	r3, [r3, #0]
 8019db6:	7a1b      	ldrb	r3, [r3, #8]
 8019db8:	f343 1303 	sbfx	r3, r3, #4, #4
 8019dbc:	b25b      	sxtb	r3, r3
 8019dbe:	429a      	cmp	r2, r3
 8019dc0:	dd01      	ble.n	8019dc6 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8019dc2:	2301      	movs	r3, #1
 8019dc4:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8019dc6:	7bbb      	ldrb	r3, [r7, #14]
 8019dc8:	f083 0301 	eor.w	r3, r3, #1
 8019dcc:	b2db      	uxtb	r3, r3
 8019dce:	2b00      	cmp	r3, #0
 8019dd0:	d010      	beq.n	8019df4 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8019dd2:	687b      	ldr	r3, [r7, #4]
 8019dd4:	681b      	ldr	r3, [r3, #0]
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	f107 020c 	add.w	r2, r7, #12
 8019ddc:	4611      	mov	r1, r2
 8019dde:	4618      	mov	r0, r3
 8019de0:	f7fe fee8 	bl	8018bb4 <VerifyRfFreq>
 8019de4:	4603      	mov	r3, r0
 8019de6:	f083 0301 	eor.w	r3, r3, #1
 8019dea:	b2db      	uxtb	r3, r3
 8019dec:	2b00      	cmp	r3, #0
 8019dee:	d001      	beq.n	8019df4 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8019df0:	2301      	movs	r3, #1
 8019df2:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8019df4:	7bfb      	ldrb	r3, [r7, #15]
 8019df6:	2b00      	cmp	r3, #0
 8019df8:	d004      	beq.n	8019e04 <RegionEU868ChannelAdd+0xcc>
 8019dfa:	7bbb      	ldrb	r3, [r7, #14]
 8019dfc:	2b00      	cmp	r3, #0
 8019dfe:	d001      	beq.n	8019e04 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019e00:	2306      	movs	r3, #6
 8019e02:	e035      	b.n	8019e70 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8019e04:	7bfb      	ldrb	r3, [r7, #15]
 8019e06:	2b00      	cmp	r3, #0
 8019e08:	d001      	beq.n	8019e0e <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8019e0a:	2305      	movs	r3, #5
 8019e0c:	e030      	b.n	8019e70 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 8019e0e:	7bbb      	ldrb	r3, [r7, #14]
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	d001      	beq.n	8019e18 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8019e14:	2304      	movs	r3, #4
 8019e16:	e02b      	b.n	8019e70 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8019e18:	4b17      	ldr	r3, [pc, #92]	@ (8019e78 <RegionEU868ChannelAdd+0x140>)
 8019e1a:	6819      	ldr	r1, [r3, #0]
 8019e1c:	7b7a      	ldrb	r2, [r7, #13]
 8019e1e:	4613      	mov	r3, r2
 8019e20:	005b      	lsls	r3, r3, #1
 8019e22:	4413      	add	r3, r2
 8019e24:	009b      	lsls	r3, r3, #2
 8019e26:	18c8      	adds	r0, r1, r3
 8019e28:	687b      	ldr	r3, [r7, #4]
 8019e2a:	681b      	ldr	r3, [r3, #0]
 8019e2c:	220c      	movs	r2, #12
 8019e2e:	4619      	mov	r1, r3
 8019e30:	f001 fba7 	bl	801b582 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8019e34:	4b10      	ldr	r3, [pc, #64]	@ (8019e78 <RegionEU868ChannelAdd+0x140>)
 8019e36:	6819      	ldr	r1, [r3, #0]
 8019e38:	7b7a      	ldrb	r2, [r7, #13]
 8019e3a:	7b38      	ldrb	r0, [r7, #12]
 8019e3c:	4613      	mov	r3, r2
 8019e3e:	005b      	lsls	r3, r3, #1
 8019e40:	4413      	add	r3, r2
 8019e42:	009b      	lsls	r3, r3, #2
 8019e44:	440b      	add	r3, r1
 8019e46:	3309      	adds	r3, #9
 8019e48:	4602      	mov	r2, r0
 8019e4a:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8019e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8019e78 <RegionEU868ChannelAdd+0x140>)
 8019e4e:	681b      	ldr	r3, [r3, #0]
 8019e50:	f8b3 3480 	ldrh.w	r3, [r3, #1152]	@ 0x480
 8019e54:	b21a      	sxth	r2, r3
 8019e56:	7b7b      	ldrb	r3, [r7, #13]
 8019e58:	2101      	movs	r1, #1
 8019e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8019e5e:	b21b      	sxth	r3, r3
 8019e60:	4313      	orrs	r3, r2
 8019e62:	b21a      	sxth	r2, r3
 8019e64:	4b04      	ldr	r3, [pc, #16]	@ (8019e78 <RegionEU868ChannelAdd+0x140>)
 8019e66:	681b      	ldr	r3, [r3, #0]
 8019e68:	b292      	uxth	r2, r2
 8019e6a:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    return LORAMAC_STATUS_OK;
 8019e6e:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019e70:	4618      	mov	r0, r3
 8019e72:	3710      	adds	r7, #16
 8019e74:	46bd      	mov	sp, r7
 8019e76:	bd80      	pop	{r7, pc}
 8019e78:	2000160c 	.word	0x2000160c

08019e7c <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8019e7c:	b580      	push	{r7, lr}
 8019e7e:	b086      	sub	sp, #24
 8019e80:	af00      	add	r7, sp, #0
 8019e82:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8019e84:	687b      	ldr	r3, [r7, #4]
 8019e86:	781b      	ldrb	r3, [r3, #0]
 8019e88:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019e8a:	7dfb      	ldrb	r3, [r7, #23]
 8019e8c:	2b02      	cmp	r3, #2
 8019e8e:	d801      	bhi.n	8019e94 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8019e90:	2300      	movs	r3, #0
 8019e92:	e016      	b.n	8019ec2 <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8019e94:	4b0d      	ldr	r3, [pc, #52]	@ (8019ecc <RegionEU868ChannelsRemove+0x50>)
 8019e96:	6819      	ldr	r1, [r3, #0]
 8019e98:	7dfa      	ldrb	r2, [r7, #23]
 8019e9a:	4613      	mov	r3, r2
 8019e9c:	005b      	lsls	r3, r3, #1
 8019e9e:	4413      	add	r3, r2
 8019ea0:	009b      	lsls	r3, r3, #2
 8019ea2:	440b      	add	r3, r1
 8019ea4:	461a      	mov	r2, r3
 8019ea6:	2300      	movs	r3, #0
 8019ea8:	6013      	str	r3, [r2, #0]
 8019eaa:	6053      	str	r3, [r2, #4]
 8019eac:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8019eae:	4b07      	ldr	r3, [pc, #28]	@ (8019ecc <RegionEU868ChannelsRemove+0x50>)
 8019eb0:	681b      	ldr	r3, [r3, #0]
 8019eb2:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8019eb6:	7df9      	ldrb	r1, [r7, #23]
 8019eb8:	2210      	movs	r2, #16
 8019eba:	4618      	mov	r0, r3
 8019ebc:	f7fe f8b2 	bl	8018024 <RegionCommonChanDisable>
 8019ec0:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8019ec2:	4618      	mov	r0, r3
 8019ec4:	3718      	adds	r7, #24
 8019ec6:	46bd      	mov	sp, r7
 8019ec8:	bd80      	pop	{r7, pc}
 8019eca:	bf00      	nop
 8019ecc:	2000160c 	.word	0x2000160c

08019ed0 <RegionEU868SetContinuousWave>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8019ed0:	b590      	push	{r4, r7, lr}
 8019ed2:	b085      	sub	sp, #20
 8019ed4:	af00      	add	r7, sp, #0
 8019ed6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 8019ed8:	687b      	ldr	r3, [r7, #4]
 8019eda:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8019ede:	4b20      	ldr	r3, [pc, #128]	@ (8019f60 <RegionEU868SetContinuousWave+0x90>)
 8019ee0:	681a      	ldr	r2, [r3, #0]
 8019ee2:	4b20      	ldr	r3, [pc, #128]	@ (8019f64 <RegionEU868SetContinuousWave+0x94>)
 8019ee4:	6819      	ldr	r1, [r3, #0]
 8019ee6:	687b      	ldr	r3, [r7, #4]
 8019ee8:	781b      	ldrb	r3, [r3, #0]
 8019eea:	461c      	mov	r4, r3
 8019eec:	4623      	mov	r3, r4
 8019eee:	005b      	lsls	r3, r3, #1
 8019ef0:	4423      	add	r3, r4
 8019ef2:	009b      	lsls	r3, r3, #2
 8019ef4:	440b      	add	r3, r1
 8019ef6:	3309      	adds	r3, #9
 8019ef8:	781b      	ldrb	r3, [r3, #0]
 8019efa:	4619      	mov	r1, r3
 8019efc:	460b      	mov	r3, r1
 8019efe:	005b      	lsls	r3, r3, #1
 8019f00:	440b      	add	r3, r1
 8019f02:	00db      	lsls	r3, r3, #3
 8019f04:	4413      	add	r3, r2
 8019f06:	3302      	adds	r3, #2
 8019f08:	f993 3000 	ldrsb.w	r3, [r3]
 8019f0c:	4619      	mov	r1, r3
 8019f0e:	f7fe fdd3 	bl	8018ab8 <RegionCommonLimitTxPower>
 8019f12:	4603      	mov	r3, r0
 8019f14:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8019f16:	2300      	movs	r3, #0
 8019f18:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 8019f1a:	4b12      	ldr	r3, [pc, #72]	@ (8019f64 <RegionEU868SetContinuousWave+0x94>)
 8019f1c:	681a      	ldr	r2, [r3, #0]
 8019f1e:	687b      	ldr	r3, [r7, #4]
 8019f20:	781b      	ldrb	r3, [r3, #0]
 8019f22:	4619      	mov	r1, r3
 8019f24:	460b      	mov	r3, r1
 8019f26:	005b      	lsls	r3, r3, #1
 8019f28:	440b      	add	r3, r1
 8019f2a:	009b      	lsls	r3, r3, #2
 8019f2c:	4413      	add	r3, r2
 8019f2e:	681b      	ldr	r3, [r3, #0]
 8019f30:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8019f32:	687b      	ldr	r3, [r7, #4]
 8019f34:	6859      	ldr	r1, [r3, #4]
 8019f36:	687b      	ldr	r3, [r7, #4]
 8019f38:	689a      	ldr	r2, [r3, #8]
 8019f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019f3e:	4618      	mov	r0, r3
 8019f40:	f7fe fbcc 	bl	80186dc <RegionCommonComputeTxPower>
 8019f44:	4603      	mov	r3, r0
 8019f46:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8019f48:	4b07      	ldr	r3, [pc, #28]	@ (8019f68 <RegionEU868SetContinuousWave+0x98>)
 8019f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019f4c:	687a      	ldr	r2, [r7, #4]
 8019f4e:	8992      	ldrh	r2, [r2, #12]
 8019f50:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8019f54:	68b8      	ldr	r0, [r7, #8]
 8019f56:	4798      	blx	r3
#endif /* REGION_EU868 */
}
 8019f58:	bf00      	nop
 8019f5a:	3714      	adds	r7, #20
 8019f5c:	46bd      	mov	sp, r7
 8019f5e:	bd90      	pop	{r4, r7, pc}
 8019f60:	20001608 	.word	0x20001608
 8019f64:	2000160c 	.word	0x2000160c
 8019f68:	080207d0 	.word	0x080207d0

08019f6c <RegionEU868ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8019f6c:	b480      	push	{r7}
 8019f6e:	b085      	sub	sp, #20
 8019f70:	af00      	add	r7, sp, #0
 8019f72:	4603      	mov	r3, r0
 8019f74:	71fb      	strb	r3, [r7, #7]
 8019f76:	460b      	mov	r3, r1
 8019f78:	71bb      	strb	r3, [r7, #6]
 8019f7a:	4613      	mov	r3, r2
 8019f7c:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8019f7e:	79ba      	ldrb	r2, [r7, #6]
 8019f80:	797b      	ldrb	r3, [r7, #5]
 8019f82:	1ad3      	subs	r3, r2, r3
 8019f84:	b2db      	uxtb	r3, r3
 8019f86:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8019f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	da01      	bge.n	8019f94 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8019f90:	2300      	movs	r3, #0
 8019f92:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8019f94:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 8019f96:	4618      	mov	r0, r3
 8019f98:	3714      	adds	r7, #20
 8019f9a:	46bd      	mov	sp, r7
 8019f9c:	bc80      	pop	{r7}
 8019f9e:	4770      	bx	lr

08019fa0 <RegionEU868RxBeaconSetup>:

void RegionEU868RxBeaconSetup( RxBeaconSetup_t* rxBeaconSetup, uint8_t* outDr )
{
 8019fa0:	b580      	push	{r7, lr}
 8019fa2:	b088      	sub	sp, #32
 8019fa4:	af00      	add	r7, sp, #0
 8019fa6:	6078      	str	r0, [r7, #4]
 8019fa8:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RegionCommonRxBeaconSetupParams_t regionCommonRxBeaconSetup;

    regionCommonRxBeaconSetup.Datarates = DataratesEU868;
 8019faa:	4b0e      	ldr	r3, [pc, #56]	@ (8019fe4 <RegionEU868RxBeaconSetup+0x44>)
 8019fac:	60fb      	str	r3, [r7, #12]
    regionCommonRxBeaconSetup.Frequency = rxBeaconSetup->Frequency;
 8019fae:	687b      	ldr	r3, [r7, #4]
 8019fb0:	689b      	ldr	r3, [r3, #8]
 8019fb2:	613b      	str	r3, [r7, #16]
    regionCommonRxBeaconSetup.BeaconSize = EU868_BEACON_SIZE;
 8019fb4:	2311      	movs	r3, #17
 8019fb6:	753b      	strb	r3, [r7, #20]
    regionCommonRxBeaconSetup.BeaconDatarate = EU868_BEACON_CHANNEL_DR;
 8019fb8:	2303      	movs	r3, #3
 8019fba:	757b      	strb	r3, [r7, #21]
    regionCommonRxBeaconSetup.BeaconChannelBW = EU868_BEACON_CHANNEL_BW;
 8019fbc:	2300      	movs	r3, #0
 8019fbe:	75bb      	strb	r3, [r7, #22]
    regionCommonRxBeaconSetup.RxTime = rxBeaconSetup->RxTime;
 8019fc0:	687b      	ldr	r3, [r7, #4]
 8019fc2:	685b      	ldr	r3, [r3, #4]
 8019fc4:	61bb      	str	r3, [r7, #24]
    regionCommonRxBeaconSetup.SymbolTimeout = rxBeaconSetup->SymbolTimeout;
 8019fc6:	687b      	ldr	r3, [r7, #4]
 8019fc8:	881b      	ldrh	r3, [r3, #0]
 8019fca:	83bb      	strh	r3, [r7, #28]

    RegionCommonRxBeaconSetup( &regionCommonRxBeaconSetup );
 8019fcc:	f107 030c 	add.w	r3, r7, #12
 8019fd0:	4618      	mov	r0, r3
 8019fd2:	f7fe fbb5 	bl	8018740 <RegionCommonRxBeaconSetup>

    // Store downlink datarate
    *outDr = EU868_BEACON_CHANNEL_DR;
 8019fd6:	683b      	ldr	r3, [r7, #0]
 8019fd8:	2203      	movs	r2, #3
 8019fda:	701a      	strb	r2, [r3, #0]
#endif /* REGION_EU868 */
}
 8019fdc:	bf00      	nop
 8019fde:	3720      	adds	r7, #32
 8019fe0:	46bd      	mov	sp, r7
 8019fe2:	bd80      	pop	{r7, pc}
 8019fe4:	08020714 	.word	0x08020714

08019fe8 <LimitTxPower>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8019fe8:	b580      	push	{r7, lr}
 8019fea:	b084      	sub	sp, #16
 8019fec:	af00      	add	r7, sp, #0
 8019fee:	603b      	str	r3, [r7, #0]
 8019ff0:	4603      	mov	r3, r0
 8019ff2:	71fb      	strb	r3, [r7, #7]
 8019ff4:	460b      	mov	r3, r1
 8019ff6:	71bb      	strb	r3, [r7, #6]
 8019ff8:	4613      	mov	r3, r2
 8019ffa:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8019ffc:	79fb      	ldrb	r3, [r7, #7]
 8019ffe:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 801a000:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801a004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a008:	4611      	mov	r1, r2
 801a00a:	4618      	mov	r0, r3
 801a00c:	f7fe fd54 	bl	8018ab8 <RegionCommonLimitTxPower>
 801a010:	4603      	mov	r3, r0
 801a012:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801a014:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a018:	2b04      	cmp	r3, #4
 801a01a:	d106      	bne.n	801a02a <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801a01c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a020:	2b02      	cmp	r3, #2
 801a022:	bfb8      	it	lt
 801a024:	2302      	movlt	r3, #2
 801a026:	73fb      	strb	r3, [r7, #15]
 801a028:	e00d      	b.n	801a046 <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801a02a:	2204      	movs	r2, #4
 801a02c:	2100      	movs	r1, #0
 801a02e:	6838      	ldr	r0, [r7, #0]
 801a030:	f7fe f82c 	bl	801808c <RegionCommonCountChannels>
 801a034:	4603      	mov	r3, r0
 801a036:	2b31      	cmp	r3, #49	@ 0x31
 801a038:	d805      	bhi.n	801a046 <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801a03a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a03e:	2b05      	cmp	r3, #5
 801a040:	bfb8      	it	lt
 801a042:	2305      	movlt	r3, #5
 801a044:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801a046:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a04a:	4618      	mov	r0, r3
 801a04c:	3710      	adds	r7, #16
 801a04e:	46bd      	mov	sp, r7
 801a050:	bd80      	pop	{r7, pc}
	...

0801a054 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 801a054:	b580      	push	{r7, lr}
 801a056:	b082      	sub	sp, #8
 801a058:	af00      	add	r7, sp, #0
 801a05a:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801a05c:	4b18      	ldr	r3, [pc, #96]	@ (801a0c0 <VerifyRfFreq+0x6c>)
 801a05e:	6a1b      	ldr	r3, [r3, #32]
 801a060:	6878      	ldr	r0, [r7, #4]
 801a062:	4798      	blx	r3
 801a064:	4603      	mov	r3, r0
 801a066:	f083 0301 	eor.w	r3, r3, #1
 801a06a:	b2db      	uxtb	r3, r3
 801a06c:	2b00      	cmp	r3, #0
 801a06e:	d001      	beq.n	801a074 <VerifyRfFreq+0x20>
    {
        return false;
 801a070:	2300      	movs	r3, #0
 801a072:	e021      	b.n	801a0b8 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801a074:	687b      	ldr	r3, [r7, #4]
 801a076:	4a13      	ldr	r2, [pc, #76]	@ (801a0c4 <VerifyRfFreq+0x70>)
 801a078:	4293      	cmp	r3, r2
 801a07a:	d910      	bls.n	801a09e <VerifyRfFreq+0x4a>
 801a07c:	687b      	ldr	r3, [r7, #4]
 801a07e:	4a12      	ldr	r2, [pc, #72]	@ (801a0c8 <VerifyRfFreq+0x74>)
 801a080:	4293      	cmp	r3, r2
 801a082:	d80c      	bhi.n	801a09e <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 801a084:	687a      	ldr	r2, [r7, #4]
 801a086:	4b11      	ldr	r3, [pc, #68]	@ (801a0cc <VerifyRfFreq+0x78>)
 801a088:	4413      	add	r3, r2
 801a08a:	4a11      	ldr	r2, [pc, #68]	@ (801a0d0 <VerifyRfFreq+0x7c>)
 801a08c:	fba2 1203 	umull	r1, r2, r2, r3
 801a090:	0c92      	lsrs	r2, r2, #18
 801a092:	4910      	ldr	r1, [pc, #64]	@ (801a0d4 <VerifyRfFreq+0x80>)
 801a094:	fb01 f202 	mul.w	r2, r1, r2
 801a098:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801a09a:	2a00      	cmp	r2, #0
 801a09c:	d001      	beq.n	801a0a2 <VerifyRfFreq+0x4e>
    {
        return false;
 801a09e:	2300      	movs	r3, #0
 801a0a0:	e00a      	b.n	801a0b8 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801a0a2:	687b      	ldr	r3, [r7, #4]
 801a0a4:	4a0c      	ldr	r2, [pc, #48]	@ (801a0d8 <VerifyRfFreq+0x84>)
 801a0a6:	4293      	cmp	r3, r2
 801a0a8:	d903      	bls.n	801a0b2 <VerifyRfFreq+0x5e>
 801a0aa:	687b      	ldr	r3, [r7, #4]
 801a0ac:	4a06      	ldr	r2, [pc, #24]	@ (801a0c8 <VerifyRfFreq+0x74>)
 801a0ae:	4293      	cmp	r3, r2
 801a0b0:	d901      	bls.n	801a0b6 <VerifyRfFreq+0x62>
    {
        return false;
 801a0b2:	2300      	movs	r3, #0
 801a0b4:	e000      	b.n	801a0b8 <VerifyRfFreq+0x64>
    }
    return true;
 801a0b6:	2301      	movs	r3, #1
}
 801a0b8:	4618      	mov	r0, r3
 801a0ba:	3708      	adds	r7, #8
 801a0bc:	46bd      	mov	sp, r7
 801a0be:	bd80      	pop	{r7, pc}
 801a0c0:	080207d0 	.word	0x080207d0
 801a0c4:	3708709f 	.word	0x3708709f
 801a0c8:	374886e0 	.word	0x374886e0
 801a0cc:	c8f78f60 	.word	0xc8f78f60
 801a0d0:	6fd91d85 	.word	0x6fd91d85
 801a0d4:	000927c0 	.word	0x000927c0
 801a0d8:	35c8015f 	.word	0x35c8015f

0801a0dc <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801a0dc:	b590      	push	{r4, r7, lr}
 801a0de:	b089      	sub	sp, #36	@ 0x24
 801a0e0:	af04      	add	r7, sp, #16
 801a0e2:	4603      	mov	r3, r0
 801a0e4:	460a      	mov	r2, r1
 801a0e6:	71fb      	strb	r3, [r7, #7]
 801a0e8:	4613      	mov	r3, r2
 801a0ea:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 801a0ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a0f0:	4a0f      	ldr	r2, [pc, #60]	@ (801a130 <GetTimeOnAir+0x54>)
 801a0f2:	5cd3      	ldrb	r3, [r2, r3]
 801a0f4:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 801a0f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a0fa:	490e      	ldr	r1, [pc, #56]	@ (801a134 <GetTimeOnAir+0x58>)
 801a0fc:	4618      	mov	r0, r3
 801a0fe:	f7fe fcf1 	bl	8018ae4 <RegionCommonGetBandwidth>
 801a102:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801a104:	4b0c      	ldr	r3, [pc, #48]	@ (801a138 <GetTimeOnAir+0x5c>)
 801a106:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801a108:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a10c:	88bb      	ldrh	r3, [r7, #4]
 801a10e:	b2db      	uxtb	r3, r3
 801a110:	2101      	movs	r1, #1
 801a112:	9103      	str	r1, [sp, #12]
 801a114:	9302      	str	r3, [sp, #8]
 801a116:	2300      	movs	r3, #0
 801a118:	9301      	str	r3, [sp, #4]
 801a11a:	2308      	movs	r3, #8
 801a11c:	9300      	str	r3, [sp, #0]
 801a11e:	2301      	movs	r3, #1
 801a120:	68b9      	ldr	r1, [r7, #8]
 801a122:	2001      	movs	r0, #1
 801a124:	47a0      	blx	r4
 801a126:	4603      	mov	r3, r0
}
 801a128:	4618      	mov	r0, r3
 801a12a:	3714      	adds	r7, #20
 801a12c:	46bd      	mov	sp, r7
 801a12e:	bd90      	pop	{r4, r7, pc}
 801a130:	0802074c 	.word	0x0802074c
 801a134:	0802075c 	.word	0x0802075c
 801a138:	080207d0 	.word	0x080207d0

0801a13c <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801a13c:	b580      	push	{r7, lr}
 801a13e:	b088      	sub	sp, #32
 801a140:	af00      	add	r7, sp, #0
 801a142:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801a144:	2300      	movs	r3, #0
 801a146:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 801a148:	687b      	ldr	r3, [r7, #4]
 801a14a:	781b      	ldrb	r3, [r3, #0]
 801a14c:	3b01      	subs	r3, #1
 801a14e:	2b38      	cmp	r3, #56	@ 0x38
 801a150:	f200 813c 	bhi.w	801a3cc <RegionUS915GetPhyParam+0x290>
 801a154:	a201      	add	r2, pc, #4	@ (adr r2, 801a15c <RegionUS915GetPhyParam+0x20>)
 801a156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a15a:	bf00      	nop
 801a15c:	0801a241 	.word	0x0801a241
 801a160:	0801a247 	.word	0x0801a247
 801a164:	0801a3cd 	.word	0x0801a3cd
 801a168:	0801a3cd 	.word	0x0801a3cd
 801a16c:	0801a3cd 	.word	0x0801a3cd
 801a170:	0801a24d 	.word	0x0801a24d
 801a174:	0801a3cd 	.word	0x0801a3cd
 801a178:	0801a287 	.word	0x0801a287
 801a17c:	0801a3cd 	.word	0x0801a3cd
 801a180:	0801a28d 	.word	0x0801a28d
 801a184:	0801a293 	.word	0x0801a293
 801a188:	0801a299 	.word	0x0801a299
 801a18c:	0801a29f 	.word	0x0801a29f
 801a190:	0801a2af 	.word	0x0801a2af
 801a194:	0801a2bf 	.word	0x0801a2bf
 801a198:	0801a2c5 	.word	0x0801a2c5
 801a19c:	0801a2cd 	.word	0x0801a2cd
 801a1a0:	0801a2d5 	.word	0x0801a2d5
 801a1a4:	0801a2dd 	.word	0x0801a2dd
 801a1a8:	0801a2e5 	.word	0x0801a2e5
 801a1ac:	0801a2ed 	.word	0x0801a2ed
 801a1b0:	0801a2f5 	.word	0x0801a2f5
 801a1b4:	0801a309 	.word	0x0801a309
 801a1b8:	0801a30f 	.word	0x0801a30f
 801a1bc:	0801a315 	.word	0x0801a315
 801a1c0:	0801a31b 	.word	0x0801a31b
 801a1c4:	0801a327 	.word	0x0801a327
 801a1c8:	0801a333 	.word	0x0801a333
 801a1cc:	0801a339 	.word	0x0801a339
 801a1d0:	0801a341 	.word	0x0801a341
 801a1d4:	0801a347 	.word	0x0801a347
 801a1d8:	0801a34d 	.word	0x0801a34d
 801a1dc:	0801a353 	.word	0x0801a353
 801a1e0:	0801a253 	.word	0x0801a253
 801a1e4:	0801a3cd 	.word	0x0801a3cd
 801a1e8:	0801a3cd 	.word	0x0801a3cd
 801a1ec:	0801a3cd 	.word	0x0801a3cd
 801a1f0:	0801a3cd 	.word	0x0801a3cd
 801a1f4:	0801a3cd 	.word	0x0801a3cd
 801a1f8:	0801a3cd 	.word	0x0801a3cd
 801a1fc:	0801a3cd 	.word	0x0801a3cd
 801a200:	0801a3cd 	.word	0x0801a3cd
 801a204:	0801a3cd 	.word	0x0801a3cd
 801a208:	0801a3cd 	.word	0x0801a3cd
 801a20c:	0801a3cd 	.word	0x0801a3cd
 801a210:	0801a3cd 	.word	0x0801a3cd
 801a214:	0801a3cd 	.word	0x0801a3cd
 801a218:	0801a35b 	.word	0x0801a35b
 801a21c:	0801a36f 	.word	0x0801a36f
 801a220:	0801a37d 	.word	0x0801a37d
 801a224:	0801a383 	.word	0x0801a383
 801a228:	0801a3cd 	.word	0x0801a3cd
 801a22c:	0801a389 	.word	0x0801a389
 801a230:	0801a39d 	.word	0x0801a39d
 801a234:	0801a3a3 	.word	0x0801a3a3
 801a238:	0801a3a9 	.word	0x0801a3a9
 801a23c:	0801a3b9 	.word	0x0801a3b9
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801a240:	2308      	movs	r3, #8
 801a242:	61bb      	str	r3, [r7, #24]
            break;
 801a244:	e0c3      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801a246:	2300      	movs	r3, #0
 801a248:	61bb      	str	r3, [r7, #24]
            break;
 801a24a:	e0c0      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801a24c:	2300      	movs	r3, #0
 801a24e:	61bb      	str	r3, [r7, #24]
            break;
 801a250:	e0bd      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801a252:	687b      	ldr	r3, [r7, #4]
 801a254:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a258:	733b      	strb	r3, [r7, #12]
 801a25a:	2304      	movs	r3, #4
 801a25c:	737b      	strb	r3, [r7, #13]
 801a25e:	2300      	movs	r3, #0
 801a260:	73bb      	strb	r3, [r7, #14]
 801a262:	2348      	movs	r3, #72	@ 0x48
 801a264:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801a266:	4b5d      	ldr	r3, [pc, #372]	@ (801a3dc <RegionUS915GetPhyParam+0x2a0>)
 801a268:	681b      	ldr	r3, [r3, #0]
 801a26a:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a26e:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 801a270:	4b5a      	ldr	r3, [pc, #360]	@ (801a3dc <RegionUS915GetPhyParam+0x2a0>)
 801a272:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a274:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801a276:	f107 030c 	add.w	r3, r7, #12
 801a27a:	4618      	mov	r0, r3
 801a27c:	f7fe fbde 	bl	8018a3c <RegionCommonGetNextLowerTxDr>
 801a280:	4603      	mov	r3, r0
 801a282:	61bb      	str	r3, [r7, #24]
            break;
 801a284:	e0a3      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801a286:	2300      	movs	r3, #0
 801a288:	61bb      	str	r3, [r7, #24]
            break;
 801a28a:	e0a0      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801a28c:	2300      	movs	r3, #0
 801a28e:	61bb      	str	r3, [r7, #24]
            break;
 801a290:	e09d      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801a292:	2340      	movs	r3, #64	@ 0x40
 801a294:	61bb      	str	r3, [r7, #24]
            break;
 801a296:	e09a      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801a298:	2320      	movs	r3, #32
 801a29a:	61bb      	str	r3, [r7, #24]
            break;
 801a29c:	e097      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801a29e:	687b      	ldr	r3, [r7, #4]
 801a2a0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a2a4:	461a      	mov	r2, r3
 801a2a6:	4b4e      	ldr	r3, [pc, #312]	@ (801a3e0 <RegionUS915GetPhyParam+0x2a4>)
 801a2a8:	5c9b      	ldrb	r3, [r3, r2]
 801a2aa:	61bb      	str	r3, [r7, #24]
            break;
 801a2ac:	e08f      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801a2ae:	687b      	ldr	r3, [r7, #4]
 801a2b0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a2b4:	461a      	mov	r2, r3
 801a2b6:	4b4b      	ldr	r3, [pc, #300]	@ (801a3e4 <RegionUS915GetPhyParam+0x2a8>)
 801a2b8:	5c9b      	ldrb	r3, [r3, r2]
 801a2ba:	61bb      	str	r3, [r7, #24]
            break;
 801a2bc:	e087      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801a2be:	2300      	movs	r3, #0
 801a2c0:	61bb      	str	r3, [r7, #24]
            break;
 801a2c2:	e084      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801a2c4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 801a2c8:	61bb      	str	r3, [r7, #24]
            break;
 801a2ca:	e080      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801a2cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801a2d0:	61bb      	str	r3, [r7, #24]
            break;
 801a2d2:	e07c      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801a2d4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801a2d8:	61bb      	str	r3, [r7, #24]
            break;
 801a2da:	e078      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801a2dc:	f241 3388 	movw	r3, #5000	@ 0x1388
 801a2e0:	61bb      	str	r3, [r7, #24]
            break;
 801a2e2:	e074      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801a2e4:	f241 7370 	movw	r3, #6000	@ 0x1770
 801a2e8:	61bb      	str	r3, [r7, #24]
            break;
 801a2ea:	e070      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 801a2ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801a2f0:	61bb      	str	r3, [r7, #24]
            break;
 801a2f2:	e06c      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 801a2f4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801a2f8:	483b      	ldr	r0, [pc, #236]	@ (801a3e8 <RegionUS915GetPhyParam+0x2ac>)
 801a2fa:	f001 f92b 	bl	801b554 <randr>
 801a2fe:	4603      	mov	r3, r0
 801a300:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 801a304:	61bb      	str	r3, [r7, #24]
            break;
 801a306:	e062      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
            break;
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 801a308:	2300      	movs	r3, #0
 801a30a:	61bb      	str	r3, [r7, #24]
            break;
 801a30c:	e05f      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801a30e:	4b37      	ldr	r3, [pc, #220]	@ (801a3ec <RegionUS915GetPhyParam+0x2b0>)
 801a310:	61bb      	str	r3, [r7, #24]
            break;
 801a312:	e05c      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801a314:	2308      	movs	r3, #8
 801a316:	61bb      	str	r3, [r7, #24]
            break;
 801a318:	e059      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801a31a:	4b30      	ldr	r3, [pc, #192]	@ (801a3dc <RegionUS915GetPhyParam+0x2a0>)
 801a31c:	681b      	ldr	r3, [r3, #0]
 801a31e:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801a322:	61bb      	str	r3, [r7, #24]
            break;
 801a324:	e053      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 801a326:	4b2d      	ldr	r3, [pc, #180]	@ (801a3dc <RegionUS915GetPhyParam+0x2a0>)
 801a328:	681b      	ldr	r3, [r3, #0]
 801a32a:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801a32e:	61bb      	str	r3, [r7, #24]
            break;
 801a330:	e04d      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801a332:	2348      	movs	r3, #72	@ 0x48
 801a334:	61bb      	str	r3, [r7, #24]
            break;
 801a336:	e04a      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 801a338:	4b28      	ldr	r3, [pc, #160]	@ (801a3dc <RegionUS915GetPhyParam+0x2a0>)
 801a33a:	681b      	ldr	r3, [r3, #0]
 801a33c:	61bb      	str	r3, [r7, #24]
            break;
 801a33e:	e046      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 801a340:	2300      	movs	r3, #0
 801a342:	61bb      	str	r3, [r7, #24]
            break;
 801a344:	e043      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 801a346:	2300      	movs	r3, #0
 801a348:	61bb      	str	r3, [r7, #24]
            break;
 801a34a:	e040      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801a34c:	4b28      	ldr	r3, [pc, #160]	@ (801a3f0 <RegionUS915GetPhyParam+0x2b4>)
 801a34e:	61bb      	str	r3, [r7, #24]
            break;
 801a350:	e03d      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801a352:	f04f 0300 	mov.w	r3, #0
 801a356:	61bb      	str	r3, [r7, #24]
            break;
 801a358:	e039      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a35a:	687b      	ldr	r3, [r7, #4]
 801a35c:	791b      	ldrb	r3, [r3, #4]
 801a35e:	4a25      	ldr	r2, [pc, #148]	@ (801a3f4 <RegionUS915GetPhyParam+0x2b8>)
 801a360:	4922      	ldr	r1, [pc, #136]	@ (801a3ec <RegionUS915GetPhyParam+0x2b0>)
 801a362:	4618      	mov	r0, r3
 801a364:	f7fd fc6e 	bl	8017c44 <RegionBaseUSCalcDownlinkFrequency>
 801a368:	4603      	mov	r3, r0
 801a36a:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a36c:	e02f      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801a36e:	2317      	movs	r3, #23
 801a370:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801a372:	2305      	movs	r3, #5
 801a374:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801a376:	2303      	movs	r3, #3
 801a378:	76bb      	strb	r3, [r7, #26]
            break;
 801a37a:	e028      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801a37c:	2308      	movs	r3, #8
 801a37e:	61bb      	str	r3, [r7, #24]
            break;
 801a380:	e025      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a382:	2308      	movs	r3, #8
 801a384:	61bb      	str	r3, [r7, #24]
            break;
 801a386:	e022      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a388:	687b      	ldr	r3, [r7, #4]
 801a38a:	791b      	ldrb	r3, [r3, #4]
 801a38c:	4a19      	ldr	r2, [pc, #100]	@ (801a3f4 <RegionUS915GetPhyParam+0x2b8>)
 801a38e:	4917      	ldr	r1, [pc, #92]	@ (801a3ec <RegionUS915GetPhyParam+0x2b0>)
 801a390:	4618      	mov	r0, r3
 801a392:	f7fd fc57 	bl	8017c44 <RegionBaseUSCalcDownlinkFrequency>
 801a396:	4603      	mov	r3, r0
 801a398:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a39a:	e018      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801a39c:	2308      	movs	r3, #8
 801a39e:	61bb      	str	r3, [r7, #24]
            break;
 801a3a0:	e015      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a3a2:	2308      	movs	r3, #8
 801a3a4:	61bb      	str	r3, [r7, #24]
            break;
 801a3a6:	e012      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801a3a8:	687b      	ldr	r3, [r7, #4]
 801a3aa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a3ae:	461a      	mov	r2, r3
 801a3b0:	4b11      	ldr	r3, [pc, #68]	@ (801a3f8 <RegionUS915GetPhyParam+0x2bc>)
 801a3b2:	5c9b      	ldrb	r3, [r3, r2]
 801a3b4:	61bb      	str	r3, [r7, #24]
            break;
 801a3b6:	e00a      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 801a3b8:	687b      	ldr	r3, [r7, #4]
 801a3ba:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a3be:	490f      	ldr	r1, [pc, #60]	@ (801a3fc <RegionUS915GetPhyParam+0x2c0>)
 801a3c0:	4618      	mov	r0, r3
 801a3c2:	f7fe fb8f 	bl	8018ae4 <RegionCommonGetBandwidth>
 801a3c6:	4603      	mov	r3, r0
 801a3c8:	61bb      	str	r3, [r7, #24]
            break;
 801a3ca:	e000      	b.n	801a3ce <RegionUS915GetPhyParam+0x292>
        }
        default:
        {
            break;
 801a3cc:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 801a3ce:	69bb      	ldr	r3, [r7, #24]
 801a3d0:	61fb      	str	r3, [r7, #28]
 801a3d2:	69fb      	ldr	r3, [r7, #28]
}
 801a3d4:	4618      	mov	r0, r3
 801a3d6:	3720      	adds	r7, #32
 801a3d8:	46bd      	mov	sp, r7
 801a3da:	bd80      	pop	{r7, pc}
 801a3dc:	20001614 	.word	0x20001614
 801a3e0:	080207b0 	.word	0x080207b0
 801a3e4:	080207c0 	.word	0x080207c0
 801a3e8:	fffffc18 	.word	0xfffffc18
 801a3ec:	370870a0 	.word	0x370870a0
 801a3f0:	4200999a 	.word	0x4200999a
 801a3f4:	000927c0 	.word	0x000927c0
 801a3f8:	0802074c 	.word	0x0802074c
 801a3fc:	0802075c 	.word	0x0802075c

0801a400 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801a400:	b590      	push	{r4, r7, lr}
 801a402:	b085      	sub	sp, #20
 801a404:	af02      	add	r7, sp, #8
 801a406:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 801a408:	4b11      	ldr	r3, [pc, #68]	@ (801a450 <RegionUS915SetBandTxDone+0x50>)
 801a40a:	681a      	ldr	r2, [r3, #0]
 801a40c:	4b11      	ldr	r3, [pc, #68]	@ (801a454 <RegionUS915SetBandTxDone+0x54>)
 801a40e:	6819      	ldr	r1, [r3, #0]
 801a410:	687b      	ldr	r3, [r7, #4]
 801a412:	781b      	ldrb	r3, [r3, #0]
 801a414:	4618      	mov	r0, r3
 801a416:	4603      	mov	r3, r0
 801a418:	005b      	lsls	r3, r3, #1
 801a41a:	4403      	add	r3, r0
 801a41c:	009b      	lsls	r3, r3, #2
 801a41e:	440b      	add	r3, r1
 801a420:	3309      	adds	r3, #9
 801a422:	781b      	ldrb	r3, [r3, #0]
 801a424:	4619      	mov	r1, r3
 801a426:	460b      	mov	r3, r1
 801a428:	005b      	lsls	r3, r3, #1
 801a42a:	440b      	add	r3, r1
 801a42c:	00db      	lsls	r3, r3, #3
 801a42e:	18d0      	adds	r0, r2, r3
 801a430:	687b      	ldr	r3, [r7, #4]
 801a432:	6899      	ldr	r1, [r3, #8]
 801a434:	687b      	ldr	r3, [r7, #4]
 801a436:	785c      	ldrb	r4, [r3, #1]
 801a438:	687b      	ldr	r3, [r7, #4]
 801a43a:	691a      	ldr	r2, [r3, #16]
 801a43c:	9200      	str	r2, [sp, #0]
 801a43e:	68db      	ldr	r3, [r3, #12]
 801a440:	4622      	mov	r2, r4
 801a442:	f7fd fe75 	bl	8018130 <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 801a446:	bf00      	nop
 801a448:	370c      	adds	r7, #12
 801a44a:	46bd      	mov	sp, r7
 801a44c:	bd90      	pop	{r4, r7, pc}
 801a44e:	bf00      	nop
 801a450:	20001610 	.word	0x20001610
 801a454:	20001614 	.word	0x20001614

0801a458 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801a458:	b580      	push	{r7, lr}
 801a45a:	b08a      	sub	sp, #40	@ 0x28
 801a45c:	af00      	add	r7, sp, #0
 801a45e:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 801a460:	2301      	movs	r3, #1
 801a462:	81bb      	strh	r3, [r7, #12]
 801a464:	2300      	movs	r3, #0
 801a466:	73bb      	strb	r3, [r7, #14]
 801a468:	2300      	movs	r3, #0
 801a46a:	613b      	str	r3, [r7, #16]
 801a46c:	2300      	movs	r3, #0
 801a46e:	617b      	str	r3, [r7, #20]
 801a470:	2300      	movs	r3, #0
 801a472:	61bb      	str	r3, [r7, #24]
 801a474:	2300      	movs	r3, #0
 801a476:	61fb      	str	r3, [r7, #28]
 801a478:	2300      	movs	r3, #0
 801a47a:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 801a47e:	687b      	ldr	r3, [r7, #4]
 801a480:	7a1b      	ldrb	r3, [r3, #8]
 801a482:	2b00      	cmp	r3, #0
 801a484:	d007      	beq.n	801a496 <RegionUS915InitDefaults+0x3e>
 801a486:	2b00      	cmp	r3, #0
 801a488:	f2c0 8106 	blt.w	801a698 <RegionUS915InitDefaults+0x240>
 801a48c:	3b01      	subs	r3, #1
 801a48e:	2b01      	cmp	r3, #1
 801a490:	f200 8102 	bhi.w	801a698 <RegionUS915InitDefaults+0x240>
 801a494:	e0ce      	b.n	801a634 <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801a496:	687b      	ldr	r3, [r7, #4]
 801a498:	681b      	ldr	r3, [r3, #0]
 801a49a:	2b00      	cmp	r3, #0
 801a49c:	f000 80fe 	beq.w	801a69c <RegionUS915InitDefaults+0x244>
 801a4a0:	687b      	ldr	r3, [r7, #4]
 801a4a2:	685b      	ldr	r3, [r3, #4]
 801a4a4:	2b00      	cmp	r3, #0
 801a4a6:	f000 80f9 	beq.w	801a69c <RegionUS915InitDefaults+0x244>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 801a4aa:	687b      	ldr	r3, [r7, #4]
 801a4ac:	681b      	ldr	r3, [r3, #0]
 801a4ae:	4a7d      	ldr	r2, [pc, #500]	@ (801a6a4 <RegionUS915InitDefaults+0x24c>)
 801a4b0:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801a4b2:	687b      	ldr	r3, [r7, #4]
 801a4b4:	685b      	ldr	r3, [r3, #4]
 801a4b6:	4a7c      	ldr	r2, [pc, #496]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a4b8:	6013      	str	r3, [r2, #0]

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801a4ba:	4b7a      	ldr	r3, [pc, #488]	@ (801a6a4 <RegionUS915InitDefaults+0x24c>)
 801a4bc:	681b      	ldr	r3, [r3, #0]
 801a4be:	2200      	movs	r2, #0
 801a4c0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 801a4c4:	4b77      	ldr	r3, [pc, #476]	@ (801a6a4 <RegionUS915InitDefaults+0x24c>)
 801a4c6:	681b      	ldr	r3, [r3, #0]
 801a4c8:	2200      	movs	r2, #0
 801a4ca:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801a4ce:	4b75      	ldr	r3, [pc, #468]	@ (801a6a4 <RegionUS915InitDefaults+0x24c>)
 801a4d0:	681b      	ldr	r3, [r3, #0]
 801a4d2:	4618      	mov	r0, r3
 801a4d4:	f107 030c 	add.w	r3, r7, #12
 801a4d8:	2218      	movs	r2, #24
 801a4da:	4619      	mov	r1, r3
 801a4dc:	f001 f851 	bl	801b582 <memcpy1>
            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a4e0:	2300      	movs	r3, #0
 801a4e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a4e6:	e02e      	b.n	801a546 <RegionUS915InitDefaults+0xee>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 801a4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a4ec:	4a6f      	ldr	r2, [pc, #444]	@ (801a6ac <RegionUS915InitDefaults+0x254>)
 801a4ee:	fb03 f202 	mul.w	r2, r3, r2
 801a4f2:	4b6f      	ldr	r3, [pc, #444]	@ (801a6b0 <RegionUS915InitDefaults+0x258>)
 801a4f4:	4413      	add	r3, r2
 801a4f6:	4a6c      	ldr	r2, [pc, #432]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a4f8:	6811      	ldr	r1, [r2, #0]
 801a4fa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a4fe:	4618      	mov	r0, r3
 801a500:	4613      	mov	r3, r2
 801a502:	005b      	lsls	r3, r3, #1
 801a504:	4413      	add	r3, r2
 801a506:	009b      	lsls	r3, r3, #2
 801a508:	440b      	add	r3, r1
 801a50a:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801a50c:	4b66      	ldr	r3, [pc, #408]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a50e:	6819      	ldr	r1, [r3, #0]
 801a510:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a514:	4613      	mov	r3, r2
 801a516:	005b      	lsls	r3, r3, #1
 801a518:	4413      	add	r3, r2
 801a51a:	009b      	lsls	r3, r3, #2
 801a51c:	440b      	add	r3, r1
 801a51e:	3308      	adds	r3, #8
 801a520:	2230      	movs	r2, #48	@ 0x30
 801a522:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a524:	4b60      	ldr	r3, [pc, #384]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a526:	6819      	ldr	r1, [r3, #0]
 801a528:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a52c:	4613      	mov	r3, r2
 801a52e:	005b      	lsls	r3, r3, #1
 801a530:	4413      	add	r3, r2
 801a532:	009b      	lsls	r3, r3, #2
 801a534:	440b      	add	r3, r1
 801a536:	3309      	adds	r3, #9
 801a538:	2200      	movs	r2, #0
 801a53a:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a53c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a540:	3301      	adds	r3, #1
 801a542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a546:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a54a:	2b3f      	cmp	r3, #63	@ 0x3f
 801a54c:	d9cc      	bls.n	801a4e8 <RegionUS915InitDefaults+0x90>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a54e:	2340      	movs	r3, #64	@ 0x40
 801a550:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801a554:	e02f      	b.n	801a5b6 <RegionUS915InitDefaults+0x15e>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801a556:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a55a:	3b40      	subs	r3, #64	@ 0x40
 801a55c:	4a55      	ldr	r2, [pc, #340]	@ (801a6b4 <RegionUS915InitDefaults+0x25c>)
 801a55e:	fb03 f202 	mul.w	r2, r3, r2
 801a562:	4b55      	ldr	r3, [pc, #340]	@ (801a6b8 <RegionUS915InitDefaults+0x260>)
 801a564:	4413      	add	r3, r2
 801a566:	4a50      	ldr	r2, [pc, #320]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a568:	6811      	ldr	r1, [r2, #0]
 801a56a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a56e:	4618      	mov	r0, r3
 801a570:	4613      	mov	r3, r2
 801a572:	005b      	lsls	r3, r3, #1
 801a574:	4413      	add	r3, r2
 801a576:	009b      	lsls	r3, r3, #2
 801a578:	440b      	add	r3, r1
 801a57a:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801a57c:	4b4a      	ldr	r3, [pc, #296]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a57e:	6819      	ldr	r1, [r3, #0]
 801a580:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a584:	4613      	mov	r3, r2
 801a586:	005b      	lsls	r3, r3, #1
 801a588:	4413      	add	r3, r2
 801a58a:	009b      	lsls	r3, r3, #2
 801a58c:	440b      	add	r3, r1
 801a58e:	3308      	adds	r3, #8
 801a590:	2244      	movs	r2, #68	@ 0x44
 801a592:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a594:	4b44      	ldr	r3, [pc, #272]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a596:	6819      	ldr	r1, [r3, #0]
 801a598:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a59c:	4613      	mov	r3, r2
 801a59e:	005b      	lsls	r3, r3, #1
 801a5a0:	4413      	add	r3, r2
 801a5a2:	009b      	lsls	r3, r3, #2
 801a5a4:	440b      	add	r3, r1
 801a5a6:	3309      	adds	r3, #9
 801a5a8:	2200      	movs	r2, #0
 801a5aa:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a5ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a5b0:	3301      	adds	r3, #1
 801a5b2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801a5b6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a5ba:	2b47      	cmp	r3, #71	@ 0x47
 801a5bc:	d9cb      	bls.n	801a556 <RegionUS915InitDefaults+0xfe>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 801a5be:	4b3a      	ldr	r3, [pc, #232]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a5c0:	681b      	ldr	r3, [r3, #0]
 801a5c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a5c6:	f8a3 248c 	strh.w	r2, [r3, #1164]	@ 0x48c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 801a5ca:	4b37      	ldr	r3, [pc, #220]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a5cc:	681b      	ldr	r3, [r3, #0]
 801a5ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a5d2:	f8a3 248e 	strh.w	r2, [r3, #1166]	@ 0x48e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 801a5d6:	4b34      	ldr	r3, [pc, #208]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a5d8:	681b      	ldr	r3, [r3, #0]
 801a5da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a5de:	f8a3 2490 	strh.w	r2, [r3, #1168]	@ 0x490
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 801a5e2:	4b31      	ldr	r3, [pc, #196]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a5e4:	681b      	ldr	r3, [r3, #0]
 801a5e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a5ea:	f8a3 2492 	strh.w	r2, [r3, #1170]	@ 0x492
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 801a5ee:	4b2e      	ldr	r3, [pc, #184]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a5f0:	681b      	ldr	r3, [r3, #0]
 801a5f2:	22ff      	movs	r2, #255	@ 0xff
 801a5f4:	f8a3 2494 	strh.w	r2, [r3, #1172]	@ 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a5f8:	4b2b      	ldr	r3, [pc, #172]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a5fa:	681b      	ldr	r3, [r3, #0]
 801a5fc:	2200      	movs	r2, #0
 801a5fe:	f8a3 2496 	strh.w	r2, [r3, #1174]	@ 0x496
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a602:	4b29      	ldr	r3, [pc, #164]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a604:	681b      	ldr	r3, [r3, #0]
 801a606:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 801a60a:	4b27      	ldr	r3, [pc, #156]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a60c:	681b      	ldr	r3, [r3, #0]
 801a60e:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801a612:	2206      	movs	r2, #6
 801a614:	4619      	mov	r1, r3
 801a616:	f7fd fd65 	bl	80180e4 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a61a:	4b22      	ldr	r3, [pc, #136]	@ (801a6a4 <RegionUS915InitDefaults+0x24c>)
 801a61c:	681b      	ldr	r3, [r3, #0]
 801a61e:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801a622:	4b21      	ldr	r3, [pc, #132]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a624:	681b      	ldr	r3, [r3, #0]
 801a626:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801a62a:	2206      	movs	r2, #6
 801a62c:	4619      	mov	r1, r3
 801a62e:	f7fd fd59 	bl	80180e4 <RegionCommonChanMaskCopy>
            break;
 801a632:	e034      	b.n	801a69e <RegionUS915InitDefaults+0x246>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a634:	4b1c      	ldr	r3, [pc, #112]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a636:	681b      	ldr	r3, [r3, #0]
 801a638:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 801a63c:	4b1a      	ldr	r3, [pc, #104]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a63e:	681b      	ldr	r3, [r3, #0]
 801a640:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801a644:	2206      	movs	r2, #6
 801a646:	4619      	mov	r1, r3
 801a648:	f7fd fd4c 	bl	80180e4 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a64c:	2300      	movs	r3, #0
 801a64e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a652:	e01c      	b.n	801a68e <RegionUS915InitDefaults+0x236>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            for( uint8_t i = 0; i < 6; i++ )
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a654:	4b13      	ldr	r3, [pc, #76]	@ (801a6a4 <RegionUS915InitDefaults+0x24c>)
 801a656:	681b      	ldr	r3, [r3, #0]
 801a658:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a65c:	3248      	adds	r2, #72	@ 0x48
 801a65e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a662:	4b11      	ldr	r3, [pc, #68]	@ (801a6a8 <RegionUS915InitDefaults+0x250>)
 801a664:	681b      	ldr	r3, [r3, #0]
 801a666:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a66a:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a66e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a672:	4b0c      	ldr	r3, [pc, #48]	@ (801a6a4 <RegionUS915InitDefaults+0x24c>)
 801a674:	681b      	ldr	r3, [r3, #0]
 801a676:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a67a:	4001      	ands	r1, r0
 801a67c:	b289      	uxth	r1, r1
 801a67e:	3248      	adds	r2, #72	@ 0x48
 801a680:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a684:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a688:	3301      	adds	r3, #1
 801a68a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a68e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a692:	2b05      	cmp	r3, #5
 801a694:	d9de      	bls.n	801a654 <RegionUS915InitDefaults+0x1fc>
            }
            break;
 801a696:	e002      	b.n	801a69e <RegionUS915InitDefaults+0x246>
        }
        default:
        {
            break;
 801a698:	bf00      	nop
 801a69a:	e000      	b.n	801a69e <RegionUS915InitDefaults+0x246>
                return;
 801a69c:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 801a69e:	3728      	adds	r7, #40	@ 0x28
 801a6a0:	46bd      	mov	sp, r7
 801a6a2:	bd80      	pop	{r7, pc}
 801a6a4:	20001610 	.word	0x20001610
 801a6a8:	20001614 	.word	0x20001614
 801a6ac:	00030d40 	.word	0x00030d40
 801a6b0:	35c80160 	.word	0x35c80160
 801a6b4:	00186a00 	.word	0x00186a00
 801a6b8:	35d2afc0 	.word	0x35d2afc0

0801a6bc <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a6bc:	b580      	push	{r7, lr}
 801a6be:	b082      	sub	sp, #8
 801a6c0:	af00      	add	r7, sp, #0
 801a6c2:	6078      	str	r0, [r7, #4]
 801a6c4:	460b      	mov	r3, r1
 801a6c6:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 801a6c8:	78fb      	ldrb	r3, [r7, #3]
 801a6ca:	2b0f      	cmp	r3, #15
 801a6cc:	d858      	bhi.n	801a780 <RegionUS915Verify+0xc4>
 801a6ce:	a201      	add	r2, pc, #4	@ (adr r2, 801a6d4 <RegionUS915Verify+0x18>)
 801a6d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a6d4:	0801a715 	.word	0x0801a715
 801a6d8:	0801a781 	.word	0x0801a781
 801a6dc:	0801a781 	.word	0x0801a781
 801a6e0:	0801a781 	.word	0x0801a781
 801a6e4:	0801a781 	.word	0x0801a781
 801a6e8:	0801a723 	.word	0x0801a723
 801a6ec:	0801a723 	.word	0x0801a723
 801a6f0:	0801a741 	.word	0x0801a741
 801a6f4:	0801a781 	.word	0x0801a781
 801a6f8:	0801a75f 	.word	0x0801a75f
 801a6fc:	0801a75f 	.word	0x0801a75f
 801a700:	0801a781 	.word	0x0801a781
 801a704:	0801a781 	.word	0x0801a781
 801a708:	0801a781 	.word	0x0801a781
 801a70c:	0801a781 	.word	0x0801a781
 801a710:	0801a77d 	.word	0x0801a77d
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801a714:	687b      	ldr	r3, [r7, #4]
 801a716:	681b      	ldr	r3, [r3, #0]
 801a718:	4618      	mov	r0, r3
 801a71a:	f7ff fc9b 	bl	801a054 <VerifyRfFreq>
 801a71e:	4603      	mov	r3, r0
 801a720:	e02f      	b.n	801a782 <RegionUS915Verify+0xc6>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801a722:	687b      	ldr	r3, [r7, #4]
 801a724:	f993 3000 	ldrsb.w	r3, [r3]
 801a728:	2204      	movs	r2, #4
 801a72a:	2100      	movs	r1, #0
 801a72c:	4618      	mov	r0, r3
 801a72e:	f7fd fc5c 	bl	8017fea <RegionCommonValueInRange>
 801a732:	4603      	mov	r3, r0
 801a734:	2b00      	cmp	r3, #0
 801a736:	bf14      	ite	ne
 801a738:	2301      	movne	r3, #1
 801a73a:	2300      	moveq	r3, #0
 801a73c:	b2db      	uxtb	r3, r3
 801a73e:	e020      	b.n	801a782 <RegionUS915Verify+0xc6>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801a740:	687b      	ldr	r3, [r7, #4]
 801a742:	f993 3000 	ldrsb.w	r3, [r3]
 801a746:	220d      	movs	r2, #13
 801a748:	2108      	movs	r1, #8
 801a74a:	4618      	mov	r0, r3
 801a74c:	f7fd fc4d 	bl	8017fea <RegionCommonValueInRange>
 801a750:	4603      	mov	r3, r0
 801a752:	2b00      	cmp	r3, #0
 801a754:	bf14      	ite	ne
 801a756:	2301      	movne	r3, #1
 801a758:	2300      	moveq	r3, #0
 801a75a:	b2db      	uxtb	r3, r3
 801a75c:	e011      	b.n	801a782 <RegionUS915Verify+0xc6>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	f993 3000 	ldrsb.w	r3, [r3]
 801a764:	220e      	movs	r2, #14
 801a766:	2100      	movs	r1, #0
 801a768:	4618      	mov	r0, r3
 801a76a:	f7fd fc3e 	bl	8017fea <RegionCommonValueInRange>
 801a76e:	4603      	mov	r3, r0
 801a770:	2b00      	cmp	r3, #0
 801a772:	bf14      	ite	ne
 801a774:	2301      	movne	r3, #1
 801a776:	2300      	moveq	r3, #0
 801a778:	b2db      	uxtb	r3, r3
 801a77a:	e002      	b.n	801a782 <RegionUS915Verify+0xc6>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801a77c:	2300      	movs	r3, #0
 801a77e:	e000      	b.n	801a782 <RegionUS915Verify+0xc6>
        }
        default:
            return false;
 801a780:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 801a782:	4618      	mov	r0, r3
 801a784:	3708      	adds	r7, #8
 801a786:	46bd      	mov	sp, r7
 801a788:	bd80      	pop	{r7, pc}
 801a78a:	bf00      	nop

0801a78c <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801a78c:	b480      	push	{r7}
 801a78e:	b085      	sub	sp, #20
 801a790:	af00      	add	r7, sp, #0
 801a792:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801a794:	687b      	ldr	r3, [r7, #4]
 801a796:	791b      	ldrb	r3, [r3, #4]
 801a798:	2b10      	cmp	r3, #16
 801a79a:	d160      	bne.n	801a85e <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801a79c:	687b      	ldr	r3, [r7, #4]
 801a79e:	681b      	ldr	r3, [r3, #0]
 801a7a0:	330f      	adds	r3, #15
 801a7a2:	781b      	ldrb	r3, [r3, #0]
 801a7a4:	2b01      	cmp	r3, #1
 801a7a6:	d15c      	bne.n	801a862 <RegionUS915ApplyCFList+0xd6>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a7a8:	2300      	movs	r3, #0
 801a7aa:	73fb      	strb	r3, [r7, #15]
 801a7ac:	2300      	movs	r3, #0
 801a7ae:	73bb      	strb	r3, [r7, #14]
 801a7b0:	e051      	b.n	801a856 <RegionUS915ApplyCFList+0xca>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801a7b2:	687b      	ldr	r3, [r7, #4]
 801a7b4:	681a      	ldr	r2, [r3, #0]
 801a7b6:	7bbb      	ldrb	r3, [r7, #14]
 801a7b8:	4413      	add	r3, r2
 801a7ba:	7819      	ldrb	r1, [r3, #0]
 801a7bc:	4b2b      	ldr	r3, [pc, #172]	@ (801a86c <RegionUS915ApplyCFList+0xe0>)
 801a7be:	681b      	ldr	r3, [r3, #0]
 801a7c0:	7bfa      	ldrb	r2, [r7, #15]
 801a7c2:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a7c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801a7ca:	4b28      	ldr	r3, [pc, #160]	@ (801a86c <RegionUS915ApplyCFList+0xe0>)
 801a7cc:	681b      	ldr	r3, [r3, #0]
 801a7ce:	7bfa      	ldrb	r2, [r7, #15]
 801a7d0:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a7d4:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a7d8:	687b      	ldr	r3, [r7, #4]
 801a7da:	681a      	ldr	r2, [r3, #0]
 801a7dc:	7bbb      	ldrb	r3, [r7, #14]
 801a7de:	3301      	adds	r3, #1
 801a7e0:	4413      	add	r3, r2
 801a7e2:	781b      	ldrb	r3, [r3, #0]
 801a7e4:	021b      	lsls	r3, r3, #8
 801a7e6:	b299      	uxth	r1, r3
 801a7e8:	4b20      	ldr	r3, [pc, #128]	@ (801a86c <RegionUS915ApplyCFList+0xe0>)
 801a7ea:	681b      	ldr	r3, [r3, #0]
 801a7ec:	7bfa      	ldrb	r2, [r7, #15]
 801a7ee:	4301      	orrs	r1, r0
 801a7f0:	b289      	uxth	r1, r1
 801a7f2:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a7f6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801a7fa:	7bfb      	ldrb	r3, [r7, #15]
 801a7fc:	2b04      	cmp	r3, #4
 801a7fe:	d10f      	bne.n	801a820 <RegionUS915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801a800:	4b1a      	ldr	r3, [pc, #104]	@ (801a86c <RegionUS915ApplyCFList+0xe0>)
 801a802:	681b      	ldr	r3, [r3, #0]
 801a804:	7bfa      	ldrb	r2, [r7, #15]
 801a806:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a80a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a80e:	4b17      	ldr	r3, [pc, #92]	@ (801a86c <RegionUS915ApplyCFList+0xe0>)
 801a810:	681b      	ldr	r3, [r3, #0]
 801a812:	7bfa      	ldrb	r2, [r7, #15]
 801a814:	b2c9      	uxtb	r1, r1
 801a816:	b289      	uxth	r1, r1
 801a818:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a81c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801a820:	4b13      	ldr	r3, [pc, #76]	@ (801a870 <RegionUS915ApplyCFList+0xe4>)
 801a822:	681b      	ldr	r3, [r3, #0]
 801a824:	7bfa      	ldrb	r2, [r7, #15]
 801a826:	3248      	adds	r2, #72	@ 0x48
 801a828:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a82c:	4b0f      	ldr	r3, [pc, #60]	@ (801a86c <RegionUS915ApplyCFList+0xe0>)
 801a82e:	681b      	ldr	r3, [r3, #0]
 801a830:	7bfa      	ldrb	r2, [r7, #15]
 801a832:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a836:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a83a:	4b0d      	ldr	r3, [pc, #52]	@ (801a870 <RegionUS915ApplyCFList+0xe4>)
 801a83c:	681b      	ldr	r3, [r3, #0]
 801a83e:	7bfa      	ldrb	r2, [r7, #15]
 801a840:	4001      	ands	r1, r0
 801a842:	b289      	uxth	r1, r1
 801a844:	3248      	adds	r2, #72	@ 0x48
 801a846:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a84a:	7bfb      	ldrb	r3, [r7, #15]
 801a84c:	3301      	adds	r3, #1
 801a84e:	73fb      	strb	r3, [r7, #15]
 801a850:	7bbb      	ldrb	r3, [r7, #14]
 801a852:	3302      	adds	r3, #2
 801a854:	73bb      	strb	r3, [r7, #14]
 801a856:	7bfb      	ldrb	r3, [r7, #15]
 801a858:	2b04      	cmp	r3, #4
 801a85a:	d9aa      	bls.n	801a7b2 <RegionUS915ApplyCFList+0x26>
 801a85c:	e002      	b.n	801a864 <RegionUS915ApplyCFList+0xd8>
        return;
 801a85e:	bf00      	nop
 801a860:	e000      	b.n	801a864 <RegionUS915ApplyCFList+0xd8>
        return;
 801a862:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 801a864:	3714      	adds	r7, #20
 801a866:	46bd      	mov	sp, r7
 801a868:	bc80      	pop	{r7}
 801a86a:	4770      	bx	lr
 801a86c:	20001614 	.word	0x20001614
 801a870:	20001610 	.word	0x20001610

0801a874 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801a874:	b580      	push	{r7, lr}
 801a876:	b084      	sub	sp, #16
 801a878:	af00      	add	r7, sp, #0
 801a87a:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801a87c:	687b      	ldr	r3, [r7, #4]
 801a87e:	681b      	ldr	r3, [r3, #0]
 801a880:	2204      	movs	r2, #4
 801a882:	2100      	movs	r1, #0
 801a884:	4618      	mov	r0, r3
 801a886:	f7fd fc01 	bl	801808c <RegionCommonCountChannels>
 801a88a:	4603      	mov	r3, r0
 801a88c:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801a88e:	7bbb      	ldrb	r3, [r7, #14]
 801a890:	2b01      	cmp	r3, #1
 801a892:	d804      	bhi.n	801a89e <RegionUS915ChanMaskSet+0x2a>
 801a894:	7bbb      	ldrb	r3, [r7, #14]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d001      	beq.n	801a89e <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801a89a:	2300      	movs	r3, #0
 801a89c:	e04c      	b.n	801a938 <RegionUS915ChanMaskSet+0xc4>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801a89e:	687b      	ldr	r3, [r7, #4]
 801a8a0:	791b      	ldrb	r3, [r3, #4]
 801a8a2:	2b00      	cmp	r3, #0
 801a8a4:	d002      	beq.n	801a8ac <RegionUS915ChanMaskSet+0x38>
 801a8a6:	2b01      	cmp	r3, #1
 801a8a8:	d038      	beq.n	801a91c <RegionUS915ChanMaskSet+0xa8>
 801a8aa:	e042      	b.n	801a932 <RegionUS915ChanMaskSet+0xbe>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a8ac:	4b24      	ldr	r3, [pc, #144]	@ (801a940 <RegionUS915ChanMaskSet+0xcc>)
 801a8ae:	681b      	ldr	r3, [r3, #0]
 801a8b0:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 801a8b4:	687b      	ldr	r3, [r7, #4]
 801a8b6:	681b      	ldr	r3, [r3, #0]
 801a8b8:	2206      	movs	r2, #6
 801a8ba:	4619      	mov	r1, r3
 801a8bc:	f7fd fc12 	bl	80180e4 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801a8c0:	4b1f      	ldr	r3, [pc, #124]	@ (801a940 <RegionUS915ChanMaskSet+0xcc>)
 801a8c2:	681b      	ldr	r3, [r3, #0]
 801a8c4:	f8b3 2494 	ldrh.w	r2, [r3, #1172]	@ 0x494
 801a8c8:	4b1d      	ldr	r3, [pc, #116]	@ (801a940 <RegionUS915ChanMaskSet+0xcc>)
 801a8ca:	681b      	ldr	r3, [r3, #0]
 801a8cc:	b2d2      	uxtb	r2, r2
 801a8ce:	b292      	uxth	r2, r2
 801a8d0:	f8a3 2494 	strh.w	r2, [r3, #1172]	@ 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a8d4:	4b1a      	ldr	r3, [pc, #104]	@ (801a940 <RegionUS915ChanMaskSet+0xcc>)
 801a8d6:	681b      	ldr	r3, [r3, #0]
 801a8d8:	2200      	movs	r2, #0
 801a8da:	f8a3 2496 	strh.w	r2, [r3, #1174]	@ 0x496

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a8de:	2300      	movs	r3, #0
 801a8e0:	73fb      	strb	r3, [r7, #15]
 801a8e2:	e017      	b.n	801a914 <RegionUS915ChanMaskSet+0xa0>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a8e4:	4b17      	ldr	r3, [pc, #92]	@ (801a944 <RegionUS915ChanMaskSet+0xd0>)
 801a8e6:	681b      	ldr	r3, [r3, #0]
 801a8e8:	7bfa      	ldrb	r2, [r7, #15]
 801a8ea:	3248      	adds	r2, #72	@ 0x48
 801a8ec:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a8f0:	4b13      	ldr	r3, [pc, #76]	@ (801a940 <RegionUS915ChanMaskSet+0xcc>)
 801a8f2:	681b      	ldr	r3, [r3, #0]
 801a8f4:	7bfa      	ldrb	r2, [r7, #15]
 801a8f6:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a8fa:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a8fe:	4b11      	ldr	r3, [pc, #68]	@ (801a944 <RegionUS915ChanMaskSet+0xd0>)
 801a900:	681b      	ldr	r3, [r3, #0]
 801a902:	7bfa      	ldrb	r2, [r7, #15]
 801a904:	4001      	ands	r1, r0
 801a906:	b289      	uxth	r1, r1
 801a908:	3248      	adds	r2, #72	@ 0x48
 801a90a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a90e:	7bfb      	ldrb	r3, [r7, #15]
 801a910:	3301      	adds	r3, #1
 801a912:	73fb      	strb	r3, [r7, #15]
 801a914:	7bfb      	ldrb	r3, [r7, #15]
 801a916:	2b05      	cmp	r3, #5
 801a918:	d9e4      	bls.n	801a8e4 <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801a91a:	e00c      	b.n	801a936 <RegionUS915ChanMaskSet+0xc2>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a91c:	4b08      	ldr	r3, [pc, #32]	@ (801a940 <RegionUS915ChanMaskSet+0xcc>)
 801a91e:	681b      	ldr	r3, [r3, #0]
 801a920:	f203 408c 	addw	r0, r3, #1164	@ 0x48c
 801a924:	687b      	ldr	r3, [r7, #4]
 801a926:	681b      	ldr	r3, [r3, #0]
 801a928:	2206      	movs	r2, #6
 801a92a:	4619      	mov	r1, r3
 801a92c:	f7fd fbda 	bl	80180e4 <RegionCommonChanMaskCopy>
            break;
 801a930:	e001      	b.n	801a936 <RegionUS915ChanMaskSet+0xc2>
        }
        default:
            return false;
 801a932:	2300      	movs	r3, #0
 801a934:	e000      	b.n	801a938 <RegionUS915ChanMaskSet+0xc4>
    }
    return true;
 801a936:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a938:	4618      	mov	r0, r3
 801a93a:	3710      	adds	r7, #16
 801a93c:	46bd      	mov	sp, r7
 801a93e:	bd80      	pop	{r7, pc}
 801a940:	20001614 	.word	0x20001614
 801a944:	20001610 	.word	0x20001610

0801a948 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a948:	b580      	push	{r7, lr}
 801a94a:	b088      	sub	sp, #32
 801a94c:	af02      	add	r7, sp, #8
 801a94e:	60ba      	str	r2, [r7, #8]
 801a950:	607b      	str	r3, [r7, #4]
 801a952:	4603      	mov	r3, r0
 801a954:	73fb      	strb	r3, [r7, #15]
 801a956:	460b      	mov	r3, r1
 801a958:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801a95a:	2300      	movs	r3, #0
 801a95c:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801a95e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a962:	2b0d      	cmp	r3, #13
 801a964:	bfa8      	it	ge
 801a966:	230d      	movge	r3, #13
 801a968:	b25a      	sxtb	r2, r3
 801a96a:	687b      	ldr	r3, [r7, #4]
 801a96c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801a96e:	687b      	ldr	r3, [r7, #4]
 801a970:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a974:	4916      	ldr	r1, [pc, #88]	@ (801a9d0 <RegionUS915ComputeRxWindowParameters+0x88>)
 801a976:	4618      	mov	r0, r3
 801a978:	f7fe f8b4 	bl	8018ae4 <RegionCommonGetBandwidth>
 801a97c:	4603      	mov	r3, r0
 801a97e:	b2da      	uxtb	r2, r3
 801a980:	687b      	ldr	r3, [r7, #4]
 801a982:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801a984:	687b      	ldr	r3, [r7, #4]
 801a986:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a98a:	461a      	mov	r2, r3
 801a98c:	4b11      	ldr	r3, [pc, #68]	@ (801a9d4 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801a98e:	5c9a      	ldrb	r2, [r3, r2]
 801a990:	687b      	ldr	r3, [r7, #4]
 801a992:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a996:	4619      	mov	r1, r3
 801a998:	4b0d      	ldr	r3, [pc, #52]	@ (801a9d0 <RegionUS915ComputeRxWindowParameters+0x88>)
 801a99a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a99e:	4619      	mov	r1, r3
 801a9a0:	4610      	mov	r0, r2
 801a9a2:	f7fd fdbd 	bl	8018520 <RegionCommonComputeSymbolTimeLoRa>
 801a9a6:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801a9a8:	4b0b      	ldr	r3, [pc, #44]	@ (801a9d8 <RegionUS915ComputeRxWindowParameters+0x90>)
 801a9aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801a9ac:	4798      	blx	r3
 801a9ae:	687b      	ldr	r3, [r7, #4]
 801a9b0:	3308      	adds	r3, #8
 801a9b2:	687a      	ldr	r2, [r7, #4]
 801a9b4:	320c      	adds	r2, #12
 801a9b6:	7bb9      	ldrb	r1, [r7, #14]
 801a9b8:	9201      	str	r2, [sp, #4]
 801a9ba:	9300      	str	r3, [sp, #0]
 801a9bc:	4603      	mov	r3, r0
 801a9be:	68ba      	ldr	r2, [r7, #8]
 801a9c0:	6978      	ldr	r0, [r7, #20]
 801a9c2:	f7fd fdd3 	bl	801856c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801a9c6:	bf00      	nop
 801a9c8:	3718      	adds	r7, #24
 801a9ca:	46bd      	mov	sp, r7
 801a9cc:	bd80      	pop	{r7, pc}
 801a9ce:	bf00      	nop
 801a9d0:	0802075c 	.word	0x0802075c
 801a9d4:	0802074c 	.word	0x0802074c
 801a9d8:	080207d0 	.word	0x080207d0

0801a9dc <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801a9dc:	b590      	push	{r4, r7, lr}
 801a9de:	b091      	sub	sp, #68	@ 0x44
 801a9e0:	af0a      	add	r7, sp, #40	@ 0x28
 801a9e2:	6078      	str	r0, [r7, #4]
 801a9e4:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801a9e6:	687b      	ldr	r3, [r7, #4]
 801a9e8:	785b      	ldrb	r3, [r3, #1]
 801a9ea:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801a9ec:	2300      	movs	r3, #0
 801a9ee:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801a9f0:	2300      	movs	r3, #0
 801a9f2:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801a9f4:	687b      	ldr	r3, [r7, #4]
 801a9f6:	685b      	ldr	r3, [r3, #4]
 801a9f8:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801a9fa:	4b34      	ldr	r3, [pc, #208]	@ (801aacc <RegionUS915RxConfig+0xf0>)
 801a9fc:	685b      	ldr	r3, [r3, #4]
 801a9fe:	4798      	blx	r3
 801aa00:	4603      	mov	r3, r0
 801aa02:	2b00      	cmp	r3, #0
 801aa04:	d001      	beq.n	801aa0a <RegionUS915RxConfig+0x2e>
    {
        return false;
 801aa06:	2300      	movs	r3, #0
 801aa08:	e05c      	b.n	801aac4 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801aa0a:	687b      	ldr	r3, [r7, #4]
 801aa0c:	7cdb      	ldrb	r3, [r3, #19]
 801aa0e:	2b00      	cmp	r3, #0
 801aa10:	d109      	bne.n	801aa26 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801aa12:	687b      	ldr	r3, [r7, #4]
 801aa14:	781b      	ldrb	r3, [r3, #0]
 801aa16:	f003 0307 	and.w	r3, r3, #7
 801aa1a:	4a2d      	ldr	r2, [pc, #180]	@ (801aad0 <RegionUS915RxConfig+0xf4>)
 801aa1c:	fb03 f202 	mul.w	r2, r3, r2
 801aa20:	4b2c      	ldr	r3, [pc, #176]	@ (801aad4 <RegionUS915RxConfig+0xf8>)
 801aa22:	4413      	add	r3, r2
 801aa24:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801aa26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aa2a:	4a2b      	ldr	r2, [pc, #172]	@ (801aad8 <RegionUS915RxConfig+0xfc>)
 801aa2c:	5cd3      	ldrb	r3, [r2, r3]
 801aa2e:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801aa30:	4b26      	ldr	r3, [pc, #152]	@ (801aacc <RegionUS915RxConfig+0xf0>)
 801aa32:	68db      	ldr	r3, [r3, #12]
 801aa34:	6938      	ldr	r0, [r7, #16]
 801aa36:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801aa38:	4b24      	ldr	r3, [pc, #144]	@ (801aacc <RegionUS915RxConfig+0xf0>)
 801aa3a:	699c      	ldr	r4, [r3, #24]
 801aa3c:	687b      	ldr	r3, [r7, #4]
 801aa3e:	789b      	ldrb	r3, [r3, #2]
 801aa40:	4618      	mov	r0, r3
 801aa42:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801aa46:	687b      	ldr	r3, [r7, #4]
 801aa48:	689b      	ldr	r3, [r3, #8]
 801aa4a:	b29b      	uxth	r3, r3
 801aa4c:	687a      	ldr	r2, [r7, #4]
 801aa4e:	7c92      	ldrb	r2, [r2, #18]
 801aa50:	9209      	str	r2, [sp, #36]	@ 0x24
 801aa52:	2201      	movs	r2, #1
 801aa54:	9208      	str	r2, [sp, #32]
 801aa56:	2200      	movs	r2, #0
 801aa58:	9207      	str	r2, [sp, #28]
 801aa5a:	2200      	movs	r2, #0
 801aa5c:	9206      	str	r2, [sp, #24]
 801aa5e:	2200      	movs	r2, #0
 801aa60:	9205      	str	r2, [sp, #20]
 801aa62:	2200      	movs	r2, #0
 801aa64:	9204      	str	r2, [sp, #16]
 801aa66:	2200      	movs	r2, #0
 801aa68:	9203      	str	r2, [sp, #12]
 801aa6a:	9302      	str	r3, [sp, #8]
 801aa6c:	2308      	movs	r3, #8
 801aa6e:	9301      	str	r3, [sp, #4]
 801aa70:	2300      	movs	r3, #0
 801aa72:	9300      	str	r3, [sp, #0]
 801aa74:	2301      	movs	r3, #1
 801aa76:	460a      	mov	r2, r1
 801aa78:	4601      	mov	r1, r0
 801aa7a:	2001      	movs	r0, #1
 801aa7c:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801aa7e:	687b      	ldr	r3, [r7, #4]
 801aa80:	7c5b      	ldrb	r3, [r3, #17]
 801aa82:	2b00      	cmp	r3, #0
 801aa84:	d005      	beq.n	801aa92 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801aa86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aa8a:	4a14      	ldr	r2, [pc, #80]	@ (801aadc <RegionUS915RxConfig+0x100>)
 801aa8c:	5cd3      	ldrb	r3, [r2, r3]
 801aa8e:	75fb      	strb	r3, [r7, #23]
 801aa90:	e004      	b.n	801aa9c <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801aa92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aa96:	4a12      	ldr	r2, [pc, #72]	@ (801aae0 <RegionUS915RxConfig+0x104>)
 801aa98:	5cd3      	ldrb	r3, [r2, r3]
 801aa9a:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801aa9c:	4b0b      	ldr	r3, [pc, #44]	@ (801aacc <RegionUS915RxConfig+0xf0>)
 801aa9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801aaa0:	7dfa      	ldrb	r2, [r7, #23]
 801aaa2:	320d      	adds	r2, #13
 801aaa4:	b2d2      	uxtb	r2, r2
 801aaa6:	4611      	mov	r1, r2
 801aaa8:	2001      	movs	r0, #1
 801aaaa:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801aaac:	687b      	ldr	r3, [r7, #4]
 801aaae:	7cdb      	ldrb	r3, [r3, #19]
 801aab0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801aab4:	6939      	ldr	r1, [r7, #16]
 801aab6:	4618      	mov	r0, r3
 801aab8:	f7fe f832 	bl	8018b20 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801aabc:	683b      	ldr	r3, [r7, #0]
 801aabe:	7bfa      	ldrb	r2, [r7, #15]
 801aac0:	701a      	strb	r2, [r3, #0]
    return true;
 801aac2:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801aac4:	4618      	mov	r0, r3
 801aac6:	371c      	adds	r7, #28
 801aac8:	46bd      	mov	sp, r7
 801aaca:	bd90      	pop	{r4, r7, pc}
 801aacc:	080207d0 	.word	0x080207d0
 801aad0:	000927c0 	.word	0x000927c0
 801aad4:	370870a0 	.word	0x370870a0
 801aad8:	0802074c 	.word	0x0802074c
 801aadc:	080207c0 	.word	0x080207c0
 801aae0:	080207b0 	.word	0x080207b0

0801aae4 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801aae4:	b590      	push	{r4, r7, lr}
 801aae6:	b093      	sub	sp, #76	@ 0x4c
 801aae8:	af0a      	add	r7, sp, #40	@ 0x28
 801aaea:	60f8      	str	r0, [r7, #12]
 801aaec:	60b9      	str	r1, [r7, #8]
 801aaee:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801aaf0:	68fb      	ldr	r3, [r7, #12]
 801aaf2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801aaf6:	461a      	mov	r2, r3
 801aaf8:	4b4a      	ldr	r3, [pc, #296]	@ (801ac24 <RegionUS915TxConfig+0x140>)
 801aafa:	5c9b      	ldrb	r3, [r3, r2]
 801aafc:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801aafe:	68fb      	ldr	r3, [r7, #12]
 801ab00:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801ab04:	4b48      	ldr	r3, [pc, #288]	@ (801ac28 <RegionUS915TxConfig+0x144>)
 801ab06:	681a      	ldr	r2, [r3, #0]
 801ab08:	4b48      	ldr	r3, [pc, #288]	@ (801ac2c <RegionUS915TxConfig+0x148>)
 801ab0a:	6819      	ldr	r1, [r3, #0]
 801ab0c:	68fb      	ldr	r3, [r7, #12]
 801ab0e:	781b      	ldrb	r3, [r3, #0]
 801ab10:	461c      	mov	r4, r3
 801ab12:	4623      	mov	r3, r4
 801ab14:	005b      	lsls	r3, r3, #1
 801ab16:	4423      	add	r3, r4
 801ab18:	009b      	lsls	r3, r3, #2
 801ab1a:	440b      	add	r3, r1
 801ab1c:	3309      	adds	r3, #9
 801ab1e:	781b      	ldrb	r3, [r3, #0]
 801ab20:	4619      	mov	r1, r3
 801ab22:	460b      	mov	r3, r1
 801ab24:	005b      	lsls	r3, r3, #1
 801ab26:	440b      	add	r3, r1
 801ab28:	00db      	lsls	r3, r3, #3
 801ab2a:	4413      	add	r3, r2
 801ab2c:	3302      	adds	r3, #2
 801ab2e:	f993 1000 	ldrsb.w	r1, [r3]
 801ab32:	68fb      	ldr	r3, [r7, #12]
 801ab34:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801ab38:	4b3c      	ldr	r3, [pc, #240]	@ (801ac2c <RegionUS915TxConfig+0x148>)
 801ab3a:	681b      	ldr	r3, [r3, #0]
 801ab3c:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801ab40:	f7ff fa52 	bl	8019fe8 <LimitTxPower>
 801ab44:	4603      	mov	r3, r0
 801ab46:	77bb      	strb	r3, [r7, #30]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801ab48:	68fb      	ldr	r3, [r7, #12]
 801ab4a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ab4e:	4938      	ldr	r1, [pc, #224]	@ (801ac30 <RegionUS915TxConfig+0x14c>)
 801ab50:	4618      	mov	r0, r3
 801ab52:	f7fd ffc7 	bl	8018ae4 <RegionCommonGetBandwidth>
 801ab56:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801ab58:	2300      	movs	r3, #0
 801ab5a:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801ab5c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801ab60:	f04f 0200 	mov.w	r2, #0
 801ab64:	4933      	ldr	r1, [pc, #204]	@ (801ac34 <RegionUS915TxConfig+0x150>)
 801ab66:	4618      	mov	r0, r3
 801ab68:	f7fd fdb8 	bl	80186dc <RegionCommonComputeTxPower>
 801ab6c:	4603      	mov	r3, r0
 801ab6e:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801ab70:	4b31      	ldr	r3, [pc, #196]	@ (801ac38 <RegionUS915TxConfig+0x154>)
 801ab72:	68da      	ldr	r2, [r3, #12]
 801ab74:	4b2d      	ldr	r3, [pc, #180]	@ (801ac2c <RegionUS915TxConfig+0x148>)
 801ab76:	6819      	ldr	r1, [r3, #0]
 801ab78:	68fb      	ldr	r3, [r7, #12]
 801ab7a:	781b      	ldrb	r3, [r3, #0]
 801ab7c:	4618      	mov	r0, r3
 801ab7e:	4603      	mov	r3, r0
 801ab80:	005b      	lsls	r3, r3, #1
 801ab82:	4403      	add	r3, r0
 801ab84:	009b      	lsls	r3, r3, #2
 801ab86:	440b      	add	r3, r1
 801ab88:	681b      	ldr	r3, [r3, #0]
 801ab8a:	4618      	mov	r0, r3
 801ab8c:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801ab8e:	4b2a      	ldr	r3, [pc, #168]	@ (801ac38 <RegionUS915TxConfig+0x154>)
 801ab90:	69dc      	ldr	r4, [r3, #28]
 801ab92:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801ab96:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801ab9a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801ab9e:	9208      	str	r2, [sp, #32]
 801aba0:	2200      	movs	r2, #0
 801aba2:	9207      	str	r2, [sp, #28]
 801aba4:	2200      	movs	r2, #0
 801aba6:	9206      	str	r2, [sp, #24]
 801aba8:	2200      	movs	r2, #0
 801abaa:	9205      	str	r2, [sp, #20]
 801abac:	2201      	movs	r2, #1
 801abae:	9204      	str	r2, [sp, #16]
 801abb0:	2200      	movs	r2, #0
 801abb2:	9203      	str	r2, [sp, #12]
 801abb4:	2208      	movs	r2, #8
 801abb6:	9202      	str	r2, [sp, #8]
 801abb8:	2201      	movs	r2, #1
 801abba:	9201      	str	r2, [sp, #4]
 801abbc:	9300      	str	r3, [sp, #0]
 801abbe:	69bb      	ldr	r3, [r7, #24]
 801abc0:	2200      	movs	r2, #0
 801abc2:	2001      	movs	r0, #1
 801abc4:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801abc6:	4b19      	ldr	r3, [pc, #100]	@ (801ac2c <RegionUS915TxConfig+0x148>)
 801abc8:	681a      	ldr	r2, [r3, #0]
 801abca:	68fb      	ldr	r3, [r7, #12]
 801abcc:	781b      	ldrb	r3, [r3, #0]
 801abce:	4619      	mov	r1, r3
 801abd0:	460b      	mov	r3, r1
 801abd2:	005b      	lsls	r3, r3, #1
 801abd4:	440b      	add	r3, r1
 801abd6:	009b      	lsls	r3, r3, #2
 801abd8:	4413      	add	r3, r2
 801abda:	681a      	ldr	r2, [r3, #0]
 801abdc:	68fb      	ldr	r3, [r7, #12]
 801abde:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801abe2:	4619      	mov	r1, r3
 801abe4:	4610      	mov	r0, r2
 801abe6:	f7fd ffcd 	bl	8018b84 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801abea:	4b13      	ldr	r3, [pc, #76]	@ (801ac38 <RegionUS915TxConfig+0x154>)
 801abec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801abee:	68fa      	ldr	r2, [r7, #12]
 801abf0:	8992      	ldrh	r2, [r2, #12]
 801abf2:	b2d2      	uxtb	r2, r2
 801abf4:	4611      	mov	r1, r2
 801abf6:	2001      	movs	r0, #1
 801abf8:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801abfa:	68fb      	ldr	r3, [r7, #12]
 801abfc:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801ac00:	68fb      	ldr	r3, [r7, #12]
 801ac02:	899b      	ldrh	r3, [r3, #12]
 801ac04:	4619      	mov	r1, r3
 801ac06:	4610      	mov	r0, r2
 801ac08:	f7ff fa68 	bl	801a0dc <GetTimeOnAir>
 801ac0c:	4602      	mov	r2, r0
 801ac0e:	687b      	ldr	r3, [r7, #4]
 801ac10:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801ac12:	68bb      	ldr	r3, [r7, #8]
 801ac14:	7fba      	ldrb	r2, [r7, #30]
 801ac16:	701a      	strb	r2, [r3, #0]
    return true;
 801ac18:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801ac1a:	4618      	mov	r0, r3
 801ac1c:	3724      	adds	r7, #36	@ 0x24
 801ac1e:	46bd      	mov	sp, r7
 801ac20:	bd90      	pop	{r4, r7, pc}
 801ac22:	bf00      	nop
 801ac24:	0802074c 	.word	0x0802074c
 801ac28:	20001610 	.word	0x20001610
 801ac2c:	20001614 	.word	0x20001614
 801ac30:	0802075c 	.word	0x0802075c
 801ac34:	41f00000 	.word	0x41f00000
 801ac38:	080207d0 	.word	0x080207d0

0801ac3c <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801ac3c:	b590      	push	{r4, r7, lr}
 801ac3e:	b097      	sub	sp, #92	@ 0x5c
 801ac40:	af00      	add	r7, sp, #0
 801ac42:	60f8      	str	r0, [r7, #12]
 801ac44:	60b9      	str	r1, [r7, #8]
 801ac46:	607a      	str	r2, [r7, #4]
 801ac48:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801ac4a:	2307      	movs	r3, #7
 801ac4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801ac50:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ac54:	2200      	movs	r2, #0
 801ac56:	601a      	str	r2, [r3, #0]
 801ac58:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801ac5a:	2300      	movs	r3, #0
 801ac5c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 801ac60:	2300      	movs	r3, #0
 801ac62:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
 801ac66:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801ac6a:	2200      	movs	r2, #0
 801ac6c:	601a      	str	r2, [r3, #0]
 801ac6e:	605a      	str	r2, [r3, #4]
 801ac70:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801ac72:	4b97      	ldr	r3, [pc, #604]	@ (801aed0 <RegionUS915LinkAdrReq+0x294>)
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	f503 6190 	add.w	r1, r3, #1152	@ 0x480
 801ac7a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801ac7e:	2206      	movs	r2, #6
 801ac80:	4618      	mov	r0, r3
 801ac82:	f7fd fa2f 	bl	80180e4 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801ac86:	e11b      	b.n	801aec0 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801ac88:	68fb      	ldr	r3, [r7, #12]
 801ac8a:	685a      	ldr	r2, [r3, #4]
 801ac8c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801ac90:	4413      	add	r3, r2
 801ac92:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801ac96:	4611      	mov	r1, r2
 801ac98:	4618      	mov	r0, r3
 801ac9a:	f7fd fb67 	bl	801836c <RegionCommonParseLinkAdrReq>
 801ac9e:	4603      	mov	r3, r0
 801aca0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 801aca4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801aca8:	2b00      	cmp	r3, #0
 801acaa:	f000 8113 	beq.w	801aed4 <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801acae:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801acb2:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801acb6:	4413      	add	r3, r2
 801acb8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801acbc:	2307      	movs	r3, #7
 801acbe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801acc2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801acc6:	2b06      	cmp	r3, #6
 801acc8:	d116      	bne.n	801acf8 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801acca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801acce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 801acd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801acd6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 801acda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801acde:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 801ace2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ace6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801acea:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801acee:	b2db      	uxtb	r3, r3
 801acf0:	b29b      	uxth	r3, r3
 801acf2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801acf6:	e0e3      	b.n	801aec0 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801acf8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801acfc:	2b07      	cmp	r3, #7
 801acfe:	d112      	bne.n	801ad26 <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801ad00:	2300      	movs	r3, #0
 801ad02:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 801ad06:	2300      	movs	r3, #0
 801ad08:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 801ad0c:	2300      	movs	r3, #0
 801ad0e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 801ad12:	2300      	movs	r3, #0
 801ad14:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801ad18:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801ad1c:	b2db      	uxtb	r3, r3
 801ad1e:	b29b      	uxth	r3, r3
 801ad20:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801ad24:	e0cc      	b.n	801aec0 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801ad26:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801ad2a:	2b05      	cmp	r3, #5
 801ad2c:	f040 80bf 	bne.w	801aeae <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801ad30:	2301      	movs	r3, #1
 801ad32:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801ad36:	2300      	movs	r3, #0
 801ad38:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801ad3c:	2300      	movs	r3, #0
 801ad3e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801ad42:	e0ae      	b.n	801aea2 <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801ad44:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801ad48:	b2da      	uxtb	r2, r3
 801ad4a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ad4e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ad52:	fa01 f303 	lsl.w	r3, r1, r3
 801ad56:	4013      	ands	r3, r2
 801ad58:	2b00      	cmp	r3, #0
 801ad5a:	d04d      	beq.n	801adf8 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801ad5c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ad60:	f003 0301 	and.w	r3, r3, #1
 801ad64:	b2db      	uxtb	r3, r3
 801ad66:	2b00      	cmp	r3, #0
 801ad68:	d120      	bne.n	801adac <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801ad6a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ad6e:	005b      	lsls	r3, r3, #1
 801ad70:	3358      	adds	r3, #88	@ 0x58
 801ad72:	443b      	add	r3, r7
 801ad74:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ad78:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ad7c:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 801ad80:	b292      	uxth	r2, r2
 801ad82:	005b      	lsls	r3, r3, #1
 801ad84:	3358      	adds	r3, #88	@ 0x58
 801ad86:	443b      	add	r3, r7
 801ad88:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801ad8c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801ad90:	b21a      	sxth	r2, r3
 801ad92:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ad96:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ad9a:	fa01 f303 	lsl.w	r3, r1, r3
 801ad9e:	b21b      	sxth	r3, r3
 801ada0:	4313      	orrs	r3, r2
 801ada2:	b21b      	sxth	r3, r3
 801ada4:	b29b      	uxth	r3, r3
 801ada6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801adaa:	e075      	b.n	801ae98 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801adac:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801adb0:	005b      	lsls	r3, r3, #1
 801adb2:	3358      	adds	r3, #88	@ 0x58
 801adb4:	443b      	add	r3, r7
 801adb6:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801adba:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801adbe:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801adc2:	b292      	uxth	r2, r2
 801adc4:	005b      	lsls	r3, r3, #1
 801adc6:	3358      	adds	r3, #88	@ 0x58
 801adc8:	443b      	add	r3, r7
 801adca:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801adce:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801add2:	b21a      	sxth	r2, r3
 801add4:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801add8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801addc:	fa01 f303 	lsl.w	r3, r1, r3
 801ade0:	b21b      	sxth	r3, r3
 801ade2:	4313      	orrs	r3, r2
 801ade4:	b21b      	sxth	r3, r3
 801ade6:	b29b      	uxth	r3, r3
 801ade8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801adec:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801adf0:	3301      	adds	r3, #1
 801adf2:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 801adf6:	e04f      	b.n	801ae98 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801adf8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801adfc:	f003 0301 	and.w	r3, r3, #1
 801ae00:	b2db      	uxtb	r3, r3
 801ae02:	2b00      	cmp	r3, #0
 801ae04:	d122      	bne.n	801ae4c <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801ae06:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ae0a:	005b      	lsls	r3, r3, #1
 801ae0c:	3358      	adds	r3, #88	@ 0x58
 801ae0e:	443b      	add	r3, r7
 801ae10:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ae14:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ae18:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 801ae1c:	b292      	uxth	r2, r2
 801ae1e:	005b      	lsls	r3, r3, #1
 801ae20:	3358      	adds	r3, #88	@ 0x58
 801ae22:	443b      	add	r3, r7
 801ae24:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801ae28:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801ae2c:	b21a      	sxth	r2, r3
 801ae2e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ae32:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ae36:	fa01 f303 	lsl.w	r3, r1, r3
 801ae3a:	b21b      	sxth	r3, r3
 801ae3c:	43db      	mvns	r3, r3
 801ae3e:	b21b      	sxth	r3, r3
 801ae40:	4013      	ands	r3, r2
 801ae42:	b21b      	sxth	r3, r3
 801ae44:	b29b      	uxth	r3, r3
 801ae46:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801ae4a:	e025      	b.n	801ae98 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801ae4c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ae50:	005b      	lsls	r3, r3, #1
 801ae52:	3358      	adds	r3, #88	@ 0x58
 801ae54:	443b      	add	r3, r7
 801ae56:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ae5a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ae5e:	b2d2      	uxtb	r2, r2
 801ae60:	b292      	uxth	r2, r2
 801ae62:	005b      	lsls	r3, r3, #1
 801ae64:	3358      	adds	r3, #88	@ 0x58
 801ae66:	443b      	add	r3, r7
 801ae68:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801ae6c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801ae70:	b21a      	sxth	r2, r3
 801ae72:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ae76:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ae7a:	fa01 f303 	lsl.w	r3, r1, r3
 801ae7e:	b21b      	sxth	r3, r3
 801ae80:	43db      	mvns	r3, r3
 801ae82:	b21b      	sxth	r3, r3
 801ae84:	4013      	ands	r3, r2
 801ae86:	b21b      	sxth	r3, r3
 801ae88:	b29b      	uxth	r3, r3
 801ae8a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801ae8e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ae92:	3301      	adds	r3, #1
 801ae94:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801ae98:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ae9c:	3301      	adds	r3, #1
 801ae9e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801aea2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801aea6:	2b07      	cmp	r3, #7
 801aea8:	f67f af4c 	bls.w	801ad44 <RegionUS915LinkAdrReq+0x108>
 801aeac:	e008      	b.n	801aec0 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801aeae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801aeb2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801aeb6:	005b      	lsls	r3, r3, #1
 801aeb8:	3358      	adds	r3, #88	@ 0x58
 801aeba:	443b      	add	r3, r7
 801aebc:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801aec0:	68fb      	ldr	r3, [r7, #12]
 801aec2:	7a1b      	ldrb	r3, [r3, #8]
 801aec4:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801aec8:	429a      	cmp	r2, r3
 801aeca:	f4ff aedd 	bcc.w	801ac88 <RegionUS915LinkAdrReq+0x4c>
 801aece:	e002      	b.n	801aed6 <RegionUS915LinkAdrReq+0x29a>
 801aed0:	20001614 	.word	0x20001614
            break; // break loop, since no more request has been found
 801aed4:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801aed6:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801aeda:	2b03      	cmp	r3, #3
 801aedc:	dc0f      	bgt.n	801aefe <RegionUS915LinkAdrReq+0x2c2>
 801aede:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801aee2:	2204      	movs	r2, #4
 801aee4:	2100      	movs	r1, #0
 801aee6:	4618      	mov	r0, r3
 801aee8:	f7fd f8d0 	bl	801808c <RegionCommonCountChannels>
 801aeec:	4603      	mov	r3, r0
 801aeee:	2b01      	cmp	r3, #1
 801aef0:	d805      	bhi.n	801aefe <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801aef2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801aef6:	f023 0301 	bic.w	r3, r3, #1
 801aefa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801aefe:	2302      	movs	r3, #2
 801af00:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801af04:	68fb      	ldr	r3, [r7, #12]
 801af06:	7a5b      	ldrb	r3, [r3, #9]
 801af08:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801af0c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801af10:	4618      	mov	r0, r3
 801af12:	f7ff f913 	bl	801a13c <RegionUS915GetPhyParam>
 801af16:	4603      	mov	r3, r0
 801af18:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801af1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801af1e:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801af20:	68fb      	ldr	r3, [r7, #12]
 801af22:	7a9b      	ldrb	r3, [r3, #10]
 801af24:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801af26:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801af2a:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801af2c:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 801af30:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801af32:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 801af36:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801af38:	68fb      	ldr	r3, [r7, #12]
 801af3a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801af3e:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801af40:	68fb      	ldr	r3, [r7, #12]
 801af42:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801af46:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801af48:	68fb      	ldr	r3, [r7, #12]
 801af4a:	7b5b      	ldrb	r3, [r3, #13]
 801af4c:	b25b      	sxtb	r3, r3
 801af4e:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801af50:	2348      	movs	r3, #72	@ 0x48
 801af52:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801af56:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801af5a:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801af5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801af5e:	b25b      	sxtb	r3, r3
 801af60:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801af64:	2304      	movs	r3, #4
 801af66:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801af6a:	4b44      	ldr	r3, [pc, #272]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801af6c:	681b      	ldr	r3, [r3, #0]
 801af6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801af70:	230e      	movs	r3, #14
 801af72:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801af76:	2300      	movs	r3, #0
 801af78:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801af7c:	68fb      	ldr	r3, [r7, #12]
 801af7e:	681b      	ldr	r3, [r3, #0]
 801af80:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801af82:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 801af86:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801af8a:	1c9a      	adds	r2, r3, #2
 801af8c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801af90:	1c59      	adds	r1, r3, #1
 801af92:	f107 0014 	add.w	r0, r7, #20
 801af96:	4623      	mov	r3, r4
 801af98:	f7fd fa3a 	bl	8018410 <RegionCommonLinkAdrReqVerifyParams>
 801af9c:	4603      	mov	r3, r0
 801af9e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801afa2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801afa6:	2b07      	cmp	r3, #7
 801afa8:	d151      	bne.n	801b04e <RegionUS915LinkAdrReq+0x412>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801afaa:	4b34      	ldr	r3, [pc, #208]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801afac:	681b      	ldr	r3, [r3, #0]
 801afae:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801afb2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801afb6:	2206      	movs	r2, #6
 801afb8:	4618      	mov	r0, r3
 801afba:	f7fd f893 	bl	80180e4 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801afbe:	4b30      	ldr	r3, [pc, #192]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801afc0:	681b      	ldr	r3, [r3, #0]
 801afc2:	f8b3 1090 	ldrh.w	r1, [r3, #144]	@ 0x90
 801afc6:	4b2d      	ldr	r3, [pc, #180]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801afc8:	681b      	ldr	r3, [r3, #0]
 801afca:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	@ 0x480
 801afce:	4b2c      	ldr	r3, [pc, #176]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801afd0:	681b      	ldr	r3, [r3, #0]
 801afd2:	400a      	ands	r2, r1
 801afd4:	b292      	uxth	r2, r2
 801afd6:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801afda:	4b29      	ldr	r3, [pc, #164]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801afdc:	681b      	ldr	r3, [r3, #0]
 801afde:	f8b3 1092 	ldrh.w	r1, [r3, #146]	@ 0x92
 801afe2:	4b26      	ldr	r3, [pc, #152]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801afe4:	681b      	ldr	r3, [r3, #0]
 801afe6:	f8b3 2482 	ldrh.w	r2, [r3, #1154]	@ 0x482
 801afea:	4b25      	ldr	r3, [pc, #148]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801afec:	681b      	ldr	r3, [r3, #0]
 801afee:	400a      	ands	r2, r1
 801aff0:	b292      	uxth	r2, r2
 801aff2:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801aff6:	4b22      	ldr	r3, [pc, #136]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801aff8:	681b      	ldr	r3, [r3, #0]
 801affa:	f8b3 1094 	ldrh.w	r1, [r3, #148]	@ 0x94
 801affe:	4b1f      	ldr	r3, [pc, #124]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801b000:	681b      	ldr	r3, [r3, #0]
 801b002:	f8b3 2484 	ldrh.w	r2, [r3, #1156]	@ 0x484
 801b006:	4b1e      	ldr	r3, [pc, #120]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801b008:	681b      	ldr	r3, [r3, #0]
 801b00a:	400a      	ands	r2, r1
 801b00c:	b292      	uxth	r2, r2
 801b00e:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801b012:	4b1b      	ldr	r3, [pc, #108]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	f8b3 1096 	ldrh.w	r1, [r3, #150]	@ 0x96
 801b01a:	4b18      	ldr	r3, [pc, #96]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801b01c:	681b      	ldr	r3, [r3, #0]
 801b01e:	f8b3 2486 	ldrh.w	r2, [r3, #1158]	@ 0x486
 801b022:	4b17      	ldr	r3, [pc, #92]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	400a      	ands	r2, r1
 801b028:	b292      	uxth	r2, r2
 801b02a:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801b02e:	4b13      	ldr	r3, [pc, #76]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801b030:	681a      	ldr	r2, [r3, #0]
 801b032:	4b13      	ldr	r3, [pc, #76]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801b034:	681b      	ldr	r3, [r3, #0]
 801b036:	f8b2 2488 	ldrh.w	r2, [r2, #1160]	@ 0x488
 801b03a:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801b03e:	4b0f      	ldr	r3, [pc, #60]	@ (801b07c <RegionUS915LinkAdrReq+0x440>)
 801b040:	681a      	ldr	r2, [r3, #0]
 801b042:	4b0f      	ldr	r3, [pc, #60]	@ (801b080 <RegionUS915LinkAdrReq+0x444>)
 801b044:	681b      	ldr	r3, [r3, #0]
 801b046:	f8b2 248a 	ldrh.w	r2, [r2, #1162]	@ 0x48a
 801b04a:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801b04e:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801b052:	68bb      	ldr	r3, [r7, #8]
 801b054:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801b056:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 801b05a:	687b      	ldr	r3, [r7, #4]
 801b05c:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801b05e:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801b062:	683b      	ldr	r3, [r7, #0]
 801b064:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801b066:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b068:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801b06c:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801b06e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801b072:	4618      	mov	r0, r3
 801b074:	375c      	adds	r7, #92	@ 0x5c
 801b076:	46bd      	mov	sp, r7
 801b078:	bd90      	pop	{r4, r7, pc}
 801b07a:	bf00      	nop
 801b07c:	20001614 	.word	0x20001614
 801b080:	20001610 	.word	0x20001610

0801b084 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801b084:	b580      	push	{r7, lr}
 801b086:	b084      	sub	sp, #16
 801b088:	af00      	add	r7, sp, #0
 801b08a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801b08c:	2307      	movs	r3, #7
 801b08e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801b090:	687b      	ldr	r3, [r7, #4]
 801b092:	685b      	ldr	r3, [r3, #4]
 801b094:	4618      	mov	r0, r3
 801b096:	f7fe ffdd 	bl	801a054 <VerifyRfFreq>
 801b09a:	4603      	mov	r3, r0
 801b09c:	f083 0301 	eor.w	r3, r3, #1
 801b0a0:	b2db      	uxtb	r3, r3
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	d003      	beq.n	801b0ae <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801b0a6:	7bfb      	ldrb	r3, [r7, #15]
 801b0a8:	f023 0301 	bic.w	r3, r3, #1
 801b0ac:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801b0ae:	687b      	ldr	r3, [r7, #4]
 801b0b0:	f993 3000 	ldrsb.w	r3, [r3]
 801b0b4:	220d      	movs	r2, #13
 801b0b6:	2108      	movs	r1, #8
 801b0b8:	4618      	mov	r0, r3
 801b0ba:	f7fc ff96 	bl	8017fea <RegionCommonValueInRange>
 801b0be:	4603      	mov	r3, r0
 801b0c0:	2b00      	cmp	r3, #0
 801b0c2:	d103      	bne.n	801b0cc <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801b0c4:	7bfb      	ldrb	r3, [r7, #15]
 801b0c6:	f023 0302 	bic.w	r3, r3, #2
 801b0ca:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801b0cc:	687b      	ldr	r3, [r7, #4]
 801b0ce:	f993 3000 	ldrsb.w	r3, [r3]
 801b0d2:	2207      	movs	r2, #7
 801b0d4:	2105      	movs	r1, #5
 801b0d6:	4618      	mov	r0, r3
 801b0d8:	f7fc ff87 	bl	8017fea <RegionCommonValueInRange>
 801b0dc:	4603      	mov	r3, r0
 801b0de:	2b01      	cmp	r3, #1
 801b0e0:	d004      	beq.n	801b0ec <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801b0e2:	687b      	ldr	r3, [r7, #4]
 801b0e4:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801b0e8:	2b0d      	cmp	r3, #13
 801b0ea:	dd03      	ble.n	801b0f4 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801b0ec:	7bfb      	ldrb	r3, [r7, #15]
 801b0ee:	f023 0302 	bic.w	r3, r3, #2
 801b0f2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801b0f4:	687b      	ldr	r3, [r7, #4]
 801b0f6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b0fa:	2203      	movs	r2, #3
 801b0fc:	2100      	movs	r1, #0
 801b0fe:	4618      	mov	r0, r3
 801b100:	f7fc ff73 	bl	8017fea <RegionCommonValueInRange>
 801b104:	4603      	mov	r3, r0
 801b106:	2b00      	cmp	r3, #0
 801b108:	d103      	bne.n	801b112 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801b10a:	7bfb      	ldrb	r3, [r7, #15]
 801b10c:	f023 0304 	bic.w	r3, r3, #4
 801b110:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801b112:	7bfb      	ldrb	r3, [r7, #15]
}
 801b114:	4618      	mov	r0, r3
 801b116:	3710      	adds	r7, #16
 801b118:	46bd      	mov	sp, r7
 801b11a:	bd80      	pop	{r7, pc}

0801b11c <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801b11c:	b480      	push	{r7}
 801b11e:	b083      	sub	sp, #12
 801b120:	af00      	add	r7, sp, #0
 801b122:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b124:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b128:	4618      	mov	r0, r3
 801b12a:	370c      	adds	r7, #12
 801b12c:	46bd      	mov	sp, r7
 801b12e:	bc80      	pop	{r7}
 801b130:	4770      	bx	lr

0801b132 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801b132:	b480      	push	{r7}
 801b134:	b083      	sub	sp, #12
 801b136:	af00      	add	r7, sp, #0
 801b138:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b13a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b13e:	4618      	mov	r0, r3
 801b140:	370c      	adds	r7, #12
 801b142:	46bd      	mov	sp, r7
 801b144:	bc80      	pop	{r7}
 801b146:	4770      	bx	lr

0801b148 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801b148:	b480      	push	{r7}
 801b14a:	b083      	sub	sp, #12
 801b14c:	af00      	add	r7, sp, #0
 801b14e:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b150:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b154:	4618      	mov	r0, r3
 801b156:	370c      	adds	r7, #12
 801b158:	46bd      	mov	sp, r7
 801b15a:	bc80      	pop	{r7}
 801b15c:	4770      	bx	lr
	...

0801b160 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801b160:	b480      	push	{r7}
 801b162:	b083      	sub	sp, #12
 801b164:	af00      	add	r7, sp, #0
 801b166:	4603      	mov	r3, r0
 801b168:	460a      	mov	r2, r1
 801b16a:	71fb      	strb	r3, [r7, #7]
 801b16c:	4613      	mov	r3, r2
 801b16e:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801b170:	79bb      	ldrb	r3, [r7, #6]
 801b172:	2b00      	cmp	r3, #0
 801b174:	d108      	bne.n	801b188 <RegionUS915AlternateDr+0x28>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801b176:	4b16      	ldr	r3, [pc, #88]	@ (801b1d0 <RegionUS915AlternateDr+0x70>)
 801b178:	681b      	ldr	r3, [r3, #0]
 801b17a:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 801b17e:	3201      	adds	r2, #1
 801b180:	b2d2      	uxtb	r2, r2
 801b182:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 801b186:	e007      	b.n	801b198 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801b188:	4b11      	ldr	r3, [pc, #68]	@ (801b1d0 <RegionUS915AlternateDr+0x70>)
 801b18a:	681b      	ldr	r3, [r3, #0]
 801b18c:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 801b190:	3a01      	subs	r2, #1
 801b192:	b2d2      	uxtb	r2, r2
 801b194:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801b198:	4b0d      	ldr	r3, [pc, #52]	@ (801b1d0 <RegionUS915AlternateDr+0x70>)
 801b19a:	681b      	ldr	r3, [r3, #0]
 801b19c:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 801b1a0:	4b0c      	ldr	r3, [pc, #48]	@ (801b1d4 <RegionUS915AlternateDr+0x74>)
 801b1a2:	fba3 1302 	umull	r1, r3, r3, r2
 801b1a6:	0859      	lsrs	r1, r3, #1
 801b1a8:	460b      	mov	r3, r1
 801b1aa:	00db      	lsls	r3, r3, #3
 801b1ac:	440b      	add	r3, r1
 801b1ae:	1ad3      	subs	r3, r2, r3
 801b1b0:	b2db      	uxtb	r3, r3
 801b1b2:	2b00      	cmp	r3, #0
 801b1b4:	d102      	bne.n	801b1bc <RegionUS915AlternateDr+0x5c>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801b1b6:	2304      	movs	r3, #4
 801b1b8:	71fb      	strb	r3, [r7, #7]
 801b1ba:	e001      	b.n	801b1c0 <RegionUS915AlternateDr+0x60>
    }
    else
    {
        currentDr = DR_0;
 801b1bc:	2300      	movs	r3, #0
 801b1be:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801b1c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801b1c4:	4618      	mov	r0, r3
 801b1c6:	370c      	adds	r7, #12
 801b1c8:	46bd      	mov	sp, r7
 801b1ca:	bc80      	pop	{r7}
 801b1cc:	4770      	bx	lr
 801b1ce:	bf00      	nop
 801b1d0:	20001610 	.word	0x20001610
 801b1d4:	38e38e39 	.word	0x38e38e39

0801b1d8 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801b1d8:	b580      	push	{r7, lr}
 801b1da:	b0a8      	sub	sp, #160	@ 0xa0
 801b1dc:	af02      	add	r7, sp, #8
 801b1de:	60f8      	str	r0, [r7, #12]
 801b1e0:	60b9      	str	r1, [r7, #8]
 801b1e2:	607a      	str	r2, [r7, #4]
 801b1e4:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801b1e6:	2300      	movs	r3, #0
 801b1e8:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801b1ec:	2300      	movs	r3, #0
 801b1ee:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801b1f2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801b1f6:	2248      	movs	r2, #72	@ 0x48
 801b1f8:	2100      	movs	r1, #0
 801b1fa:	4618      	mov	r0, r3
 801b1fc:	f004 fa7a 	bl	801f6f4 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801b200:	230c      	movs	r3, #12
 801b202:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801b206:	4b6b      	ldr	r3, [pc, #428]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b208:	681b      	ldr	r3, [r3, #0]
 801b20a:	3390      	adds	r3, #144	@ 0x90
 801b20c:	2204      	movs	r2, #4
 801b20e:	2100      	movs	r1, #0
 801b210:	4618      	mov	r0, r3
 801b212:	f7fc ff3b 	bl	801808c <RegionCommonCountChannels>
 801b216:	4603      	mov	r3, r0
 801b218:	2b00      	cmp	r3, #0
 801b21a:	d110      	bne.n	801b23e <RegionUS915NextChannel+0x66>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801b21c:	4b65      	ldr	r3, [pc, #404]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b21e:	681b      	ldr	r3, [r3, #0]
 801b220:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801b224:	4b64      	ldr	r3, [pc, #400]	@ (801b3b8 <RegionUS915NextChannel+0x1e0>)
 801b226:	681b      	ldr	r3, [r3, #0]
 801b228:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801b22c:	2204      	movs	r2, #4
 801b22e:	4619      	mov	r1, r3
 801b230:	f7fc ff58 	bl	80180e4 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801b234:	4b5f      	ldr	r3, [pc, #380]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b236:	681b      	ldr	r3, [r3, #0]
 801b238:	2200      	movs	r2, #0
 801b23a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801b23e:	68fb      	ldr	r3, [r7, #12]
 801b240:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b244:	2b03      	cmp	r3, #3
 801b246:	dd0e      	ble.n	801b266 <RegionUS915NextChannel+0x8e>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801b248:	4b5a      	ldr	r3, [pc, #360]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b24a:	681b      	ldr	r3, [r3, #0]
 801b24c:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 801b250:	b2db      	uxtb	r3, r3
 801b252:	2b00      	cmp	r3, #0
 801b254:	d107      	bne.n	801b266 <RegionUS915NextChannel+0x8e>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801b256:	4b58      	ldr	r3, [pc, #352]	@ (801b3b8 <RegionUS915NextChannel+0x1e0>)
 801b258:	681a      	ldr	r2, [r3, #0]
 801b25a:	4b56      	ldr	r3, [pc, #344]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b25c:	681b      	ldr	r3, [r3, #0]
 801b25e:	f8b2 2488 	ldrh.w	r2, [r2, #1160]	@ 0x488
 801b262:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801b266:	68fb      	ldr	r3, [r7, #12]
 801b268:	7a5b      	ldrb	r3, [r3, #9]
 801b26a:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801b26c:	68fb      	ldr	r3, [r7, #12]
 801b26e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b272:	b2db      	uxtb	r3, r3
 801b274:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801b276:	4b4f      	ldr	r3, [pc, #316]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b278:	681b      	ldr	r3, [r3, #0]
 801b27a:	3390      	adds	r3, #144	@ 0x90
 801b27c:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801b27e:	4b4e      	ldr	r3, [pc, #312]	@ (801b3b8 <RegionUS915NextChannel+0x1e0>)
 801b280:	681b      	ldr	r3, [r3, #0]
 801b282:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 801b284:	4b4b      	ldr	r3, [pc, #300]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b286:	681b      	ldr	r3, [r3, #0]
 801b288:	623b      	str	r3, [r7, #32]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801b28a:	2348      	movs	r3, #72	@ 0x48
 801b28c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 801b28e:	2300      	movs	r3, #0
 801b290:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801b292:	68fb      	ldr	r3, [r7, #12]
 801b294:	681b      	ldr	r3, [r3, #0]
 801b296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801b298:	68fb      	ldr	r3, [r7, #12]
 801b29a:	685b      	ldr	r3, [r3, #4]
 801b29c:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801b29e:	68fb      	ldr	r3, [r7, #12]
 801b2a0:	7a9b      	ldrb	r3, [r3, #10]
 801b2a2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801b2a6:	2301      	movs	r3, #1
 801b2a8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801b2ac:	68fa      	ldr	r2, [r7, #12]
 801b2ae:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801b2b2:	320c      	adds	r2, #12
 801b2b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b2b8:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801b2bc:	68fb      	ldr	r3, [r7, #12]
 801b2be:	7d1b      	ldrb	r3, [r3, #20]
 801b2c0:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801b2c4:	68fb      	ldr	r3, [r7, #12]
 801b2c6:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801b2ca:	68fb      	ldr	r3, [r7, #12]
 801b2cc:	8adb      	ldrh	r3, [r3, #22]
 801b2ce:	4619      	mov	r1, r3
 801b2d0:	4610      	mov	r0, r2
 801b2d2:	f7fe ff03 	bl	801a0dc <GetTimeOnAir>
 801b2d6:	4603      	mov	r3, r0
 801b2d8:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801b2da:	f107 0314 	add.w	r3, r7, #20
 801b2de:	64bb      	str	r3, [r7, #72]	@ 0x48
    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801b2e0:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801b2e4:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801b2e8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801b2ec:	687b      	ldr	r3, [r7, #4]
 801b2ee:	9301      	str	r3, [sp, #4]
 801b2f0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801b2f4:	9300      	str	r3, [sp, #0]
 801b2f6:	460b      	mov	r3, r1
 801b2f8:	6839      	ldr	r1, [r7, #0]
 801b2fa:	f7fd fb3d 	bl	8018978 <RegionCommonIdentifyChannels>
 801b2fe:	4603      	mov	r3, r0
 801b300:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801b304:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 801b308:	2b00      	cmp	r3, #0
 801b30a:	d14d      	bne.n	801b3a8 <RegionUS915NextChannel+0x1d0>
    {
        if( nextChanParams->Joined == true )
 801b30c:	68fb      	ldr	r3, [r7, #12]
 801b30e:	7a5b      	ldrb	r3, [r3, #9]
 801b310:	2b00      	cmp	r3, #0
 801b312:	d00e      	beq.n	801b332 <RegionUS915NextChannel+0x15a>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801b314:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 801b318:	3b01      	subs	r3, #1
 801b31a:	4619      	mov	r1, r3
 801b31c:	2000      	movs	r0, #0
 801b31e:	f000 f919 	bl	801b554 <randr>
 801b322:	4603      	mov	r3, r0
 801b324:	3398      	adds	r3, #152	@ 0x98
 801b326:	443b      	add	r3, r7
 801b328:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801b32c:	68bb      	ldr	r3, [r7, #8]
 801b32e:	701a      	strb	r2, [r3, #0]
 801b330:	e030      	b.n	801b394 <RegionUS915NextChannel+0x1bc>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801b332:	68fb      	ldr	r3, [r7, #12]
 801b334:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b338:	2b00      	cmp	r3, #0
 801b33a:	d10f      	bne.n	801b35c <RegionUS915NextChannel+0x184>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b33c:	4b1d      	ldr	r3, [pc, #116]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b33e:	681b      	ldr	r3, [r3, #0]
 801b340:	f103 0090 	add.w	r0, r3, #144	@ 0x90
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801b344:	4b1b      	ldr	r3, [pc, #108]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b346:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b348:	339c      	adds	r3, #156	@ 0x9c
 801b34a:	68ba      	ldr	r2, [r7, #8]
 801b34c:	4619      	mov	r1, r3
 801b34e:	f7fc fc07 	bl	8017b60 <RegionBaseUSComputeNext125kHzJoinChannel>
 801b352:	4603      	mov	r3, r0
 801b354:	2b03      	cmp	r3, #3
 801b356:	d11d      	bne.n	801b394 <RegionUS915NextChannel+0x1bc>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801b358:	2303      	movs	r3, #3
 801b35a:	e027      	b.n	801b3ac <RegionUS915NextChannel+0x1d4>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801b35c:	2300      	movs	r3, #0
 801b35e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b362:	e004      	b.n	801b36e <RegionUS915NextChannel+0x196>
                {
                    i++;
 801b364:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801b368:	3301      	adds	r3, #1
 801b36a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b36e:	4b11      	ldr	r3, [pc, #68]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b370:	681b      	ldr	r3, [r3, #0]
 801b372:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 801b376:	b2da      	uxtb	r2, r3
 801b378:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801b37c:	fa42 f303 	asr.w	r3, r2, r3
 801b380:	f003 0301 	and.w	r3, r3, #1
 801b384:	2b00      	cmp	r3, #0
 801b386:	d0ed      	beq.n	801b364 <RegionUS915NextChannel+0x18c>
                }
                *channel = 64 + i;
 801b388:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801b38c:	3340      	adds	r3, #64	@ 0x40
 801b38e:	b2da      	uxtb	r2, r3
 801b390:	68bb      	ldr	r3, [r7, #8]
 801b392:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801b394:	4b07      	ldr	r3, [pc, #28]	@ (801b3b4 <RegionUS915NextChannel+0x1dc>)
 801b396:	681b      	ldr	r3, [r3, #0]
 801b398:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801b39c:	68bb      	ldr	r3, [r7, #8]
 801b39e:	781b      	ldrb	r3, [r3, #0]
 801b3a0:	2248      	movs	r2, #72	@ 0x48
 801b3a2:	4619      	mov	r1, r3
 801b3a4:	f7fc fe3e 	bl	8018024 <RegionCommonChanDisable>
    }
    return status;
 801b3a8:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801b3ac:	4618      	mov	r0, r3
 801b3ae:	3798      	adds	r7, #152	@ 0x98
 801b3b0:	46bd      	mov	sp, r7
 801b3b2:	bd80      	pop	{r7, pc}
 801b3b4:	20001610 	.word	0x20001610
 801b3b8:	20001614 	.word	0x20001614

0801b3bc <RegionUS915SetContinuousWave>:
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801b3bc:	b590      	push	{r4, r7, lr}
 801b3be:	b085      	sub	sp, #20
 801b3c0:	af00      	add	r7, sp, #0
 801b3c2:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, RegionNvmGroup2->ChannelsMask );
 801b3c4:	687b      	ldr	r3, [r7, #4]
 801b3c6:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801b3ca:	4b23      	ldr	r3, [pc, #140]	@ (801b458 <RegionUS915SetContinuousWave+0x9c>)
 801b3cc:	681a      	ldr	r2, [r3, #0]
 801b3ce:	4b23      	ldr	r3, [pc, #140]	@ (801b45c <RegionUS915SetContinuousWave+0xa0>)
 801b3d0:	6819      	ldr	r1, [r3, #0]
 801b3d2:	687b      	ldr	r3, [r7, #4]
 801b3d4:	781b      	ldrb	r3, [r3, #0]
 801b3d6:	461c      	mov	r4, r3
 801b3d8:	4623      	mov	r3, r4
 801b3da:	005b      	lsls	r3, r3, #1
 801b3dc:	4423      	add	r3, r4
 801b3de:	009b      	lsls	r3, r3, #2
 801b3e0:	440b      	add	r3, r1
 801b3e2:	3309      	adds	r3, #9
 801b3e4:	781b      	ldrb	r3, [r3, #0]
 801b3e6:	4619      	mov	r1, r3
 801b3e8:	460b      	mov	r3, r1
 801b3ea:	005b      	lsls	r3, r3, #1
 801b3ec:	440b      	add	r3, r1
 801b3ee:	00db      	lsls	r3, r3, #3
 801b3f0:	4413      	add	r3, r2
 801b3f2:	3302      	adds	r3, #2
 801b3f4:	f993 1000 	ldrsb.w	r1, [r3]
 801b3f8:	687b      	ldr	r3, [r7, #4]
 801b3fa:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801b3fe:	4b17      	ldr	r3, [pc, #92]	@ (801b45c <RegionUS915SetContinuousWave+0xa0>)
 801b400:	681b      	ldr	r3, [r3, #0]
 801b402:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801b406:	f7fe fdef 	bl	8019fe8 <LimitTxPower>
 801b40a:	4603      	mov	r3, r0
 801b40c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801b40e:	2300      	movs	r3, #0
 801b410:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 801b412:	4b12      	ldr	r3, [pc, #72]	@ (801b45c <RegionUS915SetContinuousWave+0xa0>)
 801b414:	681a      	ldr	r2, [r3, #0]
 801b416:	687b      	ldr	r3, [r7, #4]
 801b418:	781b      	ldrb	r3, [r3, #0]
 801b41a:	4619      	mov	r1, r3
 801b41c:	460b      	mov	r3, r1
 801b41e:	005b      	lsls	r3, r3, #1
 801b420:	440b      	add	r3, r1
 801b422:	009b      	lsls	r3, r3, #2
 801b424:	4413      	add	r3, r2
 801b426:	681b      	ldr	r3, [r3, #0]
 801b428:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801b42a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b42e:	f04f 0200 	mov.w	r2, #0
 801b432:	490b      	ldr	r1, [pc, #44]	@ (801b460 <RegionUS915SetContinuousWave+0xa4>)
 801b434:	4618      	mov	r0, r3
 801b436:	f7fd f951 	bl	80186dc <RegionCommonComputeTxPower>
 801b43a:	4603      	mov	r3, r0
 801b43c:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801b43e:	4b09      	ldr	r3, [pc, #36]	@ (801b464 <RegionUS915SetContinuousWave+0xa8>)
 801b440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b442:	687a      	ldr	r2, [r7, #4]
 801b444:	8992      	ldrh	r2, [r2, #12]
 801b446:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801b44a:	68b8      	ldr	r0, [r7, #8]
 801b44c:	4798      	blx	r3
#endif /* REGION_US915 */
}
 801b44e:	bf00      	nop
 801b450:	3714      	adds	r7, #20
 801b452:	46bd      	mov	sp, r7
 801b454:	bd90      	pop	{r4, r7, pc}
 801b456:	bf00      	nop
 801b458:	20001610 	.word	0x20001610
 801b45c:	20001614 	.word	0x20001614
 801b460:	41f00000 	.word	0x41f00000
 801b464:	080207d0 	.word	0x080207d0

0801b468 <RegionUS915ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801b468:	b480      	push	{r7}
 801b46a:	b085      	sub	sp, #20
 801b46c:	af00      	add	r7, sp, #0
 801b46e:	4603      	mov	r3, r0
 801b470:	71fb      	strb	r3, [r7, #7]
 801b472:	460b      	mov	r3, r1
 801b474:	71bb      	strb	r3, [r7, #6]
 801b476:	4613      	mov	r3, r2
 801b478:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801b47a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b47e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b482:	4909      	ldr	r1, [pc, #36]	@ (801b4a8 <RegionUS915ApplyDrOffset+0x40>)
 801b484:	0092      	lsls	r2, r2, #2
 801b486:	440a      	add	r2, r1
 801b488:	4413      	add	r3, r2
 801b48a:	781b      	ldrb	r3, [r3, #0]
 801b48c:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801b48e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b492:	2b00      	cmp	r3, #0
 801b494:	da01      	bge.n	801b49a <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801b496:	2300      	movs	r3, #0
 801b498:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801b49a:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801b49c:	4618      	mov	r0, r3
 801b49e:	3714      	adds	r7, #20
 801b4a0:	46bd      	mov	sp, r7
 801b4a2:	bc80      	pop	{r7}
 801b4a4:	4770      	bx	lr
 801b4a6:	bf00      	nop
 801b4a8:	0802079c 	.word	0x0802079c

0801b4ac <RegionUS915RxBeaconSetup>:

void RegionUS915RxBeaconSetup( RxBeaconSetup_t* rxBeaconSetup, uint8_t* outDr )
{
 801b4ac:	b580      	push	{r7, lr}
 801b4ae:	b088      	sub	sp, #32
 801b4b0:	af00      	add	r7, sp, #0
 801b4b2:	6078      	str	r0, [r7, #4]
 801b4b4:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    RegionCommonRxBeaconSetupParams_t regionCommonRxBeaconSetup;

    regionCommonRxBeaconSetup.Datarates = DataratesUS915;
 801b4b6:	4b0e      	ldr	r3, [pc, #56]	@ (801b4f0 <RegionUS915RxBeaconSetup+0x44>)
 801b4b8:	60fb      	str	r3, [r7, #12]
    regionCommonRxBeaconSetup.Frequency = rxBeaconSetup->Frequency;
 801b4ba:	687b      	ldr	r3, [r7, #4]
 801b4bc:	689b      	ldr	r3, [r3, #8]
 801b4be:	613b      	str	r3, [r7, #16]
    regionCommonRxBeaconSetup.BeaconSize = US915_BEACON_SIZE;
 801b4c0:	2317      	movs	r3, #23
 801b4c2:	753b      	strb	r3, [r7, #20]
    regionCommonRxBeaconSetup.BeaconDatarate = US915_BEACON_CHANNEL_DR;
 801b4c4:	2308      	movs	r3, #8
 801b4c6:	757b      	strb	r3, [r7, #21]
    regionCommonRxBeaconSetup.BeaconChannelBW = US915_BEACON_CHANNEL_BW;
 801b4c8:	2302      	movs	r3, #2
 801b4ca:	75bb      	strb	r3, [r7, #22]
    regionCommonRxBeaconSetup.RxTime = rxBeaconSetup->RxTime;
 801b4cc:	687b      	ldr	r3, [r7, #4]
 801b4ce:	685b      	ldr	r3, [r3, #4]
 801b4d0:	61bb      	str	r3, [r7, #24]
    regionCommonRxBeaconSetup.SymbolTimeout = rxBeaconSetup->SymbolTimeout;
 801b4d2:	687b      	ldr	r3, [r7, #4]
 801b4d4:	881b      	ldrh	r3, [r3, #0]
 801b4d6:	83bb      	strh	r3, [r7, #28]

    RegionCommonRxBeaconSetup( &regionCommonRxBeaconSetup );
 801b4d8:	f107 030c 	add.w	r3, r7, #12
 801b4dc:	4618      	mov	r0, r3
 801b4de:	f7fd f92f 	bl	8018740 <RegionCommonRxBeaconSetup>

    // Store downlink datarate
    *outDr = US915_BEACON_CHANNEL_DR;
 801b4e2:	683b      	ldr	r3, [r7, #0]
 801b4e4:	2208      	movs	r2, #8
 801b4e6:	701a      	strb	r2, [r3, #0]
#endif /* REGION_US915 */
}
 801b4e8:	bf00      	nop
 801b4ea:	3720      	adds	r7, #32
 801b4ec:	46bd      	mov	sp, r7
 801b4ee:	bd80      	pop	{r7, pc}
 801b4f0:	0802074c 	.word	0x0802074c

0801b4f4 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801b4f4:	b480      	push	{r7}
 801b4f6:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801b4f8:	4b0d      	ldr	r3, [pc, #52]	@ (801b530 <rand1+0x3c>)
 801b4fa:	681b      	ldr	r3, [r3, #0]
 801b4fc:	4a0d      	ldr	r2, [pc, #52]	@ (801b534 <rand1+0x40>)
 801b4fe:	fb02 f303 	mul.w	r3, r2, r3
 801b502:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 801b506:	3339      	adds	r3, #57	@ 0x39
 801b508:	4a09      	ldr	r2, [pc, #36]	@ (801b530 <rand1+0x3c>)
 801b50a:	6013      	str	r3, [r2, #0]
 801b50c:	4b08      	ldr	r3, [pc, #32]	@ (801b530 <rand1+0x3c>)
 801b50e:	681a      	ldr	r2, [r3, #0]
 801b510:	2303      	movs	r3, #3
 801b512:	fba3 1302 	umull	r1, r3, r3, r2
 801b516:	1ad1      	subs	r1, r2, r3
 801b518:	0849      	lsrs	r1, r1, #1
 801b51a:	440b      	add	r3, r1
 801b51c:	0f99      	lsrs	r1, r3, #30
 801b51e:	460b      	mov	r3, r1
 801b520:	07db      	lsls	r3, r3, #31
 801b522:	1a5b      	subs	r3, r3, r1
 801b524:	1ad1      	subs	r1, r2, r3
 801b526:	460b      	mov	r3, r1
}
 801b528:	4618      	mov	r0, r3
 801b52a:	46bd      	mov	sp, r7
 801b52c:	bc80      	pop	{r7}
 801b52e:	4770      	bx	lr
 801b530:	20000140 	.word	0x20000140
 801b534:	41c64e6d 	.word	0x41c64e6d

0801b538 <srand1>:

void srand1( uint32_t seed )
{
 801b538:	b480      	push	{r7}
 801b53a:	b083      	sub	sp, #12
 801b53c:	af00      	add	r7, sp, #0
 801b53e:	6078      	str	r0, [r7, #4]
    next = seed;
 801b540:	4a03      	ldr	r2, [pc, #12]	@ (801b550 <srand1+0x18>)
 801b542:	687b      	ldr	r3, [r7, #4]
 801b544:	6013      	str	r3, [r2, #0]
}
 801b546:	bf00      	nop
 801b548:	370c      	adds	r7, #12
 801b54a:	46bd      	mov	sp, r7
 801b54c:	bc80      	pop	{r7}
 801b54e:	4770      	bx	lr
 801b550:	20000140 	.word	0x20000140

0801b554 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801b554:	b580      	push	{r7, lr}
 801b556:	b082      	sub	sp, #8
 801b558:	af00      	add	r7, sp, #0
 801b55a:	6078      	str	r0, [r7, #4]
 801b55c:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801b55e:	f7ff ffc9 	bl	801b4f4 <rand1>
 801b562:	4602      	mov	r2, r0
 801b564:	6839      	ldr	r1, [r7, #0]
 801b566:	687b      	ldr	r3, [r7, #4]
 801b568:	1acb      	subs	r3, r1, r3
 801b56a:	3301      	adds	r3, #1
 801b56c:	fb92 f1f3 	sdiv	r1, r2, r3
 801b570:	fb01 f303 	mul.w	r3, r1, r3
 801b574:	1ad2      	subs	r2, r2, r3
 801b576:	687b      	ldr	r3, [r7, #4]
 801b578:	4413      	add	r3, r2
}
 801b57a:	4618      	mov	r0, r3
 801b57c:	3708      	adds	r7, #8
 801b57e:	46bd      	mov	sp, r7
 801b580:	bd80      	pop	{r7, pc}

0801b582 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b582:	b480      	push	{r7}
 801b584:	b085      	sub	sp, #20
 801b586:	af00      	add	r7, sp, #0
 801b588:	60f8      	str	r0, [r7, #12]
 801b58a:	60b9      	str	r1, [r7, #8]
 801b58c:	4613      	mov	r3, r2
 801b58e:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801b590:	e007      	b.n	801b5a2 <memcpy1+0x20>
    {
        *dst++ = *src++;
 801b592:	68ba      	ldr	r2, [r7, #8]
 801b594:	1c53      	adds	r3, r2, #1
 801b596:	60bb      	str	r3, [r7, #8]
 801b598:	68fb      	ldr	r3, [r7, #12]
 801b59a:	1c59      	adds	r1, r3, #1
 801b59c:	60f9      	str	r1, [r7, #12]
 801b59e:	7812      	ldrb	r2, [r2, #0]
 801b5a0:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b5a2:	88fb      	ldrh	r3, [r7, #6]
 801b5a4:	1e5a      	subs	r2, r3, #1
 801b5a6:	80fa      	strh	r2, [r7, #6]
 801b5a8:	2b00      	cmp	r3, #0
 801b5aa:	d1f2      	bne.n	801b592 <memcpy1+0x10>
    }
}
 801b5ac:	bf00      	nop
 801b5ae:	bf00      	nop
 801b5b0:	3714      	adds	r7, #20
 801b5b2:	46bd      	mov	sp, r7
 801b5b4:	bc80      	pop	{r7}
 801b5b6:	4770      	bx	lr

0801b5b8 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b5b8:	b480      	push	{r7}
 801b5ba:	b085      	sub	sp, #20
 801b5bc:	af00      	add	r7, sp, #0
 801b5be:	60f8      	str	r0, [r7, #12]
 801b5c0:	60b9      	str	r1, [r7, #8]
 801b5c2:	4613      	mov	r3, r2
 801b5c4:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801b5c6:	88fb      	ldrh	r3, [r7, #6]
 801b5c8:	3b01      	subs	r3, #1
 801b5ca:	68fa      	ldr	r2, [r7, #12]
 801b5cc:	4413      	add	r3, r2
 801b5ce:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801b5d0:	e007      	b.n	801b5e2 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801b5d2:	68ba      	ldr	r2, [r7, #8]
 801b5d4:	1c53      	adds	r3, r2, #1
 801b5d6:	60bb      	str	r3, [r7, #8]
 801b5d8:	68fb      	ldr	r3, [r7, #12]
 801b5da:	1e59      	subs	r1, r3, #1
 801b5dc:	60f9      	str	r1, [r7, #12]
 801b5de:	7812      	ldrb	r2, [r2, #0]
 801b5e0:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b5e2:	88fb      	ldrh	r3, [r7, #6]
 801b5e4:	1e5a      	subs	r2, r3, #1
 801b5e6:	80fa      	strh	r2, [r7, #6]
 801b5e8:	2b00      	cmp	r3, #0
 801b5ea:	d1f2      	bne.n	801b5d2 <memcpyr+0x1a>
    }
}
 801b5ec:	bf00      	nop
 801b5ee:	bf00      	nop
 801b5f0:	3714      	adds	r7, #20
 801b5f2:	46bd      	mov	sp, r7
 801b5f4:	bc80      	pop	{r7}
 801b5f6:	4770      	bx	lr

0801b5f8 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801b5f8:	b480      	push	{r7}
 801b5fa:	b083      	sub	sp, #12
 801b5fc:	af00      	add	r7, sp, #0
 801b5fe:	6078      	str	r0, [r7, #4]
 801b600:	460b      	mov	r3, r1
 801b602:	70fb      	strb	r3, [r7, #3]
 801b604:	4613      	mov	r3, r2
 801b606:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801b608:	e004      	b.n	801b614 <memset1+0x1c>
    {
        *dst++ = value;
 801b60a:	687b      	ldr	r3, [r7, #4]
 801b60c:	1c5a      	adds	r2, r3, #1
 801b60e:	607a      	str	r2, [r7, #4]
 801b610:	78fa      	ldrb	r2, [r7, #3]
 801b612:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b614:	883b      	ldrh	r3, [r7, #0]
 801b616:	1e5a      	subs	r2, r3, #1
 801b618:	803a      	strh	r2, [r7, #0]
 801b61a:	2b00      	cmp	r3, #0
 801b61c:	d1f5      	bne.n	801b60a <memset1+0x12>
    }
}
 801b61e:	bf00      	nop
 801b620:	bf00      	nop
 801b622:	370c      	adds	r7, #12
 801b624:	46bd      	mov	sp, r7
 801b626:	bc80      	pop	{r7}
 801b628:	4770      	bx	lr
	...

0801b62c <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801b62c:	b480      	push	{r7}
 801b62e:	b085      	sub	sp, #20
 801b630:	af00      	add	r7, sp, #0
 801b632:	6078      	str	r0, [r7, #4]
 801b634:	460b      	mov	r3, r1
 801b636:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801b638:	f04f 33ff 	mov.w	r3, #4294967295
 801b63c:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 801b63e:	687b      	ldr	r3, [r7, #4]
 801b640:	2b00      	cmp	r3, #0
 801b642:	d101      	bne.n	801b648 <Crc32+0x1c>
    {
        return 0;
 801b644:	2300      	movs	r3, #0
 801b646:	e026      	b.n	801b696 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 801b648:	2300      	movs	r3, #0
 801b64a:	817b      	strh	r3, [r7, #10]
 801b64c:	e01d      	b.n	801b68a <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 801b64e:	897b      	ldrh	r3, [r7, #10]
 801b650:	687a      	ldr	r2, [r7, #4]
 801b652:	4413      	add	r3, r2
 801b654:	781b      	ldrb	r3, [r3, #0]
 801b656:	461a      	mov	r2, r3
 801b658:	68fb      	ldr	r3, [r7, #12]
 801b65a:	4053      	eors	r3, r2
 801b65c:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b65e:	2300      	movs	r3, #0
 801b660:	813b      	strh	r3, [r7, #8]
 801b662:	e00c      	b.n	801b67e <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801b664:	68fb      	ldr	r3, [r7, #12]
 801b666:	085a      	lsrs	r2, r3, #1
 801b668:	68fb      	ldr	r3, [r7, #12]
 801b66a:	f003 0301 	and.w	r3, r3, #1
 801b66e:	425b      	negs	r3, r3
 801b670:	490b      	ldr	r1, [pc, #44]	@ (801b6a0 <Crc32+0x74>)
 801b672:	400b      	ands	r3, r1
 801b674:	4053      	eors	r3, r2
 801b676:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b678:	893b      	ldrh	r3, [r7, #8]
 801b67a:	3301      	adds	r3, #1
 801b67c:	813b      	strh	r3, [r7, #8]
 801b67e:	893b      	ldrh	r3, [r7, #8]
 801b680:	2b07      	cmp	r3, #7
 801b682:	d9ef      	bls.n	801b664 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801b684:	897b      	ldrh	r3, [r7, #10]
 801b686:	3301      	adds	r3, #1
 801b688:	817b      	strh	r3, [r7, #10]
 801b68a:	897a      	ldrh	r2, [r7, #10]
 801b68c:	887b      	ldrh	r3, [r7, #2]
 801b68e:	429a      	cmp	r2, r3
 801b690:	d3dd      	bcc.n	801b64e <Crc32+0x22>
        }
    }

    return ~crc;
 801b692:	68fb      	ldr	r3, [r7, #12]
 801b694:	43db      	mvns	r3, r3
}
 801b696:	4618      	mov	r0, r3
 801b698:	3714      	adds	r7, #20
 801b69a:	46bd      	mov	sp, r7
 801b69c:	bc80      	pop	{r7}
 801b69e:	4770      	bx	lr
 801b6a0:	edb88320 	.word	0xedb88320

0801b6a4 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801b6a4:	b480      	push	{r7}
 801b6a6:	b083      	sub	sp, #12
 801b6a8:	af00      	add	r7, sp, #0
 801b6aa:	6078      	str	r0, [r7, #4]
 801b6ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 801b6ae:	687b      	ldr	r3, [r7, #4]
 801b6b0:	683a      	ldr	r2, [r7, #0]
 801b6b2:	619a      	str	r2, [r3, #24]
}
 801b6b4:	bf00      	nop
 801b6b6:	370c      	adds	r7, #12
 801b6b8:	46bd      	mov	sp, r7
 801b6ba:	bc80      	pop	{r7}
 801b6bc:	4770      	bx	lr

0801b6be <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801b6be:	b480      	push	{r7}
 801b6c0:	b083      	sub	sp, #12
 801b6c2:	af00      	add	r7, sp, #0
 801b6c4:	6078      	str	r0, [r7, #4]
 801b6c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 801b6c8:	687b      	ldr	r3, [r7, #4]
 801b6ca:	683a      	ldr	r2, [r7, #0]
 801b6cc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801b6ce:	bf00      	nop
 801b6d0:	370c      	adds	r7, #12
 801b6d2:	46bd      	mov	sp, r7
 801b6d4:	bc80      	pop	{r7}
 801b6d6:	4770      	bx	lr

0801b6d8 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801b6d8:	b580      	push	{r7, lr}
 801b6da:	b084      	sub	sp, #16
 801b6dc:	af02      	add	r7, sp, #8
 801b6de:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801b6e0:	4a24      	ldr	r2, [pc, #144]	@ (801b774 <RadioInit+0x9c>)
 801b6e2:	687b      	ldr	r3, [r7, #4]
 801b6e4:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801b6e6:	4b24      	ldr	r3, [pc, #144]	@ (801b778 <RadioInit+0xa0>)
 801b6e8:	2200      	movs	r2, #0
 801b6ea:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801b6ec:	4b22      	ldr	r3, [pc, #136]	@ (801b778 <RadioInit+0xa0>)
 801b6ee:	2200      	movs	r2, #0
 801b6f0:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801b6f2:	4b21      	ldr	r3, [pc, #132]	@ (801b778 <RadioInit+0xa0>)
 801b6f4:	2200      	movs	r2, #0
 801b6f6:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b6f8:	4b1f      	ldr	r3, [pc, #124]	@ (801b778 <RadioInit+0xa0>)
 801b6fa:	2200      	movs	r2, #0
 801b6fc:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 801b6fe:	481f      	ldr	r0, [pc, #124]	@ (801b77c <RadioInit+0xa4>)
 801b700:	f001 fa38 	bl	801cb74 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801b704:	4b1c      	ldr	r3, [pc, #112]	@ (801b778 <RadioInit+0xa0>)
 801b706:	2200      	movs	r2, #0
 801b708:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 801b70a:	4b1b      	ldr	r3, [pc, #108]	@ (801b778 <RadioInit+0xa0>)
 801b70c:	2200      	movs	r2, #0
 801b70e:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 801b710:	f001 fcce 	bl	801d0b0 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801b714:	2100      	movs	r1, #0
 801b716:	2000      	movs	r0, #0
 801b718:	f002 f89a 	bl	801d850 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 801b71c:	2204      	movs	r2, #4
 801b71e:	2100      	movs	r1, #0
 801b720:	2001      	movs	r0, #1
 801b722:	f001 fe5d 	bl	801d3e0 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b726:	2300      	movs	r3, #0
 801b728:	2200      	movs	r2, #0
 801b72a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801b72e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b732:	f001 fd8d 	bl	801d250 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801b736:	f000 fd4f 	bl	801c1d8 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801b73a:	2300      	movs	r3, #0
 801b73c:	9300      	str	r3, [sp, #0]
 801b73e:	4b10      	ldr	r3, [pc, #64]	@ (801b780 <RadioInit+0xa8>)
 801b740:	2200      	movs	r2, #0
 801b742:	f04f 31ff 	mov.w	r1, #4294967295
 801b746:	480f      	ldr	r0, [pc, #60]	@ (801b784 <RadioInit+0xac>)
 801b748:	f003 faae 	bl	801eca8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801b74c:	2300      	movs	r3, #0
 801b74e:	9300      	str	r3, [sp, #0]
 801b750:	4b0d      	ldr	r3, [pc, #52]	@ (801b788 <RadioInit+0xb0>)
 801b752:	2200      	movs	r2, #0
 801b754:	f04f 31ff 	mov.w	r1, #4294967295
 801b758:	480c      	ldr	r0, [pc, #48]	@ (801b78c <RadioInit+0xb4>)
 801b75a:	f003 faa5 	bl	801eca8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801b75e:	4809      	ldr	r0, [pc, #36]	@ (801b784 <RadioInit+0xac>)
 801b760:	f003 fb46 	bl	801edf0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801b764:	4809      	ldr	r0, [pc, #36]	@ (801b78c <RadioInit+0xb4>)
 801b766:	f003 fb43 	bl	801edf0 <UTIL_TIMER_Stop>
}
 801b76a:	bf00      	nop
 801b76c:	3708      	adds	r7, #8
 801b76e:	46bd      	mov	sp, r7
 801b770:	bd80      	pop	{r7, pc}
 801b772:	bf00      	nop
 801b774:	20001718 	.word	0x20001718
 801b778:	2000171c 	.word	0x2000171c
 801b77c:	0801c5fd 	.word	0x0801c5fd
 801b780:	0801c56d 	.word	0x0801c56d
 801b784:	20001778 	.word	0x20001778
 801b788:	0801c581 	.word	0x0801c581
 801b78c:	20001790 	.word	0x20001790

0801b790 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801b790:	b580      	push	{r7, lr}
 801b792:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801b794:	f001 fa36 	bl	801cc04 <SUBGRF_GetOperatingMode>
 801b798:	4603      	mov	r3, r0
 801b79a:	2b07      	cmp	r3, #7
 801b79c:	d00a      	beq.n	801b7b4 <RadioGetStatus+0x24>
 801b79e:	2b07      	cmp	r3, #7
 801b7a0:	dc0a      	bgt.n	801b7b8 <RadioGetStatus+0x28>
 801b7a2:	2b04      	cmp	r3, #4
 801b7a4:	d002      	beq.n	801b7ac <RadioGetStatus+0x1c>
 801b7a6:	2b05      	cmp	r3, #5
 801b7a8:	d002      	beq.n	801b7b0 <RadioGetStatus+0x20>
 801b7aa:	e005      	b.n	801b7b8 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801b7ac:	2302      	movs	r3, #2
 801b7ae:	e004      	b.n	801b7ba <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801b7b0:	2301      	movs	r3, #1
 801b7b2:	e002      	b.n	801b7ba <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801b7b4:	2303      	movs	r3, #3
 801b7b6:	e000      	b.n	801b7ba <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801b7b8:	2300      	movs	r3, #0
    }
}
 801b7ba:	4618      	mov	r0, r3
 801b7bc:	bd80      	pop	{r7, pc}
	...

0801b7c0 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801b7c0:	b580      	push	{r7, lr}
 801b7c2:	b082      	sub	sp, #8
 801b7c4:	af00      	add	r7, sp, #0
 801b7c6:	4603      	mov	r3, r0
 801b7c8:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801b7ca:	4a1e      	ldr	r2, [pc, #120]	@ (801b844 <RadioSetModem+0x84>)
 801b7cc:	79fb      	ldrb	r3, [r7, #7]
 801b7ce:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 801b7d0:	79fb      	ldrb	r3, [r7, #7]
 801b7d2:	4618      	mov	r0, r3
 801b7d4:	f002 fc1c 	bl	801e010 <RFW_SetRadioModem>
    switch( modem )
 801b7d8:	79fb      	ldrb	r3, [r7, #7]
 801b7da:	2b03      	cmp	r3, #3
 801b7dc:	d026      	beq.n	801b82c <RadioSetModem+0x6c>
 801b7de:	2b03      	cmp	r3, #3
 801b7e0:	dc03      	bgt.n	801b7ea <RadioSetModem+0x2a>
 801b7e2:	2b00      	cmp	r3, #0
 801b7e4:	d008      	beq.n	801b7f8 <RadioSetModem+0x38>
 801b7e6:	2b01      	cmp	r3, #1
 801b7e8:	d00d      	beq.n	801b806 <RadioSetModem+0x46>
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801b7ea:	2003      	movs	r0, #3
 801b7ec:	f001 fdd2 	bl	801d394 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b7f0:	4b14      	ldr	r3, [pc, #80]	@ (801b844 <RadioSetModem+0x84>)
 801b7f2:	2200      	movs	r2, #0
 801b7f4:	735a      	strb	r2, [r3, #13]
        break;
 801b7f6:	e021      	b.n	801b83c <RadioSetModem+0x7c>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b7f8:	2000      	movs	r0, #0
 801b7fa:	f001 fdcb 	bl	801d394 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b7fe:	4b11      	ldr	r3, [pc, #68]	@ (801b844 <RadioSetModem+0x84>)
 801b800:	2200      	movs	r2, #0
 801b802:	735a      	strb	r2, [r3, #13]
        break;
 801b804:	e01a      	b.n	801b83c <RadioSetModem+0x7c>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801b806:	2001      	movs	r0, #1
 801b808:	f001 fdc4 	bl	801d394 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801b80c:	4b0d      	ldr	r3, [pc, #52]	@ (801b844 <RadioSetModem+0x84>)
 801b80e:	7b5a      	ldrb	r2, [r3, #13]
 801b810:	4b0c      	ldr	r3, [pc, #48]	@ (801b844 <RadioSetModem+0x84>)
 801b812:	7b1b      	ldrb	r3, [r3, #12]
 801b814:	429a      	cmp	r2, r3
 801b816:	d010      	beq.n	801b83a <RadioSetModem+0x7a>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801b818:	4b0a      	ldr	r3, [pc, #40]	@ (801b844 <RadioSetModem+0x84>)
 801b81a:	7b1a      	ldrb	r2, [r3, #12]
 801b81c:	4b09      	ldr	r3, [pc, #36]	@ (801b844 <RadioSetModem+0x84>)
 801b81e:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801b820:	4b08      	ldr	r3, [pc, #32]	@ (801b844 <RadioSetModem+0x84>)
 801b822:	7b5b      	ldrb	r3, [r3, #13]
 801b824:	4618      	mov	r0, r3
 801b826:	f000 fe6b 	bl	801c500 <RadioSetPublicNetwork>
        }
        break;
 801b82a:	e006      	b.n	801b83a <RadioSetModem+0x7a>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b82c:	2002      	movs	r0, #2
 801b82e:	f001 fdb1 	bl	801d394 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b832:	4b04      	ldr	r3, [pc, #16]	@ (801b844 <RadioSetModem+0x84>)
 801b834:	2200      	movs	r2, #0
 801b836:	735a      	strb	r2, [r3, #13]
        break;
 801b838:	e000      	b.n	801b83c <RadioSetModem+0x7c>
        break;
 801b83a:	bf00      	nop
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
        break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801b83c:	bf00      	nop
 801b83e:	3708      	adds	r7, #8
 801b840:	46bd      	mov	sp, r7
 801b842:	bd80      	pop	{r7, pc}
 801b844:	2000171c 	.word	0x2000171c

0801b848 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801b848:	b580      	push	{r7, lr}
 801b84a:	b082      	sub	sp, #8
 801b84c:	af00      	add	r7, sp, #0
 801b84e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801b850:	6878      	ldr	r0, [r7, #4]
 801b852:	f001 fd59 	bl	801d308 <SUBGRF_SetRfFrequency>
}
 801b856:	bf00      	nop
 801b858:	3708      	adds	r7, #8
 801b85a:	46bd      	mov	sp, r7
 801b85c:	bd80      	pop	{r7, pc}

0801b85e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801b85e:	b580      	push	{r7, lr}
 801b860:	b090      	sub	sp, #64	@ 0x40
 801b862:	af0a      	add	r7, sp, #40	@ 0x28
 801b864:	60f8      	str	r0, [r7, #12]
 801b866:	60b9      	str	r1, [r7, #8]
 801b868:	603b      	str	r3, [r7, #0]
 801b86a:	4613      	mov	r3, r2
 801b86c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801b86e:	2301      	movs	r3, #1
 801b870:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801b872:	2300      	movs	r3, #0
 801b874:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801b876:	2300      	movs	r3, #0
 801b878:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 801b87a:	f000 fcc0 	bl	801c1fe <RadioStandby>

    RadioSetModem( MODEM_FSK );
 801b87e:	2000      	movs	r0, #0
 801b880:	f7ff ff9e 	bl	801b7c0 <RadioSetModem>

    RadioSetChannel( freq );
 801b884:	68f8      	ldr	r0, [r7, #12]
 801b886:	f7ff ffdf 	bl	801b848 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801b88a:	2301      	movs	r3, #1
 801b88c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b88e:	2300      	movs	r3, #0
 801b890:	9308      	str	r3, [sp, #32]
 801b892:	2300      	movs	r3, #0
 801b894:	9307      	str	r3, [sp, #28]
 801b896:	2300      	movs	r3, #0
 801b898:	9306      	str	r3, [sp, #24]
 801b89a:	2300      	movs	r3, #0
 801b89c:	9305      	str	r3, [sp, #20]
 801b89e:	2300      	movs	r3, #0
 801b8a0:	9304      	str	r3, [sp, #16]
 801b8a2:	2300      	movs	r3, #0
 801b8a4:	9303      	str	r3, [sp, #12]
 801b8a6:	2300      	movs	r3, #0
 801b8a8:	9302      	str	r3, [sp, #8]
 801b8aa:	2303      	movs	r3, #3
 801b8ac:	9301      	str	r3, [sp, #4]
 801b8ae:	68bb      	ldr	r3, [r7, #8]
 801b8b0:	9300      	str	r3, [sp, #0]
 801b8b2:	2300      	movs	r3, #0
 801b8b4:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801b8b8:	68b9      	ldr	r1, [r7, #8]
 801b8ba:	2000      	movs	r0, #0
 801b8bc:	f000 f83c 	bl	801b938 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801b8c0:	2000      	movs	r0, #0
 801b8c2:	f000 fca3 	bl	801c20c <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801b8c6:	f000 fe49 	bl	801c55c <RadioGetWakeupTime>
 801b8ca:	4603      	mov	r3, r0
 801b8cc:	4618      	mov	r0, r3
 801b8ce:	f7e6 fc85 	bl	80021dc <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801b8d2:	f003 fba7 	bl	801f024 <UTIL_TIMER_GetCurrentTime>
 801b8d6:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b8d8:	e00d      	b.n	801b8f6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801b8da:	2000      	movs	r0, #0
 801b8dc:	f000 fd90 	bl	801c400 <RadioRssi>
 801b8e0:	4603      	mov	r3, r0
 801b8e2:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801b8e4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801b8e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801b8ec:	429a      	cmp	r2, r3
 801b8ee:	dd02      	ble.n	801b8f6 <RadioIsChannelFree+0x98>
        {
            status = false;
 801b8f0:	2300      	movs	r3, #0
 801b8f2:	75fb      	strb	r3, [r7, #23]
            break;
 801b8f4:	e006      	b.n	801b904 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b8f6:	6938      	ldr	r0, [r7, #16]
 801b8f8:	f003 fba6 	bl	801f048 <UTIL_TIMER_GetElapsedTime>
 801b8fc:	4602      	mov	r2, r0
 801b8fe:	683b      	ldr	r3, [r7, #0]
 801b900:	4293      	cmp	r3, r2
 801b902:	d8ea      	bhi.n	801b8da <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801b904:	f000 fc7b 	bl	801c1fe <RadioStandby>

    return status;
 801b908:	7dfb      	ldrb	r3, [r7, #23]
}
 801b90a:	4618      	mov	r0, r3
 801b90c:	3718      	adds	r7, #24
 801b90e:	46bd      	mov	sp, r7
 801b910:	bd80      	pop	{r7, pc}

0801b912 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801b912:	b580      	push	{r7, lr}
 801b914:	b082      	sub	sp, #8
 801b916:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801b918:	2300      	movs	r3, #0
 801b91a:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b91c:	2300      	movs	r3, #0
 801b91e:	2200      	movs	r2, #0
 801b920:	2100      	movs	r1, #0
 801b922:	2000      	movs	r0, #0
 801b924:	f001 fc94 	bl	801d250 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801b928:	f001 fa3d 	bl	801cda6 <SUBGRF_GetRandom>
 801b92c:	6078      	str	r0, [r7, #4]

    return rnd;
 801b92e:	687b      	ldr	r3, [r7, #4]
}
 801b930:	4618      	mov	r0, r3
 801b932:	3708      	adds	r7, #8
 801b934:	46bd      	mov	sp, r7
 801b936:	bd80      	pop	{r7, pc}

0801b938 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801b938:	b580      	push	{r7, lr}
 801b93a:	b086      	sub	sp, #24
 801b93c:	af00      	add	r7, sp, #0
 801b93e:	60b9      	str	r1, [r7, #8]
 801b940:	607a      	str	r2, [r7, #4]
 801b942:	461a      	mov	r2, r3
 801b944:	4603      	mov	r3, r0
 801b946:	73fb      	strb	r3, [r7, #15]
 801b948:	4613      	mov	r3, r2
 801b94a:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 801b94c:	4a93      	ldr	r2, [pc, #588]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b94e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b952:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 801b954:	f002 fb1a 	bl	801df8c <RFW_DeInit>
    if( rxContinuous == true )
 801b958:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b95c:	2b00      	cmp	r3, #0
 801b95e:	d001      	beq.n	801b964 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801b960:	2300      	movs	r3, #0
 801b962:	853b      	strh	r3, [r7, #40]	@ 0x28
    }
    if( fixLen == true )
 801b964:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b968:	2b00      	cmp	r3, #0
 801b96a:	d004      	beq.n	801b976 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801b96c:	4a8c      	ldr	r2, [pc, #560]	@ (801bba0 <RadioSetRxConfig+0x268>)
 801b96e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801b972:	7013      	strb	r3, [r2, #0]
 801b974:	e002      	b.n	801b97c <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801b976:	4b8a      	ldr	r3, [pc, #552]	@ (801bba0 <RadioSetRxConfig+0x268>)
 801b978:	22ff      	movs	r2, #255	@ 0xff
 801b97a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801b97c:	7bfb      	ldrb	r3, [r7, #15]
 801b97e:	2b00      	cmp	r3, #0
 801b980:	d002      	beq.n	801b988 <RadioSetRxConfig+0x50>
 801b982:	2b01      	cmp	r3, #1
 801b984:	d068      	beq.n	801ba58 <RadioSetRxConfig+0x120>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801b986:	e105      	b.n	801bb94 <RadioSetRxConfig+0x25c>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b988:	2000      	movs	r0, #0
 801b98a:	f001 fb53 	bl	801d034 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b98e:	4b83      	ldr	r3, [pc, #524]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b990:	2200      	movs	r2, #0
 801b992:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b996:	4a81      	ldr	r2, [pc, #516]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801b99c:	4b7f      	ldr	r3, [pc, #508]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b99e:	220b      	movs	r2, #11
 801b9a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b9a4:	68b8      	ldr	r0, [r7, #8]
 801b9a6:	f002 fa31 	bl	801de0c <SUBGRF_GetFskBandwidthRegValue>
 801b9aa:	4603      	mov	r3, r0
 801b9ac:	461a      	mov	r2, r3
 801b9ae:	4b7b      	ldr	r3, [pc, #492]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b9b4:	4b79      	ldr	r3, [pc, #484]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9b6:	2200      	movs	r2, #0
 801b9b8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b9ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b9bc:	00db      	lsls	r3, r3, #3
 801b9be:	b29a      	uxth	r2, r3
 801b9c0:	4b76      	ldr	r3, [pc, #472]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9c2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801b9c4:	4b75      	ldr	r3, [pc, #468]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9c6:	2204      	movs	r2, #4
 801b9c8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801b9ca:	4b74      	ldr	r3, [pc, #464]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9cc:	2218      	movs	r2, #24
 801b9ce:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b9d0:	4b72      	ldr	r3, [pc, #456]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9d2:	2200      	movs	r2, #0
 801b9d4:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b9d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b9da:	f083 0301 	eor.w	r3, r3, #1
 801b9de:	b2db      	uxtb	r3, r3
 801b9e0:	461a      	mov	r2, r3
 801b9e2:	4b6e      	ldr	r3, [pc, #440]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9e4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b9e6:	4b6e      	ldr	r3, [pc, #440]	@ (801bba0 <RadioSetRxConfig+0x268>)
 801b9e8:	781a      	ldrb	r2, [r3, #0]
 801b9ea:	4b6c      	ldr	r3, [pc, #432]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9ec:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801b9ee:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801b9f2:	2b00      	cmp	r3, #0
 801b9f4:	d003      	beq.n	801b9fe <RadioSetRxConfig+0xc6>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b9f6:	4b69      	ldr	r3, [pc, #420]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801b9f8:	22f2      	movs	r2, #242	@ 0xf2
 801b9fa:	75da      	strb	r2, [r3, #23]
 801b9fc:	e002      	b.n	801ba04 <RadioSetRxConfig+0xcc>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b9fe:	4b67      	ldr	r3, [pc, #412]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801ba00:	2201      	movs	r2, #1
 801ba02:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801ba04:	4b65      	ldr	r3, [pc, #404]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801ba06:	2201      	movs	r2, #1
 801ba08:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801ba0a:	f000 fbf8 	bl	801c1fe <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801ba0e:	2000      	movs	r0, #0
 801ba10:	f7ff fed6 	bl	801b7c0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ba14:	4863      	ldr	r0, [pc, #396]	@ (801bba4 <RadioSetRxConfig+0x26c>)
 801ba16:	f001 fdb1 	bl	801d57c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ba1a:	4863      	ldr	r0, [pc, #396]	@ (801bba8 <RadioSetRxConfig+0x270>)
 801ba1c:	f001 fe7c 	bl	801d718 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801ba20:	4a62      	ldr	r2, [pc, #392]	@ (801bbac <RadioSetRxConfig+0x274>)
 801ba22:	f107 0310 	add.w	r3, r7, #16
 801ba26:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ba2a:	e883 0003 	stmia.w	r3, {r0, r1}
 801ba2e:	f107 0310 	add.w	r3, r7, #16
 801ba32:	4618      	mov	r0, r3
 801ba34:	f001 f935 	bl	801cca2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801ba38:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801ba3c:	f001 f980 	bl	801cd40 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801ba40:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ba42:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801ba46:	fb02 f303 	mul.w	r3, r2, r3
 801ba4a:	461a      	mov	r2, r3
 801ba4c:	687b      	ldr	r3, [r7, #4]
 801ba4e:	fbb2 f3f3 	udiv	r3, r2, r3
 801ba52:	4a52      	ldr	r2, [pc, #328]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801ba54:	6093      	str	r3, [r2, #8]
            break;
 801ba56:	e09d      	b.n	801bb94 <RadioSetRxConfig+0x25c>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801ba58:	2000      	movs	r0, #0
 801ba5a:	f001 faeb 	bl	801d034 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ba5e:	4b4f      	ldr	r3, [pc, #316]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801ba60:	2201      	movs	r2, #1
 801ba62:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801ba66:	687b      	ldr	r3, [r7, #4]
 801ba68:	b2da      	uxtb	r2, r3
 801ba6a:	4b4c      	ldr	r3, [pc, #304]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801ba6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801ba70:	4a4f      	ldr	r2, [pc, #316]	@ (801bbb0 <RadioSetRxConfig+0x278>)
 801ba72:	68bb      	ldr	r3, [r7, #8]
 801ba74:	4413      	add	r3, r2
 801ba76:	781a      	ldrb	r2, [r3, #0]
 801ba78:	4b48      	ldr	r3, [pc, #288]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801ba7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801ba7e:	4a47      	ldr	r2, [pc, #284]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801ba80:	7bbb      	ldrb	r3, [r7, #14]
 801ba82:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801ba86:	68bb      	ldr	r3, [r7, #8]
 801ba88:	2b00      	cmp	r3, #0
 801ba8a:	d105      	bne.n	801ba98 <RadioSetRxConfig+0x160>
 801ba8c:	687b      	ldr	r3, [r7, #4]
 801ba8e:	2b0b      	cmp	r3, #11
 801ba90:	d008      	beq.n	801baa4 <RadioSetRxConfig+0x16c>
 801ba92:	687b      	ldr	r3, [r7, #4]
 801ba94:	2b0c      	cmp	r3, #12
 801ba96:	d005      	beq.n	801baa4 <RadioSetRxConfig+0x16c>
 801ba98:	68bb      	ldr	r3, [r7, #8]
 801ba9a:	2b01      	cmp	r3, #1
 801ba9c:	d107      	bne.n	801baae <RadioSetRxConfig+0x176>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801ba9e:	687b      	ldr	r3, [r7, #4]
 801baa0:	2b0c      	cmp	r3, #12
 801baa2:	d104      	bne.n	801baae <RadioSetRxConfig+0x176>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801baa4:	4b3d      	ldr	r3, [pc, #244]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801baa6:	2201      	movs	r2, #1
 801baa8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801baac:	e003      	b.n	801bab6 <RadioSetRxConfig+0x17e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801baae:	4b3b      	ldr	r3, [pc, #236]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bab0:	2200      	movs	r2, #0
 801bab2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801bab6:	4b39      	ldr	r3, [pc, #228]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bab8:	2201      	movs	r2, #1
 801baba:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801babc:	4b37      	ldr	r3, [pc, #220]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801babe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801bac2:	2b05      	cmp	r3, #5
 801bac4:	d004      	beq.n	801bad0 <RadioSetRxConfig+0x198>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801bac6:	4b35      	ldr	r3, [pc, #212]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bac8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bacc:	2b06      	cmp	r3, #6
 801bace:	d10a      	bne.n	801bae6 <RadioSetRxConfig+0x1ae>
                if( preambleLen < 12 )
 801bad0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bad2:	2b0b      	cmp	r3, #11
 801bad4:	d803      	bhi.n	801bade <RadioSetRxConfig+0x1a6>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801bad6:	4b31      	ldr	r3, [pc, #196]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bad8:	220c      	movs	r2, #12
 801bada:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801badc:	e006      	b.n	801baec <RadioSetRxConfig+0x1b4>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bade:	4a2f      	ldr	r2, [pc, #188]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bae0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bae2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801bae4:	e002      	b.n	801baec <RadioSetRxConfig+0x1b4>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bae6:	4a2d      	ldr	r2, [pc, #180]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bae8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801baea:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801baec:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801baf0:	4b2a      	ldr	r3, [pc, #168]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801baf2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801baf4:	4b2a      	ldr	r3, [pc, #168]	@ (801bba0 <RadioSetRxConfig+0x268>)
 801baf6:	781a      	ldrb	r2, [r3, #0]
 801baf8:	4b28      	ldr	r3, [pc, #160]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bafa:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801bafc:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 801bb00:	4b26      	ldr	r3, [pc, #152]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bb02:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801bb06:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 801bb0a:	4b24      	ldr	r3, [pc, #144]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bb0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801bb10:	f000 fb75 	bl	801c1fe <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801bb14:	2001      	movs	r0, #1
 801bb16:	f7ff fe53 	bl	801b7c0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bb1a:	4822      	ldr	r0, [pc, #136]	@ (801bba4 <RadioSetRxConfig+0x26c>)
 801bb1c:	f001 fd2e 	bl	801d57c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bb20:	4821      	ldr	r0, [pc, #132]	@ (801bba8 <RadioSetRxConfig+0x270>)
 801bb22:	f001 fdf9 	bl	801d718 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801bb26:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bb28:	b2db      	uxtb	r3, r3
 801bb2a:	4618      	mov	r0, r3
 801bb2c:	f001 fa91 	bl	801d052 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801bb30:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801bb34:	f001 ff58 	bl	801d9e8 <SUBGRF_ReadRegister>
 801bb38:	4603      	mov	r3, r0
 801bb3a:	f003 0301 	and.w	r3, r3, #1
 801bb3e:	b2db      	uxtb	r3, r3
 801bb40:	4619      	mov	r1, r3
 801bb42:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801bb46:	f001 ff2d 	bl	801d9a4 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801bb4a:	4b14      	ldr	r3, [pc, #80]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bb4c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801bb50:	2b01      	cmp	r3, #1
 801bb52:	d10d      	bne.n	801bb70 <RadioSetRxConfig+0x238>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801bb54:	f240 7036 	movw	r0, #1846	@ 0x736
 801bb58:	f001 ff46 	bl	801d9e8 <SUBGRF_ReadRegister>
 801bb5c:	4603      	mov	r3, r0
 801bb5e:	f023 0304 	bic.w	r3, r3, #4
 801bb62:	b2db      	uxtb	r3, r3
 801bb64:	4619      	mov	r1, r3
 801bb66:	f240 7036 	movw	r0, #1846	@ 0x736
 801bb6a:	f001 ff1b 	bl	801d9a4 <SUBGRF_WriteRegister>
 801bb6e:	e00c      	b.n	801bb8a <RadioSetRxConfig+0x252>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801bb70:	f240 7036 	movw	r0, #1846	@ 0x736
 801bb74:	f001 ff38 	bl	801d9e8 <SUBGRF_ReadRegister>
 801bb78:	4603      	mov	r3, r0
 801bb7a:	f043 0304 	orr.w	r3, r3, #4
 801bb7e:	b2db      	uxtb	r3, r3
 801bb80:	4619      	mov	r1, r3
 801bb82:	f240 7036 	movw	r0, #1846	@ 0x736
 801bb86:	f001 ff0d 	bl	801d9a4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801bb8a:	4b04      	ldr	r3, [pc, #16]	@ (801bb9c <RadioSetRxConfig+0x264>)
 801bb8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801bb90:	609a      	str	r2, [r3, #8]
            break;
 801bb92:	bf00      	nop
    }
}
 801bb94:	bf00      	nop
 801bb96:	3718      	adds	r7, #24
 801bb98:	46bd      	mov	sp, r7
 801bb9a:	bd80      	pop	{r7, pc}
 801bb9c:	2000171c 	.word	0x2000171c
 801bba0:	20000144 	.word	0x20000144
 801bba4:	20001754 	.word	0x20001754
 801bba8:	2000172a 	.word	0x2000172a
 801bbac:	08020184 	.word	0x08020184
 801bbb0:	0802085c 	.word	0x0802085c

0801bbb4 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801bbb4:	b580      	push	{r7, lr}
 801bbb6:	b086      	sub	sp, #24
 801bbb8:	af00      	add	r7, sp, #0
 801bbba:	60ba      	str	r2, [r7, #8]
 801bbbc:	607b      	str	r3, [r7, #4]
 801bbbe:	4603      	mov	r3, r0
 801bbc0:	73fb      	strb	r3, [r7, #15]
 801bbc2:	460b      	mov	r3, r1
 801bbc4:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801bbc6:	f002 f9e1 	bl	801df8c <RFW_DeInit>
    switch( modem )
 801bbca:	7bfb      	ldrb	r3, [r7, #15]
 801bbcc:	2b00      	cmp	r3, #0
 801bbce:	d002      	beq.n	801bbd6 <RadioSetTxConfig+0x22>
 801bbd0:	2b01      	cmp	r3, #1
 801bbd2:	d059      	beq.n	801bc88 <RadioSetTxConfig+0xd4>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801bbd4:	e0be      	b.n	801bd54 <RadioSetTxConfig+0x1a0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801bbd6:	4b6d      	ldr	r3, [pc, #436]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bbd8:	2200      	movs	r2, #0
 801bbda:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801bbde:	4a6b      	ldr	r2, [pc, #428]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bbe0:	6a3b      	ldr	r3, [r7, #32]
 801bbe2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801bbe4:	4b69      	ldr	r3, [pc, #420]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bbe6:	220b      	movs	r2, #11
 801bbe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801bbec:	6878      	ldr	r0, [r7, #4]
 801bbee:	f002 f90d 	bl	801de0c <SUBGRF_GetFskBandwidthRegValue>
 801bbf2:	4603      	mov	r3, r0
 801bbf4:	461a      	mov	r2, r3
 801bbf6:	4b65      	ldr	r3, [pc, #404]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bbf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801bbfc:	4a63      	ldr	r2, [pc, #396]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bbfe:	68bb      	ldr	r3, [r7, #8]
 801bc00:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801bc02:	4b62      	ldr	r3, [pc, #392]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc04:	2200      	movs	r2, #0
 801bc06:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801bc08:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bc0a:	00db      	lsls	r3, r3, #3
 801bc0c:	b29a      	uxth	r2, r3
 801bc0e:	4b5f      	ldr	r3, [pc, #380]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc10:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801bc12:	4b5e      	ldr	r3, [pc, #376]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc14:	2204      	movs	r2, #4
 801bc16:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801bc18:	4b5c      	ldr	r3, [pc, #368]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc1a:	2218      	movs	r2, #24
 801bc1c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801bc1e:	4b5b      	ldr	r3, [pc, #364]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc20:	2200      	movs	r2, #0
 801bc22:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801bc24:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bc28:	f083 0301 	eor.w	r3, r3, #1
 801bc2c:	b2db      	uxtb	r3, r3
 801bc2e:	461a      	mov	r2, r3
 801bc30:	4b56      	ldr	r3, [pc, #344]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc32:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801bc34:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801bc38:	2b00      	cmp	r3, #0
 801bc3a:	d003      	beq.n	801bc44 <RadioSetTxConfig+0x90>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801bc3c:	4b53      	ldr	r3, [pc, #332]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc3e:	22f2      	movs	r2, #242	@ 0xf2
 801bc40:	75da      	strb	r2, [r3, #23]
 801bc42:	e002      	b.n	801bc4a <RadioSetTxConfig+0x96>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801bc44:	4b51      	ldr	r3, [pc, #324]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc46:	2201      	movs	r2, #1
 801bc48:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801bc4a:	4b50      	ldr	r3, [pc, #320]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc4c:	2201      	movs	r2, #1
 801bc4e:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801bc50:	f000 fad5 	bl	801c1fe <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801bc54:	2000      	movs	r0, #0
 801bc56:	f7ff fdb3 	bl	801b7c0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bc5a:	484d      	ldr	r0, [pc, #308]	@ (801bd90 <RadioSetTxConfig+0x1dc>)
 801bc5c:	f001 fc8e 	bl	801d57c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bc60:	484c      	ldr	r0, [pc, #304]	@ (801bd94 <RadioSetTxConfig+0x1e0>)
 801bc62:	f001 fd59 	bl	801d718 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801bc66:	4a4c      	ldr	r2, [pc, #304]	@ (801bd98 <RadioSetTxConfig+0x1e4>)
 801bc68:	f107 0310 	add.w	r3, r7, #16
 801bc6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801bc70:	e883 0003 	stmia.w	r3, {r0, r1}
 801bc74:	f107 0310 	add.w	r3, r7, #16
 801bc78:	4618      	mov	r0, r3
 801bc7a:	f001 f812 	bl	801cca2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801bc7e:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801bc82:	f001 f85d 	bl	801cd40 <SUBGRF_SetWhiteningSeed>
            break;
 801bc86:	e065      	b.n	801bd54 <RadioSetTxConfig+0x1a0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801bc88:	4b40      	ldr	r3, [pc, #256]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc8a:	2201      	movs	r2, #1
 801bc8c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801bc90:	6a3b      	ldr	r3, [r7, #32]
 801bc92:	b2da      	uxtb	r2, r3
 801bc94:	4b3d      	ldr	r3, [pc, #244]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bc96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801bc9a:	4a40      	ldr	r2, [pc, #256]	@ (801bd9c <RadioSetTxConfig+0x1e8>)
 801bc9c:	687b      	ldr	r3, [r7, #4]
 801bc9e:	4413      	add	r3, r2
 801bca0:	781a      	ldrb	r2, [r3, #0]
 801bca2:	4b3a      	ldr	r3, [pc, #232]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bca4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801bca8:	4a38      	ldr	r2, [pc, #224]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bcaa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801bcae:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801bcb2:	687b      	ldr	r3, [r7, #4]
 801bcb4:	2b00      	cmp	r3, #0
 801bcb6:	d105      	bne.n	801bcc4 <RadioSetTxConfig+0x110>
 801bcb8:	6a3b      	ldr	r3, [r7, #32]
 801bcba:	2b0b      	cmp	r3, #11
 801bcbc:	d008      	beq.n	801bcd0 <RadioSetTxConfig+0x11c>
 801bcbe:	6a3b      	ldr	r3, [r7, #32]
 801bcc0:	2b0c      	cmp	r3, #12
 801bcc2:	d005      	beq.n	801bcd0 <RadioSetTxConfig+0x11c>
 801bcc4:	687b      	ldr	r3, [r7, #4]
 801bcc6:	2b01      	cmp	r3, #1
 801bcc8:	d107      	bne.n	801bcda <RadioSetTxConfig+0x126>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801bcca:	6a3b      	ldr	r3, [r7, #32]
 801bccc:	2b0c      	cmp	r3, #12
 801bcce:	d104      	bne.n	801bcda <RadioSetTxConfig+0x126>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801bcd0:	4b2e      	ldr	r3, [pc, #184]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bcd2:	2201      	movs	r2, #1
 801bcd4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801bcd8:	e003      	b.n	801bce2 <RadioSetTxConfig+0x12e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801bcda:	4b2c      	ldr	r3, [pc, #176]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bcdc:	2200      	movs	r2, #0
 801bcde:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801bce2:	4b2a      	ldr	r3, [pc, #168]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bce4:	2201      	movs	r2, #1
 801bce6:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bce8:	4b28      	ldr	r3, [pc, #160]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bcea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801bcee:	2b05      	cmp	r3, #5
 801bcf0:	d004      	beq.n	801bcfc <RadioSetTxConfig+0x148>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801bcf2:	4b26      	ldr	r3, [pc, #152]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bcf4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bcf8:	2b06      	cmp	r3, #6
 801bcfa:	d10a      	bne.n	801bd12 <RadioSetTxConfig+0x15e>
                if( preambleLen < 12 )
 801bcfc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bcfe:	2b0b      	cmp	r3, #11
 801bd00:	d803      	bhi.n	801bd0a <RadioSetTxConfig+0x156>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801bd02:	4b22      	ldr	r3, [pc, #136]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd04:	220c      	movs	r2, #12
 801bd06:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801bd08:	e006      	b.n	801bd18 <RadioSetTxConfig+0x164>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bd0a:	4a20      	ldr	r2, [pc, #128]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd0c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bd0e:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801bd10:	e002      	b.n	801bd18 <RadioSetTxConfig+0x164>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bd12:	4a1e      	ldr	r2, [pc, #120]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd14:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bd16:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801bd18:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801bd1c:	4b1b      	ldr	r3, [pc, #108]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd1e:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801bd20:	4b1f      	ldr	r3, [pc, #124]	@ (801bda0 <RadioSetTxConfig+0x1ec>)
 801bd22:	781a      	ldrb	r2, [r3, #0]
 801bd24:	4b19      	ldr	r3, [pc, #100]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd26:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801bd28:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801bd2c:	4b17      	ldr	r3, [pc, #92]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd2e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801bd32:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801bd36:	4b15      	ldr	r3, [pc, #84]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801bd3c:	f000 fa5f 	bl	801c1fe <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801bd40:	2001      	movs	r0, #1
 801bd42:	f7ff fd3d 	bl	801b7c0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bd46:	4812      	ldr	r0, [pc, #72]	@ (801bd90 <RadioSetTxConfig+0x1dc>)
 801bd48:	f001 fc18 	bl	801d57c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd4c:	4811      	ldr	r0, [pc, #68]	@ (801bd94 <RadioSetTxConfig+0x1e0>)
 801bd4e:	f001 fce3 	bl	801d718 <SUBGRF_SetPacketParams>
            break;
 801bd52:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801bd54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801bd58:	4618      	mov	r0, r3
 801bd5a:	f001 ff59 	bl	801dc10 <SUBGRF_SetRfTxPower>
 801bd5e:	4603      	mov	r3, r0
 801bd60:	461a      	mov	r2, r3
 801bd62:	4b0a      	ldr	r3, [pc, #40]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd64:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801bd68:	210e      	movs	r1, #14
 801bd6a:	f640 101f 	movw	r0, #2335	@ 0x91f
 801bd6e:	f001 fe19 	bl	801d9a4 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801bd72:	4b06      	ldr	r3, [pc, #24]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd74:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bd78:	4618      	mov	r0, r3
 801bd7a:	f002 f91b 	bl	801dfb4 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801bd7e:	4a03      	ldr	r2, [pc, #12]	@ (801bd8c <RadioSetTxConfig+0x1d8>)
 801bd80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bd82:	6053      	str	r3, [r2, #4]
}
 801bd84:	bf00      	nop
 801bd86:	3718      	adds	r7, #24
 801bd88:	46bd      	mov	sp, r7
 801bd8a:	bd80      	pop	{r7, pc}
 801bd8c:	2000171c 	.word	0x2000171c
 801bd90:	20001754 	.word	0x20001754
 801bd94:	2000172a 	.word	0x2000172a
 801bd98:	08020184 	.word	0x08020184
 801bd9c:	0802085c 	.word	0x0802085c
 801bda0:	20000144 	.word	0x20000144

0801bda4 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801bda4:	b480      	push	{r7}
 801bda6:	b083      	sub	sp, #12
 801bda8:	af00      	add	r7, sp, #0
 801bdaa:	6078      	str	r0, [r7, #4]
    return true;
 801bdac:	2301      	movs	r3, #1
}
 801bdae:	4618      	mov	r0, r3
 801bdb0:	370c      	adds	r7, #12
 801bdb2:	46bd      	mov	sp, r7
 801bdb4:	bc80      	pop	{r7}
 801bdb6:	4770      	bx	lr

0801bdb8 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801bdb8:	b480      	push	{r7}
 801bdba:	b085      	sub	sp, #20
 801bdbc:	af00      	add	r7, sp, #0
 801bdbe:	4603      	mov	r3, r0
 801bdc0:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801bdc2:	2300      	movs	r3, #0
 801bdc4:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801bdc6:	79fb      	ldrb	r3, [r7, #7]
 801bdc8:	2b0a      	cmp	r3, #10
 801bdca:	d83e      	bhi.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
 801bdcc:	a201      	add	r2, pc, #4	@ (adr r2, 801bdd4 <RadioGetLoRaBandwidthInHz+0x1c>)
 801bdce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bdd2:	bf00      	nop
 801bdd4:	0801be01 	.word	0x0801be01
 801bdd8:	0801be11 	.word	0x0801be11
 801bddc:	0801be21 	.word	0x0801be21
 801bde0:	0801be31 	.word	0x0801be31
 801bde4:	0801be39 	.word	0x0801be39
 801bde8:	0801be3f 	.word	0x0801be3f
 801bdec:	0801be45 	.word	0x0801be45
 801bdf0:	0801be4b 	.word	0x0801be4b
 801bdf4:	0801be09 	.word	0x0801be09
 801bdf8:	0801be19 	.word	0x0801be19
 801bdfc:	0801be29 	.word	0x0801be29
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801be00:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801be04:	60fb      	str	r3, [r7, #12]
        break;
 801be06:	e020      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801be08:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 801be0c:	60fb      	str	r3, [r7, #12]
        break;
 801be0e:	e01c      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801be10:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801be14:	60fb      	str	r3, [r7, #12]
        break;
 801be16:	e018      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801be18:	f245 1361 	movw	r3, #20833	@ 0x5161
 801be1c:	60fb      	str	r3, [r7, #12]
        break;
 801be1e:	e014      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801be20:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801be24:	60fb      	str	r3, [r7, #12]
        break;
 801be26:	e010      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801be28:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 801be2c:	60fb      	str	r3, [r7, #12]
        break;
 801be2e:	e00c      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801be30:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801be34:	60fb      	str	r3, [r7, #12]
        break;
 801be36:	e008      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801be38:	4b07      	ldr	r3, [pc, #28]	@ (801be58 <RadioGetLoRaBandwidthInHz+0xa0>)
 801be3a:	60fb      	str	r3, [r7, #12]
        break;
 801be3c:	e005      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801be3e:	4b07      	ldr	r3, [pc, #28]	@ (801be5c <RadioGetLoRaBandwidthInHz+0xa4>)
 801be40:	60fb      	str	r3, [r7, #12]
        break;
 801be42:	e002      	b.n	801be4a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801be44:	4b06      	ldr	r3, [pc, #24]	@ (801be60 <RadioGetLoRaBandwidthInHz+0xa8>)
 801be46:	60fb      	str	r3, [r7, #12]
        break;
 801be48:	bf00      	nop
    }

    return bandwidthInHz;
 801be4a:	68fb      	ldr	r3, [r7, #12]
}
 801be4c:	4618      	mov	r0, r3
 801be4e:	3714      	adds	r7, #20
 801be50:	46bd      	mov	sp, r7
 801be52:	bc80      	pop	{r7}
 801be54:	4770      	bx	lr
 801be56:	bf00      	nop
 801be58:	0001e848 	.word	0x0001e848
 801be5c:	0003d090 	.word	0x0003d090
 801be60:	0007a120 	.word	0x0007a120

0801be64 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801be64:	b480      	push	{r7}
 801be66:	b083      	sub	sp, #12
 801be68:	af00      	add	r7, sp, #0
 801be6a:	6078      	str	r0, [r7, #4]
 801be6c:	4608      	mov	r0, r1
 801be6e:	4611      	mov	r1, r2
 801be70:	461a      	mov	r2, r3
 801be72:	4603      	mov	r3, r0
 801be74:	70fb      	strb	r3, [r7, #3]
 801be76:	460b      	mov	r3, r1
 801be78:	803b      	strh	r3, [r7, #0]
 801be7a:	4613      	mov	r3, r2
 801be7c:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801be7e:	883b      	ldrh	r3, [r7, #0]
 801be80:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801be82:	78ba      	ldrb	r2, [r7, #2]
 801be84:	f082 0201 	eor.w	r2, r2, #1
 801be88:	b2d2      	uxtb	r2, r2
 801be8a:	2a00      	cmp	r2, #0
 801be8c:	d001      	beq.n	801be92 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801be8e:	2208      	movs	r2, #8
 801be90:	e000      	b.n	801be94 <RadioGetGfskTimeOnAirNumerator+0x30>
 801be92:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801be94:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801be96:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801be9a:	7c3b      	ldrb	r3, [r7, #16]
 801be9c:	7d39      	ldrb	r1, [r7, #20]
 801be9e:	2900      	cmp	r1, #0
 801bea0:	d001      	beq.n	801bea6 <RadioGetGfskTimeOnAirNumerator+0x42>
 801bea2:	2102      	movs	r1, #2
 801bea4:	e000      	b.n	801bea8 <RadioGetGfskTimeOnAirNumerator+0x44>
 801bea6:	2100      	movs	r1, #0
 801bea8:	440b      	add	r3, r1
 801beaa:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801beac:	4413      	add	r3, r2
}
 801beae:	4618      	mov	r0, r3
 801beb0:	370c      	adds	r7, #12
 801beb2:	46bd      	mov	sp, r7
 801beb4:	bc80      	pop	{r7}
 801beb6:	4770      	bx	lr

0801beb8 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801beb8:	b480      	push	{r7}
 801beba:	b08b      	sub	sp, #44	@ 0x2c
 801bebc:	af00      	add	r7, sp, #0
 801bebe:	60f8      	str	r0, [r7, #12]
 801bec0:	60b9      	str	r1, [r7, #8]
 801bec2:	4611      	mov	r1, r2
 801bec4:	461a      	mov	r2, r3
 801bec6:	460b      	mov	r3, r1
 801bec8:	71fb      	strb	r3, [r7, #7]
 801beca:	4613      	mov	r3, r2
 801becc:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801bece:	79fb      	ldrb	r3, [r7, #7]
 801bed0:	3304      	adds	r3, #4
 801bed2:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801bed4:	2300      	movs	r3, #0
 801bed6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801beda:	68bb      	ldr	r3, [r7, #8]
 801bedc:	2b05      	cmp	r3, #5
 801bede:	d002      	beq.n	801bee6 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801bee0:	68bb      	ldr	r3, [r7, #8]
 801bee2:	2b06      	cmp	r3, #6
 801bee4:	d104      	bne.n	801bef0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801bee6:	88bb      	ldrh	r3, [r7, #4]
 801bee8:	2b0b      	cmp	r3, #11
 801beea:	d801      	bhi.n	801bef0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801beec:	230c      	movs	r3, #12
 801beee:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801bef0:	68fb      	ldr	r3, [r7, #12]
 801bef2:	2b00      	cmp	r3, #0
 801bef4:	d105      	bne.n	801bf02 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801bef6:	68bb      	ldr	r3, [r7, #8]
 801bef8:	2b0b      	cmp	r3, #11
 801befa:	d008      	beq.n	801bf0e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801befc:	68bb      	ldr	r3, [r7, #8]
 801befe:	2b0c      	cmp	r3, #12
 801bf00:	d005      	beq.n	801bf0e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801bf02:	68fb      	ldr	r3, [r7, #12]
 801bf04:	2b01      	cmp	r3, #1
 801bf06:	d105      	bne.n	801bf14 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801bf08:	68bb      	ldr	r3, [r7, #8]
 801bf0a:	2b0c      	cmp	r3, #12
 801bf0c:	d102      	bne.n	801bf14 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801bf0e:	2301      	movs	r3, #1
 801bf10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801bf14:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801bf18:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801bf1a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801bf1e:	2a00      	cmp	r2, #0
 801bf20:	d001      	beq.n	801bf26 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801bf22:	2210      	movs	r2, #16
 801bf24:	e000      	b.n	801bf28 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801bf26:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801bf28:	4413      	add	r3, r2
 801bf2a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801bf2c:	68bb      	ldr	r3, [r7, #8]
 801bf2e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801bf30:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801bf32:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801bf36:	2a00      	cmp	r2, #0
 801bf38:	d001      	beq.n	801bf3e <RadioGetLoRaTimeOnAirNumerator+0x86>
 801bf3a:	2200      	movs	r2, #0
 801bf3c:	e000      	b.n	801bf40 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801bf3e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801bf40:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801bf42:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801bf44:	68bb      	ldr	r3, [r7, #8]
 801bf46:	2b06      	cmp	r3, #6
 801bf48:	d803      	bhi.n	801bf52 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801bf4a:	68bb      	ldr	r3, [r7, #8]
 801bf4c:	009b      	lsls	r3, r3, #2
 801bf4e:	623b      	str	r3, [r7, #32]
 801bf50:	e00e      	b.n	801bf70 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801bf52:	69fb      	ldr	r3, [r7, #28]
 801bf54:	3308      	adds	r3, #8
 801bf56:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801bf58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801bf5c:	2b00      	cmp	r3, #0
 801bf5e:	d004      	beq.n	801bf6a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801bf60:	68bb      	ldr	r3, [r7, #8]
 801bf62:	3b02      	subs	r3, #2
 801bf64:	009b      	lsls	r3, r3, #2
 801bf66:	623b      	str	r3, [r7, #32]
 801bf68:	e002      	b.n	801bf70 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801bf6a:	68bb      	ldr	r3, [r7, #8]
 801bf6c:	009b      	lsls	r3, r3, #2
 801bf6e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801bf70:	69fb      	ldr	r3, [r7, #28]
 801bf72:	2b00      	cmp	r3, #0
 801bf74:	da01      	bge.n	801bf7a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801bf76:	2300      	movs	r3, #0
 801bf78:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801bf7a:	69fa      	ldr	r2, [r7, #28]
 801bf7c:	6a3b      	ldr	r3, [r7, #32]
 801bf7e:	4413      	add	r3, r2
 801bf80:	1e5a      	subs	r2, r3, #1
 801bf82:	6a3b      	ldr	r3, [r7, #32]
 801bf84:	fb92 f3f3 	sdiv	r3, r2, r3
 801bf88:	697a      	ldr	r2, [r7, #20]
 801bf8a:	fb03 f202 	mul.w	r2, r3, r2
 801bf8e:	88bb      	ldrh	r3, [r7, #4]
 801bf90:	4413      	add	r3, r2
    int32_t intermediate =
 801bf92:	330c      	adds	r3, #12
 801bf94:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801bf96:	68bb      	ldr	r3, [r7, #8]
 801bf98:	2b06      	cmp	r3, #6
 801bf9a:	d802      	bhi.n	801bfa2 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801bf9c:	69bb      	ldr	r3, [r7, #24]
 801bf9e:	3302      	adds	r3, #2
 801bfa0:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801bfa2:	69bb      	ldr	r3, [r7, #24]
 801bfa4:	009b      	lsls	r3, r3, #2
 801bfa6:	1c5a      	adds	r2, r3, #1
 801bfa8:	68bb      	ldr	r3, [r7, #8]
 801bfaa:	3b02      	subs	r3, #2
 801bfac:	fa02 f303 	lsl.w	r3, r2, r3
}
 801bfb0:	4618      	mov	r0, r3
 801bfb2:	372c      	adds	r7, #44	@ 0x2c
 801bfb4:	46bd      	mov	sp, r7
 801bfb6:	bc80      	pop	{r7}
 801bfb8:	4770      	bx	lr
	...

0801bfbc <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801bfbc:	b580      	push	{r7, lr}
 801bfbe:	b08a      	sub	sp, #40	@ 0x28
 801bfc0:	af04      	add	r7, sp, #16
 801bfc2:	60b9      	str	r1, [r7, #8]
 801bfc4:	607a      	str	r2, [r7, #4]
 801bfc6:	461a      	mov	r2, r3
 801bfc8:	4603      	mov	r3, r0
 801bfca:	73fb      	strb	r3, [r7, #15]
 801bfcc:	4613      	mov	r3, r2
 801bfce:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801bfd0:	2300      	movs	r3, #0
 801bfd2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801bfd4:	2301      	movs	r3, #1
 801bfd6:	613b      	str	r3, [r7, #16]

    switch( modem )
 801bfd8:	7bfb      	ldrb	r3, [r7, #15]
 801bfda:	2b00      	cmp	r3, #0
 801bfdc:	d002      	beq.n	801bfe4 <RadioTimeOnAir+0x28>
 801bfde:	2b01      	cmp	r3, #1
 801bfe0:	d017      	beq.n	801c012 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801bfe2:	e035      	b.n	801c050 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801bfe4:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 801bfe8:	8c3a      	ldrh	r2, [r7, #32]
 801bfea:	7bb9      	ldrb	r1, [r7, #14]
 801bfec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bff0:	9301      	str	r3, [sp, #4]
 801bff2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bff6:	9300      	str	r3, [sp, #0]
 801bff8:	4603      	mov	r3, r0
 801bffa:	6878      	ldr	r0, [r7, #4]
 801bffc:	f7ff ff32 	bl	801be64 <RadioGetGfskTimeOnAirNumerator>
 801c000:	4603      	mov	r3, r0
 801c002:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c006:	fb02 f303 	mul.w	r3, r2, r3
 801c00a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801c00c:	687b      	ldr	r3, [r7, #4]
 801c00e:	613b      	str	r3, [r7, #16]
        break;
 801c010:	e01e      	b.n	801c050 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801c012:	8c39      	ldrh	r1, [r7, #32]
 801c014:	7bba      	ldrb	r2, [r7, #14]
 801c016:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801c01a:	9302      	str	r3, [sp, #8]
 801c01c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801c020:	9301      	str	r3, [sp, #4]
 801c022:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801c026:	9300      	str	r3, [sp, #0]
 801c028:	460b      	mov	r3, r1
 801c02a:	6879      	ldr	r1, [r7, #4]
 801c02c:	68b8      	ldr	r0, [r7, #8]
 801c02e:	f7ff ff43 	bl	801beb8 <RadioGetLoRaTimeOnAirNumerator>
 801c032:	4603      	mov	r3, r0
 801c034:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c038:	fb02 f303 	mul.w	r3, r2, r3
 801c03c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801c03e:	4a0a      	ldr	r2, [pc, #40]	@ (801c068 <RadioTimeOnAir+0xac>)
 801c040:	68bb      	ldr	r3, [r7, #8]
 801c042:	4413      	add	r3, r2
 801c044:	781b      	ldrb	r3, [r3, #0]
 801c046:	4618      	mov	r0, r3
 801c048:	f7ff feb6 	bl	801bdb8 <RadioGetLoRaBandwidthInHz>
 801c04c:	6138      	str	r0, [r7, #16]
        break;
 801c04e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801c050:	697a      	ldr	r2, [r7, #20]
 801c052:	693b      	ldr	r3, [r7, #16]
 801c054:	4413      	add	r3, r2
 801c056:	1e5a      	subs	r2, r3, #1
 801c058:	693b      	ldr	r3, [r7, #16]
 801c05a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801c05e:	4618      	mov	r0, r3
 801c060:	3718      	adds	r7, #24
 801c062:	46bd      	mov	sp, r7
 801c064:	bd80      	pop	{r7, pc}
 801c066:	bf00      	nop
 801c068:	0802085c 	.word	0x0802085c

0801c06c <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 801c06c:	b580      	push	{r7, lr}
 801c06e:	b084      	sub	sp, #16
 801c070:	af00      	add	r7, sp, #0
 801c072:	6078      	str	r0, [r7, #4]
 801c074:	460b      	mov	r3, r1
 801c076:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801c078:	2300      	movs	r3, #0
 801c07a:	2200      	movs	r2, #0
 801c07c:	f240 2101 	movw	r1, #513	@ 0x201
 801c080:	f240 2001 	movw	r0, #513	@ 0x201
 801c084:	f001 f8e4 	bl	801d250 <SUBGRF_SetDioIrqParams>
                            IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );
 801c088:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801c08c:	484d      	ldr	r0, [pc, #308]	@ (801c1c4 <RadioSend+0x158>)
 801c08e:	f7ff fb09 	bl	801b6a4 <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801c092:	4b4d      	ldr	r3, [pc, #308]	@ (801c1c8 <RadioSend+0x15c>)
 801c094:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c098:	2101      	movs	r1, #1
 801c09a:	4618      	mov	r0, r3
 801c09c:	f001 fd90 	bl	801dbc0 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801c0a0:	4b49      	ldr	r3, [pc, #292]	@ (801c1c8 <RadioSend+0x15c>)
 801c0a2:	781b      	ldrb	r3, [r3, #0]
 801c0a4:	2b01      	cmp	r3, #1
 801c0a6:	d112      	bne.n	801c0ce <RadioSend+0x62>
 801c0a8:	4b47      	ldr	r3, [pc, #284]	@ (801c1c8 <RadioSend+0x15c>)
 801c0aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801c0ae:	2b06      	cmp	r3, #6
 801c0b0:	d10d      	bne.n	801c0ce <RadioSend+0x62>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801c0b2:	f640 0089 	movw	r0, #2185	@ 0x889
 801c0b6:	f001 fc97 	bl	801d9e8 <SUBGRF_ReadRegister>
 801c0ba:	4603      	mov	r3, r0
 801c0bc:	f023 0304 	bic.w	r3, r3, #4
 801c0c0:	b2db      	uxtb	r3, r3
 801c0c2:	4619      	mov	r1, r3
 801c0c4:	f640 0089 	movw	r0, #2185	@ 0x889
 801c0c8:	f001 fc6c 	bl	801d9a4 <SUBGRF_WriteRegister>
 801c0cc:	e00c      	b.n	801c0e8 <RadioSend+0x7c>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801c0ce:	f640 0089 	movw	r0, #2185	@ 0x889
 801c0d2:	f001 fc89 	bl	801d9e8 <SUBGRF_ReadRegister>
 801c0d6:	4603      	mov	r3, r0
 801c0d8:	f043 0304 	orr.w	r3, r3, #4
 801c0dc:	b2db      	uxtb	r3, r3
 801c0de:	4619      	mov	r1, r3
 801c0e0:	f640 0089 	movw	r0, #2185	@ 0x889
 801c0e4:	f001 fc5e 	bl	801d9a4 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801c0e8:	4b37      	ldr	r3, [pc, #220]	@ (801c1c8 <RadioSend+0x15c>)
 801c0ea:	781b      	ldrb	r3, [r3, #0]
 801c0ec:	2b03      	cmp	r3, #3
 801c0ee:	d859      	bhi.n	801c1a4 <RadioSend+0x138>
 801c0f0:	a201      	add	r2, pc, #4	@ (adr r2, 801c0f8 <RadioSend+0x8c>)
 801c0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c0f6:	bf00      	nop
 801c0f8:	0801c123 	.word	0x0801c123
 801c0fc:	0801c109 	.word	0x0801c109
 801c100:	0801c123 	.word	0x0801c123
 801c104:	0801c185 	.word	0x0801c185
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801c108:	4a2f      	ldr	r2, [pc, #188]	@ (801c1c8 <RadioSend+0x15c>)
 801c10a:	78fb      	ldrb	r3, [r7, #3]
 801c10c:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c10e:	482f      	ldr	r0, [pc, #188]	@ (801c1cc <RadioSend+0x160>)
 801c110:	f001 fb02 	bl	801d718 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c114:	78fb      	ldrb	r3, [r7, #3]
 801c116:	2200      	movs	r2, #0
 801c118:	4619      	mov	r1, r3
 801c11a:	6878      	ldr	r0, [r7, #4]
 801c11c:	f000 fdae 	bl	801cc7c <SUBGRF_SendPayload>
            break;
 801c120:	e041      	b.n	801c1a6 <RadioSend+0x13a>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801c122:	f001 ff39 	bl	801df98 <RFW_Is_Init>
 801c126:	4603      	mov	r3, r0
 801c128:	2b01      	cmp	r3, #1
 801c12a:	d11e      	bne.n	801c16a <RadioSend+0xfe>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801c12c:	f107 020f 	add.w	r2, r7, #15
 801c130:	78fb      	ldrb	r3, [r7, #3]
 801c132:	4619      	mov	r1, r3
 801c134:	6878      	ldr	r0, [r7, #4]
 801c136:	f001 ff47 	bl	801dfc8 <RFW_TransmitInit>
 801c13a:	4603      	mov	r3, r0
 801c13c:	2b00      	cmp	r3, #0
 801c13e:	d10c      	bne.n	801c15a <RadioSend+0xee>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801c140:	7bfa      	ldrb	r2, [r7, #15]
 801c142:	4b21      	ldr	r3, [pc, #132]	@ (801c1c8 <RadioSend+0x15c>)
 801c144:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c146:	4821      	ldr	r0, [pc, #132]	@ (801c1cc <RadioSend+0x160>)
 801c148:	f001 fae6 	bl	801d718 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801c14c:	7bfb      	ldrb	r3, [r7, #15]
 801c14e:	2200      	movs	r2, #0
 801c150:	4619      	mov	r1, r3
 801c152:	6878      	ldr	r0, [r7, #4]
 801c154:	f000 fd92 	bl	801cc7c <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801c158:	e025      	b.n	801c1a6 <RadioSend+0x13a>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801c15a:	4b1d      	ldr	r3, [pc, #116]	@ (801c1d0 <RadioSend+0x164>)
 801c15c:	2201      	movs	r2, #1
 801c15e:	2100      	movs	r1, #0
 801c160:	2002      	movs	r0, #2
 801c162:	f003 f84f 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801c166:	2303      	movs	r3, #3
 801c168:	e027      	b.n	801c1ba <RadioSend+0x14e>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801c16a:	4a17      	ldr	r2, [pc, #92]	@ (801c1c8 <RadioSend+0x15c>)
 801c16c:	78fb      	ldrb	r3, [r7, #3]
 801c16e:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c170:	4816      	ldr	r0, [pc, #88]	@ (801c1cc <RadioSend+0x160>)
 801c172:	f001 fad1 	bl	801d718 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801c176:	78fb      	ldrb	r3, [r7, #3]
 801c178:	2200      	movs	r2, #0
 801c17a:	4619      	mov	r1, r3
 801c17c:	6878      	ldr	r0, [r7, #4]
 801c17e:	f000 fd7d 	bl	801cc7c <SUBGRF_SendPayload>
            break;
 801c182:	e010      	b.n	801c1a6 <RadioSend+0x13a>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801c184:	4b10      	ldr	r3, [pc, #64]	@ (801c1c8 <RadioSend+0x15c>)
 801c186:	2202      	movs	r2, #2
 801c188:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801c18a:	4a0f      	ldr	r2, [pc, #60]	@ (801c1c8 <RadioSend+0x15c>)
 801c18c:	78fb      	ldrb	r3, [r7, #3]
 801c18e:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c190:	480e      	ldr	r0, [pc, #56]	@ (801c1cc <RadioSend+0x160>)
 801c192:	f001 fac1 	bl	801d718 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c196:	78fb      	ldrb	r3, [r7, #3]
 801c198:	2200      	movs	r2, #0
 801c19a:	4619      	mov	r1, r3
 801c19c:	6878      	ldr	r0, [r7, #4]
 801c19e:	f000 fd6d 	bl	801cc7c <SUBGRF_SendPayload>
            break;
 801c1a2:	e000      	b.n	801c1a6 <RadioSend+0x13a>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
            break;
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801c1a4:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801c1a6:	4b08      	ldr	r3, [pc, #32]	@ (801c1c8 <RadioSend+0x15c>)
 801c1a8:	685b      	ldr	r3, [r3, #4]
 801c1aa:	4619      	mov	r1, r3
 801c1ac:	4809      	ldr	r0, [pc, #36]	@ (801c1d4 <RadioSend+0x168>)
 801c1ae:	f002 fe8f 	bl	801eed0 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801c1b2:	4808      	ldr	r0, [pc, #32]	@ (801c1d4 <RadioSend+0x168>)
 801c1b4:	f002 fdae 	bl	801ed14 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 801c1b8:	2300      	movs	r3, #0
}
 801c1ba:	4618      	mov	r0, r3
 801c1bc:	3710      	adds	r7, #16
 801c1be:	46bd      	mov	sp, r7
 801c1c0:	bd80      	pop	{r7, pc}
 801c1c2:	bf00      	nop
 801c1c4:	48000400 	.word	0x48000400
 801c1c8:	2000171c 	.word	0x2000171c
 801c1cc:	2000172a 	.word	0x2000172a
 801c1d0:	0802018c 	.word	0x0802018c
 801c1d4:	20001778 	.word	0x20001778

0801c1d8 <RadioSleep>:

static void RadioSleep( void )
{
 801c1d8:	b580      	push	{r7, lr}
 801c1da:	b082      	sub	sp, #8
 801c1dc:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801c1de:	2300      	movs	r3, #0
 801c1e0:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801c1e2:	793b      	ldrb	r3, [r7, #4]
 801c1e4:	f043 0304 	orr.w	r3, r3, #4
 801c1e8:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801c1ea:	7938      	ldrb	r0, [r7, #4]
 801c1ec:	f000 fe22 	bl	801ce34 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801c1f0:	2002      	movs	r0, #2
 801c1f2:	f7e5 fff3 	bl	80021dc <HAL_Delay>
}
 801c1f6:	bf00      	nop
 801c1f8:	3708      	adds	r7, #8
 801c1fa:	46bd      	mov	sp, r7
 801c1fc:	bd80      	pop	{r7, pc}

0801c1fe <RadioStandby>:

static void RadioStandby( void )
{
 801c1fe:	b580      	push	{r7, lr}
 801c200:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801c202:	2000      	movs	r0, #0
 801c204:	f000 fe4a 	bl	801ce9c <SUBGRF_SetStandby>
}
 801c208:	bf00      	nop
 801c20a:	bd80      	pop	{r7, pc}

0801c20c <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801c20c:	b580      	push	{r7, lr}
 801c20e:	b082      	sub	sp, #8
 801c210:	af00      	add	r7, sp, #0
 801c212:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 801c214:	f001 fec0 	bl	801df98 <RFW_Is_Init>
 801c218:	4603      	mov	r3, r0
 801c21a:	2b01      	cmp	r3, #1
 801c21c:	d102      	bne.n	801c224 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801c21e:	f001 fee3 	bl	801dfe8 <RFW_ReceiveInit>
 801c222:	e007      	b.n	801c234 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c224:	2300      	movs	r3, #0
 801c226:	2200      	movs	r2, #0
 801c228:	f240 2162 	movw	r1, #610	@ 0x262
 801c22c:	f240 2062 	movw	r0, #610	@ 0x262
 801c230:	f001 f80e 	bl	801d250 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801c234:	687b      	ldr	r3, [r7, #4]
 801c236:	2b00      	cmp	r3, #0
 801c238:	d006      	beq.n	801c248 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c23a:	6879      	ldr	r1, [r7, #4]
 801c23c:	4813      	ldr	r0, [pc, #76]	@ (801c28c <RadioRx+0x80>)
 801c23e:	f002 fe47 	bl	801eed0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c242:	4812      	ldr	r0, [pc, #72]	@ (801c28c <RadioRx+0x80>)
 801c244:	f002 fd66 	bl	801ed14 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801c248:	4b11      	ldr	r3, [pc, #68]	@ (801c290 <RadioRx+0x84>)
 801c24a:	2200      	movs	r2, #0
 801c24c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
 801c24e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801c252:	4810      	ldr	r0, [pc, #64]	@ (801c294 <RadioRx+0x88>)
 801c254:	f7ff fa26 	bl	801b6a4 <LL_GPIO_SetOutputPin>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c258:	4b0d      	ldr	r3, [pc, #52]	@ (801c290 <RadioRx+0x84>)
 801c25a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c25e:	2100      	movs	r1, #0
 801c260:	4618      	mov	r0, r3
 801c262:	f001 fcad 	bl	801dbc0 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801c266:	4b0a      	ldr	r3, [pc, #40]	@ (801c290 <RadioRx+0x84>)
 801c268:	785b      	ldrb	r3, [r3, #1]
 801c26a:	2b00      	cmp	r3, #0
 801c26c:	d004      	beq.n	801c278 <RadioRx+0x6c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801c26e:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801c272:	f000 fe4f 	bl	801cf14 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801c276:	e005      	b.n	801c284 <RadioRx+0x78>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801c278:	4b05      	ldr	r3, [pc, #20]	@ (801c290 <RadioRx+0x84>)
 801c27a:	689b      	ldr	r3, [r3, #8]
 801c27c:	019b      	lsls	r3, r3, #6
 801c27e:	4618      	mov	r0, r3
 801c280:	f000 fe48 	bl	801cf14 <SUBGRF_SetRx>
}
 801c284:	bf00      	nop
 801c286:	3708      	adds	r7, #8
 801c288:	46bd      	mov	sp, r7
 801c28a:	bd80      	pop	{r7, pc}
 801c28c:	20001790 	.word	0x20001790
 801c290:	2000171c 	.word	0x2000171c
 801c294:	48000400 	.word	0x48000400

0801c298 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801c298:	b580      	push	{r7, lr}
 801c29a:	b082      	sub	sp, #8
 801c29c:	af00      	add	r7, sp, #0
 801c29e:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 801c2a0:	f001 fe7a 	bl	801df98 <RFW_Is_Init>
 801c2a4:	4603      	mov	r3, r0
 801c2a6:	2b01      	cmp	r3, #1
 801c2a8:	d102      	bne.n	801c2b0 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801c2aa:	f001 fe9d 	bl	801dfe8 <RFW_ReceiveInit>
 801c2ae:	e007      	b.n	801c2c0 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c2b0:	2300      	movs	r3, #0
 801c2b2:	2200      	movs	r2, #0
 801c2b4:	f240 2162 	movw	r1, #610	@ 0x262
 801c2b8:	f240 2062 	movw	r0, #610	@ 0x262
 801c2bc:	f000 ffc8 	bl	801d250 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d006      	beq.n	801c2d4 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c2c6:	6879      	ldr	r1, [r7, #4]
 801c2c8:	4813      	ldr	r0, [pc, #76]	@ (801c318 <RadioRxBoosted+0x80>)
 801c2ca:	f002 fe01 	bl	801eed0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c2ce:	4812      	ldr	r0, [pc, #72]	@ (801c318 <RadioRxBoosted+0x80>)
 801c2d0:	f002 fd20 	bl	801ed14 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801c2d4:	4b11      	ldr	r3, [pc, #68]	@ (801c31c <RadioRxBoosted+0x84>)
 801c2d6:	2200      	movs	r2, #0
 801c2d8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
 801c2da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801c2de:	4810      	ldr	r0, [pc, #64]	@ (801c320 <RadioRxBoosted+0x88>)
 801c2e0:	f7ff f9e0 	bl	801b6a4 <LL_GPIO_SetOutputPin>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c2e4:	4b0d      	ldr	r3, [pc, #52]	@ (801c31c <RadioRxBoosted+0x84>)
 801c2e6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c2ea:	2100      	movs	r1, #0
 801c2ec:	4618      	mov	r0, r3
 801c2ee:	f001 fc67 	bl	801dbc0 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801c2f2:	4b0a      	ldr	r3, [pc, #40]	@ (801c31c <RadioRxBoosted+0x84>)
 801c2f4:	785b      	ldrb	r3, [r3, #1]
 801c2f6:	2b00      	cmp	r3, #0
 801c2f8:	d004      	beq.n	801c304 <RadioRxBoosted+0x6c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801c2fa:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801c2fe:	f000 fe29 	bl	801cf54 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801c302:	e005      	b.n	801c310 <RadioRxBoosted+0x78>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801c304:	4b05      	ldr	r3, [pc, #20]	@ (801c31c <RadioRxBoosted+0x84>)
 801c306:	689b      	ldr	r3, [r3, #8]
 801c308:	019b      	lsls	r3, r3, #6
 801c30a:	4618      	mov	r0, r3
 801c30c:	f000 fe22 	bl	801cf54 <SUBGRF_SetRxBoosted>
}
 801c310:	bf00      	nop
 801c312:	3708      	adds	r7, #8
 801c314:	46bd      	mov	sp, r7
 801c316:	bd80      	pop	{r7, pc}
 801c318:	20001790 	.word	0x20001790
 801c31c:	2000171c 	.word	0x2000171c
 801c320:	48000400 	.word	0x48000400

0801c324 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801c324:	b580      	push	{r7, lr}
 801c326:	b082      	sub	sp, #8
 801c328:	af00      	add	r7, sp, #0
 801c32a:	6078      	str	r0, [r7, #4]
 801c32c:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 801c32e:	687b      	ldr	r3, [r7, #4]
 801c330:	005a      	lsls	r2, r3, #1
 801c332:	683b      	ldr	r3, [r7, #0]
 801c334:	4413      	add	r3, r2
 801c336:	4a0c      	ldr	r2, [pc, #48]	@ (801c368 <RadioSetRxDutyCycle+0x44>)
 801c338:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801c33a:	2300      	movs	r3, #0
 801c33c:	2200      	movs	r2, #0
 801c33e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801c342:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801c346:	f000 ff83 	bl	801d250 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c34a:	4b07      	ldr	r3, [pc, #28]	@ (801c368 <RadioSetRxDutyCycle+0x44>)
 801c34c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c350:	2100      	movs	r1, #0
 801c352:	4618      	mov	r0, r3
 801c354:	f001 fc34 	bl	801dbc0 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801c358:	6839      	ldr	r1, [r7, #0]
 801c35a:	6878      	ldr	r0, [r7, #4]
 801c35c:	f000 fe1e 	bl	801cf9c <SUBGRF_SetRxDutyCycle>
}
 801c360:	bf00      	nop
 801c362:	3708      	adds	r7, #8
 801c364:	46bd      	mov	sp, r7
 801c366:	bd80      	pop	{r7, pc}
 801c368:	2000171c 	.word	0x2000171c

0801c36c <RadioStartCad>:

static void RadioStartCad( void )
{
 801c36c:	b580      	push	{r7, lr}
 801c36e:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c370:	4b09      	ldr	r3, [pc, #36]	@ (801c398 <RadioStartCad+0x2c>)
 801c372:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c376:	2100      	movs	r1, #0
 801c378:	4618      	mov	r0, r3
 801c37a:	f001 fc21 	bl	801dbc0 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801c37e:	2300      	movs	r3, #0
 801c380:	2200      	movs	r2, #0
 801c382:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801c386:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801c38a:	f000 ff61 	bl	801d250 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801c38e:	f000 fe31 	bl	801cff4 <SUBGRF_SetCad>
}
 801c392:	bf00      	nop
 801c394:	bd80      	pop	{r7, pc}
 801c396:	bf00      	nop
 801c398:	2000171c 	.word	0x2000171c

0801c39c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801c39c:	b580      	push	{r7, lr}
 801c39e:	b084      	sub	sp, #16
 801c3a0:	af00      	add	r7, sp, #0
 801c3a2:	6078      	str	r0, [r7, #4]
 801c3a4:	460b      	mov	r3, r1
 801c3a6:	70fb      	strb	r3, [r7, #3]
 801c3a8:	4613      	mov	r3, r2
 801c3aa:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 801c3ac:	883b      	ldrh	r3, [r7, #0]
 801c3ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c3b2:	fb02 f303 	mul.w	r3, r2, r3
 801c3b6:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801c3b8:	6878      	ldr	r0, [r7, #4]
 801c3ba:	f000 ffa5 	bl	801d308 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801c3be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801c3c2:	4618      	mov	r0, r3
 801c3c4:	f001 fc24 	bl	801dc10 <SUBGRF_SetRfTxPower>
 801c3c8:	4603      	mov	r3, r0
 801c3ca:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c3cc:	210e      	movs	r1, #14
 801c3ce:	f640 101f 	movw	r0, #2335	@ 0x91f
 801c3d2:	f001 fae7 	bl	801d9a4 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801c3d6:	7afb      	ldrb	r3, [r7, #11]
 801c3d8:	2101      	movs	r1, #1
 801c3da:	4618      	mov	r0, r3
 801c3dc:	f001 fbf0 	bl	801dbc0 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801c3e0:	f000 fe16 	bl	801d010 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801c3e4:	68f9      	ldr	r1, [r7, #12]
 801c3e6:	4805      	ldr	r0, [pc, #20]	@ (801c3fc <RadioSetTxContinuousWave+0x60>)
 801c3e8:	f002 fd72 	bl	801eed0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801c3ec:	4803      	ldr	r0, [pc, #12]	@ (801c3fc <RadioSetTxContinuousWave+0x60>)
 801c3ee:	f002 fc91 	bl	801ed14 <UTIL_TIMER_Start>
}
 801c3f2:	bf00      	nop
 801c3f4:	3710      	adds	r7, #16
 801c3f6:	46bd      	mov	sp, r7
 801c3f8:	bd80      	pop	{r7, pc}
 801c3fa:	bf00      	nop
 801c3fc:	20001778 	.word	0x20001778

0801c400 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801c400:	b580      	push	{r7, lr}
 801c402:	b082      	sub	sp, #8
 801c404:	af00      	add	r7, sp, #0
 801c406:	4603      	mov	r3, r0
 801c408:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801c40a:	f001 fa38 	bl	801d87e <SUBGRF_GetRssiInst>
 801c40e:	4603      	mov	r3, r0
}
 801c410:	4618      	mov	r0, r3
 801c412:	3708      	adds	r7, #8
 801c414:	46bd      	mov	sp, r7
 801c416:	bd80      	pop	{r7, pc}

0801c418 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801c418:	b580      	push	{r7, lr}
 801c41a:	b082      	sub	sp, #8
 801c41c:	af00      	add	r7, sp, #0
 801c41e:	4603      	mov	r3, r0
 801c420:	460a      	mov	r2, r1
 801c422:	80fb      	strh	r3, [r7, #6]
 801c424:	4613      	mov	r3, r2
 801c426:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 801c428:	797a      	ldrb	r2, [r7, #5]
 801c42a:	88fb      	ldrh	r3, [r7, #6]
 801c42c:	4611      	mov	r1, r2
 801c42e:	4618      	mov	r0, r3
 801c430:	f001 fab8 	bl	801d9a4 <SUBGRF_WriteRegister>
}
 801c434:	bf00      	nop
 801c436:	3708      	adds	r7, #8
 801c438:	46bd      	mov	sp, r7
 801c43a:	bd80      	pop	{r7, pc}

0801c43c <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801c43c:	b580      	push	{r7, lr}
 801c43e:	b082      	sub	sp, #8
 801c440:	af00      	add	r7, sp, #0
 801c442:	4603      	mov	r3, r0
 801c444:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801c446:	88fb      	ldrh	r3, [r7, #6]
 801c448:	4618      	mov	r0, r3
 801c44a:	f001 facd 	bl	801d9e8 <SUBGRF_ReadRegister>
 801c44e:	4603      	mov	r3, r0
}
 801c450:	4618      	mov	r0, r3
 801c452:	3708      	adds	r7, #8
 801c454:	46bd      	mov	sp, r7
 801c456:	bd80      	pop	{r7, pc}

0801c458 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c458:	b580      	push	{r7, lr}
 801c45a:	b082      	sub	sp, #8
 801c45c:	af00      	add	r7, sp, #0
 801c45e:	4603      	mov	r3, r0
 801c460:	6039      	str	r1, [r7, #0]
 801c462:	80fb      	strh	r3, [r7, #6]
 801c464:	4613      	mov	r3, r2
 801c466:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801c468:	797b      	ldrb	r3, [r7, #5]
 801c46a:	b29a      	uxth	r2, r3
 801c46c:	88fb      	ldrh	r3, [r7, #6]
 801c46e:	6839      	ldr	r1, [r7, #0]
 801c470:	4618      	mov	r0, r3
 801c472:	f001 fad9 	bl	801da28 <SUBGRF_WriteRegisters>
}
 801c476:	bf00      	nop
 801c478:	3708      	adds	r7, #8
 801c47a:	46bd      	mov	sp, r7
 801c47c:	bd80      	pop	{r7, pc}

0801c47e <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c47e:	b580      	push	{r7, lr}
 801c480:	b082      	sub	sp, #8
 801c482:	af00      	add	r7, sp, #0
 801c484:	4603      	mov	r3, r0
 801c486:	6039      	str	r1, [r7, #0]
 801c488:	80fb      	strh	r3, [r7, #6]
 801c48a:	4613      	mov	r3, r2
 801c48c:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801c48e:	797b      	ldrb	r3, [r7, #5]
 801c490:	b29a      	uxth	r2, r3
 801c492:	88fb      	ldrh	r3, [r7, #6]
 801c494:	6839      	ldr	r1, [r7, #0]
 801c496:	4618      	mov	r0, r3
 801c498:	f001 fae8 	bl	801da6c <SUBGRF_ReadRegisters>
}
 801c49c:	bf00      	nop
 801c49e:	3708      	adds	r7, #8
 801c4a0:	46bd      	mov	sp, r7
 801c4a2:	bd80      	pop	{r7, pc}

0801c4a4 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801c4a4:	b580      	push	{r7, lr}
 801c4a6:	b082      	sub	sp, #8
 801c4a8:	af00      	add	r7, sp, #0
 801c4aa:	4603      	mov	r3, r0
 801c4ac:	460a      	mov	r2, r1
 801c4ae:	71fb      	strb	r3, [r7, #7]
 801c4b0:	4613      	mov	r3, r2
 801c4b2:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801c4b4:	79fb      	ldrb	r3, [r7, #7]
 801c4b6:	2b01      	cmp	r3, #1
 801c4b8:	d10a      	bne.n	801c4d0 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801c4ba:	4a0e      	ldr	r2, [pc, #56]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4bc:	79bb      	ldrb	r3, [r7, #6]
 801c4be:	7013      	strb	r3, [r2, #0]
 801c4c0:	4b0c      	ldr	r3, [pc, #48]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4c2:	781a      	ldrb	r2, [r3, #0]
 801c4c4:	4b0c      	ldr	r3, [pc, #48]	@ (801c4f8 <RadioSetMaxPayloadLength+0x54>)
 801c4c6:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c4c8:	480c      	ldr	r0, [pc, #48]	@ (801c4fc <RadioSetMaxPayloadLength+0x58>)
 801c4ca:	f001 f925 	bl	801d718 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801c4ce:	e00d      	b.n	801c4ec <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801c4d0:	4b09      	ldr	r3, [pc, #36]	@ (801c4f8 <RadioSetMaxPayloadLength+0x54>)
 801c4d2:	7d5b      	ldrb	r3, [r3, #21]
 801c4d4:	2b01      	cmp	r3, #1
 801c4d6:	d109      	bne.n	801c4ec <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801c4d8:	4a06      	ldr	r2, [pc, #24]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4da:	79bb      	ldrb	r3, [r7, #6]
 801c4dc:	7013      	strb	r3, [r2, #0]
 801c4de:	4b05      	ldr	r3, [pc, #20]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4e0:	781a      	ldrb	r2, [r3, #0]
 801c4e2:	4b05      	ldr	r3, [pc, #20]	@ (801c4f8 <RadioSetMaxPayloadLength+0x54>)
 801c4e4:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c4e6:	4805      	ldr	r0, [pc, #20]	@ (801c4fc <RadioSetMaxPayloadLength+0x58>)
 801c4e8:	f001 f916 	bl	801d718 <SUBGRF_SetPacketParams>
}
 801c4ec:	bf00      	nop
 801c4ee:	3708      	adds	r7, #8
 801c4f0:	46bd      	mov	sp, r7
 801c4f2:	bd80      	pop	{r7, pc}
 801c4f4:	20000144 	.word	0x20000144
 801c4f8:	2000171c 	.word	0x2000171c
 801c4fc:	2000172a 	.word	0x2000172a

0801c500 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801c500:	b580      	push	{r7, lr}
 801c502:	b082      	sub	sp, #8
 801c504:	af00      	add	r7, sp, #0
 801c506:	4603      	mov	r3, r0
 801c508:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801c50a:	4a13      	ldr	r2, [pc, #76]	@ (801c558 <RadioSetPublicNetwork+0x58>)
 801c50c:	79fb      	ldrb	r3, [r7, #7]
 801c50e:	7313      	strb	r3, [r2, #12]
 801c510:	4b11      	ldr	r3, [pc, #68]	@ (801c558 <RadioSetPublicNetwork+0x58>)
 801c512:	7b1a      	ldrb	r2, [r3, #12]
 801c514:	4b10      	ldr	r3, [pc, #64]	@ (801c558 <RadioSetPublicNetwork+0x58>)
 801c516:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801c518:	2001      	movs	r0, #1
 801c51a:	f7ff f951 	bl	801b7c0 <RadioSetModem>
    if( enable == true )
 801c51e:	79fb      	ldrb	r3, [r7, #7]
 801c520:	2b00      	cmp	r3, #0
 801c522:	d00a      	beq.n	801c53a <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801c524:	2134      	movs	r1, #52	@ 0x34
 801c526:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c52a:	f001 fa3b 	bl	801d9a4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801c52e:	2144      	movs	r1, #68	@ 0x44
 801c530:	f240 7041 	movw	r0, #1857	@ 0x741
 801c534:	f001 fa36 	bl	801d9a4 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801c538:	e009      	b.n	801c54e <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801c53a:	2114      	movs	r1, #20
 801c53c:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c540:	f001 fa30 	bl	801d9a4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801c544:	2124      	movs	r1, #36	@ 0x24
 801c546:	f240 7041 	movw	r0, #1857	@ 0x741
 801c54a:	f001 fa2b 	bl	801d9a4 <SUBGRF_WriteRegister>
}
 801c54e:	bf00      	nop
 801c550:	3708      	adds	r7, #8
 801c552:	46bd      	mov	sp, r7
 801c554:	bd80      	pop	{r7, pc}
 801c556:	bf00      	nop
 801c558:	2000171c 	.word	0x2000171c

0801c55c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801c55c:	b580      	push	{r7, lr}
 801c55e:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801c560:	f001 fb8a 	bl	801dc78 <SUBGRF_GetRadioWakeUpTime>
 801c564:	4603      	mov	r3, r0
 801c566:	3303      	adds	r3, #3
}
 801c568:	4618      	mov	r0, r3
 801c56a:	bd80      	pop	{r7, pc}

0801c56c <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801c56c:	b580      	push	{r7, lr}
 801c56e:	b082      	sub	sp, #8
 801c570:	af00      	add	r7, sp, #0
 801c572:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801c574:	f000 f80e 	bl	801c594 <RadioOnTxTimeoutProcess>
}
 801c578:	bf00      	nop
 801c57a:	3708      	adds	r7, #8
 801c57c:	46bd      	mov	sp, r7
 801c57e:	bd80      	pop	{r7, pc}

0801c580 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801c580:	b580      	push	{r7, lr}
 801c582:	b082      	sub	sp, #8
 801c584:	af00      	add	r7, sp, #0
 801c586:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801c588:	f000 f81e 	bl	801c5c8 <RadioOnRxTimeoutProcess>
}
 801c58c:	bf00      	nop
 801c58e:	3708      	adds	r7, #8
 801c590:	46bd      	mov	sp, r7
 801c592:	bd80      	pop	{r7, pc}

0801c594 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801c594:	b580      	push	{r7, lr}
 801c596:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );
 801c598:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801c59c:	4808      	ldr	r0, [pc, #32]	@ (801c5c0 <RadioOnTxTimeoutProcess+0x2c>)
 801c59e:	f7ff f88e 	bl	801b6be <LL_GPIO_ResetOutputPin>

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c5a2:	4b08      	ldr	r3, [pc, #32]	@ (801c5c4 <RadioOnTxTimeoutProcess+0x30>)
 801c5a4:	681b      	ldr	r3, [r3, #0]
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d008      	beq.n	801c5bc <RadioOnTxTimeoutProcess+0x28>
 801c5aa:	4b06      	ldr	r3, [pc, #24]	@ (801c5c4 <RadioOnTxTimeoutProcess+0x30>)
 801c5ac:	681b      	ldr	r3, [r3, #0]
 801c5ae:	685b      	ldr	r3, [r3, #4]
 801c5b0:	2b00      	cmp	r3, #0
 801c5b2:	d003      	beq.n	801c5bc <RadioOnTxTimeoutProcess+0x28>
    {
        RadioEvents->TxTimeout( );
 801c5b4:	4b03      	ldr	r3, [pc, #12]	@ (801c5c4 <RadioOnTxTimeoutProcess+0x30>)
 801c5b6:	681b      	ldr	r3, [r3, #0]
 801c5b8:	685b      	ldr	r3, [r3, #4]
 801c5ba:	4798      	blx	r3
    }
}
 801c5bc:	bf00      	nop
 801c5be:	bd80      	pop	{r7, pc}
 801c5c0:	48000400 	.word	0x48000400
 801c5c4:	20001718 	.word	0x20001718

0801c5c8 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801c5c8:	b580      	push	{r7, lr}
 801c5ca:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );
 801c5cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801c5d0:	4808      	ldr	r0, [pc, #32]	@ (801c5f4 <RadioOnRxTimeoutProcess+0x2c>)
 801c5d2:	f7ff f874 	bl	801b6be <LL_GPIO_ResetOutputPin>

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c5d6:	4b08      	ldr	r3, [pc, #32]	@ (801c5f8 <RadioOnRxTimeoutProcess+0x30>)
 801c5d8:	681b      	ldr	r3, [r3, #0]
 801c5da:	2b00      	cmp	r3, #0
 801c5dc:	d008      	beq.n	801c5f0 <RadioOnRxTimeoutProcess+0x28>
 801c5de:	4b06      	ldr	r3, [pc, #24]	@ (801c5f8 <RadioOnRxTimeoutProcess+0x30>)
 801c5e0:	681b      	ldr	r3, [r3, #0]
 801c5e2:	68db      	ldr	r3, [r3, #12]
 801c5e4:	2b00      	cmp	r3, #0
 801c5e6:	d003      	beq.n	801c5f0 <RadioOnRxTimeoutProcess+0x28>
    {
        RadioEvents->RxTimeout( );
 801c5e8:	4b03      	ldr	r3, [pc, #12]	@ (801c5f8 <RadioOnRxTimeoutProcess+0x30>)
 801c5ea:	681b      	ldr	r3, [r3, #0]
 801c5ec:	68db      	ldr	r3, [r3, #12]
 801c5ee:	4798      	blx	r3
    }
}
 801c5f0:	bf00      	nop
 801c5f2:	bd80      	pop	{r7, pc}
 801c5f4:	48000400 	.word	0x48000400
 801c5f8:	20001718 	.word	0x20001718

0801c5fc <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801c5fc:	b580      	push	{r7, lr}
 801c5fe:	b082      	sub	sp, #8
 801c600:	af00      	add	r7, sp, #0
 801c602:	4603      	mov	r3, r0
 801c604:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801c606:	4a05      	ldr	r2, [pc, #20]	@ (801c61c <RadioOnDioIrq+0x20>)
 801c608:	88fb      	ldrh	r3, [r7, #6]
 801c60a:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801c60e:	f000 f807 	bl	801c620 <RadioIrqProcess>
}
 801c612:	bf00      	nop
 801c614:	3708      	adds	r7, #8
 801c616:	46bd      	mov	sp, r7
 801c618:	bd80      	pop	{r7, pc}
 801c61a:	bf00      	nop
 801c61c:	2000171c 	.word	0x2000171c

0801c620 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801c620:	b5b0      	push	{r4, r5, r7, lr}
 801c622:	b082      	sub	sp, #8
 801c624:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801c626:	2300      	movs	r3, #0
 801c628:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801c62a:	2300      	movs	r3, #0
 801c62c:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801c62e:	4bb2      	ldr	r3, [pc, #712]	@ (801c8f8 <RadioIrqProcess+0x2d8>)
 801c630:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801c634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c638:	f000 8117 	beq.w	801c86a <RadioIrqProcess+0x24a>
 801c63c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c640:	f300 81fe 	bgt.w	801ca40 <RadioIrqProcess+0x420>
 801c644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c648:	f000 80fb 	beq.w	801c842 <RadioIrqProcess+0x222>
 801c64c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c650:	f300 81f6 	bgt.w	801ca40 <RadioIrqProcess+0x420>
 801c654:	2b80      	cmp	r3, #128	@ 0x80
 801c656:	f000 80e0 	beq.w	801c81a <RadioIrqProcess+0x1fa>
 801c65a:	2b80      	cmp	r3, #128	@ 0x80
 801c65c:	f300 81f0 	bgt.w	801ca40 <RadioIrqProcess+0x420>
 801c660:	2b20      	cmp	r3, #32
 801c662:	dc49      	bgt.n	801c6f8 <RadioIrqProcess+0xd8>
 801c664:	2b00      	cmp	r3, #0
 801c666:	f340 81eb 	ble.w	801ca40 <RadioIrqProcess+0x420>
 801c66a:	3b01      	subs	r3, #1
 801c66c:	2b1f      	cmp	r3, #31
 801c66e:	f200 81e7 	bhi.w	801ca40 <RadioIrqProcess+0x420>
 801c672:	a201      	add	r2, pc, #4	@ (adr r2, 801c678 <RadioIrqProcess+0x58>)
 801c674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c678:	0801c701 	.word	0x0801c701
 801c67c:	0801c745 	.word	0x0801c745
 801c680:	0801ca41 	.word	0x0801ca41
 801c684:	0801c91d 	.word	0x0801c91d
 801c688:	0801ca41 	.word	0x0801ca41
 801c68c:	0801ca41 	.word	0x0801ca41
 801c690:	0801ca41 	.word	0x0801ca41
 801c694:	0801c999 	.word	0x0801c999
 801c698:	0801ca41 	.word	0x0801ca41
 801c69c:	0801ca41 	.word	0x0801ca41
 801c6a0:	0801ca41 	.word	0x0801ca41
 801c6a4:	0801ca41 	.word	0x0801ca41
 801c6a8:	0801ca41 	.word	0x0801ca41
 801c6ac:	0801ca41 	.word	0x0801ca41
 801c6b0:	0801ca41 	.word	0x0801ca41
 801c6b4:	0801c9b5 	.word	0x0801c9b5
 801c6b8:	0801ca41 	.word	0x0801ca41
 801c6bc:	0801ca41 	.word	0x0801ca41
 801c6c0:	0801ca41 	.word	0x0801ca41
 801c6c4:	0801ca41 	.word	0x0801ca41
 801c6c8:	0801ca41 	.word	0x0801ca41
 801c6cc:	0801ca41 	.word	0x0801ca41
 801c6d0:	0801ca41 	.word	0x0801ca41
 801c6d4:	0801ca41 	.word	0x0801ca41
 801c6d8:	0801ca41 	.word	0x0801ca41
 801c6dc:	0801ca41 	.word	0x0801ca41
 801c6e0:	0801ca41 	.word	0x0801ca41
 801c6e4:	0801ca41 	.word	0x0801ca41
 801c6e8:	0801ca41 	.word	0x0801ca41
 801c6ec:	0801ca41 	.word	0x0801ca41
 801c6f0:	0801ca41 	.word	0x0801ca41
 801c6f4:	0801c9c3 	.word	0x0801c9c3
 801c6f8:	2b40      	cmp	r3, #64	@ 0x40
 801c6fa:	f000 8183 	beq.w	801ca04 <RadioIrqProcess+0x3e4>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801c6fe:	e19f      	b.n	801ca40 <RadioIrqProcess+0x420>
        DBG_GPIO_RADIO_TX( RST );
 801c700:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801c704:	487d      	ldr	r0, [pc, #500]	@ (801c8fc <RadioIrqProcess+0x2dc>)
 801c706:	f7fe ffda 	bl	801b6be <LL_GPIO_ResetOutputPin>
        TimerStop( &TxTimeoutTimer );
 801c70a:	487d      	ldr	r0, [pc, #500]	@ (801c900 <RadioIrqProcess+0x2e0>)
 801c70c:	f002 fb70 	bl	801edf0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801c710:	2000      	movs	r0, #0
 801c712:	f000 fbc3 	bl	801ce9c <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801c716:	f001 fc46 	bl	801dfa6 <RFW_Is_LongPacketModeEnabled>
 801c71a:	4603      	mov	r3, r0
 801c71c:	2b01      	cmp	r3, #1
 801c71e:	d101      	bne.n	801c724 <RadioIrqProcess+0x104>
            RFW_DeInit_TxLongPacket( );
 801c720:	f001 fc6a 	bl	801dff8 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801c724:	4b77      	ldr	r3, [pc, #476]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c726:	681b      	ldr	r3, [r3, #0]
 801c728:	2b00      	cmp	r3, #0
 801c72a:	f000 818b 	beq.w	801ca44 <RadioIrqProcess+0x424>
 801c72e:	4b75      	ldr	r3, [pc, #468]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c730:	681b      	ldr	r3, [r3, #0]
 801c732:	681b      	ldr	r3, [r3, #0]
 801c734:	2b00      	cmp	r3, #0
 801c736:	f000 8185 	beq.w	801ca44 <RadioIrqProcess+0x424>
            RadioEvents->TxDone( );
 801c73a:	4b72      	ldr	r3, [pc, #456]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c73c:	681b      	ldr	r3, [r3, #0]
 801c73e:	681b      	ldr	r3, [r3, #0]
 801c740:	4798      	blx	r3
        break;
 801c742:	e17f      	b.n	801ca44 <RadioIrqProcess+0x424>
        DBG_GPIO_RADIO_RX( RST );
 801c744:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801c748:	486c      	ldr	r0, [pc, #432]	@ (801c8fc <RadioIrqProcess+0x2dc>)
 801c74a:	f7fe ffb8 	bl	801b6be <LL_GPIO_ResetOutputPin>
        TimerStop( &RxTimeoutTimer );
 801c74e:	486e      	ldr	r0, [pc, #440]	@ (801c908 <RadioIrqProcess+0x2e8>)
 801c750:	f002 fb4e 	bl	801edf0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c754:	4b68      	ldr	r3, [pc, #416]	@ (801c8f8 <RadioIrqProcess+0x2d8>)
 801c756:	785b      	ldrb	r3, [r3, #1]
 801c758:	f083 0301 	eor.w	r3, r3, #1
 801c75c:	b2db      	uxtb	r3, r3
 801c75e:	2b00      	cmp	r3, #0
 801c760:	d014      	beq.n	801c78c <RadioIrqProcess+0x16c>
            SUBGRF_SetStandby( STDBY_RC );
 801c762:	2000      	movs	r0, #0
 801c764:	f000 fb9a 	bl	801ce9c <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801c768:	2100      	movs	r1, #0
 801c76a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c76e:	f001 f919 	bl	801d9a4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801c772:	f640 1044 	movw	r0, #2372	@ 0x944
 801c776:	f001 f937 	bl	801d9e8 <SUBGRF_ReadRegister>
 801c77a:	4603      	mov	r3, r0
 801c77c:	f043 0302 	orr.w	r3, r3, #2
 801c780:	b2db      	uxtb	r3, r3
 801c782:	4619      	mov	r1, r3
 801c784:	f640 1044 	movw	r0, #2372	@ 0x944
 801c788:	f001 f90c 	bl	801d9a4 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801c78c:	1dfb      	adds	r3, r7, #7
 801c78e:	22ff      	movs	r2, #255	@ 0xff
 801c790:	4619      	mov	r1, r3
 801c792:	485e      	ldr	r0, [pc, #376]	@ (801c90c <RadioIrqProcess+0x2ec>)
 801c794:	f000 fa50 	bl	801cc38 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801c798:	485d      	ldr	r0, [pc, #372]	@ (801c910 <RadioIrqProcess+0x2f0>)
 801c79a:	f001 f8b1 	bl	801d900 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801c79e:	4b59      	ldr	r3, [pc, #356]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c7a0:	681b      	ldr	r3, [r3, #0]
 801c7a2:	2b00      	cmp	r3, #0
 801c7a4:	f000 8150 	beq.w	801ca48 <RadioIrqProcess+0x428>
 801c7a8:	4b56      	ldr	r3, [pc, #344]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c7aa:	681b      	ldr	r3, [r3, #0]
 801c7ac:	689b      	ldr	r3, [r3, #8]
 801c7ae:	2b00      	cmp	r3, #0
 801c7b0:	f000 814a 	beq.w	801ca48 <RadioIrqProcess+0x428>
            switch( SubgRf.PacketStatus.packetType )
 801c7b4:	4b50      	ldr	r3, [pc, #320]	@ (801c8f8 <RadioIrqProcess+0x2d8>)
 801c7b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c7ba:	2b01      	cmp	r3, #1
 801c7bc:	d10e      	bne.n	801c7dc <RadioIrqProcess+0x1bc>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801c7be:	4b51      	ldr	r3, [pc, #324]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c7c0:	681b      	ldr	r3, [r3, #0]
 801c7c2:	689c      	ldr	r4, [r3, #8]
 801c7c4:	79fb      	ldrb	r3, [r7, #7]
 801c7c6:	4619      	mov	r1, r3
 801c7c8:	4b4b      	ldr	r3, [pc, #300]	@ (801c8f8 <RadioIrqProcess+0x2d8>)
 801c7ca:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801c7ce:	461a      	mov	r2, r3
 801c7d0:	4b49      	ldr	r3, [pc, #292]	@ (801c8f8 <RadioIrqProcess+0x2d8>)
 801c7d2:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801c7d6:	484d      	ldr	r0, [pc, #308]	@ (801c90c <RadioIrqProcess+0x2ec>)
 801c7d8:	47a0      	blx	r4
                break;
 801c7da:	e01d      	b.n	801c818 <RadioIrqProcess+0x1f8>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801c7dc:	4b46      	ldr	r3, [pc, #280]	@ (801c8f8 <RadioIrqProcess+0x2d8>)
 801c7de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c7e0:	463a      	mov	r2, r7
 801c7e2:	4611      	mov	r1, r2
 801c7e4:	4618      	mov	r0, r3
 801c7e6:	f001 fb39 	bl	801de5c <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801c7ea:	4b46      	ldr	r3, [pc, #280]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c7ec:	681b      	ldr	r3, [r3, #0]
 801c7ee:	689c      	ldr	r4, [r3, #8]
 801c7f0:	79fb      	ldrb	r3, [r7, #7]
 801c7f2:	4619      	mov	r1, r3
 801c7f4:	4b40      	ldr	r3, [pc, #256]	@ (801c8f8 <RadioIrqProcess+0x2d8>)
 801c7f6:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801c7fa:	4618      	mov	r0, r3
 801c7fc:	683b      	ldr	r3, [r7, #0]
 801c7fe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801c802:	4a44      	ldr	r2, [pc, #272]	@ (801c914 <RadioIrqProcess+0x2f4>)
 801c804:	fb82 5203 	smull	r5, r2, r2, r3
 801c808:	1192      	asrs	r2, r2, #6
 801c80a:	17db      	asrs	r3, r3, #31
 801c80c:	1ad3      	subs	r3, r2, r3
 801c80e:	b25b      	sxtb	r3, r3
 801c810:	4602      	mov	r2, r0
 801c812:	483e      	ldr	r0, [pc, #248]	@ (801c90c <RadioIrqProcess+0x2ec>)
 801c814:	47a0      	blx	r4
                break;
 801c816:	bf00      	nop
        break;
 801c818:	e116      	b.n	801ca48 <RadioIrqProcess+0x428>
        SUBGRF_SetStandby( STDBY_RC );
 801c81a:	2000      	movs	r0, #0
 801c81c:	f000 fb3e 	bl	801ce9c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c820:	4b38      	ldr	r3, [pc, #224]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c822:	681b      	ldr	r3, [r3, #0]
 801c824:	2b00      	cmp	r3, #0
 801c826:	f000 8111 	beq.w	801ca4c <RadioIrqProcess+0x42c>
 801c82a:	4b36      	ldr	r3, [pc, #216]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c82c:	681b      	ldr	r3, [r3, #0]
 801c82e:	699b      	ldr	r3, [r3, #24]
 801c830:	2b00      	cmp	r3, #0
 801c832:	f000 810b 	beq.w	801ca4c <RadioIrqProcess+0x42c>
            RadioEvents->CadDone( false );
 801c836:	4b33      	ldr	r3, [pc, #204]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c838:	681b      	ldr	r3, [r3, #0]
 801c83a:	699b      	ldr	r3, [r3, #24]
 801c83c:	2000      	movs	r0, #0
 801c83e:	4798      	blx	r3
        break;
 801c840:	e104      	b.n	801ca4c <RadioIrqProcess+0x42c>
        SUBGRF_SetStandby( STDBY_RC );
 801c842:	2000      	movs	r0, #0
 801c844:	f000 fb2a 	bl	801ce9c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c848:	4b2e      	ldr	r3, [pc, #184]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c84a:	681b      	ldr	r3, [r3, #0]
 801c84c:	2b00      	cmp	r3, #0
 801c84e:	f000 80ff 	beq.w	801ca50 <RadioIrqProcess+0x430>
 801c852:	4b2c      	ldr	r3, [pc, #176]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c854:	681b      	ldr	r3, [r3, #0]
 801c856:	699b      	ldr	r3, [r3, #24]
 801c858:	2b00      	cmp	r3, #0
 801c85a:	f000 80f9 	beq.w	801ca50 <RadioIrqProcess+0x430>
            RadioEvents->CadDone( true );
 801c85e:	4b29      	ldr	r3, [pc, #164]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c860:	681b      	ldr	r3, [r3, #0]
 801c862:	699b      	ldr	r3, [r3, #24]
 801c864:	2001      	movs	r0, #1
 801c866:	4798      	blx	r3
        break;
 801c868:	e0f2      	b.n	801ca50 <RadioIrqProcess+0x430>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801c86a:	4b2b      	ldr	r3, [pc, #172]	@ (801c918 <RadioIrqProcess+0x2f8>)
 801c86c:	2201      	movs	r2, #1
 801c86e:	2100      	movs	r1, #0
 801c870:	2002      	movs	r0, #2
 801c872:	f002 fcc7 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801c876:	f000 f9c5 	bl	801cc04 <SUBGRF_GetOperatingMode>
 801c87a:	4603      	mov	r3, r0
 801c87c:	2b04      	cmp	r3, #4
 801c87e:	d11a      	bne.n	801c8b6 <RadioIrqProcess+0x296>
            DBG_GPIO_RADIO_TX( RST );
 801c880:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801c884:	481d      	ldr	r0, [pc, #116]	@ (801c8fc <RadioIrqProcess+0x2dc>)
 801c886:	f7fe ff1a 	bl	801b6be <LL_GPIO_ResetOutputPin>
            TimerStop( &TxTimeoutTimer );
 801c88a:	481d      	ldr	r0, [pc, #116]	@ (801c900 <RadioIrqProcess+0x2e0>)
 801c88c:	f002 fab0 	bl	801edf0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c890:	2000      	movs	r0, #0
 801c892:	f000 fb03 	bl	801ce9c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c896:	4b1b      	ldr	r3, [pc, #108]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c898:	681b      	ldr	r3, [r3, #0]
 801c89a:	2b00      	cmp	r3, #0
 801c89c:	f000 80da 	beq.w	801ca54 <RadioIrqProcess+0x434>
 801c8a0:	4b18      	ldr	r3, [pc, #96]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c8a2:	681b      	ldr	r3, [r3, #0]
 801c8a4:	685b      	ldr	r3, [r3, #4]
 801c8a6:	2b00      	cmp	r3, #0
 801c8a8:	f000 80d4 	beq.w	801ca54 <RadioIrqProcess+0x434>
                RadioEvents->TxTimeout( );
 801c8ac:	4b15      	ldr	r3, [pc, #84]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c8ae:	681b      	ldr	r3, [r3, #0]
 801c8b0:	685b      	ldr	r3, [r3, #4]
 801c8b2:	4798      	blx	r3
        break;
 801c8b4:	e0ce      	b.n	801ca54 <RadioIrqProcess+0x434>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801c8b6:	f000 f9a5 	bl	801cc04 <SUBGRF_GetOperatingMode>
 801c8ba:	4603      	mov	r3, r0
 801c8bc:	2b05      	cmp	r3, #5
 801c8be:	f040 80c9 	bne.w	801ca54 <RadioIrqProcess+0x434>
            DBG_GPIO_RADIO_RX( RST );
 801c8c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801c8c6:	480d      	ldr	r0, [pc, #52]	@ (801c8fc <RadioIrqProcess+0x2dc>)
 801c8c8:	f7fe fef9 	bl	801b6be <LL_GPIO_ResetOutputPin>
            TimerStop( &RxTimeoutTimer );
 801c8cc:	480e      	ldr	r0, [pc, #56]	@ (801c908 <RadioIrqProcess+0x2e8>)
 801c8ce:	f002 fa8f 	bl	801edf0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c8d2:	2000      	movs	r0, #0
 801c8d4:	f000 fae2 	bl	801ce9c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c8d8:	4b0a      	ldr	r3, [pc, #40]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c8da:	681b      	ldr	r3, [r3, #0]
 801c8dc:	2b00      	cmp	r3, #0
 801c8de:	f000 80b9 	beq.w	801ca54 <RadioIrqProcess+0x434>
 801c8e2:	4b08      	ldr	r3, [pc, #32]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c8e4:	681b      	ldr	r3, [r3, #0]
 801c8e6:	68db      	ldr	r3, [r3, #12]
 801c8e8:	2b00      	cmp	r3, #0
 801c8ea:	f000 80b3 	beq.w	801ca54 <RadioIrqProcess+0x434>
                RadioEvents->RxTimeout( );
 801c8ee:	4b05      	ldr	r3, [pc, #20]	@ (801c904 <RadioIrqProcess+0x2e4>)
 801c8f0:	681b      	ldr	r3, [r3, #0]
 801c8f2:	68db      	ldr	r3, [r3, #12]
 801c8f4:	4798      	blx	r3
        break;
 801c8f6:	e0ad      	b.n	801ca54 <RadioIrqProcess+0x434>
 801c8f8:	2000171c 	.word	0x2000171c
 801c8fc:	48000400 	.word	0x48000400
 801c900:	20001778 	.word	0x20001778
 801c904:	20001718 	.word	0x20001718
 801c908:	20001790 	.word	0x20001790
 801c90c:	20001618 	.word	0x20001618
 801c910:	20001740 	.word	0x20001740
 801c914:	10624dd3 	.word	0x10624dd3
 801c918:	080201a4 	.word	0x080201a4
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801c91c:	4b54      	ldr	r3, [pc, #336]	@ (801ca70 <RadioIrqProcess+0x450>)
 801c91e:	2201      	movs	r2, #1
 801c920:	2100      	movs	r1, #0
 801c922:	2002      	movs	r0, #2
 801c924:	f002 fc6e 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801c928:	4b52      	ldr	r3, [pc, #328]	@ (801ca74 <RadioIrqProcess+0x454>)
 801c92a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c92c:	2b00      	cmp	r3, #0
 801c92e:	f000 8093 	beq.w	801ca58 <RadioIrqProcess+0x438>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801c932:	4a51      	ldr	r2, [pc, #324]	@ (801ca78 <RadioIrqProcess+0x458>)
 801c934:	4b4f      	ldr	r3, [pc, #316]	@ (801ca74 <RadioIrqProcess+0x454>)
 801c936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c938:	0c1b      	lsrs	r3, r3, #16
 801c93a:	b2db      	uxtb	r3, r3
 801c93c:	4619      	mov	r1, r3
 801c93e:	f640 1003 	movw	r0, #2307	@ 0x903
 801c942:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801c944:	4a4c      	ldr	r2, [pc, #304]	@ (801ca78 <RadioIrqProcess+0x458>)
 801c946:	4b4b      	ldr	r3, [pc, #300]	@ (801ca74 <RadioIrqProcess+0x454>)
 801c948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c94a:	0a1b      	lsrs	r3, r3, #8
 801c94c:	b2db      	uxtb	r3, r3
 801c94e:	4619      	mov	r1, r3
 801c950:	f640 1004 	movw	r0, #2308	@ 0x904
 801c954:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801c956:	4a48      	ldr	r2, [pc, #288]	@ (801ca78 <RadioIrqProcess+0x458>)
 801c958:	4b46      	ldr	r3, [pc, #280]	@ (801ca74 <RadioIrqProcess+0x454>)
 801c95a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c95c:	b2db      	uxtb	r3, r3
 801c95e:	4619      	mov	r1, r3
 801c960:	f640 1005 	movw	r0, #2309	@ 0x905
 801c964:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801c966:	4c44      	ldr	r4, [pc, #272]	@ (801ca78 <RadioIrqProcess+0x458>)
 801c968:	4b44      	ldr	r3, [pc, #272]	@ (801ca7c <RadioIrqProcess+0x45c>)
 801c96a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c96e:	4798      	blx	r3
 801c970:	4603      	mov	r3, r0
 801c972:	f043 0301 	orr.w	r3, r3, #1
 801c976:	b2db      	uxtb	r3, r3
 801c978:	4619      	mov	r1, r3
 801c97a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c97e:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801c980:	4b3c      	ldr	r3, [pc, #240]	@ (801ca74 <RadioIrqProcess+0x454>)
 801c982:	2200      	movs	r2, #0
 801c984:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c986:	2300      	movs	r3, #0
 801c988:	2200      	movs	r2, #0
 801c98a:	f240 2162 	movw	r1, #610	@ 0x262
 801c98e:	f240 2062 	movw	r0, #610	@ 0x262
 801c992:	f000 fc5d 	bl	801d250 <SUBGRF_SetDioIrqParams>
        break;
 801c996:	e05f      	b.n	801ca58 <RadioIrqProcess+0x438>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801c998:	4b39      	ldr	r3, [pc, #228]	@ (801ca80 <RadioIrqProcess+0x460>)
 801c99a:	2201      	movs	r2, #1
 801c99c:	2100      	movs	r1, #0
 801c99e:	2002      	movs	r0, #2
 801c9a0:	f002 fc30 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801c9a4:	f001 faf8 	bl	801df98 <RFW_Is_Init>
 801c9a8:	4603      	mov	r3, r0
 801c9aa:	2b01      	cmp	r3, #1
 801c9ac:	d156      	bne.n	801ca5c <RadioIrqProcess+0x43c>
            RFW_ReceivePayload( );
 801c9ae:	f001 fb29 	bl	801e004 <RFW_ReceivePayload>
        break;
 801c9b2:	e053      	b.n	801ca5c <RadioIrqProcess+0x43c>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801c9b4:	4b33      	ldr	r3, [pc, #204]	@ (801ca84 <RadioIrqProcess+0x464>)
 801c9b6:	2201      	movs	r2, #1
 801c9b8:	2100      	movs	r1, #0
 801c9ba:	2002      	movs	r0, #2
 801c9bc:	f002 fc22 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c9c0:	e051      	b.n	801ca66 <RadioIrqProcess+0x446>
        TimerStop( &RxTimeoutTimer );
 801c9c2:	4831      	ldr	r0, [pc, #196]	@ (801ca88 <RadioIrqProcess+0x468>)
 801c9c4:	f002 fa14 	bl	801edf0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c9c8:	4b2a      	ldr	r3, [pc, #168]	@ (801ca74 <RadioIrqProcess+0x454>)
 801c9ca:	785b      	ldrb	r3, [r3, #1]
 801c9cc:	f083 0301 	eor.w	r3, r3, #1
 801c9d0:	b2db      	uxtb	r3, r3
 801c9d2:	2b00      	cmp	r3, #0
 801c9d4:	d002      	beq.n	801c9dc <RadioIrqProcess+0x3bc>
            SUBGRF_SetStandby( STDBY_RC );
 801c9d6:	2000      	movs	r0, #0
 801c9d8:	f000 fa60 	bl	801ce9c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c9dc:	4b2b      	ldr	r3, [pc, #172]	@ (801ca8c <RadioIrqProcess+0x46c>)
 801c9de:	681b      	ldr	r3, [r3, #0]
 801c9e0:	2b00      	cmp	r3, #0
 801c9e2:	d03d      	beq.n	801ca60 <RadioIrqProcess+0x440>
 801c9e4:	4b29      	ldr	r3, [pc, #164]	@ (801ca8c <RadioIrqProcess+0x46c>)
 801c9e6:	681b      	ldr	r3, [r3, #0]
 801c9e8:	68db      	ldr	r3, [r3, #12]
 801c9ea:	2b00      	cmp	r3, #0
 801c9ec:	d038      	beq.n	801ca60 <RadioIrqProcess+0x440>
            RadioEvents->RxTimeout( );
 801c9ee:	4b27      	ldr	r3, [pc, #156]	@ (801ca8c <RadioIrqProcess+0x46c>)
 801c9f0:	681b      	ldr	r3, [r3, #0]
 801c9f2:	68db      	ldr	r3, [r3, #12]
 801c9f4:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801c9f6:	4b26      	ldr	r3, [pc, #152]	@ (801ca90 <RadioIrqProcess+0x470>)
 801c9f8:	2201      	movs	r2, #1
 801c9fa:	2100      	movs	r1, #0
 801c9fc:	2002      	movs	r0, #2
 801c9fe:	f002 fc01 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801ca02:	e02d      	b.n	801ca60 <RadioIrqProcess+0x440>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801ca04:	4b23      	ldr	r3, [pc, #140]	@ (801ca94 <RadioIrqProcess+0x474>)
 801ca06:	2201      	movs	r2, #1
 801ca08:	2100      	movs	r1, #0
 801ca0a:	2002      	movs	r0, #2
 801ca0c:	f002 fbfa 	bl	801f204 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801ca10:	4b18      	ldr	r3, [pc, #96]	@ (801ca74 <RadioIrqProcess+0x454>)
 801ca12:	785b      	ldrb	r3, [r3, #1]
 801ca14:	f083 0301 	eor.w	r3, r3, #1
 801ca18:	b2db      	uxtb	r3, r3
 801ca1a:	2b00      	cmp	r3, #0
 801ca1c:	d002      	beq.n	801ca24 <RadioIrqProcess+0x404>
            SUBGRF_SetStandby( STDBY_RC );
 801ca1e:	2000      	movs	r0, #0
 801ca20:	f000 fa3c 	bl	801ce9c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801ca24:	4b19      	ldr	r3, [pc, #100]	@ (801ca8c <RadioIrqProcess+0x46c>)
 801ca26:	681b      	ldr	r3, [r3, #0]
 801ca28:	2b00      	cmp	r3, #0
 801ca2a:	d01b      	beq.n	801ca64 <RadioIrqProcess+0x444>
 801ca2c:	4b17      	ldr	r3, [pc, #92]	@ (801ca8c <RadioIrqProcess+0x46c>)
 801ca2e:	681b      	ldr	r3, [r3, #0]
 801ca30:	691b      	ldr	r3, [r3, #16]
 801ca32:	2b00      	cmp	r3, #0
 801ca34:	d016      	beq.n	801ca64 <RadioIrqProcess+0x444>
            RadioEvents->RxError( );
 801ca36:	4b15      	ldr	r3, [pc, #84]	@ (801ca8c <RadioIrqProcess+0x46c>)
 801ca38:	681b      	ldr	r3, [r3, #0]
 801ca3a:	691b      	ldr	r3, [r3, #16]
 801ca3c:	4798      	blx	r3
        break;
 801ca3e:	e011      	b.n	801ca64 <RadioIrqProcess+0x444>
        break;
 801ca40:	bf00      	nop
 801ca42:	e010      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca44:	bf00      	nop
 801ca46:	e00e      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca48:	bf00      	nop
 801ca4a:	e00c      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca4c:	bf00      	nop
 801ca4e:	e00a      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca50:	bf00      	nop
 801ca52:	e008      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca54:	bf00      	nop
 801ca56:	e006      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca58:	bf00      	nop
 801ca5a:	e004      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca5c:	bf00      	nop
 801ca5e:	e002      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca60:	bf00      	nop
 801ca62:	e000      	b.n	801ca66 <RadioIrqProcess+0x446>
        break;
 801ca64:	bf00      	nop
    }
}
 801ca66:	bf00      	nop
 801ca68:	3708      	adds	r7, #8
 801ca6a:	46bd      	mov	sp, r7
 801ca6c:	bdb0      	pop	{r4, r5, r7, pc}
 801ca6e:	bf00      	nop
 801ca70:	080201b8 	.word	0x080201b8
 801ca74:	2000171c 	.word	0x2000171c
 801ca78:	0801c419 	.word	0x0801c419
 801ca7c:	0801c43d 	.word	0x0801c43d
 801ca80:	080201c4 	.word	0x080201c4
 801ca84:	080201d0 	.word	0x080201d0
 801ca88:	20001790 	.word	0x20001790
 801ca8c:	20001718 	.word	0x20001718
 801ca90:	080201dc 	.word	0x080201dc
 801ca94:	080201e8 	.word	0x080201e8

0801ca98 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801ca98:	b580      	push	{r7, lr}
 801ca9a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801ca9c:	4b09      	ldr	r3, [pc, #36]	@ (801cac4 <RadioTxPrbs+0x2c>)
 801ca9e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801caa2:	2101      	movs	r1, #1
 801caa4:	4618      	mov	r0, r3
 801caa6:	f001 f88b 	bl	801dbc0 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801caaa:	4b07      	ldr	r3, [pc, #28]	@ (801cac8 <RadioTxPrbs+0x30>)
 801caac:	212d      	movs	r1, #45	@ 0x2d
 801caae:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801cab2:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801cab4:	f000 fab5 	bl	801d022 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801cab8:	4804      	ldr	r0, [pc, #16]	@ (801cacc <RadioTxPrbs+0x34>)
 801caba:	f000 fa0b 	bl	801ced4 <SUBGRF_SetTx>
}
 801cabe:	bf00      	nop
 801cac0:	bd80      	pop	{r7, pc}
 801cac2:	bf00      	nop
 801cac4:	2000171c 	.word	0x2000171c
 801cac8:	0801c419 	.word	0x0801c419
 801cacc:	000fffff 	.word	0x000fffff

0801cad0 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801cad0:	b580      	push	{r7, lr}
 801cad2:	b084      	sub	sp, #16
 801cad4:	af00      	add	r7, sp, #0
 801cad6:	4603      	mov	r3, r0
 801cad8:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801cada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801cade:	4618      	mov	r0, r3
 801cae0:	f001 f896 	bl	801dc10 <SUBGRF_SetRfTxPower>
 801cae4:	4603      	mov	r3, r0
 801cae6:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801cae8:	210e      	movs	r1, #14
 801caea:	f640 101f 	movw	r0, #2335	@ 0x91f
 801caee:	f000 ff59 	bl	801d9a4 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801caf2:	7bfb      	ldrb	r3, [r7, #15]
 801caf4:	2101      	movs	r1, #1
 801caf6:	4618      	mov	r0, r3
 801caf8:	f001 f862 	bl	801dbc0 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801cafc:	f000 fa88 	bl	801d010 <SUBGRF_SetTxContinuousWave>
}
 801cb00:	bf00      	nop
 801cb02:	3710      	adds	r7, #16
 801cb04:	46bd      	mov	sp, r7
 801cb06:	bd80      	pop	{r7, pc}

0801cb08 <RadioSetRxGenericConfig>:
}
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801cb08:	b480      	push	{r7}
 801cb0a:	b085      	sub	sp, #20
 801cb0c:	af00      	add	r7, sp, #0
 801cb0e:	60b9      	str	r1, [r7, #8]
 801cb10:	607a      	str	r2, [r7, #4]
 801cb12:	603b      	str	r3, [r7, #0]
 801cb14:	4603      	mov	r3, r0
 801cb16:	73fb      	strb	r3, [r7, #15]
    default:
        break;
    }
    return status;
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
 801cb18:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801cb1c:	4618      	mov	r0, r3
 801cb1e:	3714      	adds	r7, #20
 801cb20:	46bd      	mov	sp, r7
 801cb22:	bc80      	pop	{r7}
 801cb24:	4770      	bx	lr

0801cb26 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801cb26:	b480      	push	{r7}
 801cb28:	b085      	sub	sp, #20
 801cb2a:	af00      	add	r7, sp, #0
 801cb2c:	60b9      	str	r1, [r7, #8]
 801cb2e:	607b      	str	r3, [r7, #4]
 801cb30:	4603      	mov	r3, r0
 801cb32:	73fb      	strb	r3, [r7, #15]
 801cb34:	4613      	mov	r3, r2
 801cb36:	73bb      	strb	r3, [r7, #14]
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
    SubgRf.TxTimeout = timeout;
    return 0;
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
 801cb38:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801cb3c:	4618      	mov	r0, r3
 801cb3e:	3714      	adds	r7, #20
 801cb40:	46bd      	mov	sp, r7
 801cb42:	bc80      	pop	{r7}
 801cb44:	4770      	bx	lr

0801cb46 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801cb46:	b480      	push	{r7}
 801cb48:	b085      	sub	sp, #20
 801cb4a:	af00      	add	r7, sp, #0
 801cb4c:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801cb4e:	2301      	movs	r3, #1
 801cb50:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801cb52:	7bfb      	ldrb	r3, [r7, #15]
}
 801cb54:	4618      	mov	r0, r3
 801cb56:	3714      	adds	r7, #20
 801cb58:	46bd      	mov	sp, r7
 801cb5a:	bc80      	pop	{r7}
 801cb5c:	4770      	bx	lr

0801cb5e <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801cb5e:	b480      	push	{r7}
 801cb60:	b083      	sub	sp, #12
 801cb62:	af00      	add	r7, sp, #0
 801cb64:	6078      	str	r0, [r7, #4]
 801cb66:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801cb68:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801cb6a:	4618      	mov	r0, r3
 801cb6c:	370c      	adds	r7, #12
 801cb6e:	46bd      	mov	sp, r7
 801cb70:	bc80      	pop	{r7}
 801cb72:	4770      	bx	lr

0801cb74 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801cb74:	b580      	push	{r7, lr}
 801cb76:	b084      	sub	sp, #16
 801cb78:	af00      	add	r7, sp, #0
 801cb7a:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801cb7c:	687b      	ldr	r3, [r7, #4]
 801cb7e:	2b00      	cmp	r3, #0
 801cb80:	d002      	beq.n	801cb88 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801cb82:	4a1d      	ldr	r2, [pc, #116]	@ (801cbf8 <SUBGRF_Init+0x84>)
 801cb84:	687b      	ldr	r3, [r7, #4]
 801cb86:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801cb88:	f7e5 f95a 	bl	8001e40 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801cb8c:	2002      	movs	r0, #2
 801cb8e:	f001 f91b 	bl	801ddc8 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801cb92:	4b1a      	ldr	r3, [pc, #104]	@ (801cbfc <SUBGRF_Init+0x88>)
 801cb94:	2200      	movs	r2, #0
 801cb96:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801cb98:	2000      	movs	r0, #0
 801cb9a:	f000 f97f 	bl	801ce9c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801cb9e:	f7ef f923 	bl	800bde8 <RBI_IsTCXO>
 801cba2:	4603      	mov	r3, r0
 801cba4:	2b01      	cmp	r3, #1
 801cba6:	d10e      	bne.n	801cbc6 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801cba8:	2140      	movs	r1, #64	@ 0x40
 801cbaa:	2001      	movs	r0, #1
 801cbac:	f000 fb8a 	bl	801d2c4 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801cbb0:	2100      	movs	r1, #0
 801cbb2:	f640 1011 	movw	r0, #2321	@ 0x911
 801cbb6:	f000 fef5 	bl	801d9a4 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801cbba:	237f      	movs	r3, #127	@ 0x7f
 801cbbc:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801cbbe:	7b38      	ldrb	r0, [r7, #12]
 801cbc0:	f000 fa8d 	bl	801d0de <SUBGRF_Calibrate>
 801cbc4:	e009      	b.n	801cbda <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801cbc6:	2120      	movs	r1, #32
 801cbc8:	f640 1011 	movw	r0, #2321	@ 0x911
 801cbcc:	f000 feea 	bl	801d9a4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801cbd0:	2120      	movs	r1, #32
 801cbd2:	f640 1012 	movw	r0, #2322	@ 0x912
 801cbd6:	f000 fee5 	bl	801d9a4 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801cbda:	210e      	movs	r1, #14
 801cbdc:	f640 101f 	movw	r0, #2335	@ 0x91f
 801cbe0:	f000 fee0 	bl	801d9a4 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801cbe4:	f7ef f8e4 	bl	800bdb0 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801cbe8:	4b05      	ldr	r3, [pc, #20]	@ (801cc00 <SUBGRF_Init+0x8c>)
 801cbea:	2201      	movs	r2, #1
 801cbec:	701a      	strb	r2, [r3, #0]
}
 801cbee:	bf00      	nop
 801cbf0:	3710      	adds	r7, #16
 801cbf2:	46bd      	mov	sp, r7
 801cbf4:	bd80      	pop	{r7, pc}
 801cbf6:	bf00      	nop
 801cbf8:	200017b4 	.word	0x200017b4
 801cbfc:	200017b0 	.word	0x200017b0
 801cc00:	200017a8 	.word	0x200017a8

0801cc04 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801cc04:	b480      	push	{r7}
 801cc06:	af00      	add	r7, sp, #0
    return OperatingMode;
 801cc08:	4b02      	ldr	r3, [pc, #8]	@ (801cc14 <SUBGRF_GetOperatingMode+0x10>)
 801cc0a:	781b      	ldrb	r3, [r3, #0]
}
 801cc0c:	4618      	mov	r0, r3
 801cc0e:	46bd      	mov	sp, r7
 801cc10:	bc80      	pop	{r7}
 801cc12:	4770      	bx	lr
 801cc14:	200017a8 	.word	0x200017a8

0801cc18 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801cc18:	b580      	push	{r7, lr}
 801cc1a:	b082      	sub	sp, #8
 801cc1c:	af00      	add	r7, sp, #0
 801cc1e:	6078      	str	r0, [r7, #4]
 801cc20:	460b      	mov	r3, r1
 801cc22:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801cc24:	78fb      	ldrb	r3, [r7, #3]
 801cc26:	461a      	mov	r2, r3
 801cc28:	6879      	ldr	r1, [r7, #4]
 801cc2a:	2000      	movs	r0, #0
 801cc2c:	f000 ff40 	bl	801dab0 <SUBGRF_WriteBuffer>
}
 801cc30:	bf00      	nop
 801cc32:	3708      	adds	r7, #8
 801cc34:	46bd      	mov	sp, r7
 801cc36:	bd80      	pop	{r7, pc}

0801cc38 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801cc38:	b580      	push	{r7, lr}
 801cc3a:	b086      	sub	sp, #24
 801cc3c:	af00      	add	r7, sp, #0
 801cc3e:	60f8      	str	r0, [r7, #12]
 801cc40:	60b9      	str	r1, [r7, #8]
 801cc42:	4613      	mov	r3, r2
 801cc44:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801cc46:	2300      	movs	r3, #0
 801cc48:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801cc4a:	f107 0317 	add.w	r3, r7, #23
 801cc4e:	4619      	mov	r1, r3
 801cc50:	68b8      	ldr	r0, [r7, #8]
 801cc52:	f000 fe29 	bl	801d8a8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801cc56:	68bb      	ldr	r3, [r7, #8]
 801cc58:	781b      	ldrb	r3, [r3, #0]
 801cc5a:	79fa      	ldrb	r2, [r7, #7]
 801cc5c:	429a      	cmp	r2, r3
 801cc5e:	d201      	bcs.n	801cc64 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801cc60:	2301      	movs	r3, #1
 801cc62:	e007      	b.n	801cc74 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801cc64:	7df8      	ldrb	r0, [r7, #23]
 801cc66:	68bb      	ldr	r3, [r7, #8]
 801cc68:	781b      	ldrb	r3, [r3, #0]
 801cc6a:	461a      	mov	r2, r3
 801cc6c:	68f9      	ldr	r1, [r7, #12]
 801cc6e:	f000 ff41 	bl	801daf4 <SUBGRF_ReadBuffer>

    return 0;
 801cc72:	2300      	movs	r3, #0
}
 801cc74:	4618      	mov	r0, r3
 801cc76:	3718      	adds	r7, #24
 801cc78:	46bd      	mov	sp, r7
 801cc7a:	bd80      	pop	{r7, pc}

0801cc7c <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801cc7c:	b580      	push	{r7, lr}
 801cc7e:	b084      	sub	sp, #16
 801cc80:	af00      	add	r7, sp, #0
 801cc82:	60f8      	str	r0, [r7, #12]
 801cc84:	460b      	mov	r3, r1
 801cc86:	607a      	str	r2, [r7, #4]
 801cc88:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801cc8a:	7afb      	ldrb	r3, [r7, #11]
 801cc8c:	4619      	mov	r1, r3
 801cc8e:	68f8      	ldr	r0, [r7, #12]
 801cc90:	f7ff ffc2 	bl	801cc18 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801cc94:	6878      	ldr	r0, [r7, #4]
 801cc96:	f000 f91d 	bl	801ced4 <SUBGRF_SetTx>
}
 801cc9a:	bf00      	nop
 801cc9c:	3710      	adds	r7, #16
 801cc9e:	46bd      	mov	sp, r7
 801cca0:	bd80      	pop	{r7, pc}

0801cca2 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801cca2:	b580      	push	{r7, lr}
 801cca4:	b082      	sub	sp, #8
 801cca6:	af00      	add	r7, sp, #0
 801cca8:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801ccaa:	2208      	movs	r2, #8
 801ccac:	6879      	ldr	r1, [r7, #4]
 801ccae:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801ccb2:	f000 feb9 	bl	801da28 <SUBGRF_WriteRegisters>
    return 0;
 801ccb6:	2300      	movs	r3, #0
}
 801ccb8:	4618      	mov	r0, r3
 801ccba:	3708      	adds	r7, #8
 801ccbc:	46bd      	mov	sp, r7
 801ccbe:	bd80      	pop	{r7, pc}

0801ccc0 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801ccc0:	b580      	push	{r7, lr}
 801ccc2:	b084      	sub	sp, #16
 801ccc4:	af00      	add	r7, sp, #0
 801ccc6:	4603      	mov	r3, r0
 801ccc8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801ccca:	88fb      	ldrh	r3, [r7, #6]
 801cccc:	0a1b      	lsrs	r3, r3, #8
 801ccce:	b29b      	uxth	r3, r3
 801ccd0:	b2db      	uxtb	r3, r3
 801ccd2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801ccd4:	88fb      	ldrh	r3, [r7, #6]
 801ccd6:	b2db      	uxtb	r3, r3
 801ccd8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801ccda:	f000 fb77 	bl	801d3cc <SUBGRF_GetPacketType>
 801ccde:	4603      	mov	r3, r0
 801cce0:	2b00      	cmp	r3, #0
 801cce2:	d108      	bne.n	801ccf6 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801cce4:	f107 030c 	add.w	r3, r7, #12
 801cce8:	2202      	movs	r2, #2
 801ccea:	4619      	mov	r1, r3
 801ccec:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801ccf0:	f000 fe9a 	bl	801da28 <SUBGRF_WriteRegisters>
            break;
 801ccf4:	e000      	b.n	801ccf8 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801ccf6:	bf00      	nop
    }
}
 801ccf8:	bf00      	nop
 801ccfa:	3710      	adds	r7, #16
 801ccfc:	46bd      	mov	sp, r7
 801ccfe:	bd80      	pop	{r7, pc}

0801cd00 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801cd00:	b580      	push	{r7, lr}
 801cd02:	b084      	sub	sp, #16
 801cd04:	af00      	add	r7, sp, #0
 801cd06:	4603      	mov	r3, r0
 801cd08:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801cd0a:	88fb      	ldrh	r3, [r7, #6]
 801cd0c:	0a1b      	lsrs	r3, r3, #8
 801cd0e:	b29b      	uxth	r3, r3
 801cd10:	b2db      	uxtb	r3, r3
 801cd12:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801cd14:	88fb      	ldrh	r3, [r7, #6]
 801cd16:	b2db      	uxtb	r3, r3
 801cd18:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801cd1a:	f000 fb57 	bl	801d3cc <SUBGRF_GetPacketType>
 801cd1e:	4603      	mov	r3, r0
 801cd20:	2b00      	cmp	r3, #0
 801cd22:	d108      	bne.n	801cd36 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801cd24:	f107 030c 	add.w	r3, r7, #12
 801cd28:	2202      	movs	r2, #2
 801cd2a:	4619      	mov	r1, r3
 801cd2c:	f240 60be 	movw	r0, #1726	@ 0x6be
 801cd30:	f000 fe7a 	bl	801da28 <SUBGRF_WriteRegisters>
            break;
 801cd34:	e000      	b.n	801cd38 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801cd36:	bf00      	nop
    }
}
 801cd38:	bf00      	nop
 801cd3a:	3710      	adds	r7, #16
 801cd3c:	46bd      	mov	sp, r7
 801cd3e:	bd80      	pop	{r7, pc}

0801cd40 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801cd40:	b580      	push	{r7, lr}
 801cd42:	b084      	sub	sp, #16
 801cd44:	af00      	add	r7, sp, #0
 801cd46:	4603      	mov	r3, r0
 801cd48:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801cd4a:	2300      	movs	r3, #0
 801cd4c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801cd4e:	f000 fb3d 	bl	801d3cc <SUBGRF_GetPacketType>
 801cd52:	4603      	mov	r3, r0
 801cd54:	2b00      	cmp	r3, #0
 801cd56:	d121      	bne.n	801cd9c <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801cd58:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801cd5c:	f000 fe44 	bl	801d9e8 <SUBGRF_ReadRegister>
 801cd60:	4603      	mov	r3, r0
 801cd62:	f023 0301 	bic.w	r3, r3, #1
 801cd66:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801cd68:	88fb      	ldrh	r3, [r7, #6]
 801cd6a:	0a1b      	lsrs	r3, r3, #8
 801cd6c:	b29b      	uxth	r3, r3
 801cd6e:	b25b      	sxtb	r3, r3
 801cd70:	f003 0301 	and.w	r3, r3, #1
 801cd74:	b25a      	sxtb	r2, r3
 801cd76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cd7a:	4313      	orrs	r3, r2
 801cd7c:	b25b      	sxtb	r3, r3
 801cd7e:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801cd80:	7bfb      	ldrb	r3, [r7, #15]
 801cd82:	4619      	mov	r1, r3
 801cd84:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801cd88:	f000 fe0c 	bl	801d9a4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801cd8c:	88fb      	ldrh	r3, [r7, #6]
 801cd8e:	b2db      	uxtb	r3, r3
 801cd90:	4619      	mov	r1, r3
 801cd92:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801cd96:	f000 fe05 	bl	801d9a4 <SUBGRF_WriteRegister>
            break;
 801cd9a:	e000      	b.n	801cd9e <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801cd9c:	bf00      	nop
    }
}
 801cd9e:	bf00      	nop
 801cda0:	3710      	adds	r7, #16
 801cda2:	46bd      	mov	sp, r7
 801cda4:	bd80      	pop	{r7, pc}

0801cda6 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801cda6:	b580      	push	{r7, lr}
 801cda8:	b082      	sub	sp, #8
 801cdaa:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801cdac:	2300      	movs	r3, #0
 801cdae:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801cdb0:	2300      	movs	r3, #0
 801cdb2:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801cdb4:	2300      	movs	r3, #0
 801cdb6:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801cdb8:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801cdbc:	f000 fe14 	bl	801d9e8 <SUBGRF_ReadRegister>
 801cdc0:	4603      	mov	r3, r0
 801cdc2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801cdc4:	79fb      	ldrb	r3, [r7, #7]
 801cdc6:	f023 0301 	bic.w	r3, r3, #1
 801cdca:	b2db      	uxtb	r3, r3
 801cdcc:	4619      	mov	r1, r3
 801cdce:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801cdd2:	f000 fde7 	bl	801d9a4 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801cdd6:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801cdda:	f000 fe05 	bl	801d9e8 <SUBGRF_ReadRegister>
 801cdde:	4603      	mov	r3, r0
 801cde0:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801cde2:	79bb      	ldrb	r3, [r7, #6]
 801cde4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801cde8:	b2db      	uxtb	r3, r3
 801cdea:	4619      	mov	r1, r3
 801cdec:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801cdf0:	f000 fdd8 	bl	801d9a4 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801cdf4:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801cdf8:	f000 f88c 	bl	801cf14 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801cdfc:	463b      	mov	r3, r7
 801cdfe:	2204      	movs	r2, #4
 801ce00:	4619      	mov	r1, r3
 801ce02:	f640 0019 	movw	r0, #2073	@ 0x819
 801ce06:	f000 fe31 	bl	801da6c <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801ce0a:	2000      	movs	r0, #0
 801ce0c:	f000 f846 	bl	801ce9c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801ce10:	79fb      	ldrb	r3, [r7, #7]
 801ce12:	4619      	mov	r1, r3
 801ce14:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801ce18:	f000 fdc4 	bl	801d9a4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801ce1c:	79bb      	ldrb	r3, [r7, #6]
 801ce1e:	4619      	mov	r1, r3
 801ce20:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801ce24:	f000 fdbe 	bl	801d9a4 <SUBGRF_WriteRegister>

    return number;
 801ce28:	683b      	ldr	r3, [r7, #0]
}
 801ce2a:	4618      	mov	r0, r3
 801ce2c:	3708      	adds	r7, #8
 801ce2e:	46bd      	mov	sp, r7
 801ce30:	bd80      	pop	{r7, pc}
	...

0801ce34 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801ce34:	b580      	push	{r7, lr}
 801ce36:	b084      	sub	sp, #16
 801ce38:	af00      	add	r7, sp, #0
 801ce3a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801ce3c:	2000      	movs	r0, #0
 801ce3e:	f7ee ffbe 	bl	800bdbe <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801ce42:	2002      	movs	r0, #2
 801ce44:	f000 ffc0 	bl	801ddc8 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801ce48:	793b      	ldrb	r3, [r7, #4]
 801ce4a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801ce4e:	b2db      	uxtb	r3, r3
 801ce50:	b25b      	sxtb	r3, r3
 801ce52:	009b      	lsls	r3, r3, #2
 801ce54:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801ce56:	793b      	ldrb	r3, [r7, #4]
 801ce58:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801ce5c:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801ce5e:	b25b      	sxtb	r3, r3
 801ce60:	005b      	lsls	r3, r3, #1
 801ce62:	b25b      	sxtb	r3, r3
 801ce64:	4313      	orrs	r3, r2
 801ce66:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801ce68:	793b      	ldrb	r3, [r7, #4]
 801ce6a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801ce6e:	b2db      	uxtb	r3, r3
 801ce70:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801ce72:	4313      	orrs	r3, r2
 801ce74:	b25b      	sxtb	r3, r3
 801ce76:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801ce78:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801ce7a:	f107 030f 	add.w	r3, r7, #15
 801ce7e:	2201      	movs	r2, #1
 801ce80:	4619      	mov	r1, r3
 801ce82:	2084      	movs	r0, #132	@ 0x84
 801ce84:	f000 fe58 	bl	801db38 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801ce88:	4b03      	ldr	r3, [pc, #12]	@ (801ce98 <SUBGRF_SetSleep+0x64>)
 801ce8a:	2200      	movs	r2, #0
 801ce8c:	701a      	strb	r2, [r3, #0]
}
 801ce8e:	bf00      	nop
 801ce90:	3710      	adds	r7, #16
 801ce92:	46bd      	mov	sp, r7
 801ce94:	bd80      	pop	{r7, pc}
 801ce96:	bf00      	nop
 801ce98:	200017a8 	.word	0x200017a8

0801ce9c <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801ce9c:	b580      	push	{r7, lr}
 801ce9e:	b082      	sub	sp, #8
 801cea0:	af00      	add	r7, sp, #0
 801cea2:	4603      	mov	r3, r0
 801cea4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801cea6:	1dfb      	adds	r3, r7, #7
 801cea8:	2201      	movs	r2, #1
 801ceaa:	4619      	mov	r1, r3
 801ceac:	2080      	movs	r0, #128	@ 0x80
 801ceae:	f000 fe43 	bl	801db38 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801ceb2:	79fb      	ldrb	r3, [r7, #7]
 801ceb4:	2b00      	cmp	r3, #0
 801ceb6:	d103      	bne.n	801cec0 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801ceb8:	4b05      	ldr	r3, [pc, #20]	@ (801ced0 <SUBGRF_SetStandby+0x34>)
 801ceba:	2201      	movs	r2, #1
 801cebc:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801cebe:	e002      	b.n	801cec6 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801cec0:	4b03      	ldr	r3, [pc, #12]	@ (801ced0 <SUBGRF_SetStandby+0x34>)
 801cec2:	2202      	movs	r2, #2
 801cec4:	701a      	strb	r2, [r3, #0]
}
 801cec6:	bf00      	nop
 801cec8:	3708      	adds	r7, #8
 801ceca:	46bd      	mov	sp, r7
 801cecc:	bd80      	pop	{r7, pc}
 801cece:	bf00      	nop
 801ced0:	200017a8 	.word	0x200017a8

0801ced4 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801ced4:	b580      	push	{r7, lr}
 801ced6:	b084      	sub	sp, #16
 801ced8:	af00      	add	r7, sp, #0
 801ceda:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801cedc:	4b0c      	ldr	r3, [pc, #48]	@ (801cf10 <SUBGRF_SetTx+0x3c>)
 801cede:	2204      	movs	r2, #4
 801cee0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801cee2:	687b      	ldr	r3, [r7, #4]
 801cee4:	0c1b      	lsrs	r3, r3, #16
 801cee6:	b2db      	uxtb	r3, r3
 801cee8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ceea:	687b      	ldr	r3, [r7, #4]
 801ceec:	0a1b      	lsrs	r3, r3, #8
 801ceee:	b2db      	uxtb	r3, r3
 801cef0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801cef2:	687b      	ldr	r3, [r7, #4]
 801cef4:	b2db      	uxtb	r3, r3
 801cef6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801cef8:	f107 030c 	add.w	r3, r7, #12
 801cefc:	2203      	movs	r2, #3
 801cefe:	4619      	mov	r1, r3
 801cf00:	2083      	movs	r0, #131	@ 0x83
 801cf02:	f000 fe19 	bl	801db38 <SUBGRF_WriteCommand>
}
 801cf06:	bf00      	nop
 801cf08:	3710      	adds	r7, #16
 801cf0a:	46bd      	mov	sp, r7
 801cf0c:	bd80      	pop	{r7, pc}
 801cf0e:	bf00      	nop
 801cf10:	200017a8 	.word	0x200017a8

0801cf14 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801cf14:	b580      	push	{r7, lr}
 801cf16:	b084      	sub	sp, #16
 801cf18:	af00      	add	r7, sp, #0
 801cf1a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801cf1c:	4b0c      	ldr	r3, [pc, #48]	@ (801cf50 <SUBGRF_SetRx+0x3c>)
 801cf1e:	2205      	movs	r2, #5
 801cf20:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801cf22:	687b      	ldr	r3, [r7, #4]
 801cf24:	0c1b      	lsrs	r3, r3, #16
 801cf26:	b2db      	uxtb	r3, r3
 801cf28:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801cf2a:	687b      	ldr	r3, [r7, #4]
 801cf2c:	0a1b      	lsrs	r3, r3, #8
 801cf2e:	b2db      	uxtb	r3, r3
 801cf30:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801cf32:	687b      	ldr	r3, [r7, #4]
 801cf34:	b2db      	uxtb	r3, r3
 801cf36:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801cf38:	f107 030c 	add.w	r3, r7, #12
 801cf3c:	2203      	movs	r2, #3
 801cf3e:	4619      	mov	r1, r3
 801cf40:	2082      	movs	r0, #130	@ 0x82
 801cf42:	f000 fdf9 	bl	801db38 <SUBGRF_WriteCommand>
}
 801cf46:	bf00      	nop
 801cf48:	3710      	adds	r7, #16
 801cf4a:	46bd      	mov	sp, r7
 801cf4c:	bd80      	pop	{r7, pc}
 801cf4e:	bf00      	nop
 801cf50:	200017a8 	.word	0x200017a8

0801cf54 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801cf54:	b580      	push	{r7, lr}
 801cf56:	b084      	sub	sp, #16
 801cf58:	af00      	add	r7, sp, #0
 801cf5a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801cf5c:	4b0e      	ldr	r3, [pc, #56]	@ (801cf98 <SUBGRF_SetRxBoosted+0x44>)
 801cf5e:	2205      	movs	r2, #5
 801cf60:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801cf62:	2197      	movs	r1, #151	@ 0x97
 801cf64:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801cf68:	f000 fd1c 	bl	801d9a4 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801cf6c:	687b      	ldr	r3, [r7, #4]
 801cf6e:	0c1b      	lsrs	r3, r3, #16
 801cf70:	b2db      	uxtb	r3, r3
 801cf72:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801cf74:	687b      	ldr	r3, [r7, #4]
 801cf76:	0a1b      	lsrs	r3, r3, #8
 801cf78:	b2db      	uxtb	r3, r3
 801cf7a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801cf7c:	687b      	ldr	r3, [r7, #4]
 801cf7e:	b2db      	uxtb	r3, r3
 801cf80:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801cf82:	f107 030c 	add.w	r3, r7, #12
 801cf86:	2203      	movs	r2, #3
 801cf88:	4619      	mov	r1, r3
 801cf8a:	2082      	movs	r0, #130	@ 0x82
 801cf8c:	f000 fdd4 	bl	801db38 <SUBGRF_WriteCommand>
}
 801cf90:	bf00      	nop
 801cf92:	3710      	adds	r7, #16
 801cf94:	46bd      	mov	sp, r7
 801cf96:	bd80      	pop	{r7, pc}
 801cf98:	200017a8 	.word	0x200017a8

0801cf9c <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801cf9c:	b580      	push	{r7, lr}
 801cf9e:	b084      	sub	sp, #16
 801cfa0:	af00      	add	r7, sp, #0
 801cfa2:	6078      	str	r0, [r7, #4]
 801cfa4:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801cfa6:	687b      	ldr	r3, [r7, #4]
 801cfa8:	0c1b      	lsrs	r3, r3, #16
 801cfaa:	b2db      	uxtb	r3, r3
 801cfac:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801cfae:	687b      	ldr	r3, [r7, #4]
 801cfb0:	0a1b      	lsrs	r3, r3, #8
 801cfb2:	b2db      	uxtb	r3, r3
 801cfb4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801cfb6:	687b      	ldr	r3, [r7, #4]
 801cfb8:	b2db      	uxtb	r3, r3
 801cfba:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801cfbc:	683b      	ldr	r3, [r7, #0]
 801cfbe:	0c1b      	lsrs	r3, r3, #16
 801cfc0:	b2db      	uxtb	r3, r3
 801cfc2:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801cfc4:	683b      	ldr	r3, [r7, #0]
 801cfc6:	0a1b      	lsrs	r3, r3, #8
 801cfc8:	b2db      	uxtb	r3, r3
 801cfca:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801cfcc:	683b      	ldr	r3, [r7, #0]
 801cfce:	b2db      	uxtb	r3, r3
 801cfd0:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801cfd2:	f107 0308 	add.w	r3, r7, #8
 801cfd6:	2206      	movs	r2, #6
 801cfd8:	4619      	mov	r1, r3
 801cfda:	2094      	movs	r0, #148	@ 0x94
 801cfdc:	f000 fdac 	bl	801db38 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801cfe0:	4b03      	ldr	r3, [pc, #12]	@ (801cff0 <SUBGRF_SetRxDutyCycle+0x54>)
 801cfe2:	2206      	movs	r2, #6
 801cfe4:	701a      	strb	r2, [r3, #0]
}
 801cfe6:	bf00      	nop
 801cfe8:	3710      	adds	r7, #16
 801cfea:	46bd      	mov	sp, r7
 801cfec:	bd80      	pop	{r7, pc}
 801cfee:	bf00      	nop
 801cff0:	200017a8 	.word	0x200017a8

0801cff4 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801cff4:	b580      	push	{r7, lr}
 801cff6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801cff8:	2200      	movs	r2, #0
 801cffa:	2100      	movs	r1, #0
 801cffc:	20c5      	movs	r0, #197	@ 0xc5
 801cffe:	f000 fd9b 	bl	801db38 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801d002:	4b02      	ldr	r3, [pc, #8]	@ (801d00c <SUBGRF_SetCad+0x18>)
 801d004:	2207      	movs	r2, #7
 801d006:	701a      	strb	r2, [r3, #0]
}
 801d008:	bf00      	nop
 801d00a:	bd80      	pop	{r7, pc}
 801d00c:	200017a8 	.word	0x200017a8

0801d010 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801d010:	b580      	push	{r7, lr}
 801d012:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801d014:	2200      	movs	r2, #0
 801d016:	2100      	movs	r1, #0
 801d018:	20d1      	movs	r0, #209	@ 0xd1
 801d01a:	f000 fd8d 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d01e:	bf00      	nop
 801d020:	bd80      	pop	{r7, pc}

0801d022 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801d022:	b580      	push	{r7, lr}
 801d024:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801d026:	2200      	movs	r2, #0
 801d028:	2100      	movs	r1, #0
 801d02a:	20d2      	movs	r0, #210	@ 0xd2
 801d02c:	f000 fd84 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d030:	bf00      	nop
 801d032:	bd80      	pop	{r7, pc}

0801d034 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801d034:	b580      	push	{r7, lr}
 801d036:	b082      	sub	sp, #8
 801d038:	af00      	add	r7, sp, #0
 801d03a:	4603      	mov	r3, r0
 801d03c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801d03e:	1dfb      	adds	r3, r7, #7
 801d040:	2201      	movs	r2, #1
 801d042:	4619      	mov	r1, r3
 801d044:	209f      	movs	r0, #159	@ 0x9f
 801d046:	f000 fd77 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d04a:	bf00      	nop
 801d04c:	3708      	adds	r7, #8
 801d04e:	46bd      	mov	sp, r7
 801d050:	bd80      	pop	{r7, pc}

0801d052 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801d052:	b580      	push	{r7, lr}
 801d054:	b084      	sub	sp, #16
 801d056:	af00      	add	r7, sp, #0
 801d058:	4603      	mov	r3, r0
 801d05a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801d05c:	1dfb      	adds	r3, r7, #7
 801d05e:	2201      	movs	r2, #1
 801d060:	4619      	mov	r1, r3
 801d062:	20a0      	movs	r0, #160	@ 0xa0
 801d064:	f000 fd68 	bl	801db38 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801d068:	79fb      	ldrb	r3, [r7, #7]
 801d06a:	2b3f      	cmp	r3, #63	@ 0x3f
 801d06c:	d91c      	bls.n	801d0a8 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801d06e:	79fb      	ldrb	r3, [r7, #7]
 801d070:	085b      	lsrs	r3, r3, #1
 801d072:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801d074:	2300      	movs	r3, #0
 801d076:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801d078:	2300      	movs	r3, #0
 801d07a:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801d07c:	e005      	b.n	801d08a <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801d07e:	7bfb      	ldrb	r3, [r7, #15]
 801d080:	089b      	lsrs	r3, r3, #2
 801d082:	73fb      	strb	r3, [r7, #15]
            exp++;
 801d084:	7bbb      	ldrb	r3, [r7, #14]
 801d086:	3301      	adds	r3, #1
 801d088:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801d08a:	7bfb      	ldrb	r3, [r7, #15]
 801d08c:	2b1f      	cmp	r3, #31
 801d08e:	d8f6      	bhi.n	801d07e <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801d090:	7bfb      	ldrb	r3, [r7, #15]
 801d092:	00db      	lsls	r3, r3, #3
 801d094:	b2da      	uxtb	r2, r3
 801d096:	7bbb      	ldrb	r3, [r7, #14]
 801d098:	4413      	add	r3, r2
 801d09a:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801d09c:	7b7b      	ldrb	r3, [r7, #13]
 801d09e:	4619      	mov	r1, r3
 801d0a0:	f240 7006 	movw	r0, #1798	@ 0x706
 801d0a4:	f000 fc7e 	bl	801d9a4 <SUBGRF_WriteRegister>
    }
}
 801d0a8:	bf00      	nop
 801d0aa:	3710      	adds	r7, #16
 801d0ac:	46bd      	mov	sp, r7
 801d0ae:	bd80      	pop	{r7, pc}

0801d0b0 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801d0b0:	b580      	push	{r7, lr}
 801d0b2:	b082      	sub	sp, #8
 801d0b4:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801d0b6:	f7ee fe9e 	bl	800bdf6 <RBI_IsDCDC>
 801d0ba:	4603      	mov	r3, r0
 801d0bc:	2b01      	cmp	r3, #1
 801d0be:	d102      	bne.n	801d0c6 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801d0c0:	2301      	movs	r3, #1
 801d0c2:	71fb      	strb	r3, [r7, #7]
 801d0c4:	e001      	b.n	801d0ca <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801d0c6:	2300      	movs	r3, #0
 801d0c8:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801d0ca:	1dfb      	adds	r3, r7, #7
 801d0cc:	2201      	movs	r2, #1
 801d0ce:	4619      	mov	r1, r3
 801d0d0:	2096      	movs	r0, #150	@ 0x96
 801d0d2:	f000 fd31 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d0d6:	bf00      	nop
 801d0d8:	3708      	adds	r7, #8
 801d0da:	46bd      	mov	sp, r7
 801d0dc:	bd80      	pop	{r7, pc}

0801d0de <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801d0de:	b580      	push	{r7, lr}
 801d0e0:	b084      	sub	sp, #16
 801d0e2:	af00      	add	r7, sp, #0
 801d0e4:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d0e6:	793b      	ldrb	r3, [r7, #4]
 801d0e8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801d0ec:	b2db      	uxtb	r3, r3
 801d0ee:	b25b      	sxtb	r3, r3
 801d0f0:	019b      	lsls	r3, r3, #6
 801d0f2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d0f4:	793b      	ldrb	r3, [r7, #4]
 801d0f6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801d0fa:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d0fc:	b25b      	sxtb	r3, r3
 801d0fe:	015b      	lsls	r3, r3, #5
 801d100:	b25b      	sxtb	r3, r3
 801d102:	4313      	orrs	r3, r2
 801d104:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d106:	793b      	ldrb	r3, [r7, #4]
 801d108:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801d10c:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d10e:	b25b      	sxtb	r3, r3
 801d110:	011b      	lsls	r3, r3, #4
 801d112:	b25b      	sxtb	r3, r3
 801d114:	4313      	orrs	r3, r2
 801d116:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d118:	793b      	ldrb	r3, [r7, #4]
 801d11a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801d11e:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d120:	b25b      	sxtb	r3, r3
 801d122:	00db      	lsls	r3, r3, #3
 801d124:	b25b      	sxtb	r3, r3
 801d126:	4313      	orrs	r3, r2
 801d128:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d12a:	793b      	ldrb	r3, [r7, #4]
 801d12c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d130:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d132:	b25b      	sxtb	r3, r3
 801d134:	009b      	lsls	r3, r3, #2
 801d136:	b25b      	sxtb	r3, r3
 801d138:	4313      	orrs	r3, r2
 801d13a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d13c:	793b      	ldrb	r3, [r7, #4]
 801d13e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d142:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d144:	b25b      	sxtb	r3, r3
 801d146:	005b      	lsls	r3, r3, #1
 801d148:	b25b      	sxtb	r3, r3
 801d14a:	4313      	orrs	r3, r2
 801d14c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801d14e:	793b      	ldrb	r3, [r7, #4]
 801d150:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d154:	b2db      	uxtb	r3, r3
 801d156:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d158:	4313      	orrs	r3, r2
 801d15a:	b25b      	sxtb	r3, r3
 801d15c:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d15e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801d160:	f107 030f 	add.w	r3, r7, #15
 801d164:	2201      	movs	r2, #1
 801d166:	4619      	mov	r1, r3
 801d168:	2089      	movs	r0, #137	@ 0x89
 801d16a:	f000 fce5 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d16e:	bf00      	nop
 801d170:	3710      	adds	r7, #16
 801d172:	46bd      	mov	sp, r7
 801d174:	bd80      	pop	{r7, pc}
	...

0801d178 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801d178:	b580      	push	{r7, lr}
 801d17a:	b084      	sub	sp, #16
 801d17c:	af00      	add	r7, sp, #0
 801d17e:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801d180:	687b      	ldr	r3, [r7, #4]
 801d182:	4a1d      	ldr	r2, [pc, #116]	@ (801d1f8 <SUBGRF_CalibrateImage+0x80>)
 801d184:	4293      	cmp	r3, r2
 801d186:	d904      	bls.n	801d192 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801d188:	23e1      	movs	r3, #225	@ 0xe1
 801d18a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801d18c:	23e9      	movs	r3, #233	@ 0xe9
 801d18e:	737b      	strb	r3, [r7, #13]
 801d190:	e027      	b.n	801d1e2 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801d192:	687b      	ldr	r3, [r7, #4]
 801d194:	4a19      	ldr	r2, [pc, #100]	@ (801d1fc <SUBGRF_CalibrateImage+0x84>)
 801d196:	4293      	cmp	r3, r2
 801d198:	d904      	bls.n	801d1a4 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801d19a:	23d7      	movs	r3, #215	@ 0xd7
 801d19c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801d19e:	23db      	movs	r3, #219	@ 0xdb
 801d1a0:	737b      	strb	r3, [r7, #13]
 801d1a2:	e01e      	b.n	801d1e2 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801d1a4:	687b      	ldr	r3, [r7, #4]
 801d1a6:	4a16      	ldr	r2, [pc, #88]	@ (801d200 <SUBGRF_CalibrateImage+0x88>)
 801d1a8:	4293      	cmp	r3, r2
 801d1aa:	d904      	bls.n	801d1b6 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801d1ac:	23c1      	movs	r3, #193	@ 0xc1
 801d1ae:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801d1b0:	23c5      	movs	r3, #197	@ 0xc5
 801d1b2:	737b      	strb	r3, [r7, #13]
 801d1b4:	e015      	b.n	801d1e2 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801d1b6:	687b      	ldr	r3, [r7, #4]
 801d1b8:	4a12      	ldr	r2, [pc, #72]	@ (801d204 <SUBGRF_CalibrateImage+0x8c>)
 801d1ba:	4293      	cmp	r3, r2
 801d1bc:	d904      	bls.n	801d1c8 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801d1be:	2375      	movs	r3, #117	@ 0x75
 801d1c0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801d1c2:	2381      	movs	r3, #129	@ 0x81
 801d1c4:	737b      	strb	r3, [r7, #13]
 801d1c6:	e00c      	b.n	801d1e2 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801d1c8:	687b      	ldr	r3, [r7, #4]
 801d1ca:	4a0f      	ldr	r2, [pc, #60]	@ (801d208 <SUBGRF_CalibrateImage+0x90>)
 801d1cc:	4293      	cmp	r3, r2
 801d1ce:	d904      	bls.n	801d1da <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801d1d0:	236b      	movs	r3, #107	@ 0x6b
 801d1d2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801d1d4:	236f      	movs	r3, #111	@ 0x6f
 801d1d6:	737b      	strb	r3, [r7, #13]
 801d1d8:	e003      	b.n	801d1e2 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801d1da:	2329      	movs	r3, #41	@ 0x29
 801d1dc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801d1de:	232b      	movs	r3, #43	@ 0x2b
 801d1e0:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801d1e2:	f107 030c 	add.w	r3, r7, #12
 801d1e6:	2202      	movs	r2, #2
 801d1e8:	4619      	mov	r1, r3
 801d1ea:	2098      	movs	r0, #152	@ 0x98
 801d1ec:	f000 fca4 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d1f0:	bf00      	nop
 801d1f2:	3710      	adds	r7, #16
 801d1f4:	46bd      	mov	sp, r7
 801d1f6:	bd80      	pop	{r7, pc}
 801d1f8:	35a4e900 	.word	0x35a4e900
 801d1fc:	32a9f880 	.word	0x32a9f880
 801d200:	2de54480 	.word	0x2de54480
 801d204:	1b6b0b00 	.word	0x1b6b0b00
 801d208:	1954fc40 	.word	0x1954fc40

0801d20c <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801d20c:	b590      	push	{r4, r7, lr}
 801d20e:	b085      	sub	sp, #20
 801d210:	af00      	add	r7, sp, #0
 801d212:	4604      	mov	r4, r0
 801d214:	4608      	mov	r0, r1
 801d216:	4611      	mov	r1, r2
 801d218:	461a      	mov	r2, r3
 801d21a:	4623      	mov	r3, r4
 801d21c:	71fb      	strb	r3, [r7, #7]
 801d21e:	4603      	mov	r3, r0
 801d220:	71bb      	strb	r3, [r7, #6]
 801d222:	460b      	mov	r3, r1
 801d224:	717b      	strb	r3, [r7, #5]
 801d226:	4613      	mov	r3, r2
 801d228:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801d22a:	79fb      	ldrb	r3, [r7, #7]
 801d22c:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801d22e:	79bb      	ldrb	r3, [r7, #6]
 801d230:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801d232:	797b      	ldrb	r3, [r7, #5]
 801d234:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801d236:	793b      	ldrb	r3, [r7, #4]
 801d238:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801d23a:	f107 030c 	add.w	r3, r7, #12
 801d23e:	2204      	movs	r2, #4
 801d240:	4619      	mov	r1, r3
 801d242:	2095      	movs	r0, #149	@ 0x95
 801d244:	f000 fc78 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d248:	bf00      	nop
 801d24a:	3714      	adds	r7, #20
 801d24c:	46bd      	mov	sp, r7
 801d24e:	bd90      	pop	{r4, r7, pc}

0801d250 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801d250:	b590      	push	{r4, r7, lr}
 801d252:	b085      	sub	sp, #20
 801d254:	af00      	add	r7, sp, #0
 801d256:	4604      	mov	r4, r0
 801d258:	4608      	mov	r0, r1
 801d25a:	4611      	mov	r1, r2
 801d25c:	461a      	mov	r2, r3
 801d25e:	4623      	mov	r3, r4
 801d260:	80fb      	strh	r3, [r7, #6]
 801d262:	4603      	mov	r3, r0
 801d264:	80bb      	strh	r3, [r7, #4]
 801d266:	460b      	mov	r3, r1
 801d268:	807b      	strh	r3, [r7, #2]
 801d26a:	4613      	mov	r3, r2
 801d26c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801d26e:	88fb      	ldrh	r3, [r7, #6]
 801d270:	0a1b      	lsrs	r3, r3, #8
 801d272:	b29b      	uxth	r3, r3
 801d274:	b2db      	uxtb	r3, r3
 801d276:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801d278:	88fb      	ldrh	r3, [r7, #6]
 801d27a:	b2db      	uxtb	r3, r3
 801d27c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801d27e:	88bb      	ldrh	r3, [r7, #4]
 801d280:	0a1b      	lsrs	r3, r3, #8
 801d282:	b29b      	uxth	r3, r3
 801d284:	b2db      	uxtb	r3, r3
 801d286:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801d288:	88bb      	ldrh	r3, [r7, #4]
 801d28a:	b2db      	uxtb	r3, r3
 801d28c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801d28e:	887b      	ldrh	r3, [r7, #2]
 801d290:	0a1b      	lsrs	r3, r3, #8
 801d292:	b29b      	uxth	r3, r3
 801d294:	b2db      	uxtb	r3, r3
 801d296:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801d298:	887b      	ldrh	r3, [r7, #2]
 801d29a:	b2db      	uxtb	r3, r3
 801d29c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801d29e:	883b      	ldrh	r3, [r7, #0]
 801d2a0:	0a1b      	lsrs	r3, r3, #8
 801d2a2:	b29b      	uxth	r3, r3
 801d2a4:	b2db      	uxtb	r3, r3
 801d2a6:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801d2a8:	883b      	ldrh	r3, [r7, #0]
 801d2aa:	b2db      	uxtb	r3, r3
 801d2ac:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801d2ae:	f107 0308 	add.w	r3, r7, #8
 801d2b2:	2208      	movs	r2, #8
 801d2b4:	4619      	mov	r1, r3
 801d2b6:	2008      	movs	r0, #8
 801d2b8:	f000 fc3e 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d2bc:	bf00      	nop
 801d2be:	3714      	adds	r7, #20
 801d2c0:	46bd      	mov	sp, r7
 801d2c2:	bd90      	pop	{r4, r7, pc}

0801d2c4 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801d2c4:	b580      	push	{r7, lr}
 801d2c6:	b084      	sub	sp, #16
 801d2c8:	af00      	add	r7, sp, #0
 801d2ca:	4603      	mov	r3, r0
 801d2cc:	6039      	str	r1, [r7, #0]
 801d2ce:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801d2d0:	79fb      	ldrb	r3, [r7, #7]
 801d2d2:	f003 0307 	and.w	r3, r3, #7
 801d2d6:	b2db      	uxtb	r3, r3
 801d2d8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d2da:	683b      	ldr	r3, [r7, #0]
 801d2dc:	0c1b      	lsrs	r3, r3, #16
 801d2de:	b2db      	uxtb	r3, r3
 801d2e0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d2e2:	683b      	ldr	r3, [r7, #0]
 801d2e4:	0a1b      	lsrs	r3, r3, #8
 801d2e6:	b2db      	uxtb	r3, r3
 801d2e8:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801d2ea:	683b      	ldr	r3, [r7, #0]
 801d2ec:	b2db      	uxtb	r3, r3
 801d2ee:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801d2f0:	f107 030c 	add.w	r3, r7, #12
 801d2f4:	2204      	movs	r2, #4
 801d2f6:	4619      	mov	r1, r3
 801d2f8:	2097      	movs	r0, #151	@ 0x97
 801d2fa:	f000 fc1d 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d2fe:	bf00      	nop
 801d300:	3710      	adds	r7, #16
 801d302:	46bd      	mov	sp, r7
 801d304:	bd80      	pop	{r7, pc}
	...

0801d308 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801d308:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801d30c:	b084      	sub	sp, #16
 801d30e:	af00      	add	r7, sp, #0
 801d310:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801d312:	2300      	movs	r3, #0
 801d314:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801d316:	4b1d      	ldr	r3, [pc, #116]	@ (801d38c <SUBGRF_SetRfFrequency+0x84>)
 801d318:	781b      	ldrb	r3, [r3, #0]
 801d31a:	f083 0301 	eor.w	r3, r3, #1
 801d31e:	b2db      	uxtb	r3, r3
 801d320:	2b00      	cmp	r3, #0
 801d322:	d005      	beq.n	801d330 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801d324:	6878      	ldr	r0, [r7, #4]
 801d326:	f7ff ff27 	bl	801d178 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801d32a:	4b18      	ldr	r3, [pc, #96]	@ (801d38c <SUBGRF_SetRfFrequency+0x84>)
 801d32c:	2201      	movs	r2, #1
 801d32e:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801d330:	687b      	ldr	r3, [r7, #4]
 801d332:	2200      	movs	r2, #0
 801d334:	461c      	mov	r4, r3
 801d336:	4615      	mov	r5, r2
 801d338:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801d33c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801d340:	4a13      	ldr	r2, [pc, #76]	@ (801d390 <SUBGRF_SetRfFrequency+0x88>)
 801d342:	f04f 0300 	mov.w	r3, #0
 801d346:	4640      	mov	r0, r8
 801d348:	4649      	mov	r1, r9
 801d34a:	f7e3 fcf3 	bl	8000d34 <__aeabi_uldivmod>
 801d34e:	4602      	mov	r2, r0
 801d350:	460b      	mov	r3, r1
 801d352:	4613      	mov	r3, r2
 801d354:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801d356:	68fb      	ldr	r3, [r7, #12]
 801d358:	0e1b      	lsrs	r3, r3, #24
 801d35a:	b2db      	uxtb	r3, r3
 801d35c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801d35e:	68fb      	ldr	r3, [r7, #12]
 801d360:	0c1b      	lsrs	r3, r3, #16
 801d362:	b2db      	uxtb	r3, r3
 801d364:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801d366:	68fb      	ldr	r3, [r7, #12]
 801d368:	0a1b      	lsrs	r3, r3, #8
 801d36a:	b2db      	uxtb	r3, r3
 801d36c:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801d36e:	68fb      	ldr	r3, [r7, #12]
 801d370:	b2db      	uxtb	r3, r3
 801d372:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801d374:	f107 0308 	add.w	r3, r7, #8
 801d378:	2204      	movs	r2, #4
 801d37a:	4619      	mov	r1, r3
 801d37c:	2086      	movs	r0, #134	@ 0x86
 801d37e:	f000 fbdb 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d382:	bf00      	nop
 801d384:	3710      	adds	r7, #16
 801d386:	46bd      	mov	sp, r7
 801d388:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801d38c:	200017b0 	.word	0x200017b0
 801d390:	01e84800 	.word	0x01e84800

0801d394 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801d394:	b580      	push	{r7, lr}
 801d396:	b082      	sub	sp, #8
 801d398:	af00      	add	r7, sp, #0
 801d39a:	4603      	mov	r3, r0
 801d39c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801d39e:	79fa      	ldrb	r2, [r7, #7]
 801d3a0:	4b09      	ldr	r3, [pc, #36]	@ (801d3c8 <SUBGRF_SetPacketType+0x34>)
 801d3a2:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801d3a4:	79fb      	ldrb	r3, [r7, #7]
 801d3a6:	2b00      	cmp	r3, #0
 801d3a8:	d104      	bne.n	801d3b4 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801d3aa:	2100      	movs	r1, #0
 801d3ac:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801d3b0:	f000 faf8 	bl	801d9a4 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801d3b4:	1dfb      	adds	r3, r7, #7
 801d3b6:	2201      	movs	r2, #1
 801d3b8:	4619      	mov	r1, r3
 801d3ba:	208a      	movs	r0, #138	@ 0x8a
 801d3bc:	f000 fbbc 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d3c0:	bf00      	nop
 801d3c2:	3708      	adds	r7, #8
 801d3c4:	46bd      	mov	sp, r7
 801d3c6:	bd80      	pop	{r7, pc}
 801d3c8:	200017a9 	.word	0x200017a9

0801d3cc <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801d3cc:	b480      	push	{r7}
 801d3ce:	af00      	add	r7, sp, #0
    return PacketType;
 801d3d0:	4b02      	ldr	r3, [pc, #8]	@ (801d3dc <SUBGRF_GetPacketType+0x10>)
 801d3d2:	781b      	ldrb	r3, [r3, #0]
}
 801d3d4:	4618      	mov	r0, r3
 801d3d6:	46bd      	mov	sp, r7
 801d3d8:	bc80      	pop	{r7}
 801d3da:	4770      	bx	lr
 801d3dc:	200017a9 	.word	0x200017a9

0801d3e0 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801d3e0:	b580      	push	{r7, lr}
 801d3e2:	b084      	sub	sp, #16
 801d3e4:	af00      	add	r7, sp, #0
 801d3e6:	4603      	mov	r3, r0
 801d3e8:	71fb      	strb	r3, [r7, #7]
 801d3ea:	460b      	mov	r3, r1
 801d3ec:	71bb      	strb	r3, [r7, #6]
 801d3ee:	4613      	mov	r3, r2
 801d3f0:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801d3f2:	79fb      	ldrb	r3, [r7, #7]
 801d3f4:	2b01      	cmp	r3, #1
 801d3f6:	d149      	bne.n	801d48c <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801d3f8:	2000      	movs	r0, #0
 801d3fa:	f7ee fd03 	bl	800be04 <RBI_GetRFOMaxPowerConfig>
 801d3fe:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801d400:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d404:	68fa      	ldr	r2, [r7, #12]
 801d406:	429a      	cmp	r2, r3
 801d408:	da01      	bge.n	801d40e <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801d40a:	68fb      	ldr	r3, [r7, #12]
 801d40c:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801d40e:	68fb      	ldr	r3, [r7, #12]
 801d410:	2b0e      	cmp	r3, #14
 801d412:	d10e      	bne.n	801d432 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801d414:	2301      	movs	r3, #1
 801d416:	2201      	movs	r2, #1
 801d418:	2100      	movs	r1, #0
 801d41a:	2004      	movs	r0, #4
 801d41c:	f7ff fef6 	bl	801d20c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d420:	79ba      	ldrb	r2, [r7, #6]
 801d422:	68fb      	ldr	r3, [r7, #12]
 801d424:	b2db      	uxtb	r3, r3
 801d426:	1ad3      	subs	r3, r2, r3
 801d428:	b2db      	uxtb	r3, r3
 801d42a:	330e      	adds	r3, #14
 801d42c:	b2db      	uxtb	r3, r3
 801d42e:	71bb      	strb	r3, [r7, #6]
 801d430:	e01f      	b.n	801d472 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801d432:	68fb      	ldr	r3, [r7, #12]
 801d434:	2b0a      	cmp	r3, #10
 801d436:	d10e      	bne.n	801d456 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801d438:	2301      	movs	r3, #1
 801d43a:	2201      	movs	r2, #1
 801d43c:	2100      	movs	r1, #0
 801d43e:	2001      	movs	r0, #1
 801d440:	f7ff fee4 	bl	801d20c <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801d444:	79ba      	ldrb	r2, [r7, #6]
 801d446:	68fb      	ldr	r3, [r7, #12]
 801d448:	b2db      	uxtb	r3, r3
 801d44a:	1ad3      	subs	r3, r2, r3
 801d44c:	b2db      	uxtb	r3, r3
 801d44e:	330d      	adds	r3, #13
 801d450:	b2db      	uxtb	r3, r3
 801d452:	71bb      	strb	r3, [r7, #6]
 801d454:	e00d      	b.n	801d472 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801d456:	2301      	movs	r3, #1
 801d458:	2201      	movs	r2, #1
 801d45a:	2100      	movs	r1, #0
 801d45c:	2007      	movs	r0, #7
 801d45e:	f7ff fed5 	bl	801d20c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d462:	79ba      	ldrb	r2, [r7, #6]
 801d464:	68fb      	ldr	r3, [r7, #12]
 801d466:	b2db      	uxtb	r3, r3
 801d468:	1ad3      	subs	r3, r2, r3
 801d46a:	b2db      	uxtb	r3, r3
 801d46c:	330e      	adds	r3, #14
 801d46e:	b2db      	uxtb	r3, r3
 801d470:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801d472:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d476:	f113 0f11 	cmn.w	r3, #17
 801d47a:	da01      	bge.n	801d480 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801d47c:	23ef      	movs	r3, #239	@ 0xef
 801d47e:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801d480:	2118      	movs	r1, #24
 801d482:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801d486:	f000 fa8d 	bl	801d9a4 <SUBGRF_WriteRegister>
 801d48a:	e067      	b.n	801d55c <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801d48c:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d490:	f000 faaa 	bl	801d9e8 <SUBGRF_ReadRegister>
 801d494:	4603      	mov	r3, r0
 801d496:	f043 031e 	orr.w	r3, r3, #30
 801d49a:	b2db      	uxtb	r3, r3
 801d49c:	4619      	mov	r1, r3
 801d49e:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d4a2:	f000 fa7f 	bl	801d9a4 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801d4a6:	2001      	movs	r0, #1
 801d4a8:	f7ee fcac 	bl	800be04 <RBI_GetRFOMaxPowerConfig>
 801d4ac:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801d4ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d4b2:	68fa      	ldr	r2, [r7, #12]
 801d4b4:	429a      	cmp	r2, r3
 801d4b6:	da01      	bge.n	801d4bc <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801d4b8:	68fb      	ldr	r3, [r7, #12]
 801d4ba:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801d4bc:	68fb      	ldr	r3, [r7, #12]
 801d4be:	2b14      	cmp	r3, #20
 801d4c0:	d10e      	bne.n	801d4e0 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801d4c2:	2301      	movs	r3, #1
 801d4c4:	2200      	movs	r2, #0
 801d4c6:	2105      	movs	r1, #5
 801d4c8:	2003      	movs	r0, #3
 801d4ca:	f7ff fe9f 	bl	801d20c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d4ce:	79ba      	ldrb	r2, [r7, #6]
 801d4d0:	68fb      	ldr	r3, [r7, #12]
 801d4d2:	b2db      	uxtb	r3, r3
 801d4d4:	1ad3      	subs	r3, r2, r3
 801d4d6:	b2db      	uxtb	r3, r3
 801d4d8:	3316      	adds	r3, #22
 801d4da:	b2db      	uxtb	r3, r3
 801d4dc:	71bb      	strb	r3, [r7, #6]
 801d4de:	e031      	b.n	801d544 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801d4e0:	68fb      	ldr	r3, [r7, #12]
 801d4e2:	2b11      	cmp	r3, #17
 801d4e4:	d10e      	bne.n	801d504 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801d4e6:	2301      	movs	r3, #1
 801d4e8:	2200      	movs	r2, #0
 801d4ea:	2103      	movs	r1, #3
 801d4ec:	2002      	movs	r0, #2
 801d4ee:	f7ff fe8d 	bl	801d20c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d4f2:	79ba      	ldrb	r2, [r7, #6]
 801d4f4:	68fb      	ldr	r3, [r7, #12]
 801d4f6:	b2db      	uxtb	r3, r3
 801d4f8:	1ad3      	subs	r3, r2, r3
 801d4fa:	b2db      	uxtb	r3, r3
 801d4fc:	3316      	adds	r3, #22
 801d4fe:	b2db      	uxtb	r3, r3
 801d500:	71bb      	strb	r3, [r7, #6]
 801d502:	e01f      	b.n	801d544 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801d504:	68fb      	ldr	r3, [r7, #12]
 801d506:	2b0e      	cmp	r3, #14
 801d508:	d10e      	bne.n	801d528 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801d50a:	2301      	movs	r3, #1
 801d50c:	2200      	movs	r2, #0
 801d50e:	2102      	movs	r1, #2
 801d510:	2002      	movs	r0, #2
 801d512:	f7ff fe7b 	bl	801d20c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d516:	79ba      	ldrb	r2, [r7, #6]
 801d518:	68fb      	ldr	r3, [r7, #12]
 801d51a:	b2db      	uxtb	r3, r3
 801d51c:	1ad3      	subs	r3, r2, r3
 801d51e:	b2db      	uxtb	r3, r3
 801d520:	330e      	adds	r3, #14
 801d522:	b2db      	uxtb	r3, r3
 801d524:	71bb      	strb	r3, [r7, #6]
 801d526:	e00d      	b.n	801d544 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801d528:	2301      	movs	r3, #1
 801d52a:	2200      	movs	r2, #0
 801d52c:	2107      	movs	r1, #7
 801d52e:	2004      	movs	r0, #4
 801d530:	f7ff fe6c 	bl	801d20c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d534:	79ba      	ldrb	r2, [r7, #6]
 801d536:	68fb      	ldr	r3, [r7, #12]
 801d538:	b2db      	uxtb	r3, r3
 801d53a:	1ad3      	subs	r3, r2, r3
 801d53c:	b2db      	uxtb	r3, r3
 801d53e:	3316      	adds	r3, #22
 801d540:	b2db      	uxtb	r3, r3
 801d542:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801d544:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d548:	f113 0f09 	cmn.w	r3, #9
 801d54c:	da01      	bge.n	801d552 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801d54e:	23f7      	movs	r3, #247	@ 0xf7
 801d550:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801d552:	2138      	movs	r1, #56	@ 0x38
 801d554:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801d558:	f000 fa24 	bl	801d9a4 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801d55c:	79bb      	ldrb	r3, [r7, #6]
 801d55e:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801d560:	797b      	ldrb	r3, [r7, #5]
 801d562:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801d564:	f107 0308 	add.w	r3, r7, #8
 801d568:	2202      	movs	r2, #2
 801d56a:	4619      	mov	r1, r3
 801d56c:	208e      	movs	r0, #142	@ 0x8e
 801d56e:	f000 fae3 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d572:	bf00      	nop
 801d574:	3710      	adds	r7, #16
 801d576:	46bd      	mov	sp, r7
 801d578:	bd80      	pop	{r7, pc}
	...

0801d57c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801d57c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801d580:	b086      	sub	sp, #24
 801d582:	af00      	add	r7, sp, #0
 801d584:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801d586:	2300      	movs	r3, #0
 801d588:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801d58a:	f107 0308 	add.w	r3, r7, #8
 801d58e:	2200      	movs	r2, #0
 801d590:	601a      	str	r2, [r3, #0]
 801d592:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801d594:	687b      	ldr	r3, [r7, #4]
 801d596:	781a      	ldrb	r2, [r3, #0]
 801d598:	4b5c      	ldr	r3, [pc, #368]	@ (801d70c <SUBGRF_SetModulationParams+0x190>)
 801d59a:	781b      	ldrb	r3, [r3, #0]
 801d59c:	429a      	cmp	r2, r3
 801d59e:	d004      	beq.n	801d5aa <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801d5a0:	687b      	ldr	r3, [r7, #4]
 801d5a2:	781b      	ldrb	r3, [r3, #0]
 801d5a4:	4618      	mov	r0, r3
 801d5a6:	f7ff fef5 	bl	801d394 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801d5aa:	687b      	ldr	r3, [r7, #4]
 801d5ac:	781b      	ldrb	r3, [r3, #0]
 801d5ae:	2b03      	cmp	r3, #3
 801d5b0:	f200 80a5 	bhi.w	801d6fe <SUBGRF_SetModulationParams+0x182>
 801d5b4:	a201      	add	r2, pc, #4	@ (adr r2, 801d5bc <SUBGRF_SetModulationParams+0x40>)
 801d5b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d5ba:	bf00      	nop
 801d5bc:	0801d5cd 	.word	0x0801d5cd
 801d5c0:	0801d68d 	.word	0x0801d68d
 801d5c4:	0801d64f 	.word	0x0801d64f
 801d5c8:	0801d6bb 	.word	0x0801d6bb
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801d5cc:	2308      	movs	r3, #8
 801d5ce:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801d5d0:	687b      	ldr	r3, [r7, #4]
 801d5d2:	685b      	ldr	r3, [r3, #4]
 801d5d4:	4a4e      	ldr	r2, [pc, #312]	@ (801d710 <SUBGRF_SetModulationParams+0x194>)
 801d5d6:	fbb2 f3f3 	udiv	r3, r2, r3
 801d5da:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801d5dc:	697b      	ldr	r3, [r7, #20]
 801d5de:	0c1b      	lsrs	r3, r3, #16
 801d5e0:	b2db      	uxtb	r3, r3
 801d5e2:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801d5e4:	697b      	ldr	r3, [r7, #20]
 801d5e6:	0a1b      	lsrs	r3, r3, #8
 801d5e8:	b2db      	uxtb	r3, r3
 801d5ea:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801d5ec:	697b      	ldr	r3, [r7, #20]
 801d5ee:	b2db      	uxtb	r3, r3
 801d5f0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801d5f2:	687b      	ldr	r3, [r7, #4]
 801d5f4:	7b1b      	ldrb	r3, [r3, #12]
 801d5f6:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801d5f8:	687b      	ldr	r3, [r7, #4]
 801d5fa:	7b5b      	ldrb	r3, [r3, #13]
 801d5fc:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801d5fe:	687b      	ldr	r3, [r7, #4]
 801d600:	689b      	ldr	r3, [r3, #8]
 801d602:	2200      	movs	r2, #0
 801d604:	461c      	mov	r4, r3
 801d606:	4615      	mov	r5, r2
 801d608:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801d60c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801d610:	4a40      	ldr	r2, [pc, #256]	@ (801d714 <SUBGRF_SetModulationParams+0x198>)
 801d612:	f04f 0300 	mov.w	r3, #0
 801d616:	4640      	mov	r0, r8
 801d618:	4649      	mov	r1, r9
 801d61a:	f7e3 fb8b 	bl	8000d34 <__aeabi_uldivmod>
 801d61e:	4602      	mov	r2, r0
 801d620:	460b      	mov	r3, r1
 801d622:	4613      	mov	r3, r2
 801d624:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801d626:	697b      	ldr	r3, [r7, #20]
 801d628:	0c1b      	lsrs	r3, r3, #16
 801d62a:	b2db      	uxtb	r3, r3
 801d62c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801d62e:	697b      	ldr	r3, [r7, #20]
 801d630:	0a1b      	lsrs	r3, r3, #8
 801d632:	b2db      	uxtb	r3, r3
 801d634:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801d636:	697b      	ldr	r3, [r7, #20]
 801d638:	b2db      	uxtb	r3, r3
 801d63a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d63c:	7cfb      	ldrb	r3, [r7, #19]
 801d63e:	b29a      	uxth	r2, r3
 801d640:	f107 0308 	add.w	r3, r7, #8
 801d644:	4619      	mov	r1, r3
 801d646:	208b      	movs	r0, #139	@ 0x8b
 801d648:	f000 fa76 	bl	801db38 <SUBGRF_WriteCommand>
        break;
 801d64c:	e058      	b.n	801d700 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 801d64e:	2304      	movs	r3, #4
 801d650:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801d652:	687b      	ldr	r3, [r7, #4]
 801d654:	691b      	ldr	r3, [r3, #16]
 801d656:	4a2e      	ldr	r2, [pc, #184]	@ (801d710 <SUBGRF_SetModulationParams+0x194>)
 801d658:	fbb2 f3f3 	udiv	r3, r2, r3
 801d65c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801d65e:	697b      	ldr	r3, [r7, #20]
 801d660:	0c1b      	lsrs	r3, r3, #16
 801d662:	b2db      	uxtb	r3, r3
 801d664:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801d666:	697b      	ldr	r3, [r7, #20]
 801d668:	0a1b      	lsrs	r3, r3, #8
 801d66a:	b2db      	uxtb	r3, r3
 801d66c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801d66e:	697b      	ldr	r3, [r7, #20]
 801d670:	b2db      	uxtb	r3, r3
 801d672:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	7d1b      	ldrb	r3, [r3, #20]
 801d678:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d67a:	7cfb      	ldrb	r3, [r7, #19]
 801d67c:	b29a      	uxth	r2, r3
 801d67e:	f107 0308 	add.w	r3, r7, #8
 801d682:	4619      	mov	r1, r3
 801d684:	208b      	movs	r0, #139	@ 0x8b
 801d686:	f000 fa57 	bl	801db38 <SUBGRF_WriteCommand>
        break;
 801d68a:	e039      	b.n	801d700 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 801d68c:	2304      	movs	r3, #4
 801d68e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801d690:	687b      	ldr	r3, [r7, #4]
 801d692:	7e1b      	ldrb	r3, [r3, #24]
 801d694:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801d696:	687b      	ldr	r3, [r7, #4]
 801d698:	7e5b      	ldrb	r3, [r3, #25]
 801d69a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801d69c:	687b      	ldr	r3, [r7, #4]
 801d69e:	7e9b      	ldrb	r3, [r3, #26]
 801d6a0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801d6a2:	687b      	ldr	r3, [r7, #4]
 801d6a4:	7edb      	ldrb	r3, [r3, #27]
 801d6a6:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d6a8:	7cfb      	ldrb	r3, [r7, #19]
 801d6aa:	b29a      	uxth	r2, r3
 801d6ac:	f107 0308 	add.w	r3, r7, #8
 801d6b0:	4619      	mov	r1, r3
 801d6b2:	208b      	movs	r0, #139	@ 0x8b
 801d6b4:	f000 fa40 	bl	801db38 <SUBGRF_WriteCommand>

        break;
 801d6b8:	e022      	b.n	801d700 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 801d6ba:	2305      	movs	r3, #5
 801d6bc:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801d6be:	687b      	ldr	r3, [r7, #4]
 801d6c0:	685b      	ldr	r3, [r3, #4]
 801d6c2:	4a13      	ldr	r2, [pc, #76]	@ (801d710 <SUBGRF_SetModulationParams+0x194>)
 801d6c4:	fbb2 f3f3 	udiv	r3, r2, r3
 801d6c8:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801d6ca:	697b      	ldr	r3, [r7, #20]
 801d6cc:	0c1b      	lsrs	r3, r3, #16
 801d6ce:	b2db      	uxtb	r3, r3
 801d6d0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801d6d2:	697b      	ldr	r3, [r7, #20]
 801d6d4:	0a1b      	lsrs	r3, r3, #8
 801d6d6:	b2db      	uxtb	r3, r3
 801d6d8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801d6da:	697b      	ldr	r3, [r7, #20]
 801d6dc:	b2db      	uxtb	r3, r3
 801d6de:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801d6e0:	687b      	ldr	r3, [r7, #4]
 801d6e2:	7b1b      	ldrb	r3, [r3, #12]
 801d6e4:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801d6e6:	687b      	ldr	r3, [r7, #4]
 801d6e8:	7b5b      	ldrb	r3, [r3, #13]
 801d6ea:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d6ec:	7cfb      	ldrb	r3, [r7, #19]
 801d6ee:	b29a      	uxth	r2, r3
 801d6f0:	f107 0308 	add.w	r3, r7, #8
 801d6f4:	4619      	mov	r1, r3
 801d6f6:	208b      	movs	r0, #139	@ 0x8b
 801d6f8:	f000 fa1e 	bl	801db38 <SUBGRF_WriteCommand>
        break;
 801d6fc:	e000      	b.n	801d700 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 801d6fe:	bf00      	nop
    }
}
 801d700:	bf00      	nop
 801d702:	3718      	adds	r7, #24
 801d704:	46bd      	mov	sp, r7
 801d706:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801d70a:	bf00      	nop
 801d70c:	200017a9 	.word	0x200017a9
 801d710:	3d090000 	.word	0x3d090000
 801d714:	01e84800 	.word	0x01e84800

0801d718 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801d718:	b580      	push	{r7, lr}
 801d71a:	b086      	sub	sp, #24
 801d71c:	af00      	add	r7, sp, #0
 801d71e:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801d720:	2300      	movs	r3, #0
 801d722:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801d724:	f107 030c 	add.w	r3, r7, #12
 801d728:	2200      	movs	r2, #0
 801d72a:	601a      	str	r2, [r3, #0]
 801d72c:	605a      	str	r2, [r3, #4]
 801d72e:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801d730:	687b      	ldr	r3, [r7, #4]
 801d732:	781a      	ldrb	r2, [r3, #0]
 801d734:	4b44      	ldr	r3, [pc, #272]	@ (801d848 <SUBGRF_SetPacketParams+0x130>)
 801d736:	781b      	ldrb	r3, [r3, #0]
 801d738:	429a      	cmp	r2, r3
 801d73a:	d004      	beq.n	801d746 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	781b      	ldrb	r3, [r3, #0]
 801d740:	4618      	mov	r0, r3
 801d742:	f7ff fe27 	bl	801d394 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801d746:	687b      	ldr	r3, [r7, #4]
 801d748:	781b      	ldrb	r3, [r3, #0]
 801d74a:	2b03      	cmp	r3, #3
 801d74c:	d878      	bhi.n	801d840 <SUBGRF_SetPacketParams+0x128>
 801d74e:	a201      	add	r2, pc, #4	@ (adr r2, 801d754 <SUBGRF_SetPacketParams+0x3c>)
 801d750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d754:	0801d765 	.word	0x0801d765
 801d758:	0801d7f5 	.word	0x0801d7f5
 801d75c:	0801d7e9 	.word	0x0801d7e9
 801d760:	0801d765 	.word	0x0801d765
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801d764:	687b      	ldr	r3, [r7, #4]
 801d766:	7a5b      	ldrb	r3, [r3, #9]
 801d768:	2bf1      	cmp	r3, #241	@ 0xf1
 801d76a:	d10a      	bne.n	801d782 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801d76c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801d770:	f7ff faa6 	bl	801ccc0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801d774:	f248 0005 	movw	r0, #32773	@ 0x8005
 801d778:	f7ff fac2 	bl	801cd00 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801d77c:	2302      	movs	r3, #2
 801d77e:	75bb      	strb	r3, [r7, #22]
 801d780:	e011      	b.n	801d7a6 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801d782:	687b      	ldr	r3, [r7, #4]
 801d784:	7a5b      	ldrb	r3, [r3, #9]
 801d786:	2bf2      	cmp	r3, #242	@ 0xf2
 801d788:	d10a      	bne.n	801d7a0 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801d78a:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801d78e:	f7ff fa97 	bl	801ccc0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801d792:	f241 0021 	movw	r0, #4129	@ 0x1021
 801d796:	f7ff fab3 	bl	801cd00 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801d79a:	2306      	movs	r3, #6
 801d79c:	75bb      	strb	r3, [r7, #22]
 801d79e:	e002      	b.n	801d7a6 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801d7a0:	687b      	ldr	r3, [r7, #4]
 801d7a2:	7a5b      	ldrb	r3, [r3, #9]
 801d7a4:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801d7a6:	2309      	movs	r3, #9
 801d7a8:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801d7aa:	687b      	ldr	r3, [r7, #4]
 801d7ac:	885b      	ldrh	r3, [r3, #2]
 801d7ae:	0a1b      	lsrs	r3, r3, #8
 801d7b0:	b29b      	uxth	r3, r3
 801d7b2:	b2db      	uxtb	r3, r3
 801d7b4:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801d7b6:	687b      	ldr	r3, [r7, #4]
 801d7b8:	885b      	ldrh	r3, [r3, #2]
 801d7ba:	b2db      	uxtb	r3, r3
 801d7bc:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801d7be:	687b      	ldr	r3, [r7, #4]
 801d7c0:	791b      	ldrb	r3, [r3, #4]
 801d7c2:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801d7c4:	687b      	ldr	r3, [r7, #4]
 801d7c6:	795b      	ldrb	r3, [r3, #5]
 801d7c8:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801d7ca:	687b      	ldr	r3, [r7, #4]
 801d7cc:	799b      	ldrb	r3, [r3, #6]
 801d7ce:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801d7d0:	687b      	ldr	r3, [r7, #4]
 801d7d2:	79db      	ldrb	r3, [r3, #7]
 801d7d4:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801d7d6:	687b      	ldr	r3, [r7, #4]
 801d7d8:	7a1b      	ldrb	r3, [r3, #8]
 801d7da:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801d7dc:	7dbb      	ldrb	r3, [r7, #22]
 801d7de:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801d7e0:	687b      	ldr	r3, [r7, #4]
 801d7e2:	7a9b      	ldrb	r3, [r3, #10]
 801d7e4:	753b      	strb	r3, [r7, #20]
        break;
 801d7e6:	e022      	b.n	801d82e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801d7e8:	2301      	movs	r3, #1
 801d7ea:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801d7ec:	687b      	ldr	r3, [r7, #4]
 801d7ee:	7b1b      	ldrb	r3, [r3, #12]
 801d7f0:	733b      	strb	r3, [r7, #12]
        break;
 801d7f2:	e01c      	b.n	801d82e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801d7f4:	2306      	movs	r3, #6
 801d7f6:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801d7f8:	687b      	ldr	r3, [r7, #4]
 801d7fa:	89db      	ldrh	r3, [r3, #14]
 801d7fc:	0a1b      	lsrs	r3, r3, #8
 801d7fe:	b29b      	uxth	r3, r3
 801d800:	b2db      	uxtb	r3, r3
 801d802:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801d804:	687b      	ldr	r3, [r7, #4]
 801d806:	89db      	ldrh	r3, [r3, #14]
 801d808:	b2db      	uxtb	r3, r3
 801d80a:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801d80c:	687b      	ldr	r3, [r7, #4]
 801d80e:	7c1a      	ldrb	r2, [r3, #16]
 801d810:	4b0e      	ldr	r3, [pc, #56]	@ (801d84c <SUBGRF_SetPacketParams+0x134>)
 801d812:	4611      	mov	r1, r2
 801d814:	7019      	strb	r1, [r3, #0]
 801d816:	4613      	mov	r3, r2
 801d818:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801d81a:	687b      	ldr	r3, [r7, #4]
 801d81c:	7c5b      	ldrb	r3, [r3, #17]
 801d81e:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801d820:	687b      	ldr	r3, [r7, #4]
 801d822:	7c9b      	ldrb	r3, [r3, #18]
 801d824:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801d826:	687b      	ldr	r3, [r7, #4]
 801d828:	7cdb      	ldrb	r3, [r3, #19]
 801d82a:	747b      	strb	r3, [r7, #17]
        break;
 801d82c:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801d82e:	7dfb      	ldrb	r3, [r7, #23]
 801d830:	b29a      	uxth	r2, r3
 801d832:	f107 030c 	add.w	r3, r7, #12
 801d836:	4619      	mov	r1, r3
 801d838:	208c      	movs	r0, #140	@ 0x8c
 801d83a:	f000 f97d 	bl	801db38 <SUBGRF_WriteCommand>
 801d83e:	e000      	b.n	801d842 <SUBGRF_SetPacketParams+0x12a>
        return;
 801d840:	bf00      	nop
}
 801d842:	3718      	adds	r7, #24
 801d844:	46bd      	mov	sp, r7
 801d846:	bd80      	pop	{r7, pc}
 801d848:	200017a9 	.word	0x200017a9
 801d84c:	200017aa 	.word	0x200017aa

0801d850 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801d850:	b580      	push	{r7, lr}
 801d852:	b084      	sub	sp, #16
 801d854:	af00      	add	r7, sp, #0
 801d856:	4603      	mov	r3, r0
 801d858:	460a      	mov	r2, r1
 801d85a:	71fb      	strb	r3, [r7, #7]
 801d85c:	4613      	mov	r3, r2
 801d85e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801d860:	79fb      	ldrb	r3, [r7, #7]
 801d862:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801d864:	79bb      	ldrb	r3, [r7, #6]
 801d866:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801d868:	f107 030c 	add.w	r3, r7, #12
 801d86c:	2202      	movs	r2, #2
 801d86e:	4619      	mov	r1, r3
 801d870:	208f      	movs	r0, #143	@ 0x8f
 801d872:	f000 f961 	bl	801db38 <SUBGRF_WriteCommand>
}
 801d876:	bf00      	nop
 801d878:	3710      	adds	r7, #16
 801d87a:	46bd      	mov	sp, r7
 801d87c:	bd80      	pop	{r7, pc}

0801d87e <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801d87e:	b580      	push	{r7, lr}
 801d880:	b082      	sub	sp, #8
 801d882:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801d884:	2300      	movs	r3, #0
 801d886:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801d888:	1d3b      	adds	r3, r7, #4
 801d88a:	2201      	movs	r2, #1
 801d88c:	4619      	mov	r1, r3
 801d88e:	2015      	movs	r0, #21
 801d890:	f000 f974 	bl	801db7c <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801d894:	793b      	ldrb	r3, [r7, #4]
 801d896:	425b      	negs	r3, r3
 801d898:	105b      	asrs	r3, r3, #1
 801d89a:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801d89c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801d8a0:	4618      	mov	r0, r3
 801d8a2:	3708      	adds	r7, #8
 801d8a4:	46bd      	mov	sp, r7
 801d8a6:	bd80      	pop	{r7, pc}

0801d8a8 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801d8a8:	b580      	push	{r7, lr}
 801d8aa:	b084      	sub	sp, #16
 801d8ac:	af00      	add	r7, sp, #0
 801d8ae:	6078      	str	r0, [r7, #4]
 801d8b0:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801d8b2:	f107 030c 	add.w	r3, r7, #12
 801d8b6:	2202      	movs	r2, #2
 801d8b8:	4619      	mov	r1, r3
 801d8ba:	2013      	movs	r0, #19
 801d8bc:	f000 f95e 	bl	801db7c <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801d8c0:	f7ff fd84 	bl	801d3cc <SUBGRF_GetPacketType>
 801d8c4:	4603      	mov	r3, r0
 801d8c6:	2b01      	cmp	r3, #1
 801d8c8:	d10d      	bne.n	801d8e6 <SUBGRF_GetRxBufferStatus+0x3e>
 801d8ca:	4b0c      	ldr	r3, [pc, #48]	@ (801d8fc <SUBGRF_GetRxBufferStatus+0x54>)
 801d8cc:	781b      	ldrb	r3, [r3, #0]
 801d8ce:	b2db      	uxtb	r3, r3
 801d8d0:	2b01      	cmp	r3, #1
 801d8d2:	d108      	bne.n	801d8e6 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801d8d4:	f240 7002 	movw	r0, #1794	@ 0x702
 801d8d8:	f000 f886 	bl	801d9e8 <SUBGRF_ReadRegister>
 801d8dc:	4603      	mov	r3, r0
 801d8de:	461a      	mov	r2, r3
 801d8e0:	687b      	ldr	r3, [r7, #4]
 801d8e2:	701a      	strb	r2, [r3, #0]
 801d8e4:	e002      	b.n	801d8ec <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801d8e6:	7b3a      	ldrb	r2, [r7, #12]
 801d8e8:	687b      	ldr	r3, [r7, #4]
 801d8ea:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801d8ec:	7b7a      	ldrb	r2, [r7, #13]
 801d8ee:	683b      	ldr	r3, [r7, #0]
 801d8f0:	701a      	strb	r2, [r3, #0]
}
 801d8f2:	bf00      	nop
 801d8f4:	3710      	adds	r7, #16
 801d8f6:	46bd      	mov	sp, r7
 801d8f8:	bd80      	pop	{r7, pc}
 801d8fa:	bf00      	nop
 801d8fc:	200017aa 	.word	0x200017aa

0801d900 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801d900:	b580      	push	{r7, lr}
 801d902:	b084      	sub	sp, #16
 801d904:	af00      	add	r7, sp, #0
 801d906:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801d908:	f107 030c 	add.w	r3, r7, #12
 801d90c:	2203      	movs	r2, #3
 801d90e:	4619      	mov	r1, r3
 801d910:	2014      	movs	r0, #20
 801d912:	f000 f933 	bl	801db7c <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801d916:	f7ff fd59 	bl	801d3cc <SUBGRF_GetPacketType>
 801d91a:	4603      	mov	r3, r0
 801d91c:	461a      	mov	r2, r3
 801d91e:	687b      	ldr	r3, [r7, #4]
 801d920:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801d922:	687b      	ldr	r3, [r7, #4]
 801d924:	781b      	ldrb	r3, [r3, #0]
 801d926:	2b00      	cmp	r3, #0
 801d928:	d002      	beq.n	801d930 <SUBGRF_GetPacketStatus+0x30>
 801d92a:	2b01      	cmp	r3, #1
 801d92c:	d013      	beq.n	801d956 <SUBGRF_GetPacketStatus+0x56>
 801d92e:	e02a      	b.n	801d986 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801d930:	7b3a      	ldrb	r2, [r7, #12]
 801d932:	687b      	ldr	r3, [r7, #4]
 801d934:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801d936:	7b7b      	ldrb	r3, [r7, #13]
 801d938:	425b      	negs	r3, r3
 801d93a:	105b      	asrs	r3, r3, #1
 801d93c:	b25a      	sxtb	r2, r3
 801d93e:	687b      	ldr	r3, [r7, #4]
 801d940:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801d942:	7bbb      	ldrb	r3, [r7, #14]
 801d944:	425b      	negs	r3, r3
 801d946:	105b      	asrs	r3, r3, #1
 801d948:	b25a      	sxtb	r2, r3
 801d94a:	687b      	ldr	r3, [r7, #4]
 801d94c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801d94e:	687b      	ldr	r3, [r7, #4]
 801d950:	2200      	movs	r2, #0
 801d952:	609a      	str	r2, [r3, #8]
            break;
 801d954:	e020      	b.n	801d998 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801d956:	7b3b      	ldrb	r3, [r7, #12]
 801d958:	425b      	negs	r3, r3
 801d95a:	105b      	asrs	r3, r3, #1
 801d95c:	b25a      	sxtb	r2, r3
 801d95e:	687b      	ldr	r3, [r7, #4]
 801d960:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801d962:	7b7b      	ldrb	r3, [r7, #13]
 801d964:	b25b      	sxtb	r3, r3
 801d966:	3302      	adds	r3, #2
 801d968:	109b      	asrs	r3, r3, #2
 801d96a:	b25a      	sxtb	r2, r3
 801d96c:	687b      	ldr	r3, [r7, #4]
 801d96e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801d970:	7bbb      	ldrb	r3, [r7, #14]
 801d972:	425b      	negs	r3, r3
 801d974:	105b      	asrs	r3, r3, #1
 801d976:	b25a      	sxtb	r2, r3
 801d978:	687b      	ldr	r3, [r7, #4]
 801d97a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801d97c:	4b08      	ldr	r3, [pc, #32]	@ (801d9a0 <SUBGRF_GetPacketStatus+0xa0>)
 801d97e:	681a      	ldr	r2, [r3, #0]
 801d980:	687b      	ldr	r3, [r7, #4]
 801d982:	611a      	str	r2, [r3, #16]
            break;
 801d984:	e008      	b.n	801d998 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801d986:	2214      	movs	r2, #20
 801d988:	2100      	movs	r1, #0
 801d98a:	6878      	ldr	r0, [r7, #4]
 801d98c:	f000 fc0f 	bl	801e1ae <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801d990:	687b      	ldr	r3, [r7, #4]
 801d992:	220f      	movs	r2, #15
 801d994:	701a      	strb	r2, [r3, #0]
            break;
 801d996:	bf00      	nop
    }
}
 801d998:	bf00      	nop
 801d99a:	3710      	adds	r7, #16
 801d99c:	46bd      	mov	sp, r7
 801d99e:	bd80      	pop	{r7, pc}
 801d9a0:	200017ac 	.word	0x200017ac

0801d9a4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801d9a4:	b580      	push	{r7, lr}
 801d9a6:	b086      	sub	sp, #24
 801d9a8:	af00      	add	r7, sp, #0
 801d9aa:	4603      	mov	r3, r0
 801d9ac:	460a      	mov	r2, r1
 801d9ae:	80fb      	strh	r3, [r7, #6]
 801d9b0:	4613      	mov	r3, r2
 801d9b2:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d9b4:	f3ef 8310 	mrs	r3, PRIMASK
 801d9b8:	60fb      	str	r3, [r7, #12]
  return(result);
 801d9ba:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d9bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d9be:	b672      	cpsid	i
}
 801d9c0:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801d9c2:	1d7a      	adds	r2, r7, #5
 801d9c4:	88f9      	ldrh	r1, [r7, #6]
 801d9c6:	2301      	movs	r3, #1
 801d9c8:	4806      	ldr	r0, [pc, #24]	@ (801d9e4 <SUBGRF_WriteRegister+0x40>)
 801d9ca:	f7ea fc15 	bl	80081f8 <HAL_SUBGHZ_WriteRegisters>
 801d9ce:	697b      	ldr	r3, [r7, #20]
 801d9d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d9d2:	693b      	ldr	r3, [r7, #16]
 801d9d4:	f383 8810 	msr	PRIMASK, r3
}
 801d9d8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d9da:	bf00      	nop
 801d9dc:	3718      	adds	r7, #24
 801d9de:	46bd      	mov	sp, r7
 801d9e0:	bd80      	pop	{r7, pc}
 801d9e2:	bf00      	nop
 801d9e4:	20000268 	.word	0x20000268

0801d9e8 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801d9e8:	b580      	push	{r7, lr}
 801d9ea:	b086      	sub	sp, #24
 801d9ec:	af00      	add	r7, sp, #0
 801d9ee:	4603      	mov	r3, r0
 801d9f0:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d9f2:	f3ef 8310 	mrs	r3, PRIMASK
 801d9f6:	60fb      	str	r3, [r7, #12]
  return(result);
 801d9f8:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801d9fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d9fc:	b672      	cpsid	i
}
 801d9fe:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801da00:	f107 020b 	add.w	r2, r7, #11
 801da04:	88f9      	ldrh	r1, [r7, #6]
 801da06:	2301      	movs	r3, #1
 801da08:	4806      	ldr	r0, [pc, #24]	@ (801da24 <SUBGRF_ReadRegister+0x3c>)
 801da0a:	f7ea fc54 	bl	80082b6 <HAL_SUBGHZ_ReadRegisters>
 801da0e:	697b      	ldr	r3, [r7, #20]
 801da10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da12:	693b      	ldr	r3, [r7, #16]
 801da14:	f383 8810 	msr	PRIMASK, r3
}
 801da18:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801da1a:	7afb      	ldrb	r3, [r7, #11]
}
 801da1c:	4618      	mov	r0, r3
 801da1e:	3718      	adds	r7, #24
 801da20:	46bd      	mov	sp, r7
 801da22:	bd80      	pop	{r7, pc}
 801da24:	20000268 	.word	0x20000268

0801da28 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801da28:	b580      	push	{r7, lr}
 801da2a:	b086      	sub	sp, #24
 801da2c:	af00      	add	r7, sp, #0
 801da2e:	4603      	mov	r3, r0
 801da30:	6039      	str	r1, [r7, #0]
 801da32:	80fb      	strh	r3, [r7, #6]
 801da34:	4613      	mov	r3, r2
 801da36:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da38:	f3ef 8310 	mrs	r3, PRIMASK
 801da3c:	60fb      	str	r3, [r7, #12]
  return(result);
 801da3e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801da40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801da42:	b672      	cpsid	i
}
 801da44:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801da46:	88bb      	ldrh	r3, [r7, #4]
 801da48:	88f9      	ldrh	r1, [r7, #6]
 801da4a:	683a      	ldr	r2, [r7, #0]
 801da4c:	4806      	ldr	r0, [pc, #24]	@ (801da68 <SUBGRF_WriteRegisters+0x40>)
 801da4e:	f7ea fbd3 	bl	80081f8 <HAL_SUBGHZ_WriteRegisters>
 801da52:	697b      	ldr	r3, [r7, #20]
 801da54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da56:	693b      	ldr	r3, [r7, #16]
 801da58:	f383 8810 	msr	PRIMASK, r3
}
 801da5c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801da5e:	bf00      	nop
 801da60:	3718      	adds	r7, #24
 801da62:	46bd      	mov	sp, r7
 801da64:	bd80      	pop	{r7, pc}
 801da66:	bf00      	nop
 801da68:	20000268 	.word	0x20000268

0801da6c <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801da6c:	b580      	push	{r7, lr}
 801da6e:	b086      	sub	sp, #24
 801da70:	af00      	add	r7, sp, #0
 801da72:	4603      	mov	r3, r0
 801da74:	6039      	str	r1, [r7, #0]
 801da76:	80fb      	strh	r3, [r7, #6]
 801da78:	4613      	mov	r3, r2
 801da7a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da7c:	f3ef 8310 	mrs	r3, PRIMASK
 801da80:	60fb      	str	r3, [r7, #12]
  return(result);
 801da82:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801da84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801da86:	b672      	cpsid	i
}
 801da88:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801da8a:	88bb      	ldrh	r3, [r7, #4]
 801da8c:	88f9      	ldrh	r1, [r7, #6]
 801da8e:	683a      	ldr	r2, [r7, #0]
 801da90:	4806      	ldr	r0, [pc, #24]	@ (801daac <SUBGRF_ReadRegisters+0x40>)
 801da92:	f7ea fc10 	bl	80082b6 <HAL_SUBGHZ_ReadRegisters>
 801da96:	697b      	ldr	r3, [r7, #20]
 801da98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da9a:	693b      	ldr	r3, [r7, #16]
 801da9c:	f383 8810 	msr	PRIMASK, r3
}
 801daa0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801daa2:	bf00      	nop
 801daa4:	3718      	adds	r7, #24
 801daa6:	46bd      	mov	sp, r7
 801daa8:	bd80      	pop	{r7, pc}
 801daaa:	bf00      	nop
 801daac:	20000268 	.word	0x20000268

0801dab0 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801dab0:	b580      	push	{r7, lr}
 801dab2:	b086      	sub	sp, #24
 801dab4:	af00      	add	r7, sp, #0
 801dab6:	4603      	mov	r3, r0
 801dab8:	6039      	str	r1, [r7, #0]
 801daba:	71fb      	strb	r3, [r7, #7]
 801dabc:	4613      	mov	r3, r2
 801dabe:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dac0:	f3ef 8310 	mrs	r3, PRIMASK
 801dac4:	60fb      	str	r3, [r7, #12]
  return(result);
 801dac6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801dac8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801daca:	b672      	cpsid	i
}
 801dacc:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801dace:	79bb      	ldrb	r3, [r7, #6]
 801dad0:	b29b      	uxth	r3, r3
 801dad2:	79f9      	ldrb	r1, [r7, #7]
 801dad4:	683a      	ldr	r2, [r7, #0]
 801dad6:	4806      	ldr	r0, [pc, #24]	@ (801daf0 <SUBGRF_WriteBuffer+0x40>)
 801dad8:	f7ea fd01 	bl	80084de <HAL_SUBGHZ_WriteBuffer>
 801dadc:	697b      	ldr	r3, [r7, #20]
 801dade:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801dae0:	693b      	ldr	r3, [r7, #16]
 801dae2:	f383 8810 	msr	PRIMASK, r3
}
 801dae6:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801dae8:	bf00      	nop
 801daea:	3718      	adds	r7, #24
 801daec:	46bd      	mov	sp, r7
 801daee:	bd80      	pop	{r7, pc}
 801daf0:	20000268 	.word	0x20000268

0801daf4 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801daf4:	b580      	push	{r7, lr}
 801daf6:	b086      	sub	sp, #24
 801daf8:	af00      	add	r7, sp, #0
 801dafa:	4603      	mov	r3, r0
 801dafc:	6039      	str	r1, [r7, #0]
 801dafe:	71fb      	strb	r3, [r7, #7]
 801db00:	4613      	mov	r3, r2
 801db02:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801db04:	f3ef 8310 	mrs	r3, PRIMASK
 801db08:	60fb      	str	r3, [r7, #12]
  return(result);
 801db0a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801db0c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801db0e:	b672      	cpsid	i
}
 801db10:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801db12:	79bb      	ldrb	r3, [r7, #6]
 801db14:	b29b      	uxth	r3, r3
 801db16:	79f9      	ldrb	r1, [r7, #7]
 801db18:	683a      	ldr	r2, [r7, #0]
 801db1a:	4806      	ldr	r0, [pc, #24]	@ (801db34 <SUBGRF_ReadBuffer+0x40>)
 801db1c:	f7ea fd32 	bl	8008584 <HAL_SUBGHZ_ReadBuffer>
 801db20:	697b      	ldr	r3, [r7, #20]
 801db22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801db24:	693b      	ldr	r3, [r7, #16]
 801db26:	f383 8810 	msr	PRIMASK, r3
}
 801db2a:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801db2c:	bf00      	nop
 801db2e:	3718      	adds	r7, #24
 801db30:	46bd      	mov	sp, r7
 801db32:	bd80      	pop	{r7, pc}
 801db34:	20000268 	.word	0x20000268

0801db38 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801db38:	b580      	push	{r7, lr}
 801db3a:	b086      	sub	sp, #24
 801db3c:	af00      	add	r7, sp, #0
 801db3e:	4603      	mov	r3, r0
 801db40:	6039      	str	r1, [r7, #0]
 801db42:	71fb      	strb	r3, [r7, #7]
 801db44:	4613      	mov	r3, r2
 801db46:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801db48:	f3ef 8310 	mrs	r3, PRIMASK
 801db4c:	60fb      	str	r3, [r7, #12]
  return(result);
 801db4e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801db50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801db52:	b672      	cpsid	i
}
 801db54:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801db56:	88bb      	ldrh	r3, [r7, #4]
 801db58:	79f9      	ldrb	r1, [r7, #7]
 801db5a:	683a      	ldr	r2, [r7, #0]
 801db5c:	4806      	ldr	r0, [pc, #24]	@ (801db78 <SUBGRF_WriteCommand+0x40>)
 801db5e:	f7ea fc0b 	bl	8008378 <HAL_SUBGHZ_ExecSetCmd>
 801db62:	697b      	ldr	r3, [r7, #20]
 801db64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801db66:	693b      	ldr	r3, [r7, #16]
 801db68:	f383 8810 	msr	PRIMASK, r3
}
 801db6c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801db6e:	bf00      	nop
 801db70:	3718      	adds	r7, #24
 801db72:	46bd      	mov	sp, r7
 801db74:	bd80      	pop	{r7, pc}
 801db76:	bf00      	nop
 801db78:	20000268 	.word	0x20000268

0801db7c <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801db7c:	b580      	push	{r7, lr}
 801db7e:	b086      	sub	sp, #24
 801db80:	af00      	add	r7, sp, #0
 801db82:	4603      	mov	r3, r0
 801db84:	6039      	str	r1, [r7, #0]
 801db86:	71fb      	strb	r3, [r7, #7]
 801db88:	4613      	mov	r3, r2
 801db8a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801db8c:	f3ef 8310 	mrs	r3, PRIMASK
 801db90:	60fb      	str	r3, [r7, #12]
  return(result);
 801db92:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801db94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801db96:	b672      	cpsid	i
}
 801db98:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801db9a:	88bb      	ldrh	r3, [r7, #4]
 801db9c:	79f9      	ldrb	r1, [r7, #7]
 801db9e:	683a      	ldr	r2, [r7, #0]
 801dba0:	4806      	ldr	r0, [pc, #24]	@ (801dbbc <SUBGRF_ReadCommand+0x40>)
 801dba2:	f7ea fc48 	bl	8008436 <HAL_SUBGHZ_ExecGetCmd>
 801dba6:	697b      	ldr	r3, [r7, #20]
 801dba8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801dbaa:	693b      	ldr	r3, [r7, #16]
 801dbac:	f383 8810 	msr	PRIMASK, r3
}
 801dbb0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801dbb2:	bf00      	nop
 801dbb4:	3718      	adds	r7, #24
 801dbb6:	46bd      	mov	sp, r7
 801dbb8:	bd80      	pop	{r7, pc}
 801dbba:	bf00      	nop
 801dbbc:	20000268 	.word	0x20000268

0801dbc0 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801dbc0:	b580      	push	{r7, lr}
 801dbc2:	b084      	sub	sp, #16
 801dbc4:	af00      	add	r7, sp, #0
 801dbc6:	4603      	mov	r3, r0
 801dbc8:	460a      	mov	r2, r1
 801dbca:	71fb      	strb	r3, [r7, #7]
 801dbcc:	4613      	mov	r3, r2
 801dbce:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801dbd0:	2301      	movs	r3, #1
 801dbd2:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801dbd4:	79bb      	ldrb	r3, [r7, #6]
 801dbd6:	2b01      	cmp	r3, #1
 801dbd8:	d10d      	bne.n	801dbf6 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801dbda:	79fb      	ldrb	r3, [r7, #7]
 801dbdc:	2b01      	cmp	r3, #1
 801dbde:	d104      	bne.n	801dbea <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801dbe0:	2302      	movs	r3, #2
 801dbe2:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801dbe4:	2004      	movs	r0, #4
 801dbe6:	f000 f8ef 	bl	801ddc8 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801dbea:	79fb      	ldrb	r3, [r7, #7]
 801dbec:	2b02      	cmp	r3, #2
 801dbee:	d107      	bne.n	801dc00 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801dbf0:	2303      	movs	r3, #3
 801dbf2:	73fb      	strb	r3, [r7, #15]
 801dbf4:	e004      	b.n	801dc00 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801dbf6:	79bb      	ldrb	r3, [r7, #6]
 801dbf8:	2b00      	cmp	r3, #0
 801dbfa:	d101      	bne.n	801dc00 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801dbfc:	2301      	movs	r3, #1
 801dbfe:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801dc00:	7bfb      	ldrb	r3, [r7, #15]
 801dc02:	4618      	mov	r0, r3
 801dc04:	f7ee f8db 	bl	800bdbe <RBI_ConfigRFSwitch>
}
 801dc08:	bf00      	nop
 801dc0a:	3710      	adds	r7, #16
 801dc0c:	46bd      	mov	sp, r7
 801dc0e:	bd80      	pop	{r7, pc}

0801dc10 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801dc10:	b580      	push	{r7, lr}
 801dc12:	b084      	sub	sp, #16
 801dc14:	af00      	add	r7, sp, #0
 801dc16:	4603      	mov	r3, r0
 801dc18:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801dc1a:	2301      	movs	r3, #1
 801dc1c:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801dc1e:	f7ee f8dc 	bl	800bdda <RBI_GetTxConfig>
 801dc22:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801dc24:	68bb      	ldr	r3, [r7, #8]
 801dc26:	2b02      	cmp	r3, #2
 801dc28:	d016      	beq.n	801dc58 <SUBGRF_SetRfTxPower+0x48>
 801dc2a:	68bb      	ldr	r3, [r7, #8]
 801dc2c:	2b02      	cmp	r3, #2
 801dc2e:	dc16      	bgt.n	801dc5e <SUBGRF_SetRfTxPower+0x4e>
 801dc30:	68bb      	ldr	r3, [r7, #8]
 801dc32:	2b00      	cmp	r3, #0
 801dc34:	d003      	beq.n	801dc3e <SUBGRF_SetRfTxPower+0x2e>
 801dc36:	68bb      	ldr	r3, [r7, #8]
 801dc38:	2b01      	cmp	r3, #1
 801dc3a:	d00a      	beq.n	801dc52 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801dc3c:	e00f      	b.n	801dc5e <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801dc3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801dc42:	2b0f      	cmp	r3, #15
 801dc44:	dd02      	ble.n	801dc4c <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801dc46:	2302      	movs	r3, #2
 801dc48:	73fb      	strb	r3, [r7, #15]
            break;
 801dc4a:	e009      	b.n	801dc60 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801dc4c:	2301      	movs	r3, #1
 801dc4e:	73fb      	strb	r3, [r7, #15]
            break;
 801dc50:	e006      	b.n	801dc60 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801dc52:	2301      	movs	r3, #1
 801dc54:	73fb      	strb	r3, [r7, #15]
            break;
 801dc56:	e003      	b.n	801dc60 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801dc58:	2302      	movs	r3, #2
 801dc5a:	73fb      	strb	r3, [r7, #15]
            break;
 801dc5c:	e000      	b.n	801dc60 <SUBGRF_SetRfTxPower+0x50>
            break;
 801dc5e:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801dc60:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801dc64:	7bfb      	ldrb	r3, [r7, #15]
 801dc66:	2202      	movs	r2, #2
 801dc68:	4618      	mov	r0, r3
 801dc6a:	f7ff fbb9 	bl	801d3e0 <SUBGRF_SetTxParams>

    return paSelect;
 801dc6e:	7bfb      	ldrb	r3, [r7, #15]
}
 801dc70:	4618      	mov	r0, r3
 801dc72:	3710      	adds	r7, #16
 801dc74:	46bd      	mov	sp, r7
 801dc76:	bd80      	pop	{r7, pc}

0801dc78 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801dc78:	b480      	push	{r7}
 801dc7a:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801dc7c:	2301      	movs	r3, #1
}
 801dc7e:	4618      	mov	r0, r3
 801dc80:	46bd      	mov	sp, r7
 801dc82:	bc80      	pop	{r7}
 801dc84:	4770      	bx	lr
	...

0801dc88 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dc88:	b580      	push	{r7, lr}
 801dc8a:	b082      	sub	sp, #8
 801dc8c:	af00      	add	r7, sp, #0
 801dc8e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801dc90:	4b03      	ldr	r3, [pc, #12]	@ (801dca0 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801dc92:	681b      	ldr	r3, [r3, #0]
 801dc94:	2001      	movs	r0, #1
 801dc96:	4798      	blx	r3
}
 801dc98:	bf00      	nop
 801dc9a:	3708      	adds	r7, #8
 801dc9c:	46bd      	mov	sp, r7
 801dc9e:	bd80      	pop	{r7, pc}
 801dca0:	200017b4 	.word	0x200017b4

0801dca4 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dca4:	b580      	push	{r7, lr}
 801dca6:	b082      	sub	sp, #8
 801dca8:	af00      	add	r7, sp, #0
 801dcaa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801dcac:	4b03      	ldr	r3, [pc, #12]	@ (801dcbc <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801dcae:	681b      	ldr	r3, [r3, #0]
 801dcb0:	2002      	movs	r0, #2
 801dcb2:	4798      	blx	r3
}
 801dcb4:	bf00      	nop
 801dcb6:	3708      	adds	r7, #8
 801dcb8:	46bd      	mov	sp, r7
 801dcba:	bd80      	pop	{r7, pc}
 801dcbc:	200017b4 	.word	0x200017b4

0801dcc0 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801dcc0:	b580      	push	{r7, lr}
 801dcc2:	b082      	sub	sp, #8
 801dcc4:	af00      	add	r7, sp, #0
 801dcc6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801dcc8:	4b03      	ldr	r3, [pc, #12]	@ (801dcd8 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801dcca:	681b      	ldr	r3, [r3, #0]
 801dccc:	2040      	movs	r0, #64	@ 0x40
 801dcce:	4798      	blx	r3
}
 801dcd0:	bf00      	nop
 801dcd2:	3708      	adds	r7, #8
 801dcd4:	46bd      	mov	sp, r7
 801dcd6:	bd80      	pop	{r7, pc}
 801dcd8:	200017b4 	.word	0x200017b4

0801dcdc <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801dcdc:	b580      	push	{r7, lr}
 801dcde:	b082      	sub	sp, #8
 801dce0:	af00      	add	r7, sp, #0
 801dce2:	6078      	str	r0, [r7, #4]
 801dce4:	460b      	mov	r3, r1
 801dce6:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801dce8:	78fb      	ldrb	r3, [r7, #3]
 801dcea:	2b00      	cmp	r3, #0
 801dcec:	d002      	beq.n	801dcf4 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801dcee:	2b01      	cmp	r3, #1
 801dcf0:	d005      	beq.n	801dcfe <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801dcf2:	e00a      	b.n	801dd0a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801dcf4:	4b07      	ldr	r3, [pc, #28]	@ (801dd14 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801dcf6:	681b      	ldr	r3, [r3, #0]
 801dcf8:	2080      	movs	r0, #128	@ 0x80
 801dcfa:	4798      	blx	r3
            break;
 801dcfc:	e005      	b.n	801dd0a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801dcfe:	4b05      	ldr	r3, [pc, #20]	@ (801dd14 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801dd00:	681b      	ldr	r3, [r3, #0]
 801dd02:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801dd06:	4798      	blx	r3
            break;
 801dd08:	bf00      	nop
    }
}
 801dd0a:	bf00      	nop
 801dd0c:	3708      	adds	r7, #8
 801dd0e:	46bd      	mov	sp, r7
 801dd10:	bd80      	pop	{r7, pc}
 801dd12:	bf00      	nop
 801dd14:	200017b4 	.word	0x200017b4

0801dd18 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dd18:	b580      	push	{r7, lr}
 801dd1a:	b082      	sub	sp, #8
 801dd1c:	af00      	add	r7, sp, #0
 801dd1e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801dd20:	4b04      	ldr	r3, [pc, #16]	@ (801dd34 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801dd22:	681b      	ldr	r3, [r3, #0]
 801dd24:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801dd28:	4798      	blx	r3
}
 801dd2a:	bf00      	nop
 801dd2c:	3708      	adds	r7, #8
 801dd2e:	46bd      	mov	sp, r7
 801dd30:	bd80      	pop	{r7, pc}
 801dd32:	bf00      	nop
 801dd34:	200017b4 	.word	0x200017b4

0801dd38 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dd38:	b580      	push	{r7, lr}
 801dd3a:	b082      	sub	sp, #8
 801dd3c:	af00      	add	r7, sp, #0
 801dd3e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801dd40:	4b03      	ldr	r3, [pc, #12]	@ (801dd50 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801dd42:	681b      	ldr	r3, [r3, #0]
 801dd44:	2020      	movs	r0, #32
 801dd46:	4798      	blx	r3
}
 801dd48:	bf00      	nop
 801dd4a:	3708      	adds	r7, #8
 801dd4c:	46bd      	mov	sp, r7
 801dd4e:	bd80      	pop	{r7, pc}
 801dd50:	200017b4 	.word	0x200017b4

0801dd54 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dd54:	b580      	push	{r7, lr}
 801dd56:	b082      	sub	sp, #8
 801dd58:	af00      	add	r7, sp, #0
 801dd5a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801dd5c:	4b03      	ldr	r3, [pc, #12]	@ (801dd6c <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801dd5e:	681b      	ldr	r3, [r3, #0]
 801dd60:	2004      	movs	r0, #4
 801dd62:	4798      	blx	r3
}
 801dd64:	bf00      	nop
 801dd66:	3708      	adds	r7, #8
 801dd68:	46bd      	mov	sp, r7
 801dd6a:	bd80      	pop	{r7, pc}
 801dd6c:	200017b4 	.word	0x200017b4

0801dd70 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dd70:	b580      	push	{r7, lr}
 801dd72:	b082      	sub	sp, #8
 801dd74:	af00      	add	r7, sp, #0
 801dd76:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801dd78:	4b03      	ldr	r3, [pc, #12]	@ (801dd88 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801dd7a:	681b      	ldr	r3, [r3, #0]
 801dd7c:	2008      	movs	r0, #8
 801dd7e:	4798      	blx	r3
}
 801dd80:	bf00      	nop
 801dd82:	3708      	adds	r7, #8
 801dd84:	46bd      	mov	sp, r7
 801dd86:	bd80      	pop	{r7, pc}
 801dd88:	200017b4 	.word	0x200017b4

0801dd8c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dd8c:	b580      	push	{r7, lr}
 801dd8e:	b082      	sub	sp, #8
 801dd90:	af00      	add	r7, sp, #0
 801dd92:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801dd94:	4b03      	ldr	r3, [pc, #12]	@ (801dda4 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801dd96:	681b      	ldr	r3, [r3, #0]
 801dd98:	2010      	movs	r0, #16
 801dd9a:	4798      	blx	r3
}
 801dd9c:	bf00      	nop
 801dd9e:	3708      	adds	r7, #8
 801dda0:	46bd      	mov	sp, r7
 801dda2:	bd80      	pop	{r7, pc}
 801dda4:	200017b4 	.word	0x200017b4

0801dda8 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dda8:	b580      	push	{r7, lr}
 801ddaa:	b082      	sub	sp, #8
 801ddac:	af00      	add	r7, sp, #0
 801ddae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801ddb0:	4b04      	ldr	r3, [pc, #16]	@ (801ddc4 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801ddb2:	681b      	ldr	r3, [r3, #0]
 801ddb4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801ddb8:	4798      	blx	r3
}
 801ddba:	bf00      	nop
 801ddbc:	3708      	adds	r7, #8
 801ddbe:	46bd      	mov	sp, r7
 801ddc0:	bd80      	pop	{r7, pc}
 801ddc2:	bf00      	nop
 801ddc4:	200017b4 	.word	0x200017b4

0801ddc8 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801ddc8:	b580      	push	{r7, lr}
 801ddca:	b084      	sub	sp, #16
 801ddcc:	af00      	add	r7, sp, #0
 801ddce:	4603      	mov	r3, r0
 801ddd0:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801ddd2:	f7ee f810 	bl	800bdf6 <RBI_IsDCDC>
 801ddd6:	4603      	mov	r3, r0
 801ddd8:	2b01      	cmp	r3, #1
 801ddda:	d112      	bne.n	801de02 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801dddc:	f640 1023 	movw	r0, #2339	@ 0x923
 801dde0:	f7ff fe02 	bl	801d9e8 <SUBGRF_ReadRegister>
 801dde4:	4603      	mov	r3, r0
 801dde6:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801dde8:	7bfb      	ldrb	r3, [r7, #15]
 801ddea:	f023 0306 	bic.w	r3, r3, #6
 801ddee:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801ddf0:	7bfa      	ldrb	r2, [r7, #15]
 801ddf2:	79fb      	ldrb	r3, [r7, #7]
 801ddf4:	4313      	orrs	r3, r2
 801ddf6:	b2db      	uxtb	r3, r3
 801ddf8:	4619      	mov	r1, r3
 801ddfa:	f640 1023 	movw	r0, #2339	@ 0x923
 801ddfe:	f7ff fdd1 	bl	801d9a4 <SUBGRF_WriteRegister>
  }
}
 801de02:	bf00      	nop
 801de04:	3710      	adds	r7, #16
 801de06:	46bd      	mov	sp, r7
 801de08:	bd80      	pop	{r7, pc}
	...

0801de0c <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801de0c:	b480      	push	{r7}
 801de0e:	b085      	sub	sp, #20
 801de10:	af00      	add	r7, sp, #0
 801de12:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801de14:	687b      	ldr	r3, [r7, #4]
 801de16:	2b00      	cmp	r3, #0
 801de18:	d101      	bne.n	801de1e <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801de1a:	231f      	movs	r3, #31
 801de1c:	e017      	b.n	801de4e <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801de1e:	2300      	movs	r3, #0
 801de20:	73fb      	strb	r3, [r7, #15]
 801de22:	e00f      	b.n	801de44 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801de24:	7bfb      	ldrb	r3, [r7, #15]
 801de26:	4a0c      	ldr	r2, [pc, #48]	@ (801de58 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801de28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801de2c:	687a      	ldr	r2, [r7, #4]
 801de2e:	429a      	cmp	r2, r3
 801de30:	d205      	bcs.n	801de3e <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801de32:	7bfb      	ldrb	r3, [r7, #15]
 801de34:	4a08      	ldr	r2, [pc, #32]	@ (801de58 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801de36:	00db      	lsls	r3, r3, #3
 801de38:	4413      	add	r3, r2
 801de3a:	791b      	ldrb	r3, [r3, #4]
 801de3c:	e007      	b.n	801de4e <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801de3e:	7bfb      	ldrb	r3, [r7, #15]
 801de40:	3301      	adds	r3, #1
 801de42:	73fb      	strb	r3, [r7, #15]
 801de44:	7bfb      	ldrb	r3, [r7, #15]
 801de46:	2b15      	cmp	r3, #21
 801de48:	d9ec      	bls.n	801de24 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801de4a:	bf00      	nop
 801de4c:	e7fd      	b.n	801de4a <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801de4e:	4618      	mov	r0, r3
 801de50:	3714      	adds	r7, #20
 801de52:	46bd      	mov	sp, r7
 801de54:	bc80      	pop	{r7}
 801de56:	4770      	bx	lr
 801de58:	08020860 	.word	0x08020860

0801de5c <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801de5c:	b580      	push	{r7, lr}
 801de5e:	b08a      	sub	sp, #40	@ 0x28
 801de60:	af00      	add	r7, sp, #0
 801de62:	6078      	str	r0, [r7, #4]
 801de64:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801de66:	4b35      	ldr	r3, [pc, #212]	@ (801df3c <SUBGRF_GetCFO+0xe0>)
 801de68:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801de6a:	f640 0007 	movw	r0, #2055	@ 0x807
 801de6e:	f7ff fdbb 	bl	801d9e8 <SUBGRF_ReadRegister>
 801de72:	4603      	mov	r3, r0
 801de74:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801de76:	7ffb      	ldrb	r3, [r7, #31]
 801de78:	08db      	lsrs	r3, r3, #3
 801de7a:	b2db      	uxtb	r3, r3
 801de7c:	f003 0303 	and.w	r3, r3, #3
 801de80:	3328      	adds	r3, #40	@ 0x28
 801de82:	443b      	add	r3, r7
 801de84:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801de88:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801de8a:	7ffb      	ldrb	r3, [r7, #31]
 801de8c:	f003 0307 	and.w	r3, r3, #7
 801de90:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801de92:	7fba      	ldrb	r2, [r7, #30]
 801de94:	7f7b      	ldrb	r3, [r7, #29]
 801de96:	3301      	adds	r3, #1
 801de98:	fa02 f303 	lsl.w	r3, r2, r3
 801de9c:	461a      	mov	r2, r3
 801de9e:	4b28      	ldr	r3, [pc, #160]	@ (801df40 <SUBGRF_GetCFO+0xe4>)
 801dea0:	fbb3 f3f2 	udiv	r3, r3, r2
 801dea4:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801dea6:	69ba      	ldr	r2, [r7, #24]
 801dea8:	687b      	ldr	r3, [r7, #4]
 801deaa:	fbb2 f3f3 	udiv	r3, r2, r3
 801deae:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801deb0:	2301      	movs	r3, #1
 801deb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801deb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801deba:	697a      	ldr	r2, [r7, #20]
 801debc:	fb02 f303 	mul.w	r3, r2, r3
 801dec0:	2b07      	cmp	r3, #7
 801dec2:	d802      	bhi.n	801deca <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801dec4:	2302      	movs	r3, #2
 801dec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801deca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801dece:	697a      	ldr	r2, [r7, #20]
 801ded0:	fb02 f303 	mul.w	r3, r2, r3
 801ded4:	2b03      	cmp	r3, #3
 801ded6:	d802      	bhi.n	801dede <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801ded8:	2304      	movs	r3, #4
 801deda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801dede:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801dee2:	69bb      	ldr	r3, [r7, #24]
 801dee4:	fb02 f303 	mul.w	r3, r2, r3
 801dee8:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801deea:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801deee:	f7ff fd7b 	bl	801d9e8 <SUBGRF_ReadRegister>
 801def2:	4603      	mov	r3, r0
 801def4:	021b      	lsls	r3, r3, #8
 801def6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801defa:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801defc:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801df00:	f7ff fd72 	bl	801d9e8 <SUBGRF_ReadRegister>
 801df04:	4603      	mov	r3, r0
 801df06:	461a      	mov	r2, r3
 801df08:	6a3b      	ldr	r3, [r7, #32]
 801df0a:	4313      	orrs	r3, r2
 801df0c:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801df0e:	6a3b      	ldr	r3, [r7, #32]
 801df10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801df14:	2b00      	cmp	r3, #0
 801df16:	d005      	beq.n	801df24 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801df18:	6a3b      	ldr	r3, [r7, #32]
 801df1a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801df1e:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801df22:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801df24:	693b      	ldr	r3, [r7, #16]
 801df26:	095b      	lsrs	r3, r3, #5
 801df28:	6a3a      	ldr	r2, [r7, #32]
 801df2a:	fb02 f303 	mul.w	r3, r2, r3
 801df2e:	11da      	asrs	r2, r3, #7
 801df30:	683b      	ldr	r3, [r7, #0]
 801df32:	601a      	str	r2, [r3, #0]
}
 801df34:	bf00      	nop
 801df36:	3728      	adds	r7, #40	@ 0x28
 801df38:	46bd      	mov	sp, r7
 801df3a:	bd80      	pop	{r7, pc}
 801df3c:	0c0a0804 	.word	0x0c0a0804
 801df40:	01e84800 	.word	0x01e84800

0801df44 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801df44:	b480      	push	{r7}
 801df46:	b087      	sub	sp, #28
 801df48:	af00      	add	r7, sp, #0
 801df4a:	4603      	mov	r3, r0
 801df4c:	60b9      	str	r1, [r7, #8]
 801df4e:	607a      	str	r2, [r7, #4]
 801df50:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801df52:	2300      	movs	r3, #0
 801df54:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801df56:	f04f 33ff 	mov.w	r3, #4294967295
 801df5a:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801df5c:	697b      	ldr	r3, [r7, #20]
}
 801df5e:	4618      	mov	r0, r3
 801df60:	371c      	adds	r7, #28
 801df62:	46bd      	mov	sp, r7
 801df64:	bc80      	pop	{r7}
 801df66:	4770      	bx	lr

0801df68 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801df68:	b480      	push	{r7}
 801df6a:	b087      	sub	sp, #28
 801df6c:	af00      	add	r7, sp, #0
 801df6e:	4603      	mov	r3, r0
 801df70:	60b9      	str	r1, [r7, #8]
 801df72:	607a      	str	r2, [r7, #4]
 801df74:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801df76:	2300      	movs	r3, #0
 801df78:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801df7a:	f04f 33ff 	mov.w	r3, #4294967295
 801df7e:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801df80:	697b      	ldr	r3, [r7, #20]
}
 801df82:	4618      	mov	r0, r3
 801df84:	371c      	adds	r7, #28
 801df86:	46bd      	mov	sp, r7
 801df88:	bc80      	pop	{r7}
 801df8a:	4770      	bx	lr

0801df8c <RFW_DeInit>:
    return -1;
#endif /* RFW_ENABLE == 1 */
}

void RFW_DeInit( void )
{
 801df8c:	b480      	push	{r7}
 801df8e:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801df90:	bf00      	nop
 801df92:	46bd      	mov	sp, r7
 801df94:	bc80      	pop	{r7}
 801df96:	4770      	bx	lr

0801df98 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801df98:	b480      	push	{r7}
 801df9a:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801df9c:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801df9e:	4618      	mov	r0, r3
 801dfa0:	46bd      	mov	sp, r7
 801dfa2:	bc80      	pop	{r7}
 801dfa4:	4770      	bx	lr

0801dfa6 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801dfa6:	b480      	push	{r7}
 801dfa8:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801dfaa:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801dfac:	4618      	mov	r0, r3
 801dfae:	46bd      	mov	sp, r7
 801dfb0:	bc80      	pop	{r7}
 801dfb2:	4770      	bx	lr

0801dfb4 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801dfb4:	b480      	push	{r7}
 801dfb6:	b083      	sub	sp, #12
 801dfb8:	af00      	add	r7, sp, #0
 801dfba:	4603      	mov	r3, r0
 801dfbc:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801dfbe:	bf00      	nop
 801dfc0:	370c      	adds	r7, #12
 801dfc2:	46bd      	mov	sp, r7
 801dfc4:	bc80      	pop	{r7}
 801dfc6:	4770      	bx	lr

0801dfc8 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801dfc8:	b480      	push	{r7}
 801dfca:	b087      	sub	sp, #28
 801dfcc:	af00      	add	r7, sp, #0
 801dfce:	60f8      	str	r0, [r7, #12]
 801dfd0:	460b      	mov	r3, r1
 801dfd2:	607a      	str	r2, [r7, #4]
 801dfd4:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801dfd6:	f04f 33ff 	mov.w	r3, #4294967295
 801dfda:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801dfdc:	697b      	ldr	r3, [r7, #20]
}
 801dfde:	4618      	mov	r0, r3
 801dfe0:	371c      	adds	r7, #28
 801dfe2:	46bd      	mov	sp, r7
 801dfe4:	bc80      	pop	{r7}
 801dfe6:	4770      	bx	lr

0801dfe8 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801dfe8:	b480      	push	{r7}
 801dfea:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801dfec:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801dff0:	4618      	mov	r0, r3
 801dff2:	46bd      	mov	sp, r7
 801dff4:	bc80      	pop	{r7}
 801dff6:	4770      	bx	lr

0801dff8 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801dff8:	b480      	push	{r7}
 801dffa:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801dffc:	bf00      	nop
 801dffe:	46bd      	mov	sp, r7
 801e000:	bc80      	pop	{r7}
 801e002:	4770      	bx	lr

0801e004 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801e004:	b480      	push	{r7}
 801e006:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801e008:	bf00      	nop
 801e00a:	46bd      	mov	sp, r7
 801e00c:	bc80      	pop	{r7}
 801e00e:	4770      	bx	lr

0801e010 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801e010:	b480      	push	{r7}
 801e012:	b083      	sub	sp, #12
 801e014:	af00      	add	r7, sp, #0
 801e016:	4603      	mov	r3, r0
 801e018:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801e01a:	bf00      	nop
 801e01c:	370c      	adds	r7, #12
 801e01e:	46bd      	mov	sp, r7
 801e020:	bc80      	pop	{r7}
 801e022:	4770      	bx	lr

0801e024 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801e024:	b480      	push	{r7}
 801e026:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801e028:	4b04      	ldr	r3, [pc, #16]	@ (801e03c <UTIL_LPM_Init+0x18>)
 801e02a:	2200      	movs	r2, #0
 801e02c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801e02e:	4b04      	ldr	r3, [pc, #16]	@ (801e040 <UTIL_LPM_Init+0x1c>)
 801e030:	2200      	movs	r2, #0
 801e032:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801e034:	bf00      	nop
 801e036:	46bd      	mov	sp, r7
 801e038:	bc80      	pop	{r7}
 801e03a:	4770      	bx	lr
 801e03c:	200017b8 	.word	0x200017b8
 801e040:	200017bc 	.word	0x200017bc

0801e044 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e044:	b480      	push	{r7}
 801e046:	b087      	sub	sp, #28
 801e048:	af00      	add	r7, sp, #0
 801e04a:	6078      	str	r0, [r7, #4]
 801e04c:	460b      	mov	r3, r1
 801e04e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e050:	f3ef 8310 	mrs	r3, PRIMASK
 801e054:	613b      	str	r3, [r7, #16]
  return(result);
 801e056:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e058:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e05a:	b672      	cpsid	i
}
 801e05c:	bf00      	nop
  
  switch( state )
 801e05e:	78fb      	ldrb	r3, [r7, #3]
 801e060:	2b00      	cmp	r3, #0
 801e062:	d008      	beq.n	801e076 <UTIL_LPM_SetStopMode+0x32>
 801e064:	2b01      	cmp	r3, #1
 801e066:	d10e      	bne.n	801e086 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801e068:	4b0d      	ldr	r3, [pc, #52]	@ (801e0a0 <UTIL_LPM_SetStopMode+0x5c>)
 801e06a:	681a      	ldr	r2, [r3, #0]
 801e06c:	687b      	ldr	r3, [r7, #4]
 801e06e:	4313      	orrs	r3, r2
 801e070:	4a0b      	ldr	r2, [pc, #44]	@ (801e0a0 <UTIL_LPM_SetStopMode+0x5c>)
 801e072:	6013      	str	r3, [r2, #0]
      break;
 801e074:	e008      	b.n	801e088 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801e076:	687b      	ldr	r3, [r7, #4]
 801e078:	43da      	mvns	r2, r3
 801e07a:	4b09      	ldr	r3, [pc, #36]	@ (801e0a0 <UTIL_LPM_SetStopMode+0x5c>)
 801e07c:	681b      	ldr	r3, [r3, #0]
 801e07e:	4013      	ands	r3, r2
 801e080:	4a07      	ldr	r2, [pc, #28]	@ (801e0a0 <UTIL_LPM_SetStopMode+0x5c>)
 801e082:	6013      	str	r3, [r2, #0]
      break;
 801e084:	e000      	b.n	801e088 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801e086:	bf00      	nop
 801e088:	697b      	ldr	r3, [r7, #20]
 801e08a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e08c:	68fb      	ldr	r3, [r7, #12]
 801e08e:	f383 8810 	msr	PRIMASK, r3
}
 801e092:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e094:	bf00      	nop
 801e096:	371c      	adds	r7, #28
 801e098:	46bd      	mov	sp, r7
 801e09a:	bc80      	pop	{r7}
 801e09c:	4770      	bx	lr
 801e09e:	bf00      	nop
 801e0a0:	200017b8 	.word	0x200017b8

0801e0a4 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e0a4:	b480      	push	{r7}
 801e0a6:	b087      	sub	sp, #28
 801e0a8:	af00      	add	r7, sp, #0
 801e0aa:	6078      	str	r0, [r7, #4]
 801e0ac:	460b      	mov	r3, r1
 801e0ae:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e0b0:	f3ef 8310 	mrs	r3, PRIMASK
 801e0b4:	613b      	str	r3, [r7, #16]
  return(result);
 801e0b6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e0b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e0ba:	b672      	cpsid	i
}
 801e0bc:	bf00      	nop
  
  switch(state)
 801e0be:	78fb      	ldrb	r3, [r7, #3]
 801e0c0:	2b00      	cmp	r3, #0
 801e0c2:	d008      	beq.n	801e0d6 <UTIL_LPM_SetOffMode+0x32>
 801e0c4:	2b01      	cmp	r3, #1
 801e0c6:	d10e      	bne.n	801e0e6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801e0c8:	4b0d      	ldr	r3, [pc, #52]	@ (801e100 <UTIL_LPM_SetOffMode+0x5c>)
 801e0ca:	681a      	ldr	r2, [r3, #0]
 801e0cc:	687b      	ldr	r3, [r7, #4]
 801e0ce:	4313      	orrs	r3, r2
 801e0d0:	4a0b      	ldr	r2, [pc, #44]	@ (801e100 <UTIL_LPM_SetOffMode+0x5c>)
 801e0d2:	6013      	str	r3, [r2, #0]
      break;
 801e0d4:	e008      	b.n	801e0e8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801e0d6:	687b      	ldr	r3, [r7, #4]
 801e0d8:	43da      	mvns	r2, r3
 801e0da:	4b09      	ldr	r3, [pc, #36]	@ (801e100 <UTIL_LPM_SetOffMode+0x5c>)
 801e0dc:	681b      	ldr	r3, [r3, #0]
 801e0de:	4013      	ands	r3, r2
 801e0e0:	4a07      	ldr	r2, [pc, #28]	@ (801e100 <UTIL_LPM_SetOffMode+0x5c>)
 801e0e2:	6013      	str	r3, [r2, #0]
      break;
 801e0e4:	e000      	b.n	801e0e8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801e0e6:	bf00      	nop
 801e0e8:	697b      	ldr	r3, [r7, #20]
 801e0ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e0ec:	68fb      	ldr	r3, [r7, #12]
 801e0ee:	f383 8810 	msr	PRIMASK, r3
}
 801e0f2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e0f4:	bf00      	nop
 801e0f6:	371c      	adds	r7, #28
 801e0f8:	46bd      	mov	sp, r7
 801e0fa:	bc80      	pop	{r7}
 801e0fc:	4770      	bx	lr
 801e0fe:	bf00      	nop
 801e100:	200017bc 	.word	0x200017bc

0801e104 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801e104:	b580      	push	{r7, lr}
 801e106:	b084      	sub	sp, #16
 801e108:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e10a:	f3ef 8310 	mrs	r3, PRIMASK
 801e10e:	60bb      	str	r3, [r7, #8]
  return(result);
 801e110:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801e112:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801e114:	b672      	cpsid	i
}
 801e116:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801e118:	4b12      	ldr	r3, [pc, #72]	@ (801e164 <UTIL_LPM_EnterLowPower+0x60>)
 801e11a:	681b      	ldr	r3, [r3, #0]
 801e11c:	2b00      	cmp	r3, #0
 801e11e:	d006      	beq.n	801e12e <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801e120:	4b11      	ldr	r3, [pc, #68]	@ (801e168 <UTIL_LPM_EnterLowPower+0x64>)
 801e122:	681b      	ldr	r3, [r3, #0]
 801e124:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801e126:	4b10      	ldr	r3, [pc, #64]	@ (801e168 <UTIL_LPM_EnterLowPower+0x64>)
 801e128:	685b      	ldr	r3, [r3, #4]
 801e12a:	4798      	blx	r3
 801e12c:	e010      	b.n	801e150 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801e12e:	4b0f      	ldr	r3, [pc, #60]	@ (801e16c <UTIL_LPM_EnterLowPower+0x68>)
 801e130:	681b      	ldr	r3, [r3, #0]
 801e132:	2b00      	cmp	r3, #0
 801e134:	d006      	beq.n	801e144 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801e136:	4b0c      	ldr	r3, [pc, #48]	@ (801e168 <UTIL_LPM_EnterLowPower+0x64>)
 801e138:	689b      	ldr	r3, [r3, #8]
 801e13a:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801e13c:	4b0a      	ldr	r3, [pc, #40]	@ (801e168 <UTIL_LPM_EnterLowPower+0x64>)
 801e13e:	68db      	ldr	r3, [r3, #12]
 801e140:	4798      	blx	r3
 801e142:	e005      	b.n	801e150 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801e144:	4b08      	ldr	r3, [pc, #32]	@ (801e168 <UTIL_LPM_EnterLowPower+0x64>)
 801e146:	691b      	ldr	r3, [r3, #16]
 801e148:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801e14a:	4b07      	ldr	r3, [pc, #28]	@ (801e168 <UTIL_LPM_EnterLowPower+0x64>)
 801e14c:	695b      	ldr	r3, [r3, #20]
 801e14e:	4798      	blx	r3
 801e150:	68fb      	ldr	r3, [r7, #12]
 801e152:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e154:	687b      	ldr	r3, [r7, #4]
 801e156:	f383 8810 	msr	PRIMASK, r3
}
 801e15a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801e15c:	bf00      	nop
 801e15e:	3710      	adds	r7, #16
 801e160:	46bd      	mov	sp, r7
 801e162:	bd80      	pop	{r7, pc}
 801e164:	200017b8 	.word	0x200017b8
 801e168:	08020250 	.word	0x08020250
 801e16c:	200017bc 	.word	0x200017bc

0801e170 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801e170:	b480      	push	{r7}
 801e172:	b087      	sub	sp, #28
 801e174:	af00      	add	r7, sp, #0
 801e176:	60f8      	str	r0, [r7, #12]
 801e178:	60b9      	str	r1, [r7, #8]
 801e17a:	4613      	mov	r3, r2
 801e17c:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801e17e:	68fb      	ldr	r3, [r7, #12]
 801e180:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801e182:	68bb      	ldr	r3, [r7, #8]
 801e184:	613b      	str	r3, [r7, #16]

  while( size-- )
 801e186:	e007      	b.n	801e198 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801e188:	693a      	ldr	r2, [r7, #16]
 801e18a:	1c53      	adds	r3, r2, #1
 801e18c:	613b      	str	r3, [r7, #16]
 801e18e:	697b      	ldr	r3, [r7, #20]
 801e190:	1c59      	adds	r1, r3, #1
 801e192:	6179      	str	r1, [r7, #20]
 801e194:	7812      	ldrb	r2, [r2, #0]
 801e196:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e198:	88fb      	ldrh	r3, [r7, #6]
 801e19a:	1e5a      	subs	r2, r3, #1
 801e19c:	80fa      	strh	r2, [r7, #6]
 801e19e:	2b00      	cmp	r3, #0
 801e1a0:	d1f2      	bne.n	801e188 <UTIL_MEM_cpy_8+0x18>
    }
}
 801e1a2:	bf00      	nop
 801e1a4:	bf00      	nop
 801e1a6:	371c      	adds	r7, #28
 801e1a8:	46bd      	mov	sp, r7
 801e1aa:	bc80      	pop	{r7}
 801e1ac:	4770      	bx	lr

0801e1ae <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801e1ae:	b480      	push	{r7}
 801e1b0:	b085      	sub	sp, #20
 801e1b2:	af00      	add	r7, sp, #0
 801e1b4:	6078      	str	r0, [r7, #4]
 801e1b6:	460b      	mov	r3, r1
 801e1b8:	70fb      	strb	r3, [r7, #3]
 801e1ba:	4613      	mov	r3, r2
 801e1bc:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801e1be:	687b      	ldr	r3, [r7, #4]
 801e1c0:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801e1c2:	e004      	b.n	801e1ce <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801e1c4:	68fb      	ldr	r3, [r7, #12]
 801e1c6:	1c5a      	adds	r2, r3, #1
 801e1c8:	60fa      	str	r2, [r7, #12]
 801e1ca:	78fa      	ldrb	r2, [r7, #3]
 801e1cc:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e1ce:	883b      	ldrh	r3, [r7, #0]
 801e1d0:	1e5a      	subs	r2, r3, #1
 801e1d2:	803a      	strh	r2, [r7, #0]
 801e1d4:	2b00      	cmp	r3, #0
 801e1d6:	d1f5      	bne.n	801e1c4 <UTIL_MEM_set_8+0x16>
  }
}
 801e1d8:	bf00      	nop
 801e1da:	bf00      	nop
 801e1dc:	3714      	adds	r7, #20
 801e1de:	46bd      	mov	sp, r7
 801e1e0:	bc80      	pop	{r7}
 801e1e2:	4770      	bx	lr

0801e1e4 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801e1e4:	b082      	sub	sp, #8
 801e1e6:	b480      	push	{r7}
 801e1e8:	b087      	sub	sp, #28
 801e1ea:	af00      	add	r7, sp, #0
 801e1ec:	60f8      	str	r0, [r7, #12]
 801e1ee:	1d38      	adds	r0, r7, #4
 801e1f0:	e880 0006 	stmia.w	r0, {r1, r2}
 801e1f4:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801e1f6:	2300      	movs	r3, #0
 801e1f8:	613b      	str	r3, [r7, #16]
 801e1fa:	2300      	movs	r3, #0
 801e1fc:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801e1fe:	687a      	ldr	r2, [r7, #4]
 801e200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e202:	4413      	add	r3, r2
 801e204:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801e206:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e20a:	b29a      	uxth	r2, r3
 801e20c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e210:	b29b      	uxth	r3, r3
 801e212:	4413      	add	r3, r2
 801e214:	b29b      	uxth	r3, r3
 801e216:	b21b      	sxth	r3, r3
 801e218:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801e21a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e21e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801e222:	db0a      	blt.n	801e23a <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801e224:	693b      	ldr	r3, [r7, #16]
 801e226:	3301      	adds	r3, #1
 801e228:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801e22a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e22e:	b29b      	uxth	r3, r3
 801e230:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801e234:	b29b      	uxth	r3, r3
 801e236:	b21b      	sxth	r3, r3
 801e238:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e23a:	68fb      	ldr	r3, [r7, #12]
 801e23c:	461a      	mov	r2, r3
 801e23e:	f107 0310 	add.w	r3, r7, #16
 801e242:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e246:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e24a:	68f8      	ldr	r0, [r7, #12]
 801e24c:	371c      	adds	r7, #28
 801e24e:	46bd      	mov	sp, r7
 801e250:	bc80      	pop	{r7}
 801e252:	b002      	add	sp, #8
 801e254:	4770      	bx	lr

0801e256 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801e256:	b082      	sub	sp, #8
 801e258:	b480      	push	{r7}
 801e25a:	b087      	sub	sp, #28
 801e25c:	af00      	add	r7, sp, #0
 801e25e:	60f8      	str	r0, [r7, #12]
 801e260:	1d38      	adds	r0, r7, #4
 801e262:	e880 0006 	stmia.w	r0, {r1, r2}
 801e266:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801e268:	2300      	movs	r3, #0
 801e26a:	613b      	str	r3, [r7, #16]
 801e26c:	2300      	movs	r3, #0
 801e26e:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801e270:	687a      	ldr	r2, [r7, #4]
 801e272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e274:	1ad3      	subs	r3, r2, r3
 801e276:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801e278:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e27c:	b29a      	uxth	r2, r3
 801e27e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e282:	b29b      	uxth	r3, r3
 801e284:	1ad3      	subs	r3, r2, r3
 801e286:	b29b      	uxth	r3, r3
 801e288:	b21b      	sxth	r3, r3
 801e28a:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801e28c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e290:	2b00      	cmp	r3, #0
 801e292:	da0a      	bge.n	801e2aa <SysTimeSub+0x54>
  {
    c.Seconds--;
 801e294:	693b      	ldr	r3, [r7, #16]
 801e296:	3b01      	subs	r3, #1
 801e298:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801e29a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e29e:	b29b      	uxth	r3, r3
 801e2a0:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801e2a4:	b29b      	uxth	r3, r3
 801e2a6:	b21b      	sxth	r3, r3
 801e2a8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e2aa:	68fb      	ldr	r3, [r7, #12]
 801e2ac:	461a      	mov	r2, r3
 801e2ae:	f107 0310 	add.w	r3, r7, #16
 801e2b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e2b6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e2ba:	68f8      	ldr	r0, [r7, #12]
 801e2bc:	371c      	adds	r7, #28
 801e2be:	46bd      	mov	sp, r7
 801e2c0:	bc80      	pop	{r7}
 801e2c2:	b002      	add	sp, #8
 801e2c4:	4770      	bx	lr
	...

0801e2c8 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801e2c8:	b580      	push	{r7, lr}
 801e2ca:	b088      	sub	sp, #32
 801e2cc:	af02      	add	r7, sp, #8
 801e2ce:	463b      	mov	r3, r7
 801e2d0:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e2d4:	2300      	movs	r3, #0
 801e2d6:	60bb      	str	r3, [r7, #8]
 801e2d8:	2300      	movs	r3, #0
 801e2da:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e2dc:	4b10      	ldr	r3, [pc, #64]	@ (801e320 <SysTimeSet+0x58>)
 801e2de:	691b      	ldr	r3, [r3, #16]
 801e2e0:	f107 0208 	add.w	r2, r7, #8
 801e2e4:	3204      	adds	r2, #4
 801e2e6:	4610      	mov	r0, r2
 801e2e8:	4798      	blx	r3
 801e2ea:	4603      	mov	r3, r0
 801e2ec:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801e2ee:	f107 0010 	add.w	r0, r7, #16
 801e2f2:	68fb      	ldr	r3, [r7, #12]
 801e2f4:	9300      	str	r3, [sp, #0]
 801e2f6:	68bb      	ldr	r3, [r7, #8]
 801e2f8:	463a      	mov	r2, r7
 801e2fa:	ca06      	ldmia	r2, {r1, r2}
 801e2fc:	f7ff ffab 	bl	801e256 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801e300:	4b07      	ldr	r3, [pc, #28]	@ (801e320 <SysTimeSet+0x58>)
 801e302:	681b      	ldr	r3, [r3, #0]
 801e304:	693a      	ldr	r2, [r7, #16]
 801e306:	4610      	mov	r0, r2
 801e308:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801e30a:	4b05      	ldr	r3, [pc, #20]	@ (801e320 <SysTimeSet+0x58>)
 801e30c:	689b      	ldr	r3, [r3, #8]
 801e30e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801e312:	4610      	mov	r0, r2
 801e314:	4798      	blx	r3
}
 801e316:	bf00      	nop
 801e318:	3718      	adds	r7, #24
 801e31a:	46bd      	mov	sp, r7
 801e31c:	bd80      	pop	{r7, pc}
 801e31e:	bf00      	nop
 801e320:	08020334 	.word	0x08020334

0801e324 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801e324:	b580      	push	{r7, lr}
 801e326:	b08a      	sub	sp, #40	@ 0x28
 801e328:	af02      	add	r7, sp, #8
 801e32a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e32c:	2300      	movs	r3, #0
 801e32e:	61bb      	str	r3, [r7, #24]
 801e330:	2300      	movs	r3, #0
 801e332:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801e334:	2300      	movs	r3, #0
 801e336:	613b      	str	r3, [r7, #16]
 801e338:	2300      	movs	r3, #0
 801e33a:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e33c:	4b14      	ldr	r3, [pc, #80]	@ (801e390 <SysTimeGet+0x6c>)
 801e33e:	691b      	ldr	r3, [r3, #16]
 801e340:	f107 0218 	add.w	r2, r7, #24
 801e344:	3204      	adds	r2, #4
 801e346:	4610      	mov	r0, r2
 801e348:	4798      	blx	r3
 801e34a:	4603      	mov	r3, r0
 801e34c:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e34e:	4b10      	ldr	r3, [pc, #64]	@ (801e390 <SysTimeGet+0x6c>)
 801e350:	68db      	ldr	r3, [r3, #12]
 801e352:	4798      	blx	r3
 801e354:	4603      	mov	r3, r0
 801e356:	b21b      	sxth	r3, r3
 801e358:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e35a:	4b0d      	ldr	r3, [pc, #52]	@ (801e390 <SysTimeGet+0x6c>)
 801e35c:	685b      	ldr	r3, [r3, #4]
 801e35e:	4798      	blx	r3
 801e360:	4603      	mov	r3, r0
 801e362:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801e364:	f107 0010 	add.w	r0, r7, #16
 801e368:	69fb      	ldr	r3, [r7, #28]
 801e36a:	9300      	str	r3, [sp, #0]
 801e36c:	69bb      	ldr	r3, [r7, #24]
 801e36e:	f107 0208 	add.w	r2, r7, #8
 801e372:	ca06      	ldmia	r2, {r1, r2}
 801e374:	f7ff ff36 	bl	801e1e4 <SysTimeAdd>

  return sysTime;
 801e378:	687b      	ldr	r3, [r7, #4]
 801e37a:	461a      	mov	r2, r3
 801e37c:	f107 0310 	add.w	r3, r7, #16
 801e380:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e384:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e388:	6878      	ldr	r0, [r7, #4]
 801e38a:	3720      	adds	r7, #32
 801e38c:	46bd      	mov	sp, r7
 801e38e:	bd80      	pop	{r7, pc}
 801e390:	08020334 	.word	0x08020334

0801e394 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801e394:	b580      	push	{r7, lr}
 801e396:	b084      	sub	sp, #16
 801e398:	af00      	add	r7, sp, #0
 801e39a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e39c:	2300      	movs	r3, #0
 801e39e:	60bb      	str	r3, [r7, #8]
 801e3a0:	2300      	movs	r3, #0
 801e3a2:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e3a4:	4b0a      	ldr	r3, [pc, #40]	@ (801e3d0 <SysTimeGetMcuTime+0x3c>)
 801e3a6:	691b      	ldr	r3, [r3, #16]
 801e3a8:	f107 0208 	add.w	r2, r7, #8
 801e3ac:	3204      	adds	r2, #4
 801e3ae:	4610      	mov	r0, r2
 801e3b0:	4798      	blx	r3
 801e3b2:	4603      	mov	r3, r0
 801e3b4:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801e3b6:	687b      	ldr	r3, [r7, #4]
 801e3b8:	461a      	mov	r2, r3
 801e3ba:	f107 0308 	add.w	r3, r7, #8
 801e3be:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e3c2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e3c6:	6878      	ldr	r0, [r7, #4]
 801e3c8:	3710      	adds	r7, #16
 801e3ca:	46bd      	mov	sp, r7
 801e3cc:	bd80      	pop	{r7, pc}
 801e3ce:	bf00      	nop
 801e3d0:	08020334 	.word	0x08020334

0801e3d4 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801e3d4:	b580      	push	{r7, lr}
 801e3d6:	b088      	sub	sp, #32
 801e3d8:	af02      	add	r7, sp, #8
 801e3da:	463b      	mov	r3, r7
 801e3dc:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e3e0:	4b0f      	ldr	r3, [pc, #60]	@ (801e420 <SysTimeToMs+0x4c>)
 801e3e2:	68db      	ldr	r3, [r3, #12]
 801e3e4:	4798      	blx	r3
 801e3e6:	4603      	mov	r3, r0
 801e3e8:	b21b      	sxth	r3, r3
 801e3ea:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e3ec:	4b0c      	ldr	r3, [pc, #48]	@ (801e420 <SysTimeToMs+0x4c>)
 801e3ee:	685b      	ldr	r3, [r3, #4]
 801e3f0:	4798      	blx	r3
 801e3f2:	4603      	mov	r3, r0
 801e3f4:	613b      	str	r3, [r7, #16]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801e3f6:	f107 0008 	add.w	r0, r7, #8
 801e3fa:	697b      	ldr	r3, [r7, #20]
 801e3fc:	9300      	str	r3, [sp, #0]
 801e3fe:	693b      	ldr	r3, [r7, #16]
 801e400:	463a      	mov	r2, r7
 801e402:	ca06      	ldmia	r2, {r1, r2}
 801e404:	f7ff ff27 	bl	801e256 <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801e408:	68bb      	ldr	r3, [r7, #8]
 801e40a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801e40e:	fb02 f303 	mul.w	r3, r2, r3
 801e412:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801e416:	4413      	add	r3, r2
}
 801e418:	4618      	mov	r0, r3
 801e41a:	3718      	adds	r7, #24
 801e41c:	46bd      	mov	sp, r7
 801e41e:	bd80      	pop	{r7, pc}
 801e420:	08020334 	.word	0x08020334

0801e424 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801e424:	b580      	push	{r7, lr}
 801e426:	b08a      	sub	sp, #40	@ 0x28
 801e428:	af02      	add	r7, sp, #8
 801e42a:	6078      	str	r0, [r7, #4]
 801e42c:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801e42e:	683b      	ldr	r3, [r7, #0]
 801e430:	4a19      	ldr	r2, [pc, #100]	@ (801e498 <SysTimeFromMs+0x74>)
 801e432:	fba2 2303 	umull	r2, r3, r2, r3
 801e436:	099b      	lsrs	r3, r3, #6
 801e438:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801e43a:	69fb      	ldr	r3, [r7, #28]
 801e43c:	617b      	str	r3, [r7, #20]
 801e43e:	683b      	ldr	r3, [r7, #0]
 801e440:	b29a      	uxth	r2, r3
 801e442:	69fb      	ldr	r3, [r7, #28]
 801e444:	b29b      	uxth	r3, r3
 801e446:	4619      	mov	r1, r3
 801e448:	0149      	lsls	r1, r1, #5
 801e44a:	1ac9      	subs	r1, r1, r3
 801e44c:	0089      	lsls	r1, r1, #2
 801e44e:	440b      	add	r3, r1
 801e450:	00db      	lsls	r3, r3, #3
 801e452:	b29b      	uxth	r3, r3
 801e454:	1ad3      	subs	r3, r2, r3
 801e456:	b29b      	uxth	r3, r3
 801e458:	b21b      	sxth	r3, r3
 801e45a:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801e45c:	f107 030c 	add.w	r3, r7, #12
 801e460:	2200      	movs	r2, #0
 801e462:	601a      	str	r2, [r3, #0]
 801e464:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e466:	4b0d      	ldr	r3, [pc, #52]	@ (801e49c <SysTimeFromMs+0x78>)
 801e468:	68db      	ldr	r3, [r3, #12]
 801e46a:	4798      	blx	r3
 801e46c:	4603      	mov	r3, r0
 801e46e:	b21b      	sxth	r3, r3
 801e470:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e472:	4b0a      	ldr	r3, [pc, #40]	@ (801e49c <SysTimeFromMs+0x78>)
 801e474:	685b      	ldr	r3, [r3, #4]
 801e476:	4798      	blx	r3
 801e478:	4603      	mov	r3, r0
 801e47a:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801e47c:	6878      	ldr	r0, [r7, #4]
 801e47e:	693b      	ldr	r3, [r7, #16]
 801e480:	9300      	str	r3, [sp, #0]
 801e482:	68fb      	ldr	r3, [r7, #12]
 801e484:	f107 0214 	add.w	r2, r7, #20
 801e488:	ca06      	ldmia	r2, {r1, r2}
 801e48a:	f7ff feab 	bl	801e1e4 <SysTimeAdd>
}
 801e48e:	6878      	ldr	r0, [r7, #4]
 801e490:	3720      	adds	r7, #32
 801e492:	46bd      	mov	sp, r7
 801e494:	bd80      	pop	{r7, pc}
 801e496:	bf00      	nop
 801e498:	10624dd3 	.word	0x10624dd3
 801e49c:	08020334 	.word	0x08020334

0801e4a0 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801e4a0:	b480      	push	{r7}
 801e4a2:	b085      	sub	sp, #20
 801e4a4:	af00      	add	r7, sp, #0
 801e4a6:	6078      	str	r0, [r7, #4]
  int i = 0;
 801e4a8:	2300      	movs	r3, #0
 801e4aa:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801e4ac:	e00e      	b.n	801e4cc <ee_skip_atoi+0x2c>
 801e4ae:	68fa      	ldr	r2, [r7, #12]
 801e4b0:	4613      	mov	r3, r2
 801e4b2:	009b      	lsls	r3, r3, #2
 801e4b4:	4413      	add	r3, r2
 801e4b6:	005b      	lsls	r3, r3, #1
 801e4b8:	4618      	mov	r0, r3
 801e4ba:	687b      	ldr	r3, [r7, #4]
 801e4bc:	681b      	ldr	r3, [r3, #0]
 801e4be:	1c59      	adds	r1, r3, #1
 801e4c0:	687a      	ldr	r2, [r7, #4]
 801e4c2:	6011      	str	r1, [r2, #0]
 801e4c4:	781b      	ldrb	r3, [r3, #0]
 801e4c6:	4403      	add	r3, r0
 801e4c8:	3b30      	subs	r3, #48	@ 0x30
 801e4ca:	60fb      	str	r3, [r7, #12]
 801e4cc:	687b      	ldr	r3, [r7, #4]
 801e4ce:	681b      	ldr	r3, [r3, #0]
 801e4d0:	781b      	ldrb	r3, [r3, #0]
 801e4d2:	2b2f      	cmp	r3, #47	@ 0x2f
 801e4d4:	d904      	bls.n	801e4e0 <ee_skip_atoi+0x40>
 801e4d6:	687b      	ldr	r3, [r7, #4]
 801e4d8:	681b      	ldr	r3, [r3, #0]
 801e4da:	781b      	ldrb	r3, [r3, #0]
 801e4dc:	2b39      	cmp	r3, #57	@ 0x39
 801e4de:	d9e6      	bls.n	801e4ae <ee_skip_atoi+0xe>
  return i;
 801e4e0:	68fb      	ldr	r3, [r7, #12]
}
 801e4e2:	4618      	mov	r0, r3
 801e4e4:	3714      	adds	r7, #20
 801e4e6:	46bd      	mov	sp, r7
 801e4e8:	bc80      	pop	{r7}
 801e4ea:	4770      	bx	lr

0801e4ec <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801e4ec:	b480      	push	{r7}
 801e4ee:	b099      	sub	sp, #100	@ 0x64
 801e4f0:	af00      	add	r7, sp, #0
 801e4f2:	60f8      	str	r0, [r7, #12]
 801e4f4:	60b9      	str	r1, [r7, #8]
 801e4f6:	607a      	str	r2, [r7, #4]
 801e4f8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801e4fa:	4b71      	ldr	r3, [pc, #452]	@ (801e6c0 <ee_number+0x1d4>)
 801e4fc:	681b      	ldr	r3, [r3, #0]
 801e4fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801e500:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801e506:	2b00      	cmp	r3, #0
 801e508:	d002      	beq.n	801e510 <ee_number+0x24>
 801e50a:	4b6e      	ldr	r3, [pc, #440]	@ (801e6c4 <ee_number+0x1d8>)
 801e50c:	681b      	ldr	r3, [r3, #0]
 801e50e:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801e510:	683b      	ldr	r3, [r7, #0]
 801e512:	2b01      	cmp	r3, #1
 801e514:	dd02      	ble.n	801e51c <ee_number+0x30>
 801e516:	683b      	ldr	r3, [r7, #0]
 801e518:	2b24      	cmp	r3, #36	@ 0x24
 801e51a:	dd01      	ble.n	801e520 <ee_number+0x34>
 801e51c:	2300      	movs	r3, #0
 801e51e:	e0ca      	b.n	801e6b6 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801e520:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e522:	f003 0301 	and.w	r3, r3, #1
 801e526:	2b00      	cmp	r3, #0
 801e528:	d001      	beq.n	801e52e <ee_number+0x42>
 801e52a:	2330      	movs	r3, #48	@ 0x30
 801e52c:	e000      	b.n	801e530 <ee_number+0x44>
 801e52e:	2320      	movs	r3, #32
 801e530:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801e534:	2300      	movs	r3, #0
 801e536:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801e53a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e53c:	f003 0302 	and.w	r3, r3, #2
 801e540:	2b00      	cmp	r3, #0
 801e542:	d00b      	beq.n	801e55c <ee_number+0x70>
  {
    if (num < 0)
 801e544:	687b      	ldr	r3, [r7, #4]
 801e546:	2b00      	cmp	r3, #0
 801e548:	da08      	bge.n	801e55c <ee_number+0x70>
    {
      sign = '-';
 801e54a:	232d      	movs	r3, #45	@ 0x2d
 801e54c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801e550:	687b      	ldr	r3, [r7, #4]
 801e552:	425b      	negs	r3, r3
 801e554:	607b      	str	r3, [r7, #4]
      size--;
 801e556:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e558:	3b01      	subs	r3, #1
 801e55a:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801e55c:	2300      	movs	r3, #0
 801e55e:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801e560:	687b      	ldr	r3, [r7, #4]
 801e562:	2b00      	cmp	r3, #0
 801e564:	d11e      	bne.n	801e5a4 <ee_number+0xb8>
    tmp[i++] = '0';
 801e566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e568:	1c5a      	adds	r2, r3, #1
 801e56a:	657a      	str	r2, [r7, #84]	@ 0x54
 801e56c:	3360      	adds	r3, #96	@ 0x60
 801e56e:	443b      	add	r3, r7
 801e570:	2230      	movs	r2, #48	@ 0x30
 801e572:	f803 2c50 	strb.w	r2, [r3, #-80]
 801e576:	e018      	b.n	801e5aa <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801e578:	687b      	ldr	r3, [r7, #4]
 801e57a:	683a      	ldr	r2, [r7, #0]
 801e57c:	fbb3 f1f2 	udiv	r1, r3, r2
 801e580:	fb01 f202 	mul.w	r2, r1, r2
 801e584:	1a9b      	subs	r3, r3, r2
 801e586:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801e588:	441a      	add	r2, r3
 801e58a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e58c:	1c59      	adds	r1, r3, #1
 801e58e:	6579      	str	r1, [r7, #84]	@ 0x54
 801e590:	7812      	ldrb	r2, [r2, #0]
 801e592:	3360      	adds	r3, #96	@ 0x60
 801e594:	443b      	add	r3, r7
 801e596:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801e59a:	687a      	ldr	r2, [r7, #4]
 801e59c:	683b      	ldr	r3, [r7, #0]
 801e59e:	fbb2 f3f3 	udiv	r3, r2, r3
 801e5a2:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801e5a4:	687b      	ldr	r3, [r7, #4]
 801e5a6:	2b00      	cmp	r3, #0
 801e5a8:	d1e6      	bne.n	801e578 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801e5aa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e5ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e5ae:	429a      	cmp	r2, r3
 801e5b0:	dd01      	ble.n	801e5b6 <ee_number+0xca>
 801e5b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e5b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801e5b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801e5b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e5ba:	1ad3      	subs	r3, r2, r3
 801e5bc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801e5be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e5c0:	f003 0301 	and.w	r3, r3, #1
 801e5c4:	2b00      	cmp	r3, #0
 801e5c6:	d112      	bne.n	801e5ee <ee_number+0x102>
 801e5c8:	e00c      	b.n	801e5e4 <ee_number+0xf8>
 801e5ca:	68fb      	ldr	r3, [r7, #12]
 801e5cc:	1c5a      	adds	r2, r3, #1
 801e5ce:	60fa      	str	r2, [r7, #12]
 801e5d0:	2220      	movs	r2, #32
 801e5d2:	701a      	strb	r2, [r3, #0]
 801e5d4:	68bb      	ldr	r3, [r7, #8]
 801e5d6:	3b01      	subs	r3, #1
 801e5d8:	60bb      	str	r3, [r7, #8]
 801e5da:	68bb      	ldr	r3, [r7, #8]
 801e5dc:	2b00      	cmp	r3, #0
 801e5de:	d101      	bne.n	801e5e4 <ee_number+0xf8>
 801e5e0:	68fb      	ldr	r3, [r7, #12]
 801e5e2:	e068      	b.n	801e6b6 <ee_number+0x1ca>
 801e5e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e5e6:	1e5a      	subs	r2, r3, #1
 801e5e8:	66ba      	str	r2, [r7, #104]	@ 0x68
 801e5ea:	2b00      	cmp	r3, #0
 801e5ec:	dced      	bgt.n	801e5ca <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801e5ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801e5f2:	2b00      	cmp	r3, #0
 801e5f4:	d01b      	beq.n	801e62e <ee_number+0x142>
 801e5f6:	68fb      	ldr	r3, [r7, #12]
 801e5f8:	1c5a      	adds	r2, r3, #1
 801e5fa:	60fa      	str	r2, [r7, #12]
 801e5fc:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801e600:	701a      	strb	r2, [r3, #0]
 801e602:	68bb      	ldr	r3, [r7, #8]
 801e604:	3b01      	subs	r3, #1
 801e606:	60bb      	str	r3, [r7, #8]
 801e608:	68bb      	ldr	r3, [r7, #8]
 801e60a:	2b00      	cmp	r3, #0
 801e60c:	d10f      	bne.n	801e62e <ee_number+0x142>
 801e60e:	68fb      	ldr	r3, [r7, #12]
 801e610:	e051      	b.n	801e6b6 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801e612:	68fb      	ldr	r3, [r7, #12]
 801e614:	1c5a      	adds	r2, r3, #1
 801e616:	60fa      	str	r2, [r7, #12]
 801e618:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801e61c:	701a      	strb	r2, [r3, #0]
 801e61e:	68bb      	ldr	r3, [r7, #8]
 801e620:	3b01      	subs	r3, #1
 801e622:	60bb      	str	r3, [r7, #8]
 801e624:	68bb      	ldr	r3, [r7, #8]
 801e626:	2b00      	cmp	r3, #0
 801e628:	d101      	bne.n	801e62e <ee_number+0x142>
 801e62a:	68fb      	ldr	r3, [r7, #12]
 801e62c:	e043      	b.n	801e6b6 <ee_number+0x1ca>
 801e62e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e630:	1e5a      	subs	r2, r3, #1
 801e632:	66ba      	str	r2, [r7, #104]	@ 0x68
 801e634:	2b00      	cmp	r3, #0
 801e636:	dcec      	bgt.n	801e612 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801e638:	e00c      	b.n	801e654 <ee_number+0x168>
 801e63a:	68fb      	ldr	r3, [r7, #12]
 801e63c:	1c5a      	adds	r2, r3, #1
 801e63e:	60fa      	str	r2, [r7, #12]
 801e640:	2230      	movs	r2, #48	@ 0x30
 801e642:	701a      	strb	r2, [r3, #0]
 801e644:	68bb      	ldr	r3, [r7, #8]
 801e646:	3b01      	subs	r3, #1
 801e648:	60bb      	str	r3, [r7, #8]
 801e64a:	68bb      	ldr	r3, [r7, #8]
 801e64c:	2b00      	cmp	r3, #0
 801e64e:	d101      	bne.n	801e654 <ee_number+0x168>
 801e650:	68fb      	ldr	r3, [r7, #12]
 801e652:	e030      	b.n	801e6b6 <ee_number+0x1ca>
 801e654:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e656:	1e5a      	subs	r2, r3, #1
 801e658:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801e65a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e65c:	429a      	cmp	r2, r3
 801e65e:	dbec      	blt.n	801e63a <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801e660:	e010      	b.n	801e684 <ee_number+0x198>
 801e662:	68fb      	ldr	r3, [r7, #12]
 801e664:	1c5a      	adds	r2, r3, #1
 801e666:	60fa      	str	r2, [r7, #12]
 801e668:	f107 0110 	add.w	r1, r7, #16
 801e66c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e66e:	440a      	add	r2, r1
 801e670:	7812      	ldrb	r2, [r2, #0]
 801e672:	701a      	strb	r2, [r3, #0]
 801e674:	68bb      	ldr	r3, [r7, #8]
 801e676:	3b01      	subs	r3, #1
 801e678:	60bb      	str	r3, [r7, #8]
 801e67a:	68bb      	ldr	r3, [r7, #8]
 801e67c:	2b00      	cmp	r3, #0
 801e67e:	d101      	bne.n	801e684 <ee_number+0x198>
 801e680:	68fb      	ldr	r3, [r7, #12]
 801e682:	e018      	b.n	801e6b6 <ee_number+0x1ca>
 801e684:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e686:	1e5a      	subs	r2, r3, #1
 801e688:	657a      	str	r2, [r7, #84]	@ 0x54
 801e68a:	2b00      	cmp	r3, #0
 801e68c:	dce9      	bgt.n	801e662 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801e68e:	e00c      	b.n	801e6aa <ee_number+0x1be>
 801e690:	68fb      	ldr	r3, [r7, #12]
 801e692:	1c5a      	adds	r2, r3, #1
 801e694:	60fa      	str	r2, [r7, #12]
 801e696:	2220      	movs	r2, #32
 801e698:	701a      	strb	r2, [r3, #0]
 801e69a:	68bb      	ldr	r3, [r7, #8]
 801e69c:	3b01      	subs	r3, #1
 801e69e:	60bb      	str	r3, [r7, #8]
 801e6a0:	68bb      	ldr	r3, [r7, #8]
 801e6a2:	2b00      	cmp	r3, #0
 801e6a4:	d101      	bne.n	801e6aa <ee_number+0x1be>
 801e6a6:	68fb      	ldr	r3, [r7, #12]
 801e6a8:	e005      	b.n	801e6b6 <ee_number+0x1ca>
 801e6aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e6ac:	1e5a      	subs	r2, r3, #1
 801e6ae:	66ba      	str	r2, [r7, #104]	@ 0x68
 801e6b0:	2b00      	cmp	r3, #0
 801e6b2:	dced      	bgt.n	801e690 <ee_number+0x1a4>

  return str;
 801e6b4:	68fb      	ldr	r3, [r7, #12]
}
 801e6b6:	4618      	mov	r0, r3
 801e6b8:	3764      	adds	r7, #100	@ 0x64
 801e6ba:	46bd      	mov	sp, r7
 801e6bc:	bc80      	pop	{r7}
 801e6be:	4770      	bx	lr
 801e6c0:	20000148 	.word	0x20000148
 801e6c4:	2000014c 	.word	0x2000014c

0801e6c8 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801e6c8:	b580      	push	{r7, lr}
 801e6ca:	b092      	sub	sp, #72	@ 0x48
 801e6cc:	af04      	add	r7, sp, #16
 801e6ce:	60f8      	str	r0, [r7, #12]
 801e6d0:	60b9      	str	r1, [r7, #8]
 801e6d2:	607a      	str	r2, [r7, #4]
 801e6d4:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801e6d6:	68bb      	ldr	r3, [r7, #8]
 801e6d8:	2b00      	cmp	r3, #0
 801e6da:	dc01      	bgt.n	801e6e0 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801e6dc:	2300      	movs	r3, #0
 801e6de:	e13e      	b.n	801e95e <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801e6e0:	68fb      	ldr	r3, [r7, #12]
 801e6e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e6e4:	e128      	b.n	801e938 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801e6e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e6e8:	68fb      	ldr	r3, [r7, #12]
 801e6ea:	1ad2      	subs	r2, r2, r3
 801e6ec:	68bb      	ldr	r3, [r7, #8]
 801e6ee:	3b01      	subs	r3, #1
 801e6f0:	429a      	cmp	r2, r3
 801e6f2:	f280 812e 	bge.w	801e952 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801e6f6:	687b      	ldr	r3, [r7, #4]
 801e6f8:	781b      	ldrb	r3, [r3, #0]
 801e6fa:	2b25      	cmp	r3, #37	@ 0x25
 801e6fc:	d006      	beq.n	801e70c <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801e6fe:	687a      	ldr	r2, [r7, #4]
 801e700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e702:	1c59      	adds	r1, r3, #1
 801e704:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e706:	7812      	ldrb	r2, [r2, #0]
 801e708:	701a      	strb	r2, [r3, #0]
      continue;
 801e70a:	e112      	b.n	801e932 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801e70c:	2300      	movs	r3, #0
 801e70e:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801e710:	687b      	ldr	r3, [r7, #4]
 801e712:	3301      	adds	r3, #1
 801e714:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801e716:	687b      	ldr	r3, [r7, #4]
 801e718:	781b      	ldrb	r3, [r3, #0]
 801e71a:	2b30      	cmp	r3, #48	@ 0x30
 801e71c:	d103      	bne.n	801e726 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801e71e:	6a3b      	ldr	r3, [r7, #32]
 801e720:	f043 0301 	orr.w	r3, r3, #1
 801e724:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801e726:	f04f 33ff 	mov.w	r3, #4294967295
 801e72a:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801e72c:	687b      	ldr	r3, [r7, #4]
 801e72e:	781b      	ldrb	r3, [r3, #0]
 801e730:	2b2f      	cmp	r3, #47	@ 0x2f
 801e732:	d908      	bls.n	801e746 <tiny_vsnprintf_like+0x7e>
 801e734:	687b      	ldr	r3, [r7, #4]
 801e736:	781b      	ldrb	r3, [r3, #0]
 801e738:	2b39      	cmp	r3, #57	@ 0x39
 801e73a:	d804      	bhi.n	801e746 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801e73c:	1d3b      	adds	r3, r7, #4
 801e73e:	4618      	mov	r0, r3
 801e740:	f7ff feae 	bl	801e4a0 <ee_skip_atoi>
 801e744:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801e746:	f04f 33ff 	mov.w	r3, #4294967295
 801e74a:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801e74c:	f04f 33ff 	mov.w	r3, #4294967295
 801e750:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801e752:	230a      	movs	r3, #10
 801e754:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801e756:	687b      	ldr	r3, [r7, #4]
 801e758:	781b      	ldrb	r3, [r3, #0]
 801e75a:	3b58      	subs	r3, #88	@ 0x58
 801e75c:	2b20      	cmp	r3, #32
 801e75e:	f200 8094 	bhi.w	801e88a <tiny_vsnprintf_like+0x1c2>
 801e762:	a201      	add	r2, pc, #4	@ (adr r2, 801e768 <tiny_vsnprintf_like+0xa0>)
 801e764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e768:	0801e873 	.word	0x0801e873
 801e76c:	0801e88b 	.word	0x0801e88b
 801e770:	0801e88b 	.word	0x0801e88b
 801e774:	0801e88b 	.word	0x0801e88b
 801e778:	0801e88b 	.word	0x0801e88b
 801e77c:	0801e88b 	.word	0x0801e88b
 801e780:	0801e88b 	.word	0x0801e88b
 801e784:	0801e88b 	.word	0x0801e88b
 801e788:	0801e88b 	.word	0x0801e88b
 801e78c:	0801e88b 	.word	0x0801e88b
 801e790:	0801e88b 	.word	0x0801e88b
 801e794:	0801e7f7 	.word	0x0801e7f7
 801e798:	0801e881 	.word	0x0801e881
 801e79c:	0801e88b 	.word	0x0801e88b
 801e7a0:	0801e88b 	.word	0x0801e88b
 801e7a4:	0801e88b 	.word	0x0801e88b
 801e7a8:	0801e88b 	.word	0x0801e88b
 801e7ac:	0801e881 	.word	0x0801e881
 801e7b0:	0801e88b 	.word	0x0801e88b
 801e7b4:	0801e88b 	.word	0x0801e88b
 801e7b8:	0801e88b 	.word	0x0801e88b
 801e7bc:	0801e88b 	.word	0x0801e88b
 801e7c0:	0801e88b 	.word	0x0801e88b
 801e7c4:	0801e88b 	.word	0x0801e88b
 801e7c8:	0801e88b 	.word	0x0801e88b
 801e7cc:	0801e88b 	.word	0x0801e88b
 801e7d0:	0801e88b 	.word	0x0801e88b
 801e7d4:	0801e817 	.word	0x0801e817
 801e7d8:	0801e88b 	.word	0x0801e88b
 801e7dc:	0801e8d7 	.word	0x0801e8d7
 801e7e0:	0801e88b 	.word	0x0801e88b
 801e7e4:	0801e88b 	.word	0x0801e88b
 801e7e8:	0801e87b 	.word	0x0801e87b
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801e7ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e7ee:	1c5a      	adds	r2, r3, #1
 801e7f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e7f2:	2220      	movs	r2, #32
 801e7f4:	701a      	strb	r2, [r3, #0]
 801e7f6:	69fb      	ldr	r3, [r7, #28]
 801e7f8:	3b01      	subs	r3, #1
 801e7fa:	61fb      	str	r3, [r7, #28]
 801e7fc:	69fb      	ldr	r3, [r7, #28]
 801e7fe:	2b00      	cmp	r3, #0
 801e800:	dcf4      	bgt.n	801e7ec <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801e802:	683b      	ldr	r3, [r7, #0]
 801e804:	1d1a      	adds	r2, r3, #4
 801e806:	603a      	str	r2, [r7, #0]
 801e808:	6819      	ldr	r1, [r3, #0]
 801e80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e80c:	1c5a      	adds	r2, r3, #1
 801e80e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e810:	b2ca      	uxtb	r2, r1
 801e812:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801e814:	e08d      	b.n	801e932 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801e816:	683b      	ldr	r3, [r7, #0]
 801e818:	1d1a      	adds	r2, r3, #4
 801e81a:	603a      	str	r2, [r7, #0]
 801e81c:	681b      	ldr	r3, [r3, #0]
 801e81e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801e820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e822:	2b00      	cmp	r3, #0
 801e824:	d101      	bne.n	801e82a <tiny_vsnprintf_like+0x162>
 801e826:	4b50      	ldr	r3, [pc, #320]	@ (801e968 <tiny_vsnprintf_like+0x2a0>)
 801e828:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801e82a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e82c:	f7e1 fca4 	bl	8000178 <strlen>
 801e830:	4603      	mov	r3, r0
 801e832:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801e834:	e004      	b.n	801e840 <tiny_vsnprintf_like+0x178>
 801e836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e838:	1c5a      	adds	r2, r3, #1
 801e83a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e83c:	2220      	movs	r2, #32
 801e83e:	701a      	strb	r2, [r3, #0]
 801e840:	69fb      	ldr	r3, [r7, #28]
 801e842:	1e5a      	subs	r2, r3, #1
 801e844:	61fa      	str	r2, [r7, #28]
 801e846:	693a      	ldr	r2, [r7, #16]
 801e848:	429a      	cmp	r2, r3
 801e84a:	dbf4      	blt.n	801e836 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801e84c:	2300      	movs	r3, #0
 801e84e:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e850:	e00a      	b.n	801e868 <tiny_vsnprintf_like+0x1a0>
 801e852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801e854:	1c53      	adds	r3, r2, #1
 801e856:	627b      	str	r3, [r7, #36]	@ 0x24
 801e858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e85a:	1c59      	adds	r1, r3, #1
 801e85c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e85e:	7812      	ldrb	r2, [r2, #0]
 801e860:	701a      	strb	r2, [r3, #0]
 801e862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e864:	3301      	adds	r3, #1
 801e866:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e868:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801e86a:	693b      	ldr	r3, [r7, #16]
 801e86c:	429a      	cmp	r2, r3
 801e86e:	dbf0      	blt.n	801e852 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801e870:	e05f      	b.n	801e932 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801e872:	6a3b      	ldr	r3, [r7, #32]
 801e874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e878:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801e87a:	2310      	movs	r3, #16
 801e87c:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801e87e:	e02b      	b.n	801e8d8 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801e880:	6a3b      	ldr	r3, [r7, #32]
 801e882:	f043 0302 	orr.w	r3, r3, #2
 801e886:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801e888:	e025      	b.n	801e8d6 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801e88a:	687b      	ldr	r3, [r7, #4]
 801e88c:	781b      	ldrb	r3, [r3, #0]
 801e88e:	2b25      	cmp	r3, #37	@ 0x25
 801e890:	d004      	beq.n	801e89c <tiny_vsnprintf_like+0x1d4>
 801e892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e894:	1c5a      	adds	r2, r3, #1
 801e896:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e898:	2225      	movs	r2, #37	@ 0x25
 801e89a:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801e89c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e89e:	68fb      	ldr	r3, [r7, #12]
 801e8a0:	1ad2      	subs	r2, r2, r3
 801e8a2:	68bb      	ldr	r3, [r7, #8]
 801e8a4:	3b01      	subs	r3, #1
 801e8a6:	429a      	cmp	r2, r3
 801e8a8:	da16      	bge.n	801e8d8 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801e8aa:	687b      	ldr	r3, [r7, #4]
 801e8ac:	781b      	ldrb	r3, [r3, #0]
 801e8ae:	2b00      	cmp	r3, #0
 801e8b0:	d006      	beq.n	801e8c0 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801e8b2:	687a      	ldr	r2, [r7, #4]
 801e8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e8b6:	1c59      	adds	r1, r3, #1
 801e8b8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e8ba:	7812      	ldrb	r2, [r2, #0]
 801e8bc:	701a      	strb	r2, [r3, #0]
 801e8be:	e002      	b.n	801e8c6 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801e8c0:	687b      	ldr	r3, [r7, #4]
 801e8c2:	3b01      	subs	r3, #1
 801e8c4:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801e8c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e8c8:	68fb      	ldr	r3, [r7, #12]
 801e8ca:	1ad2      	subs	r2, r2, r3
 801e8cc:	68bb      	ldr	r3, [r7, #8]
 801e8ce:	3b01      	subs	r3, #1
 801e8d0:	429a      	cmp	r2, r3
 801e8d2:	db2d      	blt.n	801e930 <tiny_vsnprintf_like+0x268>
 801e8d4:	e000      	b.n	801e8d8 <tiny_vsnprintf_like+0x210>
        break;
 801e8d6:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801e8d8:	697b      	ldr	r3, [r7, #20]
 801e8da:	2b6c      	cmp	r3, #108	@ 0x6c
 801e8dc:	d105      	bne.n	801e8ea <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801e8de:	683b      	ldr	r3, [r7, #0]
 801e8e0:	1d1a      	adds	r2, r3, #4
 801e8e2:	603a      	str	r2, [r7, #0]
 801e8e4:	681b      	ldr	r3, [r3, #0]
 801e8e6:	637b      	str	r3, [r7, #52]	@ 0x34
 801e8e8:	e00f      	b.n	801e90a <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801e8ea:	6a3b      	ldr	r3, [r7, #32]
 801e8ec:	f003 0302 	and.w	r3, r3, #2
 801e8f0:	2b00      	cmp	r3, #0
 801e8f2:	d005      	beq.n	801e900 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801e8f4:	683b      	ldr	r3, [r7, #0]
 801e8f6:	1d1a      	adds	r2, r3, #4
 801e8f8:	603a      	str	r2, [r7, #0]
 801e8fa:	681b      	ldr	r3, [r3, #0]
 801e8fc:	637b      	str	r3, [r7, #52]	@ 0x34
 801e8fe:	e004      	b.n	801e90a <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801e900:	683b      	ldr	r3, [r7, #0]
 801e902:	1d1a      	adds	r2, r3, #4
 801e904:	603a      	str	r2, [r7, #0]
 801e906:	681b      	ldr	r3, [r3, #0]
 801e908:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801e90a:	68bb      	ldr	r3, [r7, #8]
 801e90c:	1e5a      	subs	r2, r3, #1
 801e90e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801e910:	68fb      	ldr	r3, [r7, #12]
 801e912:	1acb      	subs	r3, r1, r3
 801e914:	1ad1      	subs	r1, r2, r3
 801e916:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801e918:	6a3b      	ldr	r3, [r7, #32]
 801e91a:	9302      	str	r3, [sp, #8]
 801e91c:	69bb      	ldr	r3, [r7, #24]
 801e91e:	9301      	str	r3, [sp, #4]
 801e920:	69fb      	ldr	r3, [r7, #28]
 801e922:	9300      	str	r3, [sp, #0]
 801e924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e926:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801e928:	f7ff fde0 	bl	801e4ec <ee_number>
 801e92c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801e92e:	e000      	b.n	801e932 <tiny_vsnprintf_like+0x26a>
        continue;
 801e930:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801e932:	687b      	ldr	r3, [r7, #4]
 801e934:	3301      	adds	r3, #1
 801e936:	607b      	str	r3, [r7, #4]
 801e938:	687b      	ldr	r3, [r7, #4]
 801e93a:	781b      	ldrb	r3, [r3, #0]
 801e93c:	2b00      	cmp	r3, #0
 801e93e:	f47f aed2 	bne.w	801e6e6 <tiny_vsnprintf_like+0x1e>
 801e942:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e944:	68fb      	ldr	r3, [r7, #12]
 801e946:	1ad2      	subs	r2, r2, r3
 801e948:	68bb      	ldr	r3, [r7, #8]
 801e94a:	3b01      	subs	r3, #1
 801e94c:	429a      	cmp	r2, r3
 801e94e:	f6bf aeca 	bge.w	801e6e6 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801e952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e954:	2200      	movs	r2, #0
 801e956:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801e958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e95a:	68fb      	ldr	r3, [r7, #12]
 801e95c:	1ad3      	subs	r3, r2, r3
}
 801e95e:	4618      	mov	r0, r3
 801e960:	3738      	adds	r7, #56	@ 0x38
 801e962:	46bd      	mov	sp, r7
 801e964:	bd80      	pop	{r7, pc}
 801e966:	bf00      	nop
 801e968:	08020248 	.word	0x08020248

0801e96c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801e96c:	b580      	push	{r7, lr}
 801e96e:	b090      	sub	sp, #64	@ 0x40
 801e970:	af00      	add	r7, sp, #0
 801e972:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801e974:	4b73      	ldr	r3, [pc, #460]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801e976:	681b      	ldr	r3, [r3, #0]
 801e978:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801e97a:	4b72      	ldr	r3, [pc, #456]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801e97c:	681a      	ldr	r2, [r3, #0]
 801e97e:	687b      	ldr	r3, [r7, #4]
 801e980:	4013      	ands	r3, r2
 801e982:	4a70      	ldr	r2, [pc, #448]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801e984:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801e986:	4b70      	ldr	r3, [pc, #448]	@ (801eb48 <UTIL_SEQ_Run+0x1dc>)
 801e988:	681b      	ldr	r3, [r3, #0]
 801e98a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801e98c:	4b6f      	ldr	r3, [pc, #444]	@ (801eb4c <UTIL_SEQ_Run+0x1e0>)
 801e98e:	681b      	ldr	r3, [r3, #0]
 801e990:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801e992:	4b6f      	ldr	r3, [pc, #444]	@ (801eb50 <UTIL_SEQ_Run+0x1e4>)
 801e994:	681b      	ldr	r3, [r3, #0]
 801e996:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801e998:	4b6e      	ldr	r3, [pc, #440]	@ (801eb54 <UTIL_SEQ_Run+0x1e8>)
 801e99a:	681b      	ldr	r3, [r3, #0]
 801e99c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801e99e:	e08d      	b.n	801eabc <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801e9a0:	2300      	movs	r3, #0
 801e9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801e9a4:	e002      	b.n	801e9ac <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801e9a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e9a8:	3301      	adds	r3, #1
 801e9aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801e9ac:	4a6a      	ldr	r2, [pc, #424]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801e9ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e9b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801e9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e9b6:	401a      	ands	r2, r3
 801e9b8:	4b62      	ldr	r3, [pc, #392]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801e9ba:	681b      	ldr	r3, [r3, #0]
 801e9bc:	4013      	ands	r3, r2
 801e9be:	2b00      	cmp	r3, #0
 801e9c0:	d0f1      	beq.n	801e9a6 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801e9c2:	4a65      	ldr	r2, [pc, #404]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801e9c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e9c6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801e9ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e9cc:	401a      	ands	r2, r3
 801e9ce:	4b5d      	ldr	r3, [pc, #372]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801e9d0:	681b      	ldr	r3, [r3, #0]
 801e9d2:	4013      	ands	r3, r2
 801e9d4:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801e9d6:	4a60      	ldr	r2, [pc, #384]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801e9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e9da:	00db      	lsls	r3, r3, #3
 801e9dc:	4413      	add	r3, r2
 801e9de:	685a      	ldr	r2, [r3, #4]
 801e9e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e9e2:	4013      	ands	r3, r2
 801e9e4:	2b00      	cmp	r3, #0
 801e9e6:	d106      	bne.n	801e9f6 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801e9e8:	4a5b      	ldr	r2, [pc, #364]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801e9ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e9ec:	00db      	lsls	r3, r3, #3
 801e9ee:	4413      	add	r3, r2
 801e9f0:	f04f 32ff 	mov.w	r2, #4294967295
 801e9f4:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801e9f6:	4a58      	ldr	r2, [pc, #352]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801e9f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e9fa:	00db      	lsls	r3, r3, #3
 801e9fc:	4413      	add	r3, r2
 801e9fe:	685a      	ldr	r2, [r3, #4]
 801ea00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ea02:	4013      	ands	r3, r2
 801ea04:	4618      	mov	r0, r3
 801ea06:	f000 f907 	bl	801ec18 <SEQ_BitPosition>
 801ea0a:	4603      	mov	r3, r0
 801ea0c:	461a      	mov	r2, r3
 801ea0e:	4b53      	ldr	r3, [pc, #332]	@ (801eb5c <UTIL_SEQ_Run+0x1f0>)
 801ea10:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801ea12:	4a51      	ldr	r2, [pc, #324]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801ea14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ea16:	00db      	lsls	r3, r3, #3
 801ea18:	4413      	add	r3, r2
 801ea1a:	685a      	ldr	r2, [r3, #4]
 801ea1c:	4b4f      	ldr	r3, [pc, #316]	@ (801eb5c <UTIL_SEQ_Run+0x1f0>)
 801ea1e:	681b      	ldr	r3, [r3, #0]
 801ea20:	2101      	movs	r1, #1
 801ea22:	fa01 f303 	lsl.w	r3, r1, r3
 801ea26:	43db      	mvns	r3, r3
 801ea28:	401a      	ands	r2, r3
 801ea2a:	494b      	ldr	r1, [pc, #300]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801ea2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ea2e:	00db      	lsls	r3, r3, #3
 801ea30:	440b      	add	r3, r1
 801ea32:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ea34:	f3ef 8310 	mrs	r3, PRIMASK
 801ea38:	61bb      	str	r3, [r7, #24]
  return(result);
 801ea3a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ea3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801ea3e:	b672      	cpsid	i
}
 801ea40:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801ea42:	4b46      	ldr	r3, [pc, #280]	@ (801eb5c <UTIL_SEQ_Run+0x1f0>)
 801ea44:	681b      	ldr	r3, [r3, #0]
 801ea46:	2201      	movs	r2, #1
 801ea48:	fa02 f303 	lsl.w	r3, r2, r3
 801ea4c:	43da      	mvns	r2, r3
 801ea4e:	4b3e      	ldr	r3, [pc, #248]	@ (801eb48 <UTIL_SEQ_Run+0x1dc>)
 801ea50:	681b      	ldr	r3, [r3, #0]
 801ea52:	4013      	ands	r3, r2
 801ea54:	4a3c      	ldr	r2, [pc, #240]	@ (801eb48 <UTIL_SEQ_Run+0x1dc>)
 801ea56:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ea58:	2301      	movs	r3, #1
 801ea5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ea5c:	e013      	b.n	801ea86 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801ea5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ea60:	3b01      	subs	r3, #1
 801ea62:	4a3d      	ldr	r2, [pc, #244]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801ea64:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801ea68:	4b3c      	ldr	r3, [pc, #240]	@ (801eb5c <UTIL_SEQ_Run+0x1f0>)
 801ea6a:	681b      	ldr	r3, [r3, #0]
 801ea6c:	2201      	movs	r2, #1
 801ea6e:	fa02 f303 	lsl.w	r3, r2, r3
 801ea72:	43da      	mvns	r2, r3
 801ea74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ea76:	3b01      	subs	r3, #1
 801ea78:	400a      	ands	r2, r1
 801ea7a:	4937      	ldr	r1, [pc, #220]	@ (801eb58 <UTIL_SEQ_Run+0x1ec>)
 801ea7c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ea80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ea82:	3b01      	subs	r3, #1
 801ea84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ea86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ea88:	2b00      	cmp	r3, #0
 801ea8a:	d1e8      	bne.n	801ea5e <UTIL_SEQ_Run+0xf2>
 801ea8c:	6a3b      	ldr	r3, [r7, #32]
 801ea8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ea90:	697b      	ldr	r3, [r7, #20]
 801ea92:	f383 8810 	msr	PRIMASK, r3
}
 801ea96:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801ea98:	4b30      	ldr	r3, [pc, #192]	@ (801eb5c <UTIL_SEQ_Run+0x1f0>)
 801ea9a:	681b      	ldr	r3, [r3, #0]
 801ea9c:	4a30      	ldr	r2, [pc, #192]	@ (801eb60 <UTIL_SEQ_Run+0x1f4>)
 801ea9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801eaa2:	4798      	blx	r3

    local_taskset = TaskSet;
 801eaa4:	4b28      	ldr	r3, [pc, #160]	@ (801eb48 <UTIL_SEQ_Run+0x1dc>)
 801eaa6:	681b      	ldr	r3, [r3, #0]
 801eaa8:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801eaaa:	4b28      	ldr	r3, [pc, #160]	@ (801eb4c <UTIL_SEQ_Run+0x1e0>)
 801eaac:	681b      	ldr	r3, [r3, #0]
 801eaae:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801eab0:	4b27      	ldr	r3, [pc, #156]	@ (801eb50 <UTIL_SEQ_Run+0x1e4>)
 801eab2:	681b      	ldr	r3, [r3, #0]
 801eab4:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801eab6:	4b27      	ldr	r3, [pc, #156]	@ (801eb54 <UTIL_SEQ_Run+0x1e8>)
 801eab8:	681b      	ldr	r3, [r3, #0]
 801eaba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801eabc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801eabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eac0:	401a      	ands	r2, r3
 801eac2:	4b20      	ldr	r3, [pc, #128]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801eac4:	681b      	ldr	r3, [r3, #0]
 801eac6:	4013      	ands	r3, r2
 801eac8:	2b00      	cmp	r3, #0
 801eaca:	d005      	beq.n	801ead8 <UTIL_SEQ_Run+0x16c>
 801eacc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801eace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ead0:	4013      	ands	r3, r2
 801ead2:	2b00      	cmp	r3, #0
 801ead4:	f43f af64 	beq.w	801e9a0 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801ead8:	4b20      	ldr	r3, [pc, #128]	@ (801eb5c <UTIL_SEQ_Run+0x1f0>)
 801eada:	f04f 32ff 	mov.w	r2, #4294967295
 801eade:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801eae0:	f000 f88e 	bl	801ec00 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801eae4:	f3ef 8310 	mrs	r3, PRIMASK
 801eae8:	613b      	str	r3, [r7, #16]
  return(result);
 801eaea:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801eaec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801eaee:	b672      	cpsid	i
}
 801eaf0:	bf00      	nop
  local_taskset = TaskSet;
 801eaf2:	4b15      	ldr	r3, [pc, #84]	@ (801eb48 <UTIL_SEQ_Run+0x1dc>)
 801eaf4:	681b      	ldr	r3, [r3, #0]
 801eaf6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801eaf8:	4b14      	ldr	r3, [pc, #80]	@ (801eb4c <UTIL_SEQ_Run+0x1e0>)
 801eafa:	681b      	ldr	r3, [r3, #0]
 801eafc:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801eafe:	4b14      	ldr	r3, [pc, #80]	@ (801eb50 <UTIL_SEQ_Run+0x1e4>)
 801eb00:	681b      	ldr	r3, [r3, #0]
 801eb02:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801eb04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801eb06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb08:	401a      	ands	r2, r3
 801eb0a:	4b0e      	ldr	r3, [pc, #56]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801eb0c:	681b      	ldr	r3, [r3, #0]
 801eb0e:	4013      	ands	r3, r2
 801eb10:	2b00      	cmp	r3, #0
 801eb12:	d107      	bne.n	801eb24 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801eb14:	4b0f      	ldr	r3, [pc, #60]	@ (801eb54 <UTIL_SEQ_Run+0x1e8>)
 801eb16:	681a      	ldr	r2, [r3, #0]
 801eb18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801eb1a:	4013      	ands	r3, r2
 801eb1c:	2b00      	cmp	r3, #0
 801eb1e:	d101      	bne.n	801eb24 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801eb20:	f7e3 fa12 	bl	8001f48 <UTIL_SEQ_Idle>
 801eb24:	69fb      	ldr	r3, [r7, #28]
 801eb26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eb28:	68fb      	ldr	r3, [r7, #12]
 801eb2a:	f383 8810 	msr	PRIMASK, r3
}
 801eb2e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801eb30:	f000 f86c 	bl	801ec0c <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801eb34:	4a03      	ldr	r2, [pc, #12]	@ (801eb44 <UTIL_SEQ_Run+0x1d8>)
 801eb36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eb38:	6013      	str	r3, [r2, #0]

  return;
 801eb3a:	bf00      	nop
}
 801eb3c:	3740      	adds	r7, #64	@ 0x40
 801eb3e:	46bd      	mov	sp, r7
 801eb40:	bd80      	pop	{r7, pc}
 801eb42:	bf00      	nop
 801eb44:	20000154 	.word	0x20000154
 801eb48:	200017c0 	.word	0x200017c0
 801eb4c:	200017c4 	.word	0x200017c4
 801eb50:	20000150 	.word	0x20000150
 801eb54:	200017c8 	.word	0x200017c8
 801eb58:	200017e0 	.word	0x200017e0
 801eb5c:	200017cc 	.word	0x200017cc
 801eb60:	200017d0 	.word	0x200017d0

0801eb64 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801eb64:	b580      	push	{r7, lr}
 801eb66:	b088      	sub	sp, #32
 801eb68:	af00      	add	r7, sp, #0
 801eb6a:	60f8      	str	r0, [r7, #12]
 801eb6c:	60b9      	str	r1, [r7, #8]
 801eb6e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801eb70:	f3ef 8310 	mrs	r3, PRIMASK
 801eb74:	617b      	str	r3, [r7, #20]
  return(result);
 801eb76:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801eb78:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801eb7a:	b672      	cpsid	i
}
 801eb7c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801eb7e:	68f8      	ldr	r0, [r7, #12]
 801eb80:	f000 f84a 	bl	801ec18 <SEQ_BitPosition>
 801eb84:	4603      	mov	r3, r0
 801eb86:	4619      	mov	r1, r3
 801eb88:	4a06      	ldr	r2, [pc, #24]	@ (801eba4 <UTIL_SEQ_RegTask+0x40>)
 801eb8a:	687b      	ldr	r3, [r7, #4]
 801eb8c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801eb90:	69fb      	ldr	r3, [r7, #28]
 801eb92:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eb94:	69bb      	ldr	r3, [r7, #24]
 801eb96:	f383 8810 	msr	PRIMASK, r3
}
 801eb9a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801eb9c:	bf00      	nop
}
 801eb9e:	3720      	adds	r7, #32
 801eba0:	46bd      	mov	sp, r7
 801eba2:	bd80      	pop	{r7, pc}
 801eba4:	200017d0 	.word	0x200017d0

0801eba8 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801eba8:	b480      	push	{r7}
 801ebaa:	b087      	sub	sp, #28
 801ebac:	af00      	add	r7, sp, #0
 801ebae:	6078      	str	r0, [r7, #4]
 801ebb0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ebb2:	f3ef 8310 	mrs	r3, PRIMASK
 801ebb6:	60fb      	str	r3, [r7, #12]
  return(result);
 801ebb8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ebba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ebbc:	b672      	cpsid	i
}
 801ebbe:	bf00      	nop

  TaskSet |= TaskId_bm;
 801ebc0:	4b0d      	ldr	r3, [pc, #52]	@ (801ebf8 <UTIL_SEQ_SetTask+0x50>)
 801ebc2:	681a      	ldr	r2, [r3, #0]
 801ebc4:	687b      	ldr	r3, [r7, #4]
 801ebc6:	4313      	orrs	r3, r2
 801ebc8:	4a0b      	ldr	r2, [pc, #44]	@ (801ebf8 <UTIL_SEQ_SetTask+0x50>)
 801ebca:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801ebcc:	4a0b      	ldr	r2, [pc, #44]	@ (801ebfc <UTIL_SEQ_SetTask+0x54>)
 801ebce:	683b      	ldr	r3, [r7, #0]
 801ebd0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801ebd4:	687b      	ldr	r3, [r7, #4]
 801ebd6:	431a      	orrs	r2, r3
 801ebd8:	4908      	ldr	r1, [pc, #32]	@ (801ebfc <UTIL_SEQ_SetTask+0x54>)
 801ebda:	683b      	ldr	r3, [r7, #0]
 801ebdc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801ebe0:	697b      	ldr	r3, [r7, #20]
 801ebe2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ebe4:	693b      	ldr	r3, [r7, #16]
 801ebe6:	f383 8810 	msr	PRIMASK, r3
}
 801ebea:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801ebec:	bf00      	nop
}
 801ebee:	371c      	adds	r7, #28
 801ebf0:	46bd      	mov	sp, r7
 801ebf2:	bc80      	pop	{r7}
 801ebf4:	4770      	bx	lr
 801ebf6:	bf00      	nop
 801ebf8:	200017c0 	.word	0x200017c0
 801ebfc:	200017e0 	.word	0x200017e0

0801ec00 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801ec00:	b480      	push	{r7}
 801ec02:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801ec04:	bf00      	nop
}
 801ec06:	46bd      	mov	sp, r7
 801ec08:	bc80      	pop	{r7}
 801ec0a:	4770      	bx	lr

0801ec0c <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801ec0c:	b480      	push	{r7}
 801ec0e:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801ec10:	bf00      	nop
}
 801ec12:	46bd      	mov	sp, r7
 801ec14:	bc80      	pop	{r7}
 801ec16:	4770      	bx	lr

0801ec18 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801ec18:	b480      	push	{r7}
 801ec1a:	b085      	sub	sp, #20
 801ec1c:	af00      	add	r7, sp, #0
 801ec1e:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801ec20:	2300      	movs	r3, #0
 801ec22:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801ec24:	687b      	ldr	r3, [r7, #4]
 801ec26:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801ec28:	68bb      	ldr	r3, [r7, #8]
 801ec2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ec2e:	d204      	bcs.n	801ec3a <SEQ_BitPosition+0x22>
 801ec30:	2310      	movs	r3, #16
 801ec32:	73fb      	strb	r3, [r7, #15]
 801ec34:	68bb      	ldr	r3, [r7, #8]
 801ec36:	041b      	lsls	r3, r3, #16
 801ec38:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801ec3a:	68bb      	ldr	r3, [r7, #8]
 801ec3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ec40:	d205      	bcs.n	801ec4e <SEQ_BitPosition+0x36>
 801ec42:	7bfb      	ldrb	r3, [r7, #15]
 801ec44:	3308      	adds	r3, #8
 801ec46:	73fb      	strb	r3, [r7, #15]
 801ec48:	68bb      	ldr	r3, [r7, #8]
 801ec4a:	021b      	lsls	r3, r3, #8
 801ec4c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801ec4e:	68bb      	ldr	r3, [r7, #8]
 801ec50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ec54:	d205      	bcs.n	801ec62 <SEQ_BitPosition+0x4a>
 801ec56:	7bfb      	ldrb	r3, [r7, #15]
 801ec58:	3304      	adds	r3, #4
 801ec5a:	73fb      	strb	r3, [r7, #15]
 801ec5c:	68bb      	ldr	r3, [r7, #8]
 801ec5e:	011b      	lsls	r3, r3, #4
 801ec60:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801ec62:	68bb      	ldr	r3, [r7, #8]
 801ec64:	0f1b      	lsrs	r3, r3, #28
 801ec66:	4a07      	ldr	r2, [pc, #28]	@ (801ec84 <SEQ_BitPosition+0x6c>)
 801ec68:	5cd2      	ldrb	r2, [r2, r3]
 801ec6a:	7bfb      	ldrb	r3, [r7, #15]
 801ec6c:	4413      	add	r3, r2
 801ec6e:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801ec70:	7bfb      	ldrb	r3, [r7, #15]
 801ec72:	f1c3 031f 	rsb	r3, r3, #31
 801ec76:	b2db      	uxtb	r3, r3
}
 801ec78:	4618      	mov	r0, r3
 801ec7a:	3714      	adds	r7, #20
 801ec7c:	46bd      	mov	sp, r7
 801ec7e:	bc80      	pop	{r7}
 801ec80:	4770      	bx	lr
 801ec82:	bf00      	nop
 801ec84:	08020910 	.word	0x08020910

0801ec88 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801ec88:	b580      	push	{r7, lr}
 801ec8a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801ec8c:	4b04      	ldr	r3, [pc, #16]	@ (801eca0 <UTIL_TIMER_Init+0x18>)
 801ec8e:	2200      	movs	r2, #0
 801ec90:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801ec92:	4b04      	ldr	r3, [pc, #16]	@ (801eca4 <UTIL_TIMER_Init+0x1c>)
 801ec94:	681b      	ldr	r3, [r3, #0]
 801ec96:	4798      	blx	r3
 801ec98:	4603      	mov	r3, r0
}
 801ec9a:	4618      	mov	r0, r3
 801ec9c:	bd80      	pop	{r7, pc}
 801ec9e:	bf00      	nop
 801eca0:	200017e8 	.word	0x200017e8
 801eca4:	08020308 	.word	0x08020308

0801eca8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801eca8:	b580      	push	{r7, lr}
 801ecaa:	b084      	sub	sp, #16
 801ecac:	af00      	add	r7, sp, #0
 801ecae:	60f8      	str	r0, [r7, #12]
 801ecb0:	60b9      	str	r1, [r7, #8]
 801ecb2:	603b      	str	r3, [r7, #0]
 801ecb4:	4613      	mov	r3, r2
 801ecb6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801ecb8:	68fb      	ldr	r3, [r7, #12]
 801ecba:	2b00      	cmp	r3, #0
 801ecbc:	d023      	beq.n	801ed06 <UTIL_TIMER_Create+0x5e>
 801ecbe:	683b      	ldr	r3, [r7, #0]
 801ecc0:	2b00      	cmp	r3, #0
 801ecc2:	d020      	beq.n	801ed06 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801ecc4:	68fb      	ldr	r3, [r7, #12]
 801ecc6:	2200      	movs	r2, #0
 801ecc8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801ecca:	4b11      	ldr	r3, [pc, #68]	@ (801ed10 <UTIL_TIMER_Create+0x68>)
 801eccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ecce:	68b8      	ldr	r0, [r7, #8]
 801ecd0:	4798      	blx	r3
 801ecd2:	4602      	mov	r2, r0
 801ecd4:	68fb      	ldr	r3, [r7, #12]
 801ecd6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801ecd8:	68fb      	ldr	r3, [r7, #12]
 801ecda:	2200      	movs	r2, #0
 801ecdc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801ecde:	68fb      	ldr	r3, [r7, #12]
 801ece0:	2200      	movs	r2, #0
 801ece2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ece4:	68fb      	ldr	r3, [r7, #12]
 801ece6:	2200      	movs	r2, #0
 801ece8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801ecea:	68fb      	ldr	r3, [r7, #12]
 801ecec:	683a      	ldr	r2, [r7, #0]
 801ecee:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801ecf0:	68fb      	ldr	r3, [r7, #12]
 801ecf2:	69ba      	ldr	r2, [r7, #24]
 801ecf4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801ecf6:	68fb      	ldr	r3, [r7, #12]
 801ecf8:	79fa      	ldrb	r2, [r7, #7]
 801ecfa:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801ecfc:	68fb      	ldr	r3, [r7, #12]
 801ecfe:	2200      	movs	r2, #0
 801ed00:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801ed02:	2300      	movs	r3, #0
 801ed04:	e000      	b.n	801ed08 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801ed06:	2301      	movs	r3, #1
  }
}
 801ed08:	4618      	mov	r0, r3
 801ed0a:	3710      	adds	r7, #16
 801ed0c:	46bd      	mov	sp, r7
 801ed0e:	bd80      	pop	{r7, pc}
 801ed10:	08020308 	.word	0x08020308

0801ed14 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801ed14:	b580      	push	{r7, lr}
 801ed16:	b08a      	sub	sp, #40	@ 0x28
 801ed18:	af00      	add	r7, sp, #0
 801ed1a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ed1c:	2300      	movs	r3, #0
 801ed1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801ed22:	687b      	ldr	r3, [r7, #4]
 801ed24:	2b00      	cmp	r3, #0
 801ed26:	d056      	beq.n	801edd6 <UTIL_TIMER_Start+0xc2>
 801ed28:	6878      	ldr	r0, [r7, #4]
 801ed2a:	f000 f9a9 	bl	801f080 <TimerExists>
 801ed2e:	4603      	mov	r3, r0
 801ed30:	f083 0301 	eor.w	r3, r3, #1
 801ed34:	b2db      	uxtb	r3, r3
 801ed36:	2b00      	cmp	r3, #0
 801ed38:	d04d      	beq.n	801edd6 <UTIL_TIMER_Start+0xc2>
 801ed3a:	687b      	ldr	r3, [r7, #4]
 801ed3c:	7a5b      	ldrb	r3, [r3, #9]
 801ed3e:	2b00      	cmp	r3, #0
 801ed40:	d149      	bne.n	801edd6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ed42:	f3ef 8310 	mrs	r3, PRIMASK
 801ed46:	613b      	str	r3, [r7, #16]
  return(result);
 801ed48:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ed4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ed4c:	b672      	cpsid	i
}
 801ed4e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801ed50:	687b      	ldr	r3, [r7, #4]
 801ed52:	685b      	ldr	r3, [r3, #4]
 801ed54:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801ed56:	4b24      	ldr	r3, [pc, #144]	@ (801ede8 <UTIL_TIMER_Start+0xd4>)
 801ed58:	6a1b      	ldr	r3, [r3, #32]
 801ed5a:	4798      	blx	r3
 801ed5c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801ed5e:	6a3a      	ldr	r2, [r7, #32]
 801ed60:	69bb      	ldr	r3, [r7, #24]
 801ed62:	429a      	cmp	r2, r3
 801ed64:	d201      	bcs.n	801ed6a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801ed66:	69bb      	ldr	r3, [r7, #24]
 801ed68:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801ed6a:	687b      	ldr	r3, [r7, #4]
 801ed6c:	6a3a      	ldr	r2, [r7, #32]
 801ed6e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801ed70:	687b      	ldr	r3, [r7, #4]
 801ed72:	2200      	movs	r2, #0
 801ed74:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801ed76:	687b      	ldr	r3, [r7, #4]
 801ed78:	2201      	movs	r2, #1
 801ed7a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ed7c:	687b      	ldr	r3, [r7, #4]
 801ed7e:	2200      	movs	r2, #0
 801ed80:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801ed82:	4b1a      	ldr	r3, [pc, #104]	@ (801edec <UTIL_TIMER_Start+0xd8>)
 801ed84:	681b      	ldr	r3, [r3, #0]
 801ed86:	2b00      	cmp	r3, #0
 801ed88:	d106      	bne.n	801ed98 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801ed8a:	4b17      	ldr	r3, [pc, #92]	@ (801ede8 <UTIL_TIMER_Start+0xd4>)
 801ed8c:	691b      	ldr	r3, [r3, #16]
 801ed8e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801ed90:	6878      	ldr	r0, [r7, #4]
 801ed92:	f000 f9eb 	bl	801f16c <TimerInsertNewHeadTimer>
 801ed96:	e017      	b.n	801edc8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801ed98:	4b13      	ldr	r3, [pc, #76]	@ (801ede8 <UTIL_TIMER_Start+0xd4>)
 801ed9a:	699b      	ldr	r3, [r3, #24]
 801ed9c:	4798      	blx	r3
 801ed9e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801eda0:	687b      	ldr	r3, [r7, #4]
 801eda2:	681a      	ldr	r2, [r3, #0]
 801eda4:	697b      	ldr	r3, [r7, #20]
 801eda6:	441a      	add	r2, r3
 801eda8:	687b      	ldr	r3, [r7, #4]
 801edaa:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801edac:	687b      	ldr	r3, [r7, #4]
 801edae:	681a      	ldr	r2, [r3, #0]
 801edb0:	4b0e      	ldr	r3, [pc, #56]	@ (801edec <UTIL_TIMER_Start+0xd8>)
 801edb2:	681b      	ldr	r3, [r3, #0]
 801edb4:	681b      	ldr	r3, [r3, #0]
 801edb6:	429a      	cmp	r2, r3
 801edb8:	d203      	bcs.n	801edc2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801edba:	6878      	ldr	r0, [r7, #4]
 801edbc:	f000 f9d6 	bl	801f16c <TimerInsertNewHeadTimer>
 801edc0:	e002      	b.n	801edc8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801edc2:	6878      	ldr	r0, [r7, #4]
 801edc4:	f000 f9a2 	bl	801f10c <TimerInsertTimer>
 801edc8:	69fb      	ldr	r3, [r7, #28]
 801edca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801edcc:	68fb      	ldr	r3, [r7, #12]
 801edce:	f383 8810 	msr	PRIMASK, r3
}
 801edd2:	bf00      	nop
  {
 801edd4:	e002      	b.n	801eddc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801edd6:	2301      	movs	r3, #1
 801edd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801eddc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801ede0:	4618      	mov	r0, r3
 801ede2:	3728      	adds	r7, #40	@ 0x28
 801ede4:	46bd      	mov	sp, r7
 801ede6:	bd80      	pop	{r7, pc}
 801ede8:	08020308 	.word	0x08020308
 801edec:	200017e8 	.word	0x200017e8

0801edf0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801edf0:	b580      	push	{r7, lr}
 801edf2:	b088      	sub	sp, #32
 801edf4:	af00      	add	r7, sp, #0
 801edf6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801edf8:	2300      	movs	r3, #0
 801edfa:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801edfc:	687b      	ldr	r3, [r7, #4]
 801edfe:	2b00      	cmp	r3, #0
 801ee00:	d05b      	beq.n	801eeba <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ee02:	f3ef 8310 	mrs	r3, PRIMASK
 801ee06:	60fb      	str	r3, [r7, #12]
  return(result);
 801ee08:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ee0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ee0c:	b672      	cpsid	i
}
 801ee0e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801ee10:	4b2d      	ldr	r3, [pc, #180]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee12:	681b      	ldr	r3, [r3, #0]
 801ee14:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801ee16:	4b2c      	ldr	r3, [pc, #176]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee18:	681b      	ldr	r3, [r3, #0]
 801ee1a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801ee1c:	687b      	ldr	r3, [r7, #4]
 801ee1e:	2201      	movs	r2, #1
 801ee20:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801ee22:	4b29      	ldr	r3, [pc, #164]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee24:	681b      	ldr	r3, [r3, #0]
 801ee26:	2b00      	cmp	r3, #0
 801ee28:	d041      	beq.n	801eeae <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801ee2a:	687b      	ldr	r3, [r7, #4]
 801ee2c:	2200      	movs	r2, #0
 801ee2e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801ee30:	4b25      	ldr	r3, [pc, #148]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee32:	681b      	ldr	r3, [r3, #0]
 801ee34:	687a      	ldr	r2, [r7, #4]
 801ee36:	429a      	cmp	r2, r3
 801ee38:	d134      	bne.n	801eea4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801ee3a:	4b23      	ldr	r3, [pc, #140]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee3c:	681b      	ldr	r3, [r3, #0]
 801ee3e:	2200      	movs	r2, #0
 801ee40:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801ee42:	4b21      	ldr	r3, [pc, #132]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee44:	681b      	ldr	r3, [r3, #0]
 801ee46:	695b      	ldr	r3, [r3, #20]
 801ee48:	2b00      	cmp	r3, #0
 801ee4a:	d00a      	beq.n	801ee62 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801ee4c:	4b1e      	ldr	r3, [pc, #120]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee4e:	681b      	ldr	r3, [r3, #0]
 801ee50:	695b      	ldr	r3, [r3, #20]
 801ee52:	4a1d      	ldr	r2, [pc, #116]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee54:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801ee56:	4b1c      	ldr	r3, [pc, #112]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee58:	681b      	ldr	r3, [r3, #0]
 801ee5a:	4618      	mov	r0, r3
 801ee5c:	f000 f92c 	bl	801f0b8 <TimerSetTimeout>
 801ee60:	e023      	b.n	801eeaa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801ee62:	4b1a      	ldr	r3, [pc, #104]	@ (801eecc <UTIL_TIMER_Stop+0xdc>)
 801ee64:	68db      	ldr	r3, [r3, #12]
 801ee66:	4798      	blx	r3
            TimerListHead = NULL;
 801ee68:	4b17      	ldr	r3, [pc, #92]	@ (801eec8 <UTIL_TIMER_Stop+0xd8>)
 801ee6a:	2200      	movs	r2, #0
 801ee6c:	601a      	str	r2, [r3, #0]
 801ee6e:	e01c      	b.n	801eeaa <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801ee70:	697a      	ldr	r2, [r7, #20]
 801ee72:	687b      	ldr	r3, [r7, #4]
 801ee74:	429a      	cmp	r2, r3
 801ee76:	d110      	bne.n	801ee9a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801ee78:	697b      	ldr	r3, [r7, #20]
 801ee7a:	695b      	ldr	r3, [r3, #20]
 801ee7c:	2b00      	cmp	r3, #0
 801ee7e:	d006      	beq.n	801ee8e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801ee80:	697b      	ldr	r3, [r7, #20]
 801ee82:	695b      	ldr	r3, [r3, #20]
 801ee84:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801ee86:	69bb      	ldr	r3, [r7, #24]
 801ee88:	697a      	ldr	r2, [r7, #20]
 801ee8a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801ee8c:	e00d      	b.n	801eeaa <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801ee8e:	2300      	movs	r3, #0
 801ee90:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801ee92:	69bb      	ldr	r3, [r7, #24]
 801ee94:	697a      	ldr	r2, [r7, #20]
 801ee96:	615a      	str	r2, [r3, #20]
            break;
 801ee98:	e007      	b.n	801eeaa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801ee9a:	697b      	ldr	r3, [r7, #20]
 801ee9c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801ee9e:	697b      	ldr	r3, [r7, #20]
 801eea0:	695b      	ldr	r3, [r3, #20]
 801eea2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801eea4:	697b      	ldr	r3, [r7, #20]
 801eea6:	2b00      	cmp	r3, #0
 801eea8:	d1e2      	bne.n	801ee70 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801eeaa:	2300      	movs	r3, #0
 801eeac:	77fb      	strb	r3, [r7, #31]
 801eeae:	693b      	ldr	r3, [r7, #16]
 801eeb0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eeb2:	68bb      	ldr	r3, [r7, #8]
 801eeb4:	f383 8810 	msr	PRIMASK, r3
}
 801eeb8:	e001      	b.n	801eebe <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801eeba:	2301      	movs	r3, #1
 801eebc:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801eebe:	7ffb      	ldrb	r3, [r7, #31]
}
 801eec0:	4618      	mov	r0, r3
 801eec2:	3720      	adds	r7, #32
 801eec4:	46bd      	mov	sp, r7
 801eec6:	bd80      	pop	{r7, pc}
 801eec8:	200017e8 	.word	0x200017e8
 801eecc:	08020308 	.word	0x08020308

0801eed0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801eed0:	b580      	push	{r7, lr}
 801eed2:	b084      	sub	sp, #16
 801eed4:	af00      	add	r7, sp, #0
 801eed6:	6078      	str	r0, [r7, #4]
 801eed8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801eeda:	2300      	movs	r3, #0
 801eedc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801eede:	687b      	ldr	r3, [r7, #4]
 801eee0:	2b00      	cmp	r3, #0
 801eee2:	d102      	bne.n	801eeea <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801eee4:	2301      	movs	r3, #1
 801eee6:	73fb      	strb	r3, [r7, #15]
 801eee8:	e014      	b.n	801ef14 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801eeea:	4b0d      	ldr	r3, [pc, #52]	@ (801ef20 <UTIL_TIMER_SetPeriod+0x50>)
 801eeec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801eeee:	6838      	ldr	r0, [r7, #0]
 801eef0:	4798      	blx	r3
 801eef2:	4602      	mov	r2, r0
 801eef4:	687b      	ldr	r3, [r7, #4]
 801eef6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801eef8:	6878      	ldr	r0, [r7, #4]
 801eefa:	f000 f8c1 	bl	801f080 <TimerExists>
 801eefe:	4603      	mov	r3, r0
 801ef00:	2b00      	cmp	r3, #0
 801ef02:	d007      	beq.n	801ef14 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801ef04:	6878      	ldr	r0, [r7, #4]
 801ef06:	f7ff ff73 	bl	801edf0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801ef0a:	6878      	ldr	r0, [r7, #4]
 801ef0c:	f7ff ff02 	bl	801ed14 <UTIL_TIMER_Start>
 801ef10:	4603      	mov	r3, r0
 801ef12:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801ef14:	7bfb      	ldrb	r3, [r7, #15]
}
 801ef16:	4618      	mov	r0, r3
 801ef18:	3710      	adds	r7, #16
 801ef1a:	46bd      	mov	sp, r7
 801ef1c:	bd80      	pop	{r7, pc}
 801ef1e:	bf00      	nop
 801ef20:	08020308 	.word	0x08020308

0801ef24 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801ef24:	b590      	push	{r4, r7, lr}
 801ef26:	b089      	sub	sp, #36	@ 0x24
 801ef28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ef2a:	f3ef 8310 	mrs	r3, PRIMASK
 801ef2e:	60bb      	str	r3, [r7, #8]
  return(result);
 801ef30:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ef32:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801ef34:	b672      	cpsid	i
}
 801ef36:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801ef38:	4b38      	ldr	r3, [pc, #224]	@ (801f01c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ef3a:	695b      	ldr	r3, [r3, #20]
 801ef3c:	4798      	blx	r3
 801ef3e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801ef40:	4b36      	ldr	r3, [pc, #216]	@ (801f01c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ef42:	691b      	ldr	r3, [r3, #16]
 801ef44:	4798      	blx	r3
 801ef46:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801ef48:	693a      	ldr	r2, [r7, #16]
 801ef4a:	697b      	ldr	r3, [r7, #20]
 801ef4c:	1ad3      	subs	r3, r2, r3
 801ef4e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801ef50:	4b33      	ldr	r3, [pc, #204]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ef52:	681b      	ldr	r3, [r3, #0]
 801ef54:	2b00      	cmp	r3, #0
 801ef56:	d037      	beq.n	801efc8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801ef58:	4b31      	ldr	r3, [pc, #196]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ef5a:	681b      	ldr	r3, [r3, #0]
 801ef5c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801ef5e:	69fb      	ldr	r3, [r7, #28]
 801ef60:	681b      	ldr	r3, [r3, #0]
 801ef62:	68fa      	ldr	r2, [r7, #12]
 801ef64:	429a      	cmp	r2, r3
 801ef66:	d206      	bcs.n	801ef76 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801ef68:	69fb      	ldr	r3, [r7, #28]
 801ef6a:	681a      	ldr	r2, [r3, #0]
 801ef6c:	68fb      	ldr	r3, [r7, #12]
 801ef6e:	1ad2      	subs	r2, r2, r3
 801ef70:	69fb      	ldr	r3, [r7, #28]
 801ef72:	601a      	str	r2, [r3, #0]
 801ef74:	e002      	b.n	801ef7c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801ef76:	69fb      	ldr	r3, [r7, #28]
 801ef78:	2200      	movs	r2, #0
 801ef7a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801ef7c:	69fb      	ldr	r3, [r7, #28]
 801ef7e:	695b      	ldr	r3, [r3, #20]
 801ef80:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801ef82:	69fb      	ldr	r3, [r7, #28]
 801ef84:	2b00      	cmp	r3, #0
 801ef86:	d1ea      	bne.n	801ef5e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801ef88:	e01e      	b.n	801efc8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801ef8a:	4b25      	ldr	r3, [pc, #148]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ef8c:	681b      	ldr	r3, [r3, #0]
 801ef8e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801ef90:	4b23      	ldr	r3, [pc, #140]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ef92:	681b      	ldr	r3, [r3, #0]
 801ef94:	695b      	ldr	r3, [r3, #20]
 801ef96:	4a22      	ldr	r2, [pc, #136]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ef98:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801ef9a:	69fb      	ldr	r3, [r7, #28]
 801ef9c:	2200      	movs	r2, #0
 801ef9e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801efa0:	69fb      	ldr	r3, [r7, #28]
 801efa2:	2200      	movs	r2, #0
 801efa4:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801efa6:	69fb      	ldr	r3, [r7, #28]
 801efa8:	68db      	ldr	r3, [r3, #12]
 801efaa:	69fa      	ldr	r2, [r7, #28]
 801efac:	6912      	ldr	r2, [r2, #16]
 801efae:	4610      	mov	r0, r2
 801efb0:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801efb2:	69fb      	ldr	r3, [r7, #28]
 801efb4:	7adb      	ldrb	r3, [r3, #11]
 801efb6:	2b01      	cmp	r3, #1
 801efb8:	d106      	bne.n	801efc8 <UTIL_TIMER_IRQ_Handler+0xa4>
 801efba:	69fb      	ldr	r3, [r7, #28]
 801efbc:	7a9b      	ldrb	r3, [r3, #10]
 801efbe:	2b00      	cmp	r3, #0
 801efc0:	d102      	bne.n	801efc8 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801efc2:	69f8      	ldr	r0, [r7, #28]
 801efc4:	f7ff fea6 	bl	801ed14 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801efc8:	4b15      	ldr	r3, [pc, #84]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801efca:	681b      	ldr	r3, [r3, #0]
 801efcc:	2b00      	cmp	r3, #0
 801efce:	d00d      	beq.n	801efec <UTIL_TIMER_IRQ_Handler+0xc8>
 801efd0:	4b13      	ldr	r3, [pc, #76]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801efd2:	681b      	ldr	r3, [r3, #0]
 801efd4:	681b      	ldr	r3, [r3, #0]
 801efd6:	2b00      	cmp	r3, #0
 801efd8:	d0d7      	beq.n	801ef8a <UTIL_TIMER_IRQ_Handler+0x66>
 801efda:	4b11      	ldr	r3, [pc, #68]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801efdc:	681b      	ldr	r3, [r3, #0]
 801efde:	681c      	ldr	r4, [r3, #0]
 801efe0:	4b0e      	ldr	r3, [pc, #56]	@ (801f01c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801efe2:	699b      	ldr	r3, [r3, #24]
 801efe4:	4798      	blx	r3
 801efe6:	4603      	mov	r3, r0
 801efe8:	429c      	cmp	r4, r3
 801efea:	d3ce      	bcc.n	801ef8a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801efec:	4b0c      	ldr	r3, [pc, #48]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801efee:	681b      	ldr	r3, [r3, #0]
 801eff0:	2b00      	cmp	r3, #0
 801eff2:	d009      	beq.n	801f008 <UTIL_TIMER_IRQ_Handler+0xe4>
 801eff4:	4b0a      	ldr	r3, [pc, #40]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801eff6:	681b      	ldr	r3, [r3, #0]
 801eff8:	7a1b      	ldrb	r3, [r3, #8]
 801effa:	2b00      	cmp	r3, #0
 801effc:	d104      	bne.n	801f008 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801effe:	4b08      	ldr	r3, [pc, #32]	@ (801f020 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f000:	681b      	ldr	r3, [r3, #0]
 801f002:	4618      	mov	r0, r3
 801f004:	f000 f858 	bl	801f0b8 <TimerSetTimeout>
 801f008:	69bb      	ldr	r3, [r7, #24]
 801f00a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f00c:	687b      	ldr	r3, [r7, #4]
 801f00e:	f383 8810 	msr	PRIMASK, r3
}
 801f012:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801f014:	bf00      	nop
 801f016:	3724      	adds	r7, #36	@ 0x24
 801f018:	46bd      	mov	sp, r7
 801f01a:	bd90      	pop	{r4, r7, pc}
 801f01c:	08020308 	.word	0x08020308
 801f020:	200017e8 	.word	0x200017e8

0801f024 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801f024:	b580      	push	{r7, lr}
 801f026:	b082      	sub	sp, #8
 801f028:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801f02a:	4b06      	ldr	r3, [pc, #24]	@ (801f044 <UTIL_TIMER_GetCurrentTime+0x20>)
 801f02c:	69db      	ldr	r3, [r3, #28]
 801f02e:	4798      	blx	r3
 801f030:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801f032:	4b04      	ldr	r3, [pc, #16]	@ (801f044 <UTIL_TIMER_GetCurrentTime+0x20>)
 801f034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f036:	6878      	ldr	r0, [r7, #4]
 801f038:	4798      	blx	r3
 801f03a:	4603      	mov	r3, r0
}
 801f03c:	4618      	mov	r0, r3
 801f03e:	3708      	adds	r7, #8
 801f040:	46bd      	mov	sp, r7
 801f042:	bd80      	pop	{r7, pc}
 801f044:	08020308 	.word	0x08020308

0801f048 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801f048:	b580      	push	{r7, lr}
 801f04a:	b084      	sub	sp, #16
 801f04c:	af00      	add	r7, sp, #0
 801f04e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801f050:	4b0a      	ldr	r3, [pc, #40]	@ (801f07c <UTIL_TIMER_GetElapsedTime+0x34>)
 801f052:	69db      	ldr	r3, [r3, #28]
 801f054:	4798      	blx	r3
 801f056:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801f058:	4b08      	ldr	r3, [pc, #32]	@ (801f07c <UTIL_TIMER_GetElapsedTime+0x34>)
 801f05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f05c:	6878      	ldr	r0, [r7, #4]
 801f05e:	4798      	blx	r3
 801f060:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801f062:	4b06      	ldr	r3, [pc, #24]	@ (801f07c <UTIL_TIMER_GetElapsedTime+0x34>)
 801f064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f066:	68f9      	ldr	r1, [r7, #12]
 801f068:	68ba      	ldr	r2, [r7, #8]
 801f06a:	1a8a      	subs	r2, r1, r2
 801f06c:	4610      	mov	r0, r2
 801f06e:	4798      	blx	r3
 801f070:	4603      	mov	r3, r0
}
 801f072:	4618      	mov	r0, r3
 801f074:	3710      	adds	r7, #16
 801f076:	46bd      	mov	sp, r7
 801f078:	bd80      	pop	{r7, pc}
 801f07a:	bf00      	nop
 801f07c:	08020308 	.word	0x08020308

0801f080 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801f080:	b480      	push	{r7}
 801f082:	b085      	sub	sp, #20
 801f084:	af00      	add	r7, sp, #0
 801f086:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f088:	4b0a      	ldr	r3, [pc, #40]	@ (801f0b4 <TimerExists+0x34>)
 801f08a:	681b      	ldr	r3, [r3, #0]
 801f08c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801f08e:	e008      	b.n	801f0a2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801f090:	68fa      	ldr	r2, [r7, #12]
 801f092:	687b      	ldr	r3, [r7, #4]
 801f094:	429a      	cmp	r2, r3
 801f096:	d101      	bne.n	801f09c <TimerExists+0x1c>
    {
      return true;
 801f098:	2301      	movs	r3, #1
 801f09a:	e006      	b.n	801f0aa <TimerExists+0x2a>
    }
    cur = cur->Next;
 801f09c:	68fb      	ldr	r3, [r7, #12]
 801f09e:	695b      	ldr	r3, [r3, #20]
 801f0a0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801f0a2:	68fb      	ldr	r3, [r7, #12]
 801f0a4:	2b00      	cmp	r3, #0
 801f0a6:	d1f3      	bne.n	801f090 <TimerExists+0x10>
  }
  return false;
 801f0a8:	2300      	movs	r3, #0
}
 801f0aa:	4618      	mov	r0, r3
 801f0ac:	3714      	adds	r7, #20
 801f0ae:	46bd      	mov	sp, r7
 801f0b0:	bc80      	pop	{r7}
 801f0b2:	4770      	bx	lr
 801f0b4:	200017e8 	.word	0x200017e8

0801f0b8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801f0b8:	b590      	push	{r4, r7, lr}
 801f0ba:	b085      	sub	sp, #20
 801f0bc:	af00      	add	r7, sp, #0
 801f0be:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801f0c0:	4b11      	ldr	r3, [pc, #68]	@ (801f108 <TimerSetTimeout+0x50>)
 801f0c2:	6a1b      	ldr	r3, [r3, #32]
 801f0c4:	4798      	blx	r3
 801f0c6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801f0c8:	687b      	ldr	r3, [r7, #4]
 801f0ca:	2201      	movs	r2, #1
 801f0cc:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801f0ce:	687b      	ldr	r3, [r7, #4]
 801f0d0:	681c      	ldr	r4, [r3, #0]
 801f0d2:	4b0d      	ldr	r3, [pc, #52]	@ (801f108 <TimerSetTimeout+0x50>)
 801f0d4:	699b      	ldr	r3, [r3, #24]
 801f0d6:	4798      	blx	r3
 801f0d8:	4602      	mov	r2, r0
 801f0da:	68fb      	ldr	r3, [r7, #12]
 801f0dc:	4413      	add	r3, r2
 801f0de:	429c      	cmp	r4, r3
 801f0e0:	d207      	bcs.n	801f0f2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801f0e2:	4b09      	ldr	r3, [pc, #36]	@ (801f108 <TimerSetTimeout+0x50>)
 801f0e4:	699b      	ldr	r3, [r3, #24]
 801f0e6:	4798      	blx	r3
 801f0e8:	4602      	mov	r2, r0
 801f0ea:	68fb      	ldr	r3, [r7, #12]
 801f0ec:	441a      	add	r2, r3
 801f0ee:	687b      	ldr	r3, [r7, #4]
 801f0f0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801f0f2:	4b05      	ldr	r3, [pc, #20]	@ (801f108 <TimerSetTimeout+0x50>)
 801f0f4:	689b      	ldr	r3, [r3, #8]
 801f0f6:	687a      	ldr	r2, [r7, #4]
 801f0f8:	6812      	ldr	r2, [r2, #0]
 801f0fa:	4610      	mov	r0, r2
 801f0fc:	4798      	blx	r3
}
 801f0fe:	bf00      	nop
 801f100:	3714      	adds	r7, #20
 801f102:	46bd      	mov	sp, r7
 801f104:	bd90      	pop	{r4, r7, pc}
 801f106:	bf00      	nop
 801f108:	08020308 	.word	0x08020308

0801f10c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801f10c:	b480      	push	{r7}
 801f10e:	b085      	sub	sp, #20
 801f110:	af00      	add	r7, sp, #0
 801f112:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f114:	4b14      	ldr	r3, [pc, #80]	@ (801f168 <TimerInsertTimer+0x5c>)
 801f116:	681b      	ldr	r3, [r3, #0]
 801f118:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801f11a:	4b13      	ldr	r3, [pc, #76]	@ (801f168 <TimerInsertTimer+0x5c>)
 801f11c:	681b      	ldr	r3, [r3, #0]
 801f11e:	695b      	ldr	r3, [r3, #20]
 801f120:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801f122:	e012      	b.n	801f14a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801f124:	687b      	ldr	r3, [r7, #4]
 801f126:	681a      	ldr	r2, [r3, #0]
 801f128:	68bb      	ldr	r3, [r7, #8]
 801f12a:	681b      	ldr	r3, [r3, #0]
 801f12c:	429a      	cmp	r2, r3
 801f12e:	d905      	bls.n	801f13c <TimerInsertTimer+0x30>
    {
        cur = next;
 801f130:	68bb      	ldr	r3, [r7, #8]
 801f132:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801f134:	68bb      	ldr	r3, [r7, #8]
 801f136:	695b      	ldr	r3, [r3, #20]
 801f138:	60bb      	str	r3, [r7, #8]
 801f13a:	e006      	b.n	801f14a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801f13c:	68fb      	ldr	r3, [r7, #12]
 801f13e:	687a      	ldr	r2, [r7, #4]
 801f140:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801f142:	687b      	ldr	r3, [r7, #4]
 801f144:	68ba      	ldr	r2, [r7, #8]
 801f146:	615a      	str	r2, [r3, #20]
        return;
 801f148:	e009      	b.n	801f15e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801f14a:	68fb      	ldr	r3, [r7, #12]
 801f14c:	695b      	ldr	r3, [r3, #20]
 801f14e:	2b00      	cmp	r3, #0
 801f150:	d1e8      	bne.n	801f124 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801f152:	68fb      	ldr	r3, [r7, #12]
 801f154:	687a      	ldr	r2, [r7, #4]
 801f156:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801f158:	687b      	ldr	r3, [r7, #4]
 801f15a:	2200      	movs	r2, #0
 801f15c:	615a      	str	r2, [r3, #20]
}
 801f15e:	3714      	adds	r7, #20
 801f160:	46bd      	mov	sp, r7
 801f162:	bc80      	pop	{r7}
 801f164:	4770      	bx	lr
 801f166:	bf00      	nop
 801f168:	200017e8 	.word	0x200017e8

0801f16c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801f16c:	b580      	push	{r7, lr}
 801f16e:	b084      	sub	sp, #16
 801f170:	af00      	add	r7, sp, #0
 801f172:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f174:	4b0b      	ldr	r3, [pc, #44]	@ (801f1a4 <TimerInsertNewHeadTimer+0x38>)
 801f176:	681b      	ldr	r3, [r3, #0]
 801f178:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801f17a:	68fb      	ldr	r3, [r7, #12]
 801f17c:	2b00      	cmp	r3, #0
 801f17e:	d002      	beq.n	801f186 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801f180:	68fb      	ldr	r3, [r7, #12]
 801f182:	2200      	movs	r2, #0
 801f184:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801f186:	687b      	ldr	r3, [r7, #4]
 801f188:	68fa      	ldr	r2, [r7, #12]
 801f18a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801f18c:	4a05      	ldr	r2, [pc, #20]	@ (801f1a4 <TimerInsertNewHeadTimer+0x38>)
 801f18e:	687b      	ldr	r3, [r7, #4]
 801f190:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801f192:	4b04      	ldr	r3, [pc, #16]	@ (801f1a4 <TimerInsertNewHeadTimer+0x38>)
 801f194:	681b      	ldr	r3, [r3, #0]
 801f196:	4618      	mov	r0, r3
 801f198:	f7ff ff8e 	bl	801f0b8 <TimerSetTimeout>
}
 801f19c:	bf00      	nop
 801f19e:	3710      	adds	r7, #16
 801f1a0:	46bd      	mov	sp, r7
 801f1a2:	bd80      	pop	{r7, pc}
 801f1a4:	200017e8 	.word	0x200017e8

0801f1a8 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801f1a8:	b580      	push	{r7, lr}
 801f1aa:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801f1ac:	2218      	movs	r2, #24
 801f1ae:	2100      	movs	r1, #0
 801f1b0:	4807      	ldr	r0, [pc, #28]	@ (801f1d0 <UTIL_ADV_TRACE_Init+0x28>)
 801f1b2:	f7fe fffc 	bl	801e1ae <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801f1b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801f1ba:	2100      	movs	r1, #0
 801f1bc:	4805      	ldr	r0, [pc, #20]	@ (801f1d4 <UTIL_ADV_TRACE_Init+0x2c>)
 801f1be:	f7fe fff6 	bl	801e1ae <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801f1c2:	4b05      	ldr	r3, [pc, #20]	@ (801f1d8 <UTIL_ADV_TRACE_Init+0x30>)
 801f1c4:	681b      	ldr	r3, [r3, #0]
 801f1c6:	4805      	ldr	r0, [pc, #20]	@ (801f1dc <UTIL_ADV_TRACE_Init+0x34>)
 801f1c8:	4798      	blx	r3
 801f1ca:	4603      	mov	r3, r0
}
 801f1cc:	4618      	mov	r0, r3
 801f1ce:	bd80      	pop	{r7, pc}
 801f1d0:	200017ec 	.word	0x200017ec
 801f1d4:	20001804 	.word	0x20001804
 801f1d8:	08020348 	.word	0x08020348
 801f1dc:	0801f449 	.word	0x0801f449

0801f1e0 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801f1e0:	b480      	push	{r7}
 801f1e2:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f1e4:	4b06      	ldr	r3, [pc, #24]	@ (801f200 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f1e6:	8a5a      	ldrh	r2, [r3, #18]
 801f1e8:	4b05      	ldr	r3, [pc, #20]	@ (801f200 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f1ea:	8a1b      	ldrh	r3, [r3, #16]
 801f1ec:	429a      	cmp	r2, r3
 801f1ee:	d101      	bne.n	801f1f4 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801f1f0:	2301      	movs	r3, #1
 801f1f2:	e000      	b.n	801f1f6 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801f1f4:	2300      	movs	r3, #0
}
 801f1f6:	4618      	mov	r0, r3
 801f1f8:	46bd      	mov	sp, r7
 801f1fa:	bc80      	pop	{r7}
 801f1fc:	4770      	bx	lr
 801f1fe:	bf00      	nop
 801f200:	200017ec 	.word	0x200017ec

0801f204 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801f204:	b408      	push	{r3}
 801f206:	b580      	push	{r7, lr}
 801f208:	b08d      	sub	sp, #52	@ 0x34
 801f20a:	af00      	add	r7, sp, #0
 801f20c:	60f8      	str	r0, [r7, #12]
 801f20e:	60b9      	str	r1, [r7, #8]
 801f210:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801f212:	2300      	movs	r3, #0
 801f214:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801f216:	2300      	movs	r3, #0
 801f218:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801f21a:	4b37      	ldr	r3, [pc, #220]	@ (801f2f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f21c:	7a1b      	ldrb	r3, [r3, #8]
 801f21e:	461a      	mov	r2, r3
 801f220:	68fb      	ldr	r3, [r7, #12]
 801f222:	4293      	cmp	r3, r2
 801f224:	d902      	bls.n	801f22c <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801f226:	f06f 0304 	mvn.w	r3, #4
 801f22a:	e05e      	b.n	801f2ea <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801f22c:	4b32      	ldr	r3, [pc, #200]	@ (801f2f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f22e:	68da      	ldr	r2, [r3, #12]
 801f230:	68bb      	ldr	r3, [r7, #8]
 801f232:	4013      	ands	r3, r2
 801f234:	68ba      	ldr	r2, [r7, #8]
 801f236:	429a      	cmp	r2, r3
 801f238:	d002      	beq.n	801f240 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801f23a:	f06f 0305 	mvn.w	r3, #5
 801f23e:	e054      	b.n	801f2ea <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801f240:	4b2d      	ldr	r3, [pc, #180]	@ (801f2f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f242:	685b      	ldr	r3, [r3, #4]
 801f244:	2b00      	cmp	r3, #0
 801f246:	d00a      	beq.n	801f25e <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801f248:	687b      	ldr	r3, [r7, #4]
 801f24a:	2b00      	cmp	r3, #0
 801f24c:	d007      	beq.n	801f25e <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801f24e:	4b2a      	ldr	r3, [pc, #168]	@ (801f2f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f250:	685b      	ldr	r3, [r3, #4]
 801f252:	f107 0116 	add.w	r1, r7, #22
 801f256:	f107 0218 	add.w	r2, r7, #24
 801f25a:	4610      	mov	r0, r2
 801f25c:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801f25e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801f262:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f266:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f268:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f26c:	4823      	ldr	r0, [pc, #140]	@ (801f2fc <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801f26e:	f7ff fa2b 	bl	801e6c8 <tiny_vsnprintf_like>
 801f272:	4603      	mov	r3, r0
 801f274:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801f276:	f000 f9f1 	bl	801f65c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801f27a:	8afa      	ldrh	r2, [r7, #22]
 801f27c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801f27e:	4413      	add	r3, r2
 801f280:	b29b      	uxth	r3, r3
 801f282:	f107 0214 	add.w	r2, r7, #20
 801f286:	4611      	mov	r1, r2
 801f288:	4618      	mov	r0, r3
 801f28a:	f000 f969 	bl	801f560 <TRACE_AllocateBufer>
 801f28e:	4603      	mov	r3, r0
 801f290:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f294:	d025      	beq.n	801f2e2 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801f296:	2300      	movs	r3, #0
 801f298:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f29a:	e00e      	b.n	801f2ba <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801f29c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f29e:	8aba      	ldrh	r2, [r7, #20]
 801f2a0:	3330      	adds	r3, #48	@ 0x30
 801f2a2:	443b      	add	r3, r7
 801f2a4:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801f2a8:	4b15      	ldr	r3, [pc, #84]	@ (801f300 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f2aa:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801f2ac:	8abb      	ldrh	r3, [r7, #20]
 801f2ae:	3301      	adds	r3, #1
 801f2b0:	b29b      	uxth	r3, r3
 801f2b2:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801f2b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f2b6:	3301      	adds	r3, #1
 801f2b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f2ba:	8afb      	ldrh	r3, [r7, #22]
 801f2bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801f2be:	429a      	cmp	r2, r3
 801f2c0:	d3ec      	bcc.n	801f29c <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f2c2:	8abb      	ldrh	r3, [r7, #20]
 801f2c4:	461a      	mov	r2, r3
 801f2c6:	4b0e      	ldr	r3, [pc, #56]	@ (801f300 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f2c8:	18d0      	adds	r0, r2, r3
 801f2ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f2cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f2ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f2d2:	f7ff f9f9 	bl	801e6c8 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801f2d6:	f000 f9df 	bl	801f698 <TRACE_UnLock>

    return TRACE_Send();
 801f2da:	f000 f831 	bl	801f340 <TRACE_Send>
 801f2de:	4603      	mov	r3, r0
 801f2e0:	e003      	b.n	801f2ea <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801f2e2:	f000 f9d9 	bl	801f698 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801f2e6:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801f2ea:	4618      	mov	r0, r3
 801f2ec:	3734      	adds	r7, #52	@ 0x34
 801f2ee:	46bd      	mov	sp, r7
 801f2f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801f2f4:	b001      	add	sp, #4
 801f2f6:	4770      	bx	lr
 801f2f8:	200017ec 	.word	0x200017ec
 801f2fc:	20001c04 	.word	0x20001c04
 801f300:	20001804 	.word	0x20001804

0801f304 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801f304:	b480      	push	{r7}
 801f306:	b083      	sub	sp, #12
 801f308:	af00      	add	r7, sp, #0
 801f30a:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801f30c:	4a03      	ldr	r2, [pc, #12]	@ (801f31c <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801f30e:	687b      	ldr	r3, [r7, #4]
 801f310:	6053      	str	r3, [r2, #4]
}
 801f312:	bf00      	nop
 801f314:	370c      	adds	r7, #12
 801f316:	46bd      	mov	sp, r7
 801f318:	bc80      	pop	{r7}
 801f31a:	4770      	bx	lr
 801f31c:	200017ec 	.word	0x200017ec

0801f320 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801f320:	b480      	push	{r7}
 801f322:	b083      	sub	sp, #12
 801f324:	af00      	add	r7, sp, #0
 801f326:	4603      	mov	r3, r0
 801f328:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801f32a:	4a04      	ldr	r2, [pc, #16]	@ (801f33c <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801f32c:	79fb      	ldrb	r3, [r7, #7]
 801f32e:	7213      	strb	r3, [r2, #8]
}
 801f330:	bf00      	nop
 801f332:	370c      	adds	r7, #12
 801f334:	46bd      	mov	sp, r7
 801f336:	bc80      	pop	{r7}
 801f338:	4770      	bx	lr
 801f33a:	bf00      	nop
 801f33c:	200017ec 	.word	0x200017ec

0801f340 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801f340:	b580      	push	{r7, lr}
 801f342:	b088      	sub	sp, #32
 801f344:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801f346:	2300      	movs	r3, #0
 801f348:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801f34a:	2300      	movs	r3, #0
 801f34c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f34e:	f3ef 8310 	mrs	r3, PRIMASK
 801f352:	613b      	str	r3, [r7, #16]
  return(result);
 801f354:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f356:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f358:	b672      	cpsid	i
}
 801f35a:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801f35c:	f000 f9ba 	bl	801f6d4 <TRACE_IsLocked>
 801f360:	4603      	mov	r3, r0
 801f362:	2b00      	cmp	r3, #0
 801f364:	d15d      	bne.n	801f422 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801f366:	f000 f979 	bl	801f65c <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801f36a:	4b34      	ldr	r3, [pc, #208]	@ (801f43c <TRACE_Send+0xfc>)
 801f36c:	8a1a      	ldrh	r2, [r3, #16]
 801f36e:	4b33      	ldr	r3, [pc, #204]	@ (801f43c <TRACE_Send+0xfc>)
 801f370:	8a5b      	ldrh	r3, [r3, #18]
 801f372:	429a      	cmp	r2, r3
 801f374:	d04d      	beq.n	801f412 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f376:	4b31      	ldr	r3, [pc, #196]	@ (801f43c <TRACE_Send+0xfc>)
 801f378:	789b      	ldrb	r3, [r3, #2]
 801f37a:	2b01      	cmp	r3, #1
 801f37c:	d117      	bne.n	801f3ae <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801f37e:	4b2f      	ldr	r3, [pc, #188]	@ (801f43c <TRACE_Send+0xfc>)
 801f380:	881a      	ldrh	r2, [r3, #0]
 801f382:	4b2e      	ldr	r3, [pc, #184]	@ (801f43c <TRACE_Send+0xfc>)
 801f384:	8a1b      	ldrh	r3, [r3, #16]
 801f386:	1ad3      	subs	r3, r2, r3
 801f388:	b29a      	uxth	r2, r3
 801f38a:	4b2c      	ldr	r3, [pc, #176]	@ (801f43c <TRACE_Send+0xfc>)
 801f38c:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f38e:	4b2b      	ldr	r3, [pc, #172]	@ (801f43c <TRACE_Send+0xfc>)
 801f390:	2202      	movs	r2, #2
 801f392:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f394:	4b29      	ldr	r3, [pc, #164]	@ (801f43c <TRACE_Send+0xfc>)
 801f396:	2200      	movs	r2, #0
 801f398:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f39a:	4b28      	ldr	r3, [pc, #160]	@ (801f43c <TRACE_Send+0xfc>)
 801f39c:	8a9b      	ldrh	r3, [r3, #20]
 801f39e:	2b00      	cmp	r3, #0
 801f3a0:	d105      	bne.n	801f3ae <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f3a2:	4b26      	ldr	r3, [pc, #152]	@ (801f43c <TRACE_Send+0xfc>)
 801f3a4:	2200      	movs	r2, #0
 801f3a6:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f3a8:	4b24      	ldr	r3, [pc, #144]	@ (801f43c <TRACE_Send+0xfc>)
 801f3aa:	2200      	movs	r2, #0
 801f3ac:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f3ae:	4b23      	ldr	r3, [pc, #140]	@ (801f43c <TRACE_Send+0xfc>)
 801f3b0:	789b      	ldrb	r3, [r3, #2]
 801f3b2:	2b00      	cmp	r3, #0
 801f3b4:	d115      	bne.n	801f3e2 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f3b6:	4b21      	ldr	r3, [pc, #132]	@ (801f43c <TRACE_Send+0xfc>)
 801f3b8:	8a5a      	ldrh	r2, [r3, #18]
 801f3ba:	4b20      	ldr	r3, [pc, #128]	@ (801f43c <TRACE_Send+0xfc>)
 801f3bc:	8a1b      	ldrh	r3, [r3, #16]
 801f3be:	429a      	cmp	r2, r3
 801f3c0:	d908      	bls.n	801f3d4 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f3c2:	4b1e      	ldr	r3, [pc, #120]	@ (801f43c <TRACE_Send+0xfc>)
 801f3c4:	8a5a      	ldrh	r2, [r3, #18]
 801f3c6:	4b1d      	ldr	r3, [pc, #116]	@ (801f43c <TRACE_Send+0xfc>)
 801f3c8:	8a1b      	ldrh	r3, [r3, #16]
 801f3ca:	1ad3      	subs	r3, r2, r3
 801f3cc:	b29a      	uxth	r2, r3
 801f3ce:	4b1b      	ldr	r3, [pc, #108]	@ (801f43c <TRACE_Send+0xfc>)
 801f3d0:	829a      	strh	r2, [r3, #20]
 801f3d2:	e006      	b.n	801f3e2 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f3d4:	4b19      	ldr	r3, [pc, #100]	@ (801f43c <TRACE_Send+0xfc>)
 801f3d6:	8a1b      	ldrh	r3, [r3, #16]
 801f3d8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f3dc:	b29a      	uxth	r2, r3
 801f3de:	4b17      	ldr	r3, [pc, #92]	@ (801f43c <TRACE_Send+0xfc>)
 801f3e0:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f3e2:	4b16      	ldr	r3, [pc, #88]	@ (801f43c <TRACE_Send+0xfc>)
 801f3e4:	8a1b      	ldrh	r3, [r3, #16]
 801f3e6:	461a      	mov	r2, r3
 801f3e8:	4b15      	ldr	r3, [pc, #84]	@ (801f440 <TRACE_Send+0x100>)
 801f3ea:	4413      	add	r3, r2
 801f3ec:	61bb      	str	r3, [r7, #24]
 801f3ee:	697b      	ldr	r3, [r7, #20]
 801f3f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f3f2:	68fb      	ldr	r3, [r7, #12]
 801f3f4:	f383 8810 	msr	PRIMASK, r3
}
 801f3f8:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801f3fa:	f7e2 feab 	bl	8002154 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f3fe:	4b11      	ldr	r3, [pc, #68]	@ (801f444 <TRACE_Send+0x104>)
 801f400:	68db      	ldr	r3, [r3, #12]
 801f402:	4a0e      	ldr	r2, [pc, #56]	@ (801f43c <TRACE_Send+0xfc>)
 801f404:	8a92      	ldrh	r2, [r2, #20]
 801f406:	4611      	mov	r1, r2
 801f408:	69b8      	ldr	r0, [r7, #24]
 801f40a:	4798      	blx	r3
 801f40c:	4603      	mov	r3, r0
 801f40e:	77fb      	strb	r3, [r7, #31]
 801f410:	e00d      	b.n	801f42e <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801f412:	f000 f941 	bl	801f698 <TRACE_UnLock>
 801f416:	697b      	ldr	r3, [r7, #20]
 801f418:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f41a:	68bb      	ldr	r3, [r7, #8]
 801f41c:	f383 8810 	msr	PRIMASK, r3
}
 801f420:	e005      	b.n	801f42e <TRACE_Send+0xee>
 801f422:	697b      	ldr	r3, [r7, #20]
 801f424:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f426:	687b      	ldr	r3, [r7, #4]
 801f428:	f383 8810 	msr	PRIMASK, r3
}
 801f42c:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801f42e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801f432:	4618      	mov	r0, r3
 801f434:	3720      	adds	r7, #32
 801f436:	46bd      	mov	sp, r7
 801f438:	bd80      	pop	{r7, pc}
 801f43a:	bf00      	nop
 801f43c:	200017ec 	.word	0x200017ec
 801f440:	20001804 	.word	0x20001804
 801f444:	08020348 	.word	0x08020348

0801f448 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801f448:	b580      	push	{r7, lr}
 801f44a:	b088      	sub	sp, #32
 801f44c:	af00      	add	r7, sp, #0
 801f44e:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801f450:	2300      	movs	r3, #0
 801f452:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f454:	f3ef 8310 	mrs	r3, PRIMASK
 801f458:	617b      	str	r3, [r7, #20]
  return(result);
 801f45a:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f45c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801f45e:	b672      	cpsid	i
}
 801f460:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801f462:	4b3c      	ldr	r3, [pc, #240]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f464:	789b      	ldrb	r3, [r3, #2]
 801f466:	2b02      	cmp	r3, #2
 801f468:	d106      	bne.n	801f478 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f46a:	4b3a      	ldr	r3, [pc, #232]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f46c:	2200      	movs	r2, #0
 801f46e:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f470:	4b38      	ldr	r3, [pc, #224]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f472:	2200      	movs	r2, #0
 801f474:	821a      	strh	r2, [r3, #16]
 801f476:	e00a      	b.n	801f48e <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801f478:	4b36      	ldr	r3, [pc, #216]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f47a:	8a1a      	ldrh	r2, [r3, #16]
 801f47c:	4b35      	ldr	r3, [pc, #212]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f47e:	8a9b      	ldrh	r3, [r3, #20]
 801f480:	4413      	add	r3, r2
 801f482:	b29b      	uxth	r3, r3
 801f484:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801f488:	b29a      	uxth	r2, r3
 801f48a:	4b32      	ldr	r3, [pc, #200]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f48c:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801f48e:	4b31      	ldr	r3, [pc, #196]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f490:	8a1a      	ldrh	r2, [r3, #16]
 801f492:	4b30      	ldr	r3, [pc, #192]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f494:	8a5b      	ldrh	r3, [r3, #18]
 801f496:	429a      	cmp	r2, r3
 801f498:	d04d      	beq.n	801f536 <TRACE_TxCpltCallback+0xee>
 801f49a:	4b2e      	ldr	r3, [pc, #184]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f49c:	8adb      	ldrh	r3, [r3, #22]
 801f49e:	2b01      	cmp	r3, #1
 801f4a0:	d149      	bne.n	801f536 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f4a2:	4b2c      	ldr	r3, [pc, #176]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4a4:	789b      	ldrb	r3, [r3, #2]
 801f4a6:	2b01      	cmp	r3, #1
 801f4a8:	d117      	bne.n	801f4da <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801f4aa:	4b2a      	ldr	r3, [pc, #168]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4ac:	881a      	ldrh	r2, [r3, #0]
 801f4ae:	4b29      	ldr	r3, [pc, #164]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4b0:	8a1b      	ldrh	r3, [r3, #16]
 801f4b2:	1ad3      	subs	r3, r2, r3
 801f4b4:	b29a      	uxth	r2, r3
 801f4b6:	4b27      	ldr	r3, [pc, #156]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4b8:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f4ba:	4b26      	ldr	r3, [pc, #152]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4bc:	2202      	movs	r2, #2
 801f4be:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f4c0:	4b24      	ldr	r3, [pc, #144]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4c2:	2200      	movs	r2, #0
 801f4c4:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f4c6:	4b23      	ldr	r3, [pc, #140]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4c8:	8a9b      	ldrh	r3, [r3, #20]
 801f4ca:	2b00      	cmp	r3, #0
 801f4cc:	d105      	bne.n	801f4da <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f4ce:	4b21      	ldr	r3, [pc, #132]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4d0:	2200      	movs	r2, #0
 801f4d2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f4d4:	4b1f      	ldr	r3, [pc, #124]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4d6:	2200      	movs	r2, #0
 801f4d8:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f4da:	4b1e      	ldr	r3, [pc, #120]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4dc:	789b      	ldrb	r3, [r3, #2]
 801f4de:	2b00      	cmp	r3, #0
 801f4e0:	d115      	bne.n	801f50e <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f4e2:	4b1c      	ldr	r3, [pc, #112]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4e4:	8a5a      	ldrh	r2, [r3, #18]
 801f4e6:	4b1b      	ldr	r3, [pc, #108]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4e8:	8a1b      	ldrh	r3, [r3, #16]
 801f4ea:	429a      	cmp	r2, r3
 801f4ec:	d908      	bls.n	801f500 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f4ee:	4b19      	ldr	r3, [pc, #100]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4f0:	8a5a      	ldrh	r2, [r3, #18]
 801f4f2:	4b18      	ldr	r3, [pc, #96]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4f4:	8a1b      	ldrh	r3, [r3, #16]
 801f4f6:	1ad3      	subs	r3, r2, r3
 801f4f8:	b29a      	uxth	r2, r3
 801f4fa:	4b16      	ldr	r3, [pc, #88]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f4fc:	829a      	strh	r2, [r3, #20]
 801f4fe:	e006      	b.n	801f50e <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f500:	4b14      	ldr	r3, [pc, #80]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f502:	8a1b      	ldrh	r3, [r3, #16]
 801f504:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f508:	b29a      	uxth	r2, r3
 801f50a:	4b12      	ldr	r3, [pc, #72]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f50c:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f50e:	4b11      	ldr	r3, [pc, #68]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f510:	8a1b      	ldrh	r3, [r3, #16]
 801f512:	461a      	mov	r2, r3
 801f514:	4b10      	ldr	r3, [pc, #64]	@ (801f558 <TRACE_TxCpltCallback+0x110>)
 801f516:	4413      	add	r3, r2
 801f518:	61fb      	str	r3, [r7, #28]
 801f51a:	69bb      	ldr	r3, [r7, #24]
 801f51c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f51e:	693b      	ldr	r3, [r7, #16]
 801f520:	f383 8810 	msr	PRIMASK, r3
}
 801f524:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f526:	4b0d      	ldr	r3, [pc, #52]	@ (801f55c <TRACE_TxCpltCallback+0x114>)
 801f528:	68db      	ldr	r3, [r3, #12]
 801f52a:	4a0a      	ldr	r2, [pc, #40]	@ (801f554 <TRACE_TxCpltCallback+0x10c>)
 801f52c:	8a92      	ldrh	r2, [r2, #20]
 801f52e:	4611      	mov	r1, r2
 801f530:	69f8      	ldr	r0, [r7, #28]
 801f532:	4798      	blx	r3
 801f534:	e00a      	b.n	801f54c <TRACE_TxCpltCallback+0x104>
 801f536:	69bb      	ldr	r3, [r7, #24]
 801f538:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f53a:	68fb      	ldr	r3, [r7, #12]
 801f53c:	f383 8810 	msr	PRIMASK, r3
}
 801f540:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801f542:	f7e2 fe0f 	bl	8002164 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801f546:	f000 f8a7 	bl	801f698 <TRACE_UnLock>
  }
}
 801f54a:	bf00      	nop
 801f54c:	bf00      	nop
 801f54e:	3720      	adds	r7, #32
 801f550:	46bd      	mov	sp, r7
 801f552:	bd80      	pop	{r7, pc}
 801f554:	200017ec 	.word	0x200017ec
 801f558:	20001804 	.word	0x20001804
 801f55c:	08020348 	.word	0x08020348

0801f560 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801f560:	b480      	push	{r7}
 801f562:	b087      	sub	sp, #28
 801f564:	af00      	add	r7, sp, #0
 801f566:	4603      	mov	r3, r0
 801f568:	6039      	str	r1, [r7, #0]
 801f56a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801f56c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f570:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f572:	f3ef 8310 	mrs	r3, PRIMASK
 801f576:	60fb      	str	r3, [r7, #12]
  return(result);
 801f578:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f57a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801f57c:	b672      	cpsid	i
}
 801f57e:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f580:	4b35      	ldr	r3, [pc, #212]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f582:	8a5a      	ldrh	r2, [r3, #18]
 801f584:	4b34      	ldr	r3, [pc, #208]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f586:	8a1b      	ldrh	r3, [r3, #16]
 801f588:	429a      	cmp	r2, r3
 801f58a:	d11b      	bne.n	801f5c4 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801f58c:	4b32      	ldr	r3, [pc, #200]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f58e:	8a5b      	ldrh	r3, [r3, #18]
 801f590:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f594:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801f596:	88fa      	ldrh	r2, [r7, #6]
 801f598:	8afb      	ldrh	r3, [r7, #22]
 801f59a:	429a      	cmp	r2, r3
 801f59c:	d33a      	bcc.n	801f614 <TRACE_AllocateBufer+0xb4>
 801f59e:	4b2e      	ldr	r3, [pc, #184]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5a0:	8a1b      	ldrh	r3, [r3, #16]
 801f5a2:	88fa      	ldrh	r2, [r7, #6]
 801f5a4:	429a      	cmp	r2, r3
 801f5a6:	d235      	bcs.n	801f614 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801f5a8:	4b2b      	ldr	r3, [pc, #172]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5aa:	2201      	movs	r2, #1
 801f5ac:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801f5ae:	4b2a      	ldr	r3, [pc, #168]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5b0:	8a5a      	ldrh	r2, [r3, #18]
 801f5b2:	4b29      	ldr	r3, [pc, #164]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5b4:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801f5b6:	4b28      	ldr	r3, [pc, #160]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5b8:	8a1b      	ldrh	r3, [r3, #16]
 801f5ba:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801f5bc:	4b26      	ldr	r3, [pc, #152]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5be:	2200      	movs	r2, #0
 801f5c0:	825a      	strh	r2, [r3, #18]
 801f5c2:	e027      	b.n	801f614 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f5c4:	4b24      	ldr	r3, [pc, #144]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5c6:	8a5a      	ldrh	r2, [r3, #18]
 801f5c8:	4b23      	ldr	r3, [pc, #140]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5ca:	8a1b      	ldrh	r3, [r3, #16]
 801f5cc:	429a      	cmp	r2, r3
 801f5ce:	d91b      	bls.n	801f608 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801f5d0:	4b21      	ldr	r3, [pc, #132]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5d2:	8a5b      	ldrh	r3, [r3, #18]
 801f5d4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f5d8:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801f5da:	88fa      	ldrh	r2, [r7, #6]
 801f5dc:	8afb      	ldrh	r3, [r7, #22]
 801f5de:	429a      	cmp	r2, r3
 801f5e0:	d318      	bcc.n	801f614 <TRACE_AllocateBufer+0xb4>
 801f5e2:	4b1d      	ldr	r3, [pc, #116]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5e4:	8a1b      	ldrh	r3, [r3, #16]
 801f5e6:	88fa      	ldrh	r2, [r7, #6]
 801f5e8:	429a      	cmp	r2, r3
 801f5ea:	d213      	bcs.n	801f614 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801f5ec:	4b1a      	ldr	r3, [pc, #104]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5ee:	2201      	movs	r2, #1
 801f5f0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801f5f2:	4b19      	ldr	r3, [pc, #100]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5f4:	8a5a      	ldrh	r2, [r3, #18]
 801f5f6:	4b18      	ldr	r3, [pc, #96]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5f8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801f5fa:	4b17      	ldr	r3, [pc, #92]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f5fc:	8a1b      	ldrh	r3, [r3, #16]
 801f5fe:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801f600:	4b15      	ldr	r3, [pc, #84]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f602:	2200      	movs	r2, #0
 801f604:	825a      	strh	r2, [r3, #18]
 801f606:	e005      	b.n	801f614 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801f608:	4b13      	ldr	r3, [pc, #76]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f60a:	8a1a      	ldrh	r2, [r3, #16]
 801f60c:	4b12      	ldr	r3, [pc, #72]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f60e:	8a5b      	ldrh	r3, [r3, #18]
 801f610:	1ad3      	subs	r3, r2, r3
 801f612:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801f614:	8afa      	ldrh	r2, [r7, #22]
 801f616:	88fb      	ldrh	r3, [r7, #6]
 801f618:	429a      	cmp	r2, r3
 801f61a:	d90f      	bls.n	801f63c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801f61c:	4b0e      	ldr	r3, [pc, #56]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f61e:	8a5a      	ldrh	r2, [r3, #18]
 801f620:	683b      	ldr	r3, [r7, #0]
 801f622:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801f624:	4b0c      	ldr	r3, [pc, #48]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f626:	8a5a      	ldrh	r2, [r3, #18]
 801f628:	88fb      	ldrh	r3, [r7, #6]
 801f62a:	4413      	add	r3, r2
 801f62c:	b29b      	uxth	r3, r3
 801f62e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801f632:	b29a      	uxth	r2, r3
 801f634:	4b08      	ldr	r3, [pc, #32]	@ (801f658 <TRACE_AllocateBufer+0xf8>)
 801f636:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801f638:	2300      	movs	r3, #0
 801f63a:	82bb      	strh	r3, [r7, #20]
 801f63c:	693b      	ldr	r3, [r7, #16]
 801f63e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f640:	68bb      	ldr	r3, [r7, #8]
 801f642:	f383 8810 	msr	PRIMASK, r3
}
 801f646:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801f648:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801f64c:	4618      	mov	r0, r3
 801f64e:	371c      	adds	r7, #28
 801f650:	46bd      	mov	sp, r7
 801f652:	bc80      	pop	{r7}
 801f654:	4770      	bx	lr
 801f656:	bf00      	nop
 801f658:	200017ec 	.word	0x200017ec

0801f65c <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801f65c:	b480      	push	{r7}
 801f65e:	b085      	sub	sp, #20
 801f660:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f662:	f3ef 8310 	mrs	r3, PRIMASK
 801f666:	607b      	str	r3, [r7, #4]
  return(result);
 801f668:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f66a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801f66c:	b672      	cpsid	i
}
 801f66e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801f670:	4b08      	ldr	r3, [pc, #32]	@ (801f694 <TRACE_Lock+0x38>)
 801f672:	8adb      	ldrh	r3, [r3, #22]
 801f674:	3301      	adds	r3, #1
 801f676:	b29a      	uxth	r2, r3
 801f678:	4b06      	ldr	r3, [pc, #24]	@ (801f694 <TRACE_Lock+0x38>)
 801f67a:	82da      	strh	r2, [r3, #22]
 801f67c:	68fb      	ldr	r3, [r7, #12]
 801f67e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f680:	68bb      	ldr	r3, [r7, #8]
 801f682:	f383 8810 	msr	PRIMASK, r3
}
 801f686:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801f688:	bf00      	nop
 801f68a:	3714      	adds	r7, #20
 801f68c:	46bd      	mov	sp, r7
 801f68e:	bc80      	pop	{r7}
 801f690:	4770      	bx	lr
 801f692:	bf00      	nop
 801f694:	200017ec 	.word	0x200017ec

0801f698 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801f698:	b480      	push	{r7}
 801f69a:	b085      	sub	sp, #20
 801f69c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f69e:	f3ef 8310 	mrs	r3, PRIMASK
 801f6a2:	607b      	str	r3, [r7, #4]
  return(result);
 801f6a4:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f6a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801f6a8:	b672      	cpsid	i
}
 801f6aa:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801f6ac:	4b08      	ldr	r3, [pc, #32]	@ (801f6d0 <TRACE_UnLock+0x38>)
 801f6ae:	8adb      	ldrh	r3, [r3, #22]
 801f6b0:	3b01      	subs	r3, #1
 801f6b2:	b29a      	uxth	r2, r3
 801f6b4:	4b06      	ldr	r3, [pc, #24]	@ (801f6d0 <TRACE_UnLock+0x38>)
 801f6b6:	82da      	strh	r2, [r3, #22]
 801f6b8:	68fb      	ldr	r3, [r7, #12]
 801f6ba:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f6bc:	68bb      	ldr	r3, [r7, #8]
 801f6be:	f383 8810 	msr	PRIMASK, r3
}
 801f6c2:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801f6c4:	bf00      	nop
 801f6c6:	3714      	adds	r7, #20
 801f6c8:	46bd      	mov	sp, r7
 801f6ca:	bc80      	pop	{r7}
 801f6cc:	4770      	bx	lr
 801f6ce:	bf00      	nop
 801f6d0:	200017ec 	.word	0x200017ec

0801f6d4 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801f6d4:	b480      	push	{r7}
 801f6d6:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801f6d8:	4b05      	ldr	r3, [pc, #20]	@ (801f6f0 <TRACE_IsLocked+0x1c>)
 801f6da:	8adb      	ldrh	r3, [r3, #22]
 801f6dc:	2b00      	cmp	r3, #0
 801f6de:	bf14      	ite	ne
 801f6e0:	2301      	movne	r3, #1
 801f6e2:	2300      	moveq	r3, #0
 801f6e4:	b2db      	uxtb	r3, r3
}
 801f6e6:	4618      	mov	r0, r3
 801f6e8:	46bd      	mov	sp, r7
 801f6ea:	bc80      	pop	{r7}
 801f6ec:	4770      	bx	lr
 801f6ee:	bf00      	nop
 801f6f0:	200017ec 	.word	0x200017ec

0801f6f4 <memset>:
 801f6f4:	4402      	add	r2, r0
 801f6f6:	4603      	mov	r3, r0
 801f6f8:	4293      	cmp	r3, r2
 801f6fa:	d100      	bne.n	801f6fe <memset+0xa>
 801f6fc:	4770      	bx	lr
 801f6fe:	f803 1b01 	strb.w	r1, [r3], #1
 801f702:	e7f9      	b.n	801f6f8 <memset+0x4>

0801f704 <__libc_init_array>:
 801f704:	b570      	push	{r4, r5, r6, lr}
 801f706:	4d0d      	ldr	r5, [pc, #52]	@ (801f73c <__libc_init_array+0x38>)
 801f708:	4c0d      	ldr	r4, [pc, #52]	@ (801f740 <__libc_init_array+0x3c>)
 801f70a:	1b64      	subs	r4, r4, r5
 801f70c:	10a4      	asrs	r4, r4, #2
 801f70e:	2600      	movs	r6, #0
 801f710:	42a6      	cmp	r6, r4
 801f712:	d109      	bne.n	801f728 <__libc_init_array+0x24>
 801f714:	4d0b      	ldr	r5, [pc, #44]	@ (801f744 <__libc_init_array+0x40>)
 801f716:	4c0c      	ldr	r4, [pc, #48]	@ (801f748 <__libc_init_array+0x44>)
 801f718:	f000 f8a6 	bl	801f868 <_init>
 801f71c:	1b64      	subs	r4, r4, r5
 801f71e:	10a4      	asrs	r4, r4, #2
 801f720:	2600      	movs	r6, #0
 801f722:	42a6      	cmp	r6, r4
 801f724:	d105      	bne.n	801f732 <__libc_init_array+0x2e>
 801f726:	bd70      	pop	{r4, r5, r6, pc}
 801f728:	f855 3b04 	ldr.w	r3, [r5], #4
 801f72c:	4798      	blx	r3
 801f72e:	3601      	adds	r6, #1
 801f730:	e7ee      	b.n	801f710 <__libc_init_array+0xc>
 801f732:	f855 3b04 	ldr.w	r3, [r5], #4
 801f736:	4798      	blx	r3
 801f738:	3601      	adds	r6, #1
 801f73a:	e7f2      	b.n	801f722 <__libc_init_array+0x1e>
 801f73c:	08020a00 	.word	0x08020a00
 801f740:	08020a00 	.word	0x08020a00
 801f744:	08020a00 	.word	0x08020a00
 801f748:	08020a04 	.word	0x08020a04

0801f74c <memcpy>:
 801f74c:	440a      	add	r2, r1
 801f74e:	4291      	cmp	r1, r2
 801f750:	f100 33ff 	add.w	r3, r0, #4294967295
 801f754:	d100      	bne.n	801f758 <memcpy+0xc>
 801f756:	4770      	bx	lr
 801f758:	b510      	push	{r4, lr}
 801f75a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f75e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f762:	4291      	cmp	r1, r2
 801f764:	d1f9      	bne.n	801f75a <memcpy+0xe>
 801f766:	bd10      	pop	{r4, pc}

0801f768 <floor>:
 801f768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f76c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801f770:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 801f774:	2e13      	cmp	r6, #19
 801f776:	4602      	mov	r2, r0
 801f778:	460b      	mov	r3, r1
 801f77a:	460c      	mov	r4, r1
 801f77c:	4605      	mov	r5, r0
 801f77e:	4680      	mov	r8, r0
 801f780:	dc35      	bgt.n	801f7ee <floor+0x86>
 801f782:	2e00      	cmp	r6, #0
 801f784:	da17      	bge.n	801f7b6 <floor+0x4e>
 801f786:	a334      	add	r3, pc, #208	@ (adr r3, 801f858 <floor+0xf0>)
 801f788:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f78c:	f7e0 fd02 	bl	8000194 <__adddf3>
 801f790:	2200      	movs	r2, #0
 801f792:	2300      	movs	r3, #0
 801f794:	f7e0 ff32 	bl	80005fc <__aeabi_dcmpgt>
 801f798:	b150      	cbz	r0, 801f7b0 <floor+0x48>
 801f79a:	2c00      	cmp	r4, #0
 801f79c:	da57      	bge.n	801f84e <floor+0xe6>
 801f79e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801f7a2:	432c      	orrs	r4, r5
 801f7a4:	2500      	movs	r5, #0
 801f7a6:	42ac      	cmp	r4, r5
 801f7a8:	4c2d      	ldr	r4, [pc, #180]	@ (801f860 <floor+0xf8>)
 801f7aa:	bf08      	it	eq
 801f7ac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801f7b0:	4623      	mov	r3, r4
 801f7b2:	462a      	mov	r2, r5
 801f7b4:	e024      	b.n	801f800 <floor+0x98>
 801f7b6:	4f2b      	ldr	r7, [pc, #172]	@ (801f864 <floor+0xfc>)
 801f7b8:	4137      	asrs	r7, r6
 801f7ba:	ea01 0c07 	and.w	ip, r1, r7
 801f7be:	ea5c 0c00 	orrs.w	ip, ip, r0
 801f7c2:	d01d      	beq.n	801f800 <floor+0x98>
 801f7c4:	a324      	add	r3, pc, #144	@ (adr r3, 801f858 <floor+0xf0>)
 801f7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f7ca:	f7e0 fce3 	bl	8000194 <__adddf3>
 801f7ce:	2200      	movs	r2, #0
 801f7d0:	2300      	movs	r3, #0
 801f7d2:	f7e0 ff13 	bl	80005fc <__aeabi_dcmpgt>
 801f7d6:	2800      	cmp	r0, #0
 801f7d8:	d0ea      	beq.n	801f7b0 <floor+0x48>
 801f7da:	2c00      	cmp	r4, #0
 801f7dc:	bfbe      	ittt	lt
 801f7de:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801f7e2:	4133      	asrlt	r3, r6
 801f7e4:	18e4      	addlt	r4, r4, r3
 801f7e6:	ea24 0407 	bic.w	r4, r4, r7
 801f7ea:	2500      	movs	r5, #0
 801f7ec:	e7e0      	b.n	801f7b0 <floor+0x48>
 801f7ee:	2e33      	cmp	r6, #51	@ 0x33
 801f7f0:	dd0a      	ble.n	801f808 <floor+0xa0>
 801f7f2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801f7f6:	d103      	bne.n	801f800 <floor+0x98>
 801f7f8:	f7e0 fccc 	bl	8000194 <__adddf3>
 801f7fc:	4602      	mov	r2, r0
 801f7fe:	460b      	mov	r3, r1
 801f800:	4610      	mov	r0, r2
 801f802:	4619      	mov	r1, r3
 801f804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f808:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 801f80c:	f04f 3cff 	mov.w	ip, #4294967295
 801f810:	fa2c f707 	lsr.w	r7, ip, r7
 801f814:	4207      	tst	r7, r0
 801f816:	d0f3      	beq.n	801f800 <floor+0x98>
 801f818:	a30f      	add	r3, pc, #60	@ (adr r3, 801f858 <floor+0xf0>)
 801f81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f81e:	f7e0 fcb9 	bl	8000194 <__adddf3>
 801f822:	2200      	movs	r2, #0
 801f824:	2300      	movs	r3, #0
 801f826:	f7e0 fee9 	bl	80005fc <__aeabi_dcmpgt>
 801f82a:	2800      	cmp	r0, #0
 801f82c:	d0c0      	beq.n	801f7b0 <floor+0x48>
 801f82e:	2c00      	cmp	r4, #0
 801f830:	da0a      	bge.n	801f848 <floor+0xe0>
 801f832:	2e14      	cmp	r6, #20
 801f834:	d101      	bne.n	801f83a <floor+0xd2>
 801f836:	3401      	adds	r4, #1
 801f838:	e006      	b.n	801f848 <floor+0xe0>
 801f83a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801f83e:	2301      	movs	r3, #1
 801f840:	40b3      	lsls	r3, r6
 801f842:	441d      	add	r5, r3
 801f844:	4545      	cmp	r5, r8
 801f846:	d3f6      	bcc.n	801f836 <floor+0xce>
 801f848:	ea25 0507 	bic.w	r5, r5, r7
 801f84c:	e7b0      	b.n	801f7b0 <floor+0x48>
 801f84e:	2500      	movs	r5, #0
 801f850:	462c      	mov	r4, r5
 801f852:	e7ad      	b.n	801f7b0 <floor+0x48>
 801f854:	f3af 8000 	nop.w
 801f858:	8800759c 	.word	0x8800759c
 801f85c:	7e37e43c 	.word	0x7e37e43c
 801f860:	bff00000 	.word	0xbff00000
 801f864:	000fffff 	.word	0x000fffff

0801f868 <_init>:
 801f868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f86a:	bf00      	nop
 801f86c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f86e:	bc08      	pop	{r3}
 801f870:	469e      	mov	lr, r3
 801f872:	4770      	bx	lr

0801f874 <_fini>:
 801f874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f876:	bf00      	nop
 801f878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f87a:	bc08      	pop	{r3}
 801f87c:	469e      	mov	lr, r3
 801f87e:	4770      	bx	lr
