{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558542916422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558542916428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 17:35:16 2019 " "Processing started: Wed May 22 17:35:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558542916428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542916428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase1 -c Fase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase1 -c Fase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542916428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558542917099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558542917099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selprod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selprod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelProd-Behavioral " "Found design unit 1: SelProd-Behavioral" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929262 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelProd " "Found entity 1: SelProd" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contmoedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contmoedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContMoedas-Behavioral " "Found design unit 1: ContMoedas-Behavioral" {  } { { "ContMoedas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/ContMoedas.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContMoedas " "Found entity 1: ContMoedas" {  } { { "ContMoedas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/ContMoedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqvendas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqvendas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqVendas-Behavioral " "Found design unit 1: MaqVendas-Behavioral" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/MaqVendas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929273 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqVendas " "Found entity 1: MaqVendas" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/MaqVendas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1-Shell " "Found design unit 1: Fase1-Shell" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1 " "Found entity 1: Fase1" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-Behavioral " "Found design unit 1: ClkDivider-Behavioral" {  } { { "ClkDivider.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/ClkDivider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "ClkDivider.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/ClkDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929296 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1558542929301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behavioral " "Found design unit 1: Mux-Behavioral" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558542929301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase1 " "Elaborating entity \"Fase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558542929351 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..2\] Fase1.vhd(9) " "Using initial value X (don't care) for net \"LEDG\[3..2\]\" at Fase1.vhd(9)" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929355 "|Fase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDivider ClkDivider:clk A:behavioral " "Elaborating entity \"ClkDivider\" using architecture \"A:behavioral\" for hierarchy \"ClkDivider:clk\"" {  } { { "Fase1.vhd" "clk" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558542929357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux Mux:Mux A:behavioral " "Elaborating entity \"Mux\" using architecture \"A:behavioral\" for hierarchy \"Mux:Mux\"" {  } { { "Fase1.vhd" "Mux" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558542929361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SelProd SelProd:Prod A:behavioral " "Elaborating entity \"SelProd\" using architecture \"A:behavioral\" for hierarchy \"SelProd:Prod\"" {  } { { "Fase1.vhd" "Prod" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558542929365 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_estado SelProd.vhd(18) " "VHDL Process Statement warning at SelProd.vhd(18): inferring latch(es) for signal or variable \"s_estado\", which holds its previous value in one or more paths through the process" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558542929366 "|Fase1|SelProd:Prod"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_valProd SelProd.vhd(18) " "VHDL Process Statement warning at SelProd.vhd(18): inferring latch(es) for signal or variable \"s_valProd\", which holds its previous value in one or more paths through the process" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558542929366 "|Fase1|SelProd:Prod"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_numProd SelProd.vhd(18) " "VHDL Process Statement warning at SelProd.vhd(18): inferring latch(es) for signal or variable \"s_numProd\", which holds its previous value in one or more paths through the process" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558542929366 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[0\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[0\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929366 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[1\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[1\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929366 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[2\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[2\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929366 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[3\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[3\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929366 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[0\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[0\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[1\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[1\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[2\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[2\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[3\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[3\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[4\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[4\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[5\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[5\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[6\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[6\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[7\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[7\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_estado SelProd.vhd(18) " "Inferred latch for \"s_estado\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542929367 "|Fase1|SelProd:Prod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MaqVendas MaqVendas:Maquina A:behavioral " "Elaborating entity \"MaqVendas\" using architecture \"A:behavioral\" for hierarchy \"MaqVendas:Maquina\"" {  } { { "Fase1.vhd" "Maquina" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558542929368 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start MaqVendas.vhd(40) " "VHDL Process Statement warning at MaqVendas.vhd(40): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/MaqVendas.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558542929369 "|Fase1|MaqVendas:Maquina"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selProd MaqVendas.vhd(50) " "VHDL Process Statement warning at MaqVendas.vhd(50): signal \"selProd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/MaqVendas.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558542929370 "|Fase1|MaqVendas:Maquina"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "liberar MaqVendas.vhd(60) " "VHDL Process Statement warning at MaqVendas.vhd(60): signal \"liberar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/MaqVendas.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558542929370 "|Fase1|MaqVendas:Maquina"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ContMoedas ContMoedas:Moed A:behavioral " "Elaborating entity \"ContMoedas\" using architecture \"A:behavioral\" for hierarchy \"ContMoedas:Moed\"" {  } { { "Fase1.vhd" "Moed" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558542929379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:display A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:display\"" {  } { { "Fase1.vhd" "display" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558542929390 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux:Mux\|Output~0 " "Found clock multiplexer Mux:Mux\|Output~0" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1558542929626 "|Fase1|Mux:Mux|Output~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1558542929626 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558542930045 "|Fase1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558542930045 "|Fase1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558542930045 "|Fase1|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558542930045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558542930146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558542931173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558542931173 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Fase1.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase1/Fase1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558542931261 "|Fase1|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558542931261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558542931263 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558542931263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558542931263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558542931263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558542931294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 17:35:31 2019 " "Processing ended: Wed May 22 17:35:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558542931294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558542931294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558542931294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558542931294 ""}
