
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101118                       # Number of seconds simulated
sim_ticks                                101118286215                       # Number of ticks simulated
final_tick                               627305270979                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166986                       # Simulator instruction rate (inst/s)
host_op_rate                                   210593                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1927802                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342384                       # Number of bytes of host memory used
host_seconds                                 52452.64                       # Real time elapsed on the host
sim_insts                                  8758858895                       # Number of instructions simulated
sim_ops                                   11046134117                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       961408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       977152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2932736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1241856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1815936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2932608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2551680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1233152                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14686080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4271104                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4271104                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7511                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7634                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        22912                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9702                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        22911                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        19935                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9634                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                114735                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           33368                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                33368                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9507756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9663455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29003023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12281221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        43039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17958532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        48102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     29001757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     25234605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        51900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12195143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145236639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48102                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        43039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        48102                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48102                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        51900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             391146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42238691                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42238691                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42238691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9507756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9663455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29003023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12281221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        43039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17958532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        48102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     29001757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     25234605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        51900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12195143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187475329                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22043890                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18352819                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1998222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8501809                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8082082                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2371959                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93193                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191813580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120915560                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22043890                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10454041                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25212333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5554346                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6055353                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11905033                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1909267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226619227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.655646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.030903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201406894     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547438      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1957541      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3094303      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1306039      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1684052      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951064      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          889349      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12782547      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226619227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090906                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498642                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190683833                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7294328                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25091832                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11814                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3537418                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3356048                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          543                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147777081                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2245                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3537418                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190877846                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618995                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6134044                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24909734                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       541186                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146860575                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77740                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       378166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205127861                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    682984325                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    682984325                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33241327                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35761                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18713                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1903841                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13732158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7196155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81434                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1627143                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143390264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137669561                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       123919                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17223476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     34898786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226619227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607493                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168279987     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26606514     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10887425      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6092666      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8265075      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2534690      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2499316      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347879      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105675      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226619227                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938116     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        126901     10.68%     89.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122814     10.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115981168     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883496      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12613575      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7174275      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137669561                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567733                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1187831                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008628                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503270098                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160650293                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134092366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138857392                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102806                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2560224                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          665                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        96819                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3537418                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         471154                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59453                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143426161                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13732158                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7196155                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18714                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          665                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1121797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2304894                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135272583                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12411075                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2396977                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19584787                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19136715                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173712                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557848                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134092709                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134092366                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80359998                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215801423                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552981                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372379                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20203486                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015371                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223081809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552368                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    170932995     76.62%     76.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26426435     11.85%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9590215      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4786781      2.15%     94.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4372942      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1839100      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816240      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865419      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2451682      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223081809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2451682                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364056216                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290391035                       # The number of ROB writes
system.switch_cpus0.timesIdled                2902121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15870669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.424899                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.424899                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412388                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412388                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608689640                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187379811                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136708597                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus1.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22035407                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18345333                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2000508                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8468718                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8076415                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2371829                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93084                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191769292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120861611                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22035407                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10448244                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25199731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5565847                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6086736                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11905646                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1912399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226602963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.030816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201403232     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1546069      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1952817      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3091422      1.36%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1305506      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1682909      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1949195      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          891938      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12779875      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226602963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090871                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498419                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190641676                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7322712                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25079869                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        12046                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3546658                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3355334                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          546                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147741985                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2599                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3546658                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190834753                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         619008                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6164780                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24898895                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       538865                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146833014                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77973                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       375664                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    205061539                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    682855373                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    682855373                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171749551                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33311977                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35659                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18625                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1894316                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13745731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7194674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        80892                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1631481                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143362784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137603711                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       127519                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17281823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35101571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226602963                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168289079     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26600680     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10873412      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6095555      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8257536      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2538402      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2496545      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1345914      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       105840      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226602963                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         938957     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128445     10.79%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122732     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115923997     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1881140      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17033      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12608763      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7172778      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137603711                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567462                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1190134                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008649                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    503128038                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160681053                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134024338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138793845                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       102356                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2582696                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100995                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3546658                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         470653                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        59723                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143398578                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       112072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13745731                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7194674                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18626                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1184588                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1123750                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2308338                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135206905                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12405032                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2396806                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19577133                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19124489                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7172101                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557577                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134024791                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134024338                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80307567                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215716563                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552701                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372283                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99920323                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123125118                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20274024                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34363                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017622                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223056305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551991                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372480                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170946826     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26408718     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9586889      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4775920      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4371031      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1835458      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1816472      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       865312      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2449679      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223056305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99920323                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123125118                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18256708                       # Number of memory references committed
system.switch_cpus1.commit.loads             11163029                       # Number of loads committed
system.switch_cpus1.commit.membars              17142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17846687                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110852696                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2542504                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2449679                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364005066                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290344965                       # The number of ROB writes
system.switch_cpus1.timesIdled                2905638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15886933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99920323                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123125118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99920323                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.426833                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.426833                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412060                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412060                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608382856                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187272344                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136646819                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34334                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18915834                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17067654                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       997683                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7626848                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6780250                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1047605                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        44304                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    200743242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119022563                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18915834                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7827855                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23544894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3111799                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4410693                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11526012                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1002787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230787914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.932884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207243020     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          843132      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1715792      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          722382      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3921071      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3482869      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          684930      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1408911      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10765807      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230787914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078007                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490835                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199670808                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5495365                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23458773                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74381                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2088582                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1660817                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          504                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139573387                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2778                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2088582                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       199868376                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3844777                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1023529                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23345950                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       616695                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139501261                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        262007                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       223861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4977                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    163770590                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    657107698                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    657107698                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    145440809                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        18329775                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16208                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8183                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1557158                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     32941452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16667132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       151869                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       807749                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139230256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16259                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133991904                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        68724                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10568731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     25131842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230787914                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580585                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378051                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    183193783     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14238439      6.17%     85.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11706871      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5054245      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6400901      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6214692      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3526951      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       278038      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       173994      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230787914                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         339290     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2647061     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        76764      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     84048901     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1168808      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8023      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     32136496     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     16629676     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133991904                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.552567                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3063115                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022860                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    501903561                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    149818656                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132852648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137055019                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       241771                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1259154                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          553                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3416                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       101654                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        11875                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2088582                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3498925                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       172106                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139246595                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     32941452                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     16667132                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8185                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        117689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           98                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3416                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       586555                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       582224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1168779                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133054226                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     32027322                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       937678                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            48655351                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17433132                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          16628029                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548700                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132856888                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132852648                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71741538                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141301585                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.547869                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507719                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107954673                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126864154                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12396141                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1019737                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228699332                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554720                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378399                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    182717873     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16757034      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7875623      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7783464      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2117708      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9066588      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       676642      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       493342      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1211058      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228699332                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107954673                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126864154                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              48247772                       # Number of memory references committed
system.switch_cpus2.commit.loads             31682294                       # Number of loads committed
system.switch_cpus2.commit.membars               8074                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16753084                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112812532                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1228725                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1211058                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           366748244                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          280609422                       # The number of ROB writes
system.switch_cpus2.timesIdled                4409997                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               11701982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107954673                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126864154                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107954673                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.246220                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.246220                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445192                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445192                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       657844566                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      154271153                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      166254721                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16148                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20068886                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16420056                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1959211                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8212174                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7888638                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2074753                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89489                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    193286563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             112269596                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20068886                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9963391                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23424729                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5352688                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4149853                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11823706                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1961127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224229120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200804391     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1087893      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1731357      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2350907      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2414507      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2044458      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1143498      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1704250      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10947859      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224229120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082762                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462987                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       191321383                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6131433                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23383404                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25295                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3367604                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3304359                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137754580                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1977                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3367604                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       191842198                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1293882                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3636280                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22894769                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1194384                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137711055                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        162675                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       521022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    192173781                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    640654316                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    640654316                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166641017                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25532764                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34166                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17783                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3575085                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12879784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6988313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82025                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1716644                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137558958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        130645054                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17909                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15182553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36363453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1248                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224229120                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582641                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273220                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    168904729     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22789940     10.16%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11520986      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8671331      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6819948      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2759249      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1737971      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       904442      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       120524      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224229120                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          24910     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79513     36.68%     48.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112345     51.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109876796     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1952270      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16379      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11833499      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6966110      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     130645054                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538765                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             216768                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    485753905                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152776328                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128687536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130861822                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       266969                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2054028                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          534                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       101251                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3367604                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1023608                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       116239                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137593381                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        13596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12879784                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6988313                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17787                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         98289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          534                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1139699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1101864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2241563                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128842836                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11135365                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1802218                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18101193                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18308564                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6965828                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531333                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128687755                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128687536                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73867674                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        199042520                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530692                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371115                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97140765                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119530752                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18062657                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33039                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1983985                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220861516                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541202                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389476                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    171792970     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24339363     11.02%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9177253      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4375153      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3709964      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2117576      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1836645      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       836918      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2675674      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220861516                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97140765                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119530752                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17712818                       # Number of memory references committed
system.switch_cpus3.commit.loads             10825756                       # Number of loads committed
system.switch_cpus3.commit.membars              16482                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17236427                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107695864                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2461400                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2675674                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355778575                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          278554482                       # The number of ROB writes
system.switch_cpus3.timesIdled                2926935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18260776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97140765                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119530752                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97140765                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.496273                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.496273                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400597                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400597                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       579888126                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179255987                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127713709                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33010                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus4.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18492107                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16505538                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1469506                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12240162                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12049425                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1110574                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        44344                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    195273350                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             105030642                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18492107                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13159999                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23410278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4823727                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2770825                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11811352                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1442654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    224800387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.766332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       201390109     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3564079      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1805564      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3527235      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1130798      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3260452      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          515221      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          836593      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8770336      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    224800387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076259                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.433134                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       192920390                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5168570                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23363904                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        18903                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3328616                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1752096                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17318                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     117506717                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        32749                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3328616                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       193184339                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3094157                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1272631                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23124282                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       796358                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     117344665                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         91048                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       635707                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    153813436                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    531851133                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    531851133                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    124782491                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29030937                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        15757                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7966                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1733086                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     21134636                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3446031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        21576                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       784991                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         116738894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        15814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        109323943                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        71367                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21020564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43079079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    224800387                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486316                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098971                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176857588     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15132388      6.73%     85.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     15995790      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9325989      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4798441      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1202709      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1425938      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        33281      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28263      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    224800387                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         183901     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         73898     23.11%     80.61% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        61992     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     85742570     78.43%     78.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       858246      0.79%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7792      0.01%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19298463     17.65%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3416872      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     109323943                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450839                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             319791                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    443839431                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    137775556                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    106553382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     109643734                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        85797                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4285671                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          289                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        84861                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3328616                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2059915                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        99416                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    116754795                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        13283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     21134636                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3446031                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7964                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         38959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1807                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          289                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       989391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       569401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1558792                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    107938620                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19024633                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1385323                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            22441370                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16407011                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3416737                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.445126                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             106577363                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            106553382                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         64474209                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        140505009                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439414                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458875                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     84891843                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     95586840                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21172096                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        15714                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1460247                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    221471771                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431598                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302531                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    185874749     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     13988853      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8985110      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2828949      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4692715      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       915499      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       581000      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       532603      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3072293      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    221471771                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     84891843                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      95586840                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20210132                       # Number of memory references committed
system.switch_cpus4.commit.loads             16848962                       # Number of loads committed
system.switch_cpus4.commit.membars               7840                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          14665227                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         83538321                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1196530                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3072293                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           335158102                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          236849139                       # The number of ROB writes
system.switch_cpus4.timesIdled                4332213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17689509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           84891843                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             95586840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     84891843                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.856457                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.856457                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.350084                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.350084                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       501692932                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      138847668                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      124776635                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         15700                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18911620                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17064973                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       998147                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7802847                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6781938                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1047477                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        44170                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    200724615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             119005555                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18911620                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7829415                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23544698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3114670                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4397784                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11525976                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1003510                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230758538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.932896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207213840     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          843973      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1721384      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          720448      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3917823      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3482469      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          685671      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1406532      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10766398      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230758538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077989                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490765                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199650606                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5484021                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23458658                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        74310                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2090938                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1659262                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          503                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     139557165                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2732                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2090938                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199848020                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3834166                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1022555                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23345740                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       617114                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     139485386                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          104                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        262168                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       223688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         5525                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    163768191                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    657039997                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    657039997                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    145403744                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        18364447                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16200                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8177                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1558676                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     32936327                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16664256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       151895                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       807902                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         139215979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16251                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133974579                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        68605                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10584293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     25154019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230758538                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580583                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378007                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    183167064     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14238485      6.17%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11708470      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5054073      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6399634      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6212729      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3525913      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       278084      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       174086      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230758538                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         338956     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2646317     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        76726      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     84041598     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1168423      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8021      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     32129636     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16626901     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133974579                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552496                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3061999                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022855                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    501838300                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    149819924                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132834071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     137036578                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       241071                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1261971                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          563                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3410                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       102926                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11867                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2090938                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3487745                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       171566                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    139232310                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     32936327                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16664256                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8179                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        117200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           93                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3410                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       587537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       582089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1169626                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133035878                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     32019879                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       938701                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            48645059                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17428437                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16625180                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548624                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132838313                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132834071                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         71734370                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        141287384                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547792                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507720                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    107927324                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    126831994                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12413668                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1020259                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    228667600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554657                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378310                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    182695339     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16755707      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7873613      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7781668      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2117351      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9063613      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       676197      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       493490      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1210622      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    228667600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    107927324                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     126831994                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              48235686                       # Number of memory references committed
system.switch_cpus5.commit.loads             31674356                       # Number of loads committed
system.switch_cpus5.commit.membars               8072                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16748831                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        112783930                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1228409                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1210622                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           366702315                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          280582518                       # The number of ROB writes
system.switch_cpus5.timesIdled                4410308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               11731358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          107927324                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            126831994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    107927324                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.246789                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.246789                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445080                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445080                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       657746752                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      154256718                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      166227518                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16144                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19750626                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16150451                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1929657                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8374344                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7816366                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2034288                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        85951                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191843727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             112011045                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19750626                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9850654                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23489406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5581093                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3231494                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         11794528                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1945560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222173591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198684185     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1275220      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2015836      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3195013      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1333754      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1499506      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1581941      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1034837      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11553299      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222173591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081449                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461920                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       190135247                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      4953796                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23416783                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        59281                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3608482                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3240326                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          457                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     136804373                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2978                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3608482                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       190412733                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1593430                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      2561953                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23202172                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       794819                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     136729281                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        17560                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        235894                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       298370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        26371                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    189812385                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    636049638                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    636049638                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    162274432                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27537953                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        34828                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19136                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2430518                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13039618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7007165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       212299                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1590726                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         136546361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        34923                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129323986                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       159128                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17191088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38098188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222173591                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582085                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273694                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    167634925     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21892781      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11974253      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8157679      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7625126      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2205327      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1701503      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       582471      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       399526      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222173591                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          30102     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         93994     38.82%     51.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       118032     48.75%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    108333291     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2042135      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15690      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11958766      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6974104      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129323986                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533317                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             242128                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001872                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    481222819                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    153773797                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    127253191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     129566114                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       389164                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2329337                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          302                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1451                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       198536                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8060                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3608482                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1100381                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       116654                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    136581412                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        51470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13039618                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7007165                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19118                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         86182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1451                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1129404                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1098134                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2227538                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    127491399                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11247090                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1832587                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18219577                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17942427                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6972487                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525760                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             127254186                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            127253191                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74402763                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        194362401                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524777                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382804                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95319414                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    116837366                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19744261                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31646                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1970716                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    218565109                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534565                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388020                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    171124798     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22974331     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8947942      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4818404      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3611580      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2015739      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1240090      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1111416      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2720809      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    218565109                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95319414                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     116837366                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17518910                       # Number of memory references committed
system.switch_cpus6.commit.loads             10710281                       # Number of loads committed
system.switch_cpus6.commit.membars              15788                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16771489                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        105279227                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2373541                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2720809                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           352425290                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          276771941                       # The number of ROB writes
system.switch_cpus6.timesIdled                3088890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               20316305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95319414                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            116837366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95319414                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.543972                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.543972                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393086                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393086                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       574949349                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      176394740                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      127597097                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31618                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus7.numCycles               242489896                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20064233                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16415357                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1960359                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8220024                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7885603                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2073769                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        89040                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    193305398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             112244437                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20064233                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9959372                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23412664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5352393                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4155225                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11825159                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1962502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    224239821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.957661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       200827157     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1083483      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1725769      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2348261      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2416014      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2043595      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1143525      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1710839      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10941178      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    224239821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082743                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462883                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       191340170                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6136933                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23371001                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        25554                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3366162                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3304353                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     137725928                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1979                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3366162                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       191859509                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1293473                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3642018                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22883719                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1194937                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     137682737                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        162957                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       520948                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    192133762                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    640512571                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    640512571                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    166615922                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25517840                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        34069                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17691                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3577198                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12870615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6987088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        82148                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1693808                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         137533819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        34193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        130638336                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17893                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15152560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36267732                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    224239821                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582583                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273296                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    168938746     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22764806     10.15%     85.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11510226      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8678379      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6827592      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2757703      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1737616      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       904662      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       120091      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    224239821                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          24889     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         79555     36.70%     48.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       112337     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    109877079     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1952005      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16376      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11827695      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6965181      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     130638336                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538737                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             216781                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    485751167                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    152721105                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    128684915                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     130855117                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       266187                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2046514                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          537                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       101080                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3366162                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1022610                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       116383                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    137568152                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12870615                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6987088                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17693                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         98611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          537                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1140835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1102375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2243210                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    128837198                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11130355                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1801138                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18095265                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18306221                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6964910                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531310                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             128685149                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            128684915                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         73856223                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        199023727                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530682                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371093                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     97126114                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    119512677                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18055498                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        33034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1985129                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    220873659                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541091                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389606                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171826690     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     24322650     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9175249      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4375095      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3701257      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2117723      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1841525      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       836309      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2677161      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    220873659                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     97126114                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     119512677                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17710109                       # Number of memory references committed
system.switch_cpus7.commit.loads             10824101                       # Number of loads committed
system.switch_cpus7.commit.membars              16480                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17233798                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        107679577                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2461019                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2677161                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           355763997                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          278502572                       # The number of ROB writes
system.switch_cpus7.timesIdled                2928215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18250075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           97126114                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            119512677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     97126114                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.496650                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.496650                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400537                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400537                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       579854649                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      179250204                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      127686022                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33004                       # number of misc regfile writes
system.l2.replacements                         114745                       # number of replacements
system.l2.tagsinuse                      32764.437142                       # Cycle average of tags in use
system.l2.total_refs                          1974457                       # Total number of references to valid blocks.
system.l2.sampled_refs                         147497                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.386421                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           156.401878                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.757701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1567.369846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.902085                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1560.417611                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.212805                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4776.043025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.189317                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2062.652238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.225284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2854.420253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.749606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4764.167260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.329918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3654.781797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.313296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2043.819569                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            832.710136                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            799.199772                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1440.579218                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            970.465128                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1293.586811                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1447.080753                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1479.082859                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            994.978975                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004773                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.047832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.047620                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.145753                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.062947                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.087110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.145391                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.111535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.062372                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.025412                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.024390                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.043963                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.029616                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.039477                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.044161                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.045138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.030364                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999891                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27649                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27495                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        54295                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        29911                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        38858                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        54240                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        49418                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        29978                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  311856                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            94242                       # number of Writeback hits
system.l2.Writeback_hits::total                 94242                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1061                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27853                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27700                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        54370                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        30065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        38926                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        54315                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        49547                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        30129                       # number of demand (read+write) hits
system.l2.demand_hits::total                   312917                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27853                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27700                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        54370                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        30065                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        38926                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        54315                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        49547                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        30129                       # number of overall hits
system.l2.overall_hits::total                  312917                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7511                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7634                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        22912                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9702                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        22911                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        19935                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         9634                       # number of ReadReq misses
system.l2.ReadReq_misses::total                114735                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7634                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        22912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9702                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        22911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        19935                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         9634                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114735                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7511                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7634                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        22912                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9702                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14187                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        22911                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        19935                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         9634                       # number of overall misses
system.l2.overall_misses::total                114735                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5732399                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1240446507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5841574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1259745357                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5575451                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3738333795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6296184                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1590563892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5195954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2311976319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5707389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3735345978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5860566                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3274512743                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6095444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1580582232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18777811784                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5732399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1240446507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5841574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1259745357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5575451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3738333795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6296184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1590563892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5195954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2311976319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5707389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3735345978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5860566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3274512743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6095444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1580582232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18777811784                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5732399                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1240446507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5841574                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1259745357                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5575451                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3738333795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6296184                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1590563892                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5195954                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2311976319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5707389                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3735345978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5860566                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3274512743                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6095444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1580582232                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18777811784                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        35129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        77207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        53045                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        77151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        69353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        39612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              426591                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        94242                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             94242                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1061                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35364                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        35334                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        77282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39767                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        53113                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        77226                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        69482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        39763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427652                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35364                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        35334                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        77282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39767                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        53113                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        77226                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        69482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        39763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427652                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.213623                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.217313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.296761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.244920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.267452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.296963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.287443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.243209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.268958                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.212391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.216053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.296473                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.243971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.267110                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.296675                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.286909                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.242286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268291                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.212391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.216053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.296473                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.243971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.267110                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.296675                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.286909                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.242286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268291                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146984.589744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165150.646652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146039.350000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165017.730810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 146722.394737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163160.518287                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153565.463415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163941.856524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152822.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 162964.426517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150194.447368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163037.230064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154225.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 164259.480461                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148669.365854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164062.926303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163662.455083                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146984.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165150.646652                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146039.350000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165017.730810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 146722.394737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163160.518287                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153565.463415                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163941.856524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152822.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 162964.426517                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150194.447368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163037.230064                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154225.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 164259.480461                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148669.365854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164062.926303                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163662.455083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146984.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165150.646652                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146039.350000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165017.730810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 146722.394737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163160.518287                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153565.463415                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163941.856524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152822.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 162964.426517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150194.447368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163037.230064                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154225.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 164259.480461                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148669.365854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164062.926303                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163662.455083                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                33368                       # number of writebacks
system.l2.writebacks::total                     33368                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7634                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        22912                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9702                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        22911                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        19935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         9634                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           114735                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        22912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        22911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        19935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         9634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        22912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        22911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        19935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         9634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114735                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3461587                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    803003184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3511796                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    815154100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3361208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2404265654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3911577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1025496181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3215658                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1485279975                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3492743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2401365373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3647782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2113465139                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3708450                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1019495051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12095835458                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3461587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    803003184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3511796                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    815154100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3361208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2404265654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3911577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1025496181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3215658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1485279975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3492743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2401365373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3647782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2113465139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3708450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1019495051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12095835458                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3461587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    803003184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3511796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    815154100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3361208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2404265654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3911577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1025496181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3215658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1485279975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3492743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2401365373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3647782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2113465139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3708450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1019495051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12095835458                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.296761                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.267452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.296963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.287443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.243209                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.268958                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.212391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.216053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.296473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.243971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.267110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.296675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.286909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.242286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268291                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.212391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.216053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.296473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.243971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.267110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.296675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.286909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.242286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268291                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88758.641026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106910.289442                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87794.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106779.421011                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88452.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104934.778893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95404.317073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105699.462070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94578.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104693.027067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91914.289474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104812.769979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95994.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106017.814848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        90450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105822.612726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105424.111718                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88758.641026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106910.289442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87794.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106779.421011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88452.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104934.778893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95404.317073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105699.462070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94578.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104693.027067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91914.289474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104812.769979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95994.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106017.814848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        90450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105822.612726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105424.111718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88758.641026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106910.289442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87794.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106779.421011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88452.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104934.778893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95404.317073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105699.462070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94578.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104693.027067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91914.289474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104812.769979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95994.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106017.814848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        90450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105822.612726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105424.111718                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.295855                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011913077                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040147.332661                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.295855                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793743                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11904977                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11904977                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11904977                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11904977                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11904977                       # number of overall hits
system.cpu0.icache.overall_hits::total       11904977                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8405993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8405993                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8405993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8405993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8405993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8405993                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11905033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11905033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11905033                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11905033                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11905033                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11905033                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150107.017857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150107.017857                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150107.017857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150107.017857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150107.017857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150107.017857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6455404                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6455404                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6455404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6455404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6455404                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6455404                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157448.878049                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157448.878049                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157448.878049                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157448.878049                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157448.878049                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157448.878049                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35364                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163366097                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35620                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4586.358703                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.479826                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.520174                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912031                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087969                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9501544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9501544                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062539                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062539                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18438                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18438                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16564083                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16564083                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16564083                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16564083                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90679                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2080                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2080                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92759                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92759                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8967962930                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8967962930                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    134635055                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    134635055                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9102597985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9102597985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9102597985                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9102597985                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9592223                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9592223                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16656842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16656842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16656842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16656842                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000294                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005569                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98897.902822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98897.902822                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64728.391827                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64728.391827                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98131.695954                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98131.695954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98131.695954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98131.695954                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8070                       # number of writebacks
system.cpu0.dcache.writebacks::total             8070                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55519                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1876                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1876                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57395                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57395                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35160                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35160                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          204                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          204                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35364                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35364                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3131489685                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3131489685                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15034576                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15034576                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3146524261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3146524261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3146524261                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3146524261                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002123                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002123                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89063.984215                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89063.984215                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73698.901961                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73698.901961                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88975.349536                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88975.349536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88975.349536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88975.349536                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.310973                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011913691                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2036043.643863                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.310973                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066203                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795370                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11905591                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11905591                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11905591                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11905591                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11905591                       # number of overall hits
system.cpu1.icache.overall_hits::total       11905591                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8331250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8331250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8331250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8331250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8331250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8331250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11905646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11905646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11905646                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11905646                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11905646                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11905646                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 151477.272727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151477.272727                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 151477.272727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151477.272727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 151477.272727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151477.272727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6622078                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6622078                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6622078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6622078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6622078                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6622078                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157668.523810                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157668.523810                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157668.523810                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157668.523810                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157668.523810                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157668.523810                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35334                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163356954                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35590                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4589.967800                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.481870                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.518130                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9498143                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9498143                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7056900                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7056900                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18349                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17167                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17167                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16555043                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16555043                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16555043                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16555043                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90701                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90701                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2093                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2093                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        92794                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         92794                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        92794                       # number of overall misses
system.cpu1.dcache.overall_misses::total        92794                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8986646243                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8986646243                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    136964069                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    136964069                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9123610312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9123610312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9123610312                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9123610312                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9588844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9588844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7058993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7058993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16647837                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16647837                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16647837                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16647837                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009459                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000297                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005574                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005574                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99079.902570                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99079.902570                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 65439.115624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65439.115624                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98321.123262                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98321.123262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98321.123262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98321.123262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        86156                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 17231.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7915                       # number of writebacks
system.cpu1.dcache.writebacks::total             7915                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55572                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55572                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1888                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57460                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35129                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35129                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          205                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35334                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35334                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35334                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35334                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3141935400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3141935400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     15246461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     15246461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3157181861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3157181861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3157181861                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3157181861                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89439.932819                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89439.932819                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74372.980488                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74372.980488                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89352.517717                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89352.517717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89352.517717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89352.517717                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               578.120194                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1039241285                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1785637.946735                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.409925                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.710270                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058349                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868125                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.926475                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11525964                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11525964                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11525964                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11525964                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11525964                       # number of overall hits
system.cpu2.icache.overall_hits::total       11525964                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7433525                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7433525                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7433525                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7433525                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7433525                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7433525                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11526012                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11526012                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11526012                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11526012                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11526012                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11526012                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154865.104167                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154865.104167                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154865.104167                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154865.104167                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154865.104167                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154865.104167                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6129697                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6129697                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6129697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6129697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6129697                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6129697                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157171.717949                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157171.717949                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157171.717949                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157171.717949                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157171.717949                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157171.717949                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 77282                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               447530496                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 77538                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5771.757022                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.906875                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.093125                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437136                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562864                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     30230301                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30230301                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16548848                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16548848                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8083                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8083                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8074                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8074                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     46779149                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46779149                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     46779149                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46779149                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       269888                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       269888                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          249                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       270137                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        270137                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       270137                       # number of overall misses
system.cpu2.dcache.overall_misses::total       270137                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  29784801077                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  29784801077                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     21298122                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     21298122                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  29806099199                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  29806099199                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  29806099199                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  29806099199                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     30500189                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30500189                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     16549097                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     16549097                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8074                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8074                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     47049286                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     47049286                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     47049286                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     47049286                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008849                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008849                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005742                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005742                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005742                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005742                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110359.856967                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110359.856967                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85534.626506                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85534.626506                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110336.974198                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110336.974198                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110336.974198                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110336.974198                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20805                       # number of writebacks
system.cpu2.dcache.writebacks::total            20805                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       192681                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       192681                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       192855                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       192855                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       192855                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       192855                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        77207                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        77207                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        77282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        77282                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77282                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7708725168                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7708725168                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5157476                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5157476                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7713882644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7713882644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7713882644                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7713882644                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001643                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001643                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99844.899659                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99844.899659                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68766.346667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68766.346667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99814.738801                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99814.738801                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99814.738801                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99814.738801                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.260483                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008736121                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947367.028958                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.260483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067725                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828943                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11823650                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11823650                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11823650                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11823650                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11823650                       # number of overall hits
system.cpu3.icache.overall_hits::total       11823650                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8711069                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8711069                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8711069                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8711069                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8711069                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8711069                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11823706                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11823706                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11823706                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11823706                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11823706                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11823706                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155554.803571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155554.803571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155554.803571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155554.803571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155554.803571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155554.803571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6979227                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6979227                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6979227                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6979227                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6979227                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6979227                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162307.604651                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162307.604651                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162307.604651                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162307.604651                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162307.604651                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162307.604651                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39767                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165654932                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40023                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4138.993379                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.549869                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.450131                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912304                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087696                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8140740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8140740                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6854428                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6854428                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17661                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17661                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16505                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16505                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14995168                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14995168                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14995168                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14995168                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       127248                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       127248                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          920                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       128168                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        128168                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       128168                       # number of overall misses
system.cpu3.dcache.overall_misses::total       128168                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14507805448                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14507805448                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     79271367                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     79271367                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14587076815                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14587076815                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14587076815                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14587076815                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8267988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8267988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6855348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6855348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16505                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16505                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15123336                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15123336                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15123336                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15123336                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015390                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015390                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000134                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008475                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008475                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008475                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008475                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114012.050861                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114012.050861                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86164.529348                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86164.529348                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113812.159158                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113812.159158                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113812.159158                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113812.159158                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8580                       # number of writebacks
system.cpu3.dcache.writebacks::total             8580                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87635                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87635                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          766                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88401                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88401                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88401                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88401                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39613                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39613                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          154                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39767                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39767                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3656276254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3656276254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10225093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10225093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3666501347                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3666501347                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3666501347                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3666501347                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92299.907960                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92299.907960                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66396.707792                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66396.707792                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92199.596324                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92199.596324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92199.596324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92199.596324                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               558.135326                       # Cycle average of tags in use
system.cpu4.icache.total_refs               928538754                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1652204.188612                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.059216                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.076109                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.052980                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841468                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.894448                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11811309                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11811309                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11811309                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11811309                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11811309                       # number of overall hits
system.cpu4.icache.overall_hits::total       11811309                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.cpu4.icache.overall_misses::total           43                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6672885                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6672885                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6672885                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6672885                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6672885                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6672885                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11811352                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11811352                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11811352                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11811352                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11811352                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11811352                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 155183.372093                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 155183.372093                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 155183.372093                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 155183.372093                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 155183.372093                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 155183.372093                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5623551                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5623551                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5623551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5623551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5623551                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5623551                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160672.885714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160672.885714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160672.885714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160672.885714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160672.885714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160672.885714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 53113                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               223416426                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 53369                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4186.258427                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   201.665052                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    54.334948                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.787754                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.212246                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     17377359                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       17377359                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3344973                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3344973                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7897                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7897                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7850                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7850                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     20722332                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20722332                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     20722332                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20722332                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       180274                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       180274                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          328                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       180602                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        180602                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       180602                       # number of overall misses
system.cpu4.dcache.overall_misses::total       180602                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  19107875526                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  19107875526                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     28405194                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     28405194                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  19136280720                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19136280720                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  19136280720                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19136280720                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     17557633                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     17557633                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3345301                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3345301                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7850                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7850                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     20902934                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20902934                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     20902934                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20902934                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010268                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010268                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000098                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008640                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008640                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008640                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008640                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 105993.518344                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 105993.518344                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86601.201220                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86601.201220                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 105958.299022                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105958.299022                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 105958.299022                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105958.299022                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6854                       # number of writebacks
system.cpu4.dcache.writebacks::total             6854                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       127229                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       127229                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          260                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       127489                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       127489                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       127489                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       127489                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        53045                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        53045                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           68                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        53113                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        53113                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        53113                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        53113                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5020630822                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5020630822                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4484281                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4484281                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5025115103                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5025115103                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5025115103                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5025115103                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94648.521482                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94648.521482                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65945.308824                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65945.308824                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94611.773069                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94611.773069                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94611.773069                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94611.773069                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               578.274203                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1039241246                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1785637.879725                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.201818                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.072385                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059618                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867103                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.926721                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11525925                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11525925                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11525925                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11525925                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11525925                       # number of overall hits
system.cpu5.icache.overall_hits::total       11525925                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7907405                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7907405                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7907405                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7907405                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7907405                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7907405                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11525976                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11525976                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11525976                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11525976                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11525976                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11525976                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 155047.156863                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 155047.156863                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 155047.156863                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 155047.156863                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 155047.156863                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 155047.156863                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6245313                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6245313                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6245313                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6245313                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6245313                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6245313                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160136.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160136.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160136.230769                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160136.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160136.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160136.230769                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 77226                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               447520417                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 77482                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5775.798469                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.906051                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.093949                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437133                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562867                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     30224368                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       30224368                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     16544703                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      16544703                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8084                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8084                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8072                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8072                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     46769071                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        46769071                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     46769071                       # number of overall hits
system.cpu5.dcache.overall_hits::total       46769071                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       269418                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       269418                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          250                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       269668                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        269668                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       269668                       # number of overall misses
system.cpu5.dcache.overall_misses::total       269668                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  29741048595                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  29741048595                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     21670495                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     21670495                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  29762719090                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  29762719090                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  29762719090                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  29762719090                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     30493786                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     30493786                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     16544953                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     16544953                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8072                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8072                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     47038739                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     47038739                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     47038739                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     47038739                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008835                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008835                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005733                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005733                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005733                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005733                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110389.983576                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110389.983576                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86681.980000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86681.980000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110368.004695                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110368.004695                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110368.004695                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110368.004695                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21457                       # number of writebacks
system.cpu5.dcache.writebacks::total            21457                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       192267                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       192267                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          175                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       192442                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       192442                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       192442                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       192442                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        77151                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        77151                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        77226                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        77226                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        77226                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        77226                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7703341990                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7703341990                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5228489                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5228489                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7708570479                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7708570479                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7708570479                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7708570479                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001642                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001642                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001642                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001642                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99847.597439                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99847.597439                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69713.186667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69713.186667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99818.331637                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99818.331637                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99818.331637                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99818.331637                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.559173                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014462157                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1917697.839319                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.559173                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060191                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.845447                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11794476                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11794476                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11794476                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11794476                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11794476                       # number of overall hits
system.cpu6.icache.overall_hits::total       11794476                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8015197                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8015197                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8015197                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8015197                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8015197                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8015197                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11794528                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11794528                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11794528                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11794528                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11794528                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11794528                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154138.403846                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154138.403846                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154138.403846                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154138.403846                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154138.403846                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154138.403846                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6326798                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6326798                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6326798                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6326798                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6326798                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6326798                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162225.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162225.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162225.589744                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162225.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162225.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162225.589744                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 69482                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               180376812                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 69738                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2586.492472                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.116918                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.883082                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914519                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085481                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8180755                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8180755                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6775906                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6775906                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18934                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18934                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15809                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15809                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14956661                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14956661                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14956661                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14956661                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       176553                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       176553                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          783                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          783                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       177336                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        177336                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       177336                       # number of overall misses
system.cpu6.dcache.overall_misses::total       177336                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  19736947277                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  19736947277                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     66486766                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     66486766                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  19803434043                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  19803434043                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  19803434043                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  19803434043                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8357308                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8357308                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6776689                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6776689                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15809                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15809                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15133997                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15133997                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15133997                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15133997                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021126                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021126                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011718                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011718                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011718                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011718                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111790.495075                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111790.495075                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84912.855683                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84912.855683                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111671.820967                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111671.820967                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111671.820967                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111671.820967                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        12191                       # number of writebacks
system.cpu6.dcache.writebacks::total            12191                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       107200                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       107200                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          654                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          654                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       107854                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       107854                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       107854                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       107854                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        69353                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        69353                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          129                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        69482                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        69482                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        69482                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        69482                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6737806721                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6737806721                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8477888                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8477888                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6746284609                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6746284609                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6746284609                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6746284609                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004591                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004591                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 97152.346993                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 97152.346993                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65720.062016                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65720.062016                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 97093.989940                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 97093.989940                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 97093.989940                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 97093.989940                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.025985                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1008737574                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1947369.833977                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    42.025985                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067349                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828567                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11825103                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11825103                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11825103                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11825103                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11825103                       # number of overall hits
system.cpu7.icache.overall_hits::total       11825103                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8389607                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8389607                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8389607                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8389607                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8389607                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8389607                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11825159                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11825159                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11825159                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11825159                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11825159                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11825159                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 149814.410714                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 149814.410714                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 149814.410714                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 149814.410714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 149814.410714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 149814.410714                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6709280                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6709280                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6709280                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6709280                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6709280                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6709280                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156029.767442                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156029.767442                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156029.767442                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156029.767442                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156029.767442                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156029.767442                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 39763                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               165649967                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 40019                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4139.283016                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.549402                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.450598                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912302                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087698                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8136891                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8136891                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6853407                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6853407                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17569                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17569                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16502                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16502                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14990298                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14990298                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14990298                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14990298                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       127344                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       127344                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          893                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          893                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       128237                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        128237                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       128237                       # number of overall misses
system.cpu7.dcache.overall_misses::total       128237                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  14462664687                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14462664687                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     76025676                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     76025676                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  14538690363                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  14538690363                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  14538690363                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  14538690363                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8264235                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8264235                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6854300                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6854300                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16502                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16502                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15118535                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15118535                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15118535                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15118535                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015409                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015409                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008482                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008482                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008482                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008482                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113571.622432                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113571.622432                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85135.135498                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85135.135498                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113373.600154                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113373.600154                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113373.600154                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113373.600154                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8370                       # number of writebacks
system.cpu7.dcache.writebacks::total             8370                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        87732                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        87732                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          742                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          742                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        88474                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        88474                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        88474                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        88474                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        39612                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        39612                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        39763                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        39763                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        39763                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        39763                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3651201349                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3651201349                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9923459                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9923459                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3661124808                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3661124808                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3661124808                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3661124808                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002630                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002630                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92174.122715                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 92174.122715                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65718.271523                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65718.271523                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92073.656615                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92073.656615                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92073.656615                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92073.656615                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
