#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 11 19:18:42 2020
# Process ID: 10308
# Current directory: E:/Exercise/FPGA/v3edu/test12_add_check_sum/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8940 E:\Exercise\FPGA\v3edu\test12_add_check_sum\design\gige_tx_frame.xpr
# Log file: E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test12_add_check_sum/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.xpr
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/new/add_check_sum.v w ]
add_files E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/new/add_check_sum.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x256 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x256} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips bram_wr8x256]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -directory E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -reset -force -quiet
remove_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci
file delete -force e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x258 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x258} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_wr8x258]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci] -directory E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci] -no_script -reset -force -quiet
remove_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci
file delete -force e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x256 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x256} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_wr8x256]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -reset -force -quiet
remove_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci
file delete -force e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x256 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x256} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_wr8x256]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -directory E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
