Description	DD MO RAM test 9H 9H/J		
Start		NEG	
Stop		NEG	
Clock		NEG	
Start Address	0x9000		
End Address	0x93FF		
Delay	99		
Stop to Start	TRUE		
Clock to Phase2	TRUE		
Start to A15	TRUE		
NOP Mode	FALSE		
Force Write	TRUE		
Enable Address Counter	TRUE		
Enable Data Counter	TRUE		
Notes	For testing Motion Object RAM at 9H and 9H/J, LS245 at 8H (incorrectly labeled as 8G on some schematics). When prompted, turn off "Force R/W to LOW (write)" mode.		
Signal	Location	Pin	Signature
BR/W	9H	10	0000
MORA6	9H	1	0108
MORA5	9H	2	3A9A
MORA4	9H	3	H10F
MORA3	9H	4	HH53
MORA0	9H	5	7A33
MORA1	9H	6	29PP
MORA2	9H	7	0863
MORA7	9H	17	F61C
MORA8	9H	16	2946
MORA9	9H	15	4596
BR/W	9H/J	10	0000
MORA6	9H/J	1	0108
MORA5	9H/J	2	3A9A
MORA4	9H/J	3	H10F
MORA3	9H/J	4	HH53
MORA0	9H/J	5	7A33
MORA1	9H/J	6	29PP
MORA2	9H/J	7	0863
MORA7	9H/J	17	F61C
MORA8	9H/J	16	2946
MORA9	9H/J	15	4596
DB7	9H	11	F61C
DB6	9H	12	0108
DB5	9H	13	3A9A
DB4	9H	14	H10F
DB3	9H/J	11	HH53
DB2	9H/J	12	0863
DB1	9H/J	13	29PP
DB0	9H/J	14	7A33
READ	R/W	LOW	XXXX
DB7	8H	9	F61C
DB6	8H	8	0108
DB5	8H	7	3A9A
DB4	8H	6	H10F
DB3	8H	5	HH53
DB2	8H	4	0863
DB1	8H	3	29PP
DB0	8H	2	7A33
MOP7	4N	6	F61C
MOP6	4N	5	0108
MOP5	4N	4	3A9A
MOP4	4N	3	H10F
MOP3	4F	6	HH53
MOP2	4F	5	0863
MOP1	4F	4	29PP
MOP0	4F	3	7A33
MOP7	3H	6	F61C
MOP6	3H	5	0108
MOP5	3H	4	3A9A
MOP4	3H	3	H10F
MOP3	3F	6	HH53
MOP2	3F	5	0863
MOP1	3F	4	29PP
MOP0	3F	3	7A33
