// Seed: 2903161429
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7
);
  wire id_9, id_10;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output wire  id_6,
    output tri0  id_7
);
  tri0 id_9 = 1;
  wire id_10;
  assign id_0 = id_9;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9,
      id_6,
      id_1,
      id_5,
      id_5
  );
  supply1 id_12;
  assign id_6 = 1;
  wire id_13;
  assign id_7  = id_9;
  assign id_12 = 1;
endmodule
