// Seed: 3008237815
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wor id_15,
    input wire id_16,
    input uwire id_17,
    output wor id_18,
    input wor id_19
);
  if (1) begin
    begin
      wire id_21;
      assign id_18 = id_2;
    end
    wire id_22;
  end else tri id_23, id_24, id_25 = id_9;
  module_0();
endmodule
