
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M-SP1
Install: C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NH8R733

Implementation : synthesis

# Written on Wed Feb  8 12:03:22 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "B:\HERMESS_SPSoftware\Firmware\fpga\designer\root\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                      Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                      Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------
0 -       root_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     2130 
                                                                                                                                           
0 -       root_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
===========================================================================================================================================


Clock Load Summary
******************

                                                           Clock     Source                                                   Clock Pin                                 Non-clock Pin     Non-clock Pin                                          
Clock                                                      Load      Pin                                                      Seq Example                               Seq Example       Comb Example                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
root_sb_CCC_0_FCCC|GL0_net_inferred_clock                  2130      MSS.CCC_0.CCC_INST.GL0(CCC)                              STAMP6.apb_is_atomic.C                    -                 MSS.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                 
root_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        MSS.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     MSS.CORERESETP_0.release_sdif0_core.C     -                 MSS.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
=================================================================================================================================================================================================================================================
