{
    "nl": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/33-openroad-detailedplacement/efpga_core.nl.v",
    "pnl": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/33-openroad-detailedplacement/efpga_core.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/33-openroad-detailedplacement/efpga_core.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/33-openroad-detailedplacement/efpga_core.odb",
    "sdc": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/33-openroad-detailedplacement/efpga_core.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/12-openroad-staprepnr/nom_tt_025C_1v80/efpga_core__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/12-openroad-staprepnr/nom_ss_100C_1v60/efpga_core__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/12-openroad-staprepnr/nom_ff_n40C_1v95/efpga_core__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/05-yosys-jsonheader/efpga_core.h.json",
    "vh": "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/28-odb-writeverilogheader/efpga_core.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 467,
        "design__inferred_latch__count": 0,
        "design__instance__count": 15137,
        "design__instance__area": 8171950,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 813,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 57,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 18,
        "power__internal__total": 1.09148e-11,
        "power__switching__total": 1.7726e-11,
        "power__leakage__total": 2.36607e-08,
        "power__total": 2.36893e-08,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000000000000,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000000000000,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 363,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 57,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 11,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 57,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 813,
        "design__max_fanout_violation__count": 57,
        "design__max_cap_violation__count": 18,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 1000000000000000000000000000000000000000,
        "timing__setup__ws": 1000000000000000000000000000000000000000,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 2920.0 3520.0",
        "design__core__bbox": "5.52 10.88 2914.1 3508.8",
        "design__io": 91,
        "design__die__area": 10278400,
        "design__core__area": 10174000,
        "design__instance__count__stdcell": 14978,
        "design__instance__area__stdcell": 37248.2,
        "design__instance__count__macros": 159,
        "design__instance__area__macros": 8134700,
        "design__instance__utilization": 0.803221,
        "design__instance__utilization__stdcell": 0.0182654,
        "design__instance__count__class:macro": 159,
        "design__instance__count__class:buffer": 56,
        "design__instance__count__class:sequential_cell": 448,
        "design__instance__count__class:multi_input_combinational_cell": 721,
        "flow__warnings__count": 15,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 5176,
        "design__instance__count__class:tap_cell": 13483,
        "design__power_grid_violation__count__net:vssd1": 2527,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 2527,
        "floorplan__design__io": 89,
        "design__io__hpwl": 15927935,
        "timing__drv__floating__nets": 2,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 994504,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 270
    }
}