###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 12:35:37 2025
#  Design:            mcrb
#  Command:           report_timing -late   -max_paths 50 -nworst 1 -path_type full_clock -net  > ${reportDir}/worst_max_path.rpt
###############################################################
Path 1: MET Setup Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Other End Arrival Time          0.000
- Setup                         0.321
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  1.675
= Slack Time                    3.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------
      Pin                       Edge  Net                  Cell       Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i     -          -      0.000    3.005  
      skew_addr_cntr_reg[2]/CK  ^     mc_rb_ef1_sclk_i     DFFR_X1    0.000  0.000    3.005  
      skew_addr_cntr_reg[2]/Q   v     skew_addr_cntr_o[2]  DFFR_X1    0.626  0.626    3.631  
      g422__7098/A2             v     skew_addr_cntr_o[2]  NOR2_X2    0.000  0.626    3.631  
      g422__7098/ZN             ^     n_5                  NOR2_X2    0.229  0.855    3.860  
      g417__2802/B2             ^     n_5                  AOI21_X2   0.000  0.855    3.860  
      g417__2802/ZN             v     n_6                  AOI21_X2   0.092  0.947    3.952  
      g416__6783/A              v     n_6                  AOI221_X2  0.000  0.947    3.952  
      g416__6783/ZN             ^     n_14                 AOI221_X2  0.603  1.549    4.554  
      g404__2398/A2             ^     n_14                 NOR2_X2    0.000  1.549    4.554  
      g404__2398/ZN             v     n_16                 NOR2_X2    0.125  1.675    4.679  
      skew_addr_cntr_reg[4]/D   v     n_16                 DFFR_X2    0.000  1.675    4.679  
      ----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -3.005  
      skew_addr_cntr_reg[4]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X2  0.000  0.000    -3.005  
      -----------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin skew_addr_cntr_reg[1]/CK 
Endpoint:   skew_addr_cntr_reg[1]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Other End Arrival Time          0.000
- Setup                         0.321
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  1.645
= Slack Time                    3.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------
      Pin                       Edge  Net                  Cell       Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i     -          -      0.000    3.034  
      skew_addr_cntr_reg[2]/CK  ^     mc_rb_ef1_sclk_i     DFFR_X1    0.000  0.000    3.034  
      skew_addr_cntr_reg[2]/Q   v     skew_addr_cntr_o[2]  DFFR_X1    0.626  0.626    3.660  
      g422__7098/A2             v     skew_addr_cntr_o[2]  NOR2_X2    0.000  0.626    3.660  
      g422__7098/ZN             ^     n_5                  NOR2_X2    0.229  0.855    3.889  
      g417__2802/B2             ^     n_5                  AOI21_X2   0.000  0.855    3.889  
      g417__2802/ZN             v     n_6                  AOI21_X2   0.092  0.947    3.981  
      g416__6783/A              v     n_6                  AOI221_X2  0.000  0.947    3.981  
      g416__6783/ZN             ^     n_14                 AOI221_X2  0.603  1.549    4.583  
      g412__4319/A1             ^     n_14                 NOR2_X2    0.000  1.549    4.583  
      g412__4319/ZN             v     n_12                 NOR2_X2    0.096  1.645    4.679  
      skew_addr_cntr_reg[1]/D   v     n_12                 DFFR_X2    0.000  1.645    4.679  
      ----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -3.034  
      skew_addr_cntr_reg[1]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X2  0.000  0.000    -3.034  
      -----------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin skew_addr_cntr_reg[0]/CK 
Endpoint:   skew_addr_cntr_reg[0]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Other End Arrival Time          0.000
- Setup                         0.321
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  1.645
= Slack Time                    3.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------
      Pin                       Edge  Net                  Cell       Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i     -          -      0.000    3.034  
      skew_addr_cntr_reg[2]/CK  ^     mc_rb_ef1_sclk_i     DFFR_X1    0.000  0.000    3.034  
      skew_addr_cntr_reg[2]/Q   v     skew_addr_cntr_o[2]  DFFR_X1    0.626  0.626    3.660  
      g422__7098/A2             v     skew_addr_cntr_o[2]  NOR2_X2    0.000  0.626    3.660  
      g422__7098/ZN             ^     n_5                  NOR2_X2    0.229  0.855    3.889  
      g417__2802/B2             ^     n_5                  AOI21_X2   0.000  0.855    3.889  
      g417__2802/ZN             v     n_6                  AOI21_X2   0.092  0.947    3.981  
      g416__6783/A              v     n_6                  AOI221_X2  0.000  0.947    3.981  
      g416__6783/ZN             ^     n_14                 AOI221_X2  0.603  1.549    4.583  
      g411__5107/A1             ^     n_14                 NOR2_X2    0.000  1.549    4.583  
      g411__5107/ZN             v     n_15                 NOR2_X2    0.096  1.645    4.679  
      skew_addr_cntr_reg[0]/D   v     n_15                 DFFR_X2    0.000  1.645    4.679  
      ----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -3.034  
      skew_addr_cntr_reg[0]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X2  0.000  0.000    -3.034  
      -----------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin skew_addr_cntr_reg[2]/CK 
Endpoint:   skew_addr_cntr_reg[2]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Other End Arrival Time          0.000
- Setup                         0.317
+ Phase Shift                   5.000
= Required Time                 4.683
- Arrival Time                  1.644
= Slack Time                    3.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------
      Pin                       Edge  Net                  Cell       Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i     -          -      0.000    3.039  
      skew_addr_cntr_reg[2]/CK  ^     mc_rb_ef1_sclk_i     DFFR_X1    0.000  0.000    3.039  
      skew_addr_cntr_reg[2]/Q   v     skew_addr_cntr_o[2]  DFFR_X1    0.626  0.626    3.666  
      g422__7098/A2             v     skew_addr_cntr_o[2]  NOR2_X2    0.000  0.626    3.666  
      g422__7098/ZN             ^     n_5                  NOR2_X2    0.229  0.855    3.894  
      g417__2802/B2             ^     n_5                  AOI21_X2   0.000  0.855    3.894  
      g417__2802/ZN             v     n_6                  AOI21_X2   0.092  0.947    3.986  
      g416__6783/A              v     n_6                  AOI221_X2  0.000  0.947    3.986  
      g416__6783/ZN             ^     n_14                 AOI221_X2  0.603  1.549    4.589  
      g413__8428/A1             ^     n_14                 NOR2_X2    0.000  1.549    4.589  
      g413__8428/ZN             v     n_11                 NOR2_X2    0.094  1.644    4.683  
      skew_addr_cntr_reg[2]/D   v     n_11                 DFFR_X1    0.000  1.644    4.683  
      ----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -3.039  
      skew_addr_cntr_reg[2]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X1  0.000  0.000    -3.039  
      -----------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin skew_addr_cntr_reg[3]/CK 
Endpoint:   skew_addr_cntr_reg[3]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Other End Arrival Time          0.000
- Setup                         0.317
+ Phase Shift                   5.000
= Required Time                 4.683
- Arrival Time                  1.644
= Slack Time                    3.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------
      Pin                       Edge  Net                  Cell       Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i     -          -      0.000    3.039  
      skew_addr_cntr_reg[2]/CK  ^     mc_rb_ef1_sclk_i     DFFR_X1    0.000  0.000    3.039  
      skew_addr_cntr_reg[2]/Q   v     skew_addr_cntr_o[2]  DFFR_X1    0.626  0.626    3.666  
      g422__7098/A2             v     skew_addr_cntr_o[2]  NOR2_X2    0.000  0.626    3.666  
      g422__7098/ZN             ^     n_5                  NOR2_X2    0.229  0.855    3.894  
      g417__2802/B2             ^     n_5                  AOI21_X2   0.000  0.855    3.894  
      g417__2802/ZN             v     n_6                  AOI21_X2   0.092  0.947    3.986  
      g416__6783/A              v     n_6                  AOI221_X2  0.000  0.947    3.986  
      g416__6783/ZN             ^     n_14                 AOI221_X2  0.603  1.549    4.589  
      g407__6260/A1             ^     n_14                 NOR2_X2    0.000  1.549    4.589  
      g407__6260/ZN             v     n_13                 NOR2_X2    0.094  1.644    4.683  
      skew_addr_cntr_reg[3]/D   v     n_13                 DFFR_X1    0.000  1.644    4.683  
      ----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -3.039  
      skew_addr_cntr_reg[3]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X1  0.000  0.000    -3.039  
      -----------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mc_rb_fuse_vld_q_reg/CK 
Endpoint:   mc_rb_fuse_vld_q_reg/D (v) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_fuse_vld_i       (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Other End Arrival Time          0.000
- Setup                         0.264
+ Phase Shift                   5.000
= Required Time                 4.736
- Arrival Time                  0.000
= Slack Time                    4.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Pin                     Edge  Net               Cell     Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      mc_rb_fuse_vld_i        v     mc_rb_fuse_vld_i  -        -      0.000    4.736  
      mc_rb_fuse_vld_q_reg/D  v     mc_rb_fuse_vld_i  DFFR_X1  0.000  0.000    4.736  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------
      Pin                      Edge  Net               Cell     Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i         ^     mc_rb_ef1_sclk_i  -        -      0.000    -4.736  
      mc_rb_fuse_vld_q_reg/CK  ^     mc_rb_ef1_sclk_i  DFFR_X1  0.000  0.000    -4.736  
      ----------------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin mc_rb_fuse_vld_q_reg/CK 
Endpoint:   mc_rb_fuse_vld_q_reg/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i      (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   5.000
= Required Time                 5.043
- Arrival Time                  0.000
= Slack Time                    5.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                      Edge  Net                 Cell     Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      gctl_rclk_orst_n_i       ^     gctl_rclk_orst_n_i  -        -      0.000    5.043  
      mc_rb_fuse_vld_q_reg/RN  ^     gctl_rclk_orst_n_i  DFFR_X1  0.000  0.000    5.043  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------
      Pin                      Edge  Net               Cell     Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i         ^     mc_rb_ef1_sclk_i  -        -      0.000    -5.043  
      mc_rb_fuse_vld_q_reg/CK  ^     mc_rb_ef1_sclk_i  DFFR_X1  0.000  0.000    -5.043  
      ----------------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin skew_addr_cntr_reg[2]/CK 
Endpoint:   skew_addr_cntr_reg[2]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   5.000
= Required Time                 5.043
- Arrival Time                  0.000
= Slack Time                    5.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                       Edge  Net                 Cell     Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      gctl_rclk_orst_n_i        ^     gctl_rclk_orst_n_i  -        -      0.000    5.043  
      skew_addr_cntr_reg[2]/RN  ^     gctl_rclk_orst_n_i  DFFR_X1  0.000  0.000    5.043  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -5.043  
      skew_addr_cntr_reg[2]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X1  0.000  0.000    -5.043  
      -----------------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin skew_addr_cntr_reg[3]/CK 
Endpoint:   skew_addr_cntr_reg[3]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   5.000
= Required Time                 5.043
- Arrival Time                  0.000
= Slack Time                    5.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                       Edge  Net                 Cell     Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      gctl_rclk_orst_n_i        ^     gctl_rclk_orst_n_i  -        -      0.000    5.043  
      skew_addr_cntr_reg[3]/RN  ^     gctl_rclk_orst_n_i  DFFR_X1  0.000  0.000    5.043  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -5.043  
      skew_addr_cntr_reg[3]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X1  0.000  0.000    -5.043  
      -----------------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin skew_addr_cntr_reg[0]/CK 
Endpoint:   skew_addr_cntr_reg[0]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                     -0.044
+ Phase Shift                   5.000
= Required Time                 5.044
- Arrival Time                  0.000
= Slack Time                    5.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                       Edge  Net                 Cell     Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      gctl_rclk_orst_n_i        ^     gctl_rclk_orst_n_i  -        -      0.000    5.044  
      skew_addr_cntr_reg[0]/RN  ^     gctl_rclk_orst_n_i  DFFR_X2  0.000  0.000    5.044  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -5.044  
      skew_addr_cntr_reg[0]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X2  0.000  0.000    -5.044  
      -----------------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin skew_addr_cntr_reg[1]/CK 
Endpoint:   skew_addr_cntr_reg[1]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                     -0.044
+ Phase Shift                   5.000
= Required Time                 5.044
- Arrival Time                  0.000
= Slack Time                    5.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                       Edge  Net                 Cell     Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      gctl_rclk_orst_n_i        ^     gctl_rclk_orst_n_i  -        -      0.000    5.044  
      skew_addr_cntr_reg[1]/RN  ^     gctl_rclk_orst_n_i  DFFR_X2  0.000  0.000    5.044  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -5.044  
      skew_addr_cntr_reg[1]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X2  0.000  0.000    -5.044  
      -----------------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                     -0.044
+ Phase Shift                   5.000
= Required Time                 5.044
- Arrival Time                  0.000
= Slack Time                    5.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                       Edge  Net                 Cell     Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      gctl_rclk_orst_n_i        ^     gctl_rclk_orst_n_i  -        -      0.000    5.044  
      skew_addr_cntr_reg[4]/RN  ^     gctl_rclk_orst_n_i  DFFR_X2  0.000  0.000    5.044  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------------
      Pin                       Edge  Net               Cell     Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mc_rb_ef1_sclk_i          ^     mc_rb_ef1_sclk_i  -        -      0.000    -5.044  
      skew_addr_cntr_reg[4]/CK  ^     mc_rb_ef1_sclk_i  DFFR_X2  0.000  0.000    -5.044  
      -----------------------------------------------------------------------------------

