
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M250_W9/run.tcl
# read_verilog -sv runs/M250_W9/sum_signed.sv
# read_xdc runs/M250_W9/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2581054
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.105 ; gain = 241.801 ; free physical = 138470 ; free virtual = 209886
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.333; parent = 2373.224; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.184; parent = 3039.109; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W9/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W9/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.074 ; gain = 316.770 ; free physical = 138392 ; free virtual = 209808
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.333; parent = 2373.224; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4087.152; parent = 3114.078; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.887 ; gain = 334.582 ; free physical = 138393 ; free virtual = 209809
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.333; parent = 2373.224; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.965; parent = 3131.891; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.887 ; gain = 334.582 ; free physical = 138395 ; free virtual = 209811
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.333; parent = 2373.224; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.965; parent = 3131.891; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3131.887 ; gain = 0.000 ; free physical = 138411 ; free virtual = 209828
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W9/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W9/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.605 ; gain = 0.000 ; free physical = 138340 ; free virtual = 209758
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3304.605 ; gain = 0.000 ; free physical = 138329 ; free virtual = 209747
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.605 ; gain = 507.301 ; free physical = 138142 ; free virtual = 209557
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.876; parent = 2384.767; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.668; parent = 3272.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.605 ; gain = 507.301 ; free physical = 138118 ; free virtual = 209534
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.876; parent = 2384.767; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.668; parent = 3272.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.605 ; gain = 507.301 ; free physical = 138099 ; free virtual = 209515
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.876; parent = 2384.767; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.668; parent = 3272.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.605 ; gain = 507.301 ; free physical = 138128 ; free virtual = 209543
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.876; parent = 2384.767; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.668; parent = 3272.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 8     
	   2 Input   13 Bit       Adders := 16    
	   2 Input   12 Bit       Adders := 31    
	   2 Input   11 Bit       Adders := 62    
	   2 Input   10 Bit       Adders := 125   
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 16    
	               12 Bit    Registers := 31    
	               11 Bit    Registers := 62    
	               10 Bit    Registers := 127   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3304.605 ; gain = 507.301 ; free physical = 138166 ; free virtual = 209588
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.876; parent = 2384.767; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.668; parent = 3272.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3673.980 ; gain = 876.676 ; free physical = 137967 ; free virtual = 209390
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.251; parent = 2956.173; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4647.059; parent = 3673.984; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3684.980 ; gain = 887.676 ; free physical = 137957 ; free virtual = 209380
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.013; parent = 2966.935; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4658.059; parent = 3684.984; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3704.012 ; gain = 906.707 ; free physical = 137951 ; free virtual = 209374
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.774; parent = 2971.696; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.090; parent = 3704.016; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.918 ; gain = 918.613 ; free physical = 138011 ; free virtual = 209434
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.532; parent = 2972.454; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.996; parent = 3715.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.918 ; gain = 918.613 ; free physical = 138014 ; free virtual = 209437
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.548; parent = 2972.470; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.996; parent = 3715.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.918 ; gain = 918.613 ; free physical = 138014 ; free virtual = 209437
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.685; parent = 2973.606; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.996; parent = 3715.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.918 ; gain = 918.613 ; free physical = 138014 ; free virtual = 209437
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.747; parent = 2973.669; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.996; parent = 3715.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.918 ; gain = 918.613 ; free physical = 138016 ; free virtual = 209439
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.747; parent = 2973.669; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.996; parent = 3715.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.918 ; gain = 918.613 ; free physical = 138016 ; free virtual = 209439
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.778; parent = 2973.700; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.996; parent = 3715.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   499|
|3     |LUT1   |   249|
|4     |LUT2   |  2484|
|5     |FDRE   |  2761|
|6     |IBUF   |  2253|
|7     |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.918 ; gain = 918.613 ; free physical = 138016 ; free virtual = 209439
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.794; parent = 2973.716; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.996; parent = 3715.922; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3715.918 ; gain = 745.895 ; free physical = 138021 ; free virtual = 209444
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.926 ; gain = 918.613 ; free physical = 138029 ; free virtual = 209451
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3729.855 ; gain = 0.000 ; free physical = 138141 ; free virtual = 209564
INFO: [Netlist 29-17] Analyzing 2753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W9/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W9/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.605 ; gain = 0.000 ; free physical = 138133 ; free virtual = 209555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2254 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2253 instances

Synth Design complete, checksum: 99dfccd1
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3785.605 ; gain = 2081.090 ; free physical = 138240 ; free virtual = 209663
# report_utilization -file runs/M250_W9/util.rpt
# report_timing_summary -file runs/M250_W9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4532.594 ; gain = 746.988 ; free physical = 137764 ; free virtual = 209187
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:00:44 2025...
