--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X52Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (1.523 - 1.497)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y106.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X43Y96.A6      net (fanout=2)        0.571   system/rst/d25
    SLICE_X43Y96.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X52Y57.CE      net (fanout=2)        2.219   system/rst/d25_d25_d_AND_3_o
    SLICE_X52Y57.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.723ns logic, 2.790ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.523 - 1.493)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y96.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X43Y96.A3      net (fanout=1)        0.457   system/rst/d25_d
    SLICE_X43Y96.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X52Y57.CE      net (fanout=2)        2.219   system/rst/d25_d25_d_AND_3_o
    SLICE_X52Y57.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (0.723ns logic, 2.676ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X42Y111.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.932 - 0.985)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y107.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y107.A1     net (fanout=2)        0.590   system/rst/clkdiv/rst_b
    SLICE_X43Y107.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<27>
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y111.SR     net (fanout=7)        0.706   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y111.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.940ns logic, 1.296ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X42Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.931 - 0.985)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y107.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y107.A1     net (fanout=2)        0.590   system/rst/clkdiv/rst_b
    SLICE_X43Y107.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<27>
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y110.SR     net (fanout=7)        0.588   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y110.CLK    Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.940ns logic, 1.178ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X96Y105.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y105.AQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X96Y105.A5     net (fanout=2)        0.073   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X96Y105.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3 (SLICE_X92Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_2 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_2 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y109.CQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r<2>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_2
    SLICE_X92Y109.AX     net (fanout=1)        0.143   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r<2>
    SLICE_X92Y109.CLK    Tckdi       (-Th)     0.089   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r<3>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.009ns logic, 0.143ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y111.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y111.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y111.D4     net (fanout=2)        0.105   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y111.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.041ns logic, 0.105ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.422ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (SLICE_X72Y133.B2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.893 - 1.041)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X64Y120.D3     net (fanout=1)        1.485   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X64Y120.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X71Y133.D2     net (fanout=4)        1.891   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X71Y133.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X72Y133.B2     net (fanout=2)        0.626   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X72Y133.CLK    Tas                   0.028   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (2.237ns logic, 4.002ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.020ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (0.893 - 1.047)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y22.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X64Y120.D4     net (fanout=1)        1.266   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X64Y120.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X71Y133.D2     net (fanout=4)        1.891   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X71Y133.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X72Y133.B2     net (fanout=2)        0.626   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X72Y133.CLK    Tas                   0.028   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (2.237ns logic, 3.783ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.893 - 1.011)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y22.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X64Y120.D6     net (fanout=1)        0.863   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<21>
    SLICE_X64Y120.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X71Y133.D2     net (fanout=4)        1.891   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X71Y133.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X72Y133.B2     net (fanout=2)        0.626   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X72Y133.CLK    Tas                   0.028   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (2.237ns logic, 3.380ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (SLICE_X82Y111.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.708 - 0.762)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y104.BMUX   Tshcko                0.420   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X87Y114.A5     net (fanout=139)      0.904   system/mac_rx_valid<2>
    SLICE_X87Y114.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y82.A1      net (fanout=534)      2.659   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y82.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X82Y111.SR     net (fanout=2)        1.723   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X82Y111.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (1.011ns logic, 5.286ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.708 - 0.777)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y114.BMUX   Tshcko                0.468   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y114.A4     net (fanout=2)        0.431   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y114.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y82.A1      net (fanout=534)      2.659   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y82.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X82Y111.SR     net (fanout=2)        1.723   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X82Y111.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (1.059ns logic, 4.813ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.708 - 0.762)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y104.BMUX   Tshcko                0.420   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X73Y82.A5      net (fanout=139)      1.734   system/mac_rx_valid<2>
    SLICE_X73Y82.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X82Y111.SR     net (fanout=2)        1.723   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X82Y111.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (0.943ns logic, 3.457ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (SLICE_X71Y133.C2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (0.885 - 1.041)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X64Y120.D3     net (fanout=1)        1.485   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X64Y120.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X71Y133.D2     net (fanout=4)        1.891   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X71Y133.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X71Y133.C2     net (fanout=2)        0.468   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X71Y133.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT62
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.126ns (2.282ns logic, 3.844ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 3)
  Clock Path Skew:      -0.162ns (0.885 - 1.047)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y22.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X64Y120.D4     net (fanout=1)        1.266   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X64Y120.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X71Y133.D2     net (fanout=4)        1.891   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X71Y133.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X71Y133.C2     net (fanout=2)        0.468   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X71Y133.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT62
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (2.282ns logic, 3.625ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (0.885 - 1.011)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y22.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X64Y120.D6     net (fanout=1)        0.863   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<21>
    SLICE_X64Y120.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X71Y133.D2     net (fanout=4)        1.891   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X71Y133.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X71Y133.C2     net (fanout=2)        0.468   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X71Y133.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT62
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.504ns (2.282ns logic, 3.222ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X94Y98.BQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.288   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.064ns (-0.224ns logic, 0.288ns route)
                                                              (-350.0% logic, 450.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y25.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.452 - 0.312)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_7 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y124.DQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_7
    RAMB36_X4Y25.DIADI7     net (fanout=1)        0.275   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
    RAMB36_X4Y25.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.175ns (-0.100ns logic, 0.275ns route)
                                                          (-57.1% logic, 157.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X3Y20.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.422 - 0.275)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y108.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_0
    RAMB36_X3Y20.DIADI0     net (fanout=5)        0.283   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<0>
    RAMB36_X3Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    ----------------------------------------------------  ---------------------------
    Total                                         0.183ns (-0.100ns logic, 0.283ns route)
                                                          (-54.6% logic, 154.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.792ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (SLICE_X83Y116.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (0.881 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y66.A2      net (fanout=141)      0.791   system/mac_rx_valid<0>
    SLICE_X94Y66.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.A1     net (fanout=534)      3.417   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (0.919ns logic, 4.694ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.881 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y62.BMUX    Tshcko                0.468   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y66.A6      net (fanout=2)        0.398   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y66.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.A1     net (fanout=534)      3.417   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (0.922ns logic, 4.301ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 1)
  Clock Path Skew:      -0.144ns (0.881 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y114.A2     net (fanout=141)      3.053   system/mac_rx_valid<0>
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.851ns logic, 3.539ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (SLICE_X83Y116.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (0.881 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y66.A2      net (fanout=141)      0.791   system/mac_rx_valid<0>
    SLICE_X94Y66.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.A1     net (fanout=534)      3.417   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (0.919ns logic, 4.694ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.881 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y62.BMUX    Tshcko                0.468   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y66.A6      net (fanout=2)        0.398   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y66.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.A1     net (fanout=534)      3.417   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (0.922ns logic, 4.301ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 1)
  Clock Path Skew:      -0.144ns (0.881 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y114.A2     net (fanout=141)      3.053   system/mac_rx_valid<0>
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.851ns logic, 3.539ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (SLICE_X83Y116.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (0.881 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y66.A2      net (fanout=141)      0.791   system/mac_rx_valid<0>
    SLICE_X94Y66.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.A1     net (fanout=534)      3.417   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (0.919ns logic, 4.694ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.881 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y62.BMUX    Tshcko                0.468   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y66.A6      net (fanout=2)        0.398   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y66.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.A1     net (fanout=534)      3.417   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (0.922ns logic, 4.301ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 1)
  Clock Path Skew:      -0.144ns (0.881 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y114.A2     net (fanout=141)      3.053   system/mac_rx_valid<0>
    SLICE_X83Y114.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X83Y116.CE     net (fanout=6)        0.486   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X83Y116.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.851ns logic, 3.539ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXCHARDISPMODE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/txchardispmode_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.430ns (1.151 - 0.721)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/txchardispmode_r to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X96Y91.BQ            Tcko                  0.307   system/amc_p0_en.amc_p0_eth/basex/txchardispmode_r
                                                             system/amc_p0_en.amc_p0_eth/basex/txchardispmode_r
    GTXE1_X0Y9.TXCHARDISPMODE0 net (fanout=1)        1.042   system/amc_p0_en.amc_p0_eth/basex/txchardispmode_r
    GTXE1_X0Y9.TXUSRCLK2       Tgtxckc_CHARDISPM(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                             system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.484ns (-0.558ns logic, 1.042ns route)
                                                             (-115.3% logic, 215.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.365 - 0.327)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y89.AMUX           Tshcko                0.146   system/amc_p0_en.amc_p0_eth/basex/rxcharisk_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.280   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.104ns (-0.176ns logic, 0.280ns route)
                                                              (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X6Y12.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.470 - 0.312)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y60.CQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X6Y12.DIADI2     net (fanout=1)        0.327   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<2>
    RAMB36_X6Y12.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.227ns (-0.100ns logic, 0.327ns route)
                                                          (-44.1% logic, 144.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (1.603 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y99.DQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y62.A2      net (fanout=22)       2.212   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.314   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (0.723ns logic, 3.526ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (1.603 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y99.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y62.A4      net (fanout=23)       1.847   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.314   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (0.808ns logic, 3.161ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X29Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.477 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y99.DQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y62.A2      net (fanout=22)       2.212   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y62.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X29Y62.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.723ns logic, 2.588ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.477 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y99.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y62.A4      net (fanout=23)       1.847   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y62.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X29Y62.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.808ns logic, 2.223ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (1.603 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y99.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       2.564   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (0.456ns logic, 2.564ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X25Y100.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y100.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X25Y100.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X25Y100.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_4 (SLICE_X25Y97.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_4 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_4 to system/cdce_synch/cdce_control.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y97.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_4
    SLICE_X25Y97.A5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_4
    SLICE_X25Y97.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT151
                                                       system/cdce_synch/cdce_control.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X25Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y100.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X25Y100.A5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_12
    SLICE_X25Y100.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X56Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X56Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000027/CLK
  Location pin: SLICE_X56Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<7>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk0000000d/CLK
  Location pin: SLICE_X30Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<7>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk0000000d/CLK
  Location pin: SLICE_X30Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<7>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk0000000f/CLK
  Location pin: SLICE_X30Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142045 paths analyzed, 1762 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.742ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X60Y74.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.345ns (Levels of Logic = 10)
  Clock Path Skew:      -0.192ns (3.084 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.DQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X54Y62.D1      net (fanout=2)        1.202   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X60Y74.SR      net (fanout=15)       1.336   system/sram2_if/sramInterface/_n0147
    SLICE_X60Y74.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.345ns (1.653ns logic, 9.692ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.271ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (3.084 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y62.D4      net (fanout=69)       1.172   system/ipb_arb/src<0>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X60Y74.SR      net (fanout=15)       1.336   system/sram2_if/sramInterface/_n0147
    SLICE_X60Y74.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (1.609ns logic, 9.662ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.152ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (3.084 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y61.B2      net (fanout=69)       1.513   system/ipb_arb/src<0>
    SLICE_X54Y61.B       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X52Y61.B1      net (fanout=10)       0.593   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X52Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X60Y74.SR      net (fanout=15)       1.336   system/sram2_if/sramInterface/_n0147
    SLICE_X60Y74.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.152ns (1.609ns logic, 9.543ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X60Y74.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.345ns (Levels of Logic = 10)
  Clock Path Skew:      -0.192ns (3.084 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.DQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X54Y62.D1      net (fanout=2)        1.202   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X60Y74.SR      net (fanout=15)       1.336   system/sram2_if/sramInterface/_n0147
    SLICE_X60Y74.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.345ns (1.653ns logic, 9.692ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.271ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (3.084 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y62.D4      net (fanout=69)       1.172   system/ipb_arb/src<0>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X60Y74.SR      net (fanout=15)       1.336   system/sram2_if/sramInterface/_n0147
    SLICE_X60Y74.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (1.609ns logic, 9.662ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.152ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (3.084 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y61.B2      net (fanout=69)       1.513   system/ipb_arb/src<0>
    SLICE_X54Y61.B       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X52Y61.B1      net (fanout=10)       0.593   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X52Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X60Y74.SR      net (fanout=15)       1.336   system/sram2_if/sramInterface/_n0147
    SLICE_X60Y74.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.152ns (1.609ns logic, 9.543ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X59Y81.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.120ns (Levels of Logic = 10)
  Clock Path Skew:      -0.300ns (2.976 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.DQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X54Y62.D1      net (fanout=2)        1.202   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y81.SR      net (fanout=15)       1.053   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y81.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.120ns (1.711ns logic, 9.409ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.046ns (Levels of Logic = 10)
  Clock Path Skew:      -0.302ns (2.976 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y62.D4      net (fanout=69)       1.172   system/ipb_arb/src<0>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y81.SR      net (fanout=15)       1.053   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y81.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.046ns (1.667ns logic, 9.379ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.927ns (Levels of Logic = 10)
  Clock Path Skew:      -0.302ns (2.976 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y61.B2      net (fanout=69)       1.513   system/ipb_arb/src<0>
    SLICE_X54Y61.B       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X52Y61.B1      net (fanout=10)       0.593   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X52Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y72.C       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y62.D1      net (fanout=34)       1.038   system/ipb_fabric/sel<2>
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y86.B5      net (fanout=6)        1.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y86.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y86.A5      net (fanout=7)        0.333   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X41Y89.C1      net (fanout=7)        0.727   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X41Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y81.SR      net (fanout=15)       1.053   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y81.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     10.927ns (1.667ns logic, 9.260ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_3 (SLICE_X56Y61.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Clock Path Skew:      1.690ns (3.260 - 1.570)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.BQ      Tcko                  0.270   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X56Y61.D5      net (fanout=59)       1.667   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X56Y61.CLK     Tah         (-Th)     0.157   system/sram_w[2]_addr<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.113ns logic, 1.667ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_20 (SLICE_X61Y60.A4), 100 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.761ns (1.473 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.AQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X61Y53.D3      net (fanout=37)       0.507   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X61Y53.D       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>1
    SLICE_X61Y60.A4      net (fanout=2)        0.279   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>
    SLICE_X61Y60.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.077ns logic, 0.786ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 2)
  Clock Path Skew:      0.761ns (1.473 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.BQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X61Y53.D5      net (fanout=59)       0.568   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X61Y53.D       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>1
    SLICE_X61Y60.A4      net (fanout=2)        0.279   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>
    SLICE_X61Y60.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.077ns logic, 0.847ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.215ns (Levels of Logic = 8)
  Clock Path Skew:      0.761ns (1.473 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.DQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X57Y48.B2      net (fanout=7)        0.334   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X57Y48.COUT    Topcyb                0.137   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_lut<1>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X57Y49.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X57Y49.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X57Y50.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X57Y50.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X57Y51.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X57Y51.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
    SLICE_X57Y52.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
    SLICE_X57Y52.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
    SLICE_X57Y53.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
    SLICE_X57Y53.AMUX    Tcina                 0.074   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
    SLICE_X61Y53.D1      net (fanout=1)        0.210   system/sram2_if/sramInterfaceIoControl/_n0121<20>
    SLICE_X61Y53.D       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>1
    SLICE_X61Y60.A4      net (fanout=2)        0.279   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<20>
    SLICE_X61Y60.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.392ns logic, 0.823ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_3 (SLICE_X56Y61.D6), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.811ns (Levels of Logic = 2)
  Clock Path Skew:      1.690ns (3.260 - 1.570)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.AQ      Tcko                  0.270   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X63Y48.A4      net (fanout=37)       0.807   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X63Y48.A       Tilo                  0.055   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<2>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<3>1
    SLICE_X56Y61.D6      net (fanout=2)        0.836   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<3>
    SLICE_X56Y61.CLK     Tah         (-Th)     0.157   system/sram_w[2]_addr<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.168ns logic, 1.643ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.763ns (1.475 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.BQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X63Y48.A5      net (fanout=59)       0.502   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X63Y48.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<2>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<3>1
    SLICE_X56Y61.D6      net (fanout=2)        0.450   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<3>
    SLICE_X56Y61.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.055ns logic, 0.952ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.255ns (Levels of Logic = 3)
  Clock Path Skew:      0.763ns (1.475 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.DQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X57Y48.B2      net (fanout=7)        0.334   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X57Y48.DMUX    Topbd                 0.199   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_lut<1>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X63Y48.A3      net (fanout=1)        0.217   system/sram2_if/sramInterfaceIoControl/_n0121<3>
    SLICE_X63Y48.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<2>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<3>1
    SLICE_X56Y61.D6      net (fanout=2)        0.450   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<3>
    SLICE_X56Y61.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.254ns logic, 1.001ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X56Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X56Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000027/CLK
  Location pin: SLICE_X56Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1374579 paths analyzed, 14128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.045ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y22.DIADI2), 1908 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (1.500 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.C2         net (fanout=69)       1.875   system/ipb_arb/src<0>
    SLICE_X54Y60.C          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X51Y69.A4         net (fanout=10)       0.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X51Y69.A          Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A2         net (fanout=1)        0.733   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o2
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X21Y90.C2         net (fanout=34)       2.583   system/ipb_usr_fabric/n0135<0>
    SLICE_X21Y90.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_rdata<12>
                                                          system/ipb_usr_fabric/mux_rdata<0><14>1
    SLICE_X40Y83.A1         net (fanout=1)        1.712   system/ipb_from_slaves[5]_ipb_rdata<14>
    SLICE_X40Y83.A          Tilo                  0.068   system/ipb_fabric/N20
                                                          system/ipb_fabric/mux_rdata<0><14>2
    SLICE_X55Y72.C2         net (fanout=1)        1.361   system/ipb_fabric/mux_rdata<0><14>2
    SLICE_X55Y72.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<14>
                                                          system/ipb_fabric/mux_rdata<0><14>3
    SLICE_X65Y88.D1         net (fanout=3)        1.780   system/ipb_from_fabric_ipb_rdata<14>
    SLICE_X65Y88.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1041
    SLICE_X65Y88.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
    SLICE_X65Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1811
    RAMB36_X4Y22.DIADI2     net (fanout=1)        1.469   system/phy_en.phy_ipb_ctrl/trans_out_wdata<14>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        14.830ns (1.656ns logic, 13.174ns route)
                                                          (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (1.500 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.B2         net (fanout=69)       1.884   system/ipb_arb/src<0>
    SLICE_X54Y60.B          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr321
    SLICE_X43Y65.A1         net (fanout=17)       1.149   user_ipb_mosi[0]_ipb_addr<9>
    SLICE_X43Y65.A          Tilo                  0.068   system/sram1_if/data_from_bist<19>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o4
    SLICE_X43Y69.A5         net (fanout=1)        0.432   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X21Y90.C2         net (fanout=34)       2.583   system/ipb_usr_fabric/n0135<0>
    SLICE_X21Y90.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_rdata<12>
                                                          system/ipb_usr_fabric/mux_rdata<0><14>1
    SLICE_X40Y83.A1         net (fanout=1)        1.712   system/ipb_from_slaves[5]_ipb_rdata<14>
    SLICE_X40Y83.A          Tilo                  0.068   system/ipb_fabric/N20
                                                          system/ipb_fabric/mux_rdata<0><14>2
    SLICE_X55Y72.C2         net (fanout=1)        1.361   system/ipb_fabric/mux_rdata<0><14>2
    SLICE_X55Y72.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<14>
                                                          system/ipb_fabric/mux_rdata<0><14>3
    SLICE_X65Y88.D1         net (fanout=3)        1.780   system/ipb_from_fabric_ipb_rdata<14>
    SLICE_X65Y88.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1041
    SLICE_X65Y88.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
    SLICE_X65Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1811
    RAMB36_X4Y22.DIADI2     net (fanout=1)        1.469   system/phy_en.phy_ipb_ctrl/trans_out_wdata<14>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        14.830ns (1.656ns logic, 13.174ns route)
                                                          (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.796ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (1.500 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.D4         net (fanout=69)       1.685   system/ipb_arb/src<0>
    SLICE_X54Y60.D          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X51Y69.A3         net (fanout=10)       1.013   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X51Y69.A          Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A2         net (fanout=1)        0.733   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o2
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X21Y90.C2         net (fanout=34)       2.583   system/ipb_usr_fabric/n0135<0>
    SLICE_X21Y90.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_rdata<12>
                                                          system/ipb_usr_fabric/mux_rdata<0><14>1
    SLICE_X40Y83.A1         net (fanout=1)        1.712   system/ipb_from_slaves[5]_ipb_rdata<14>
    SLICE_X40Y83.A          Tilo                  0.068   system/ipb_fabric/N20
                                                          system/ipb_fabric/mux_rdata<0><14>2
    SLICE_X55Y72.C2         net (fanout=1)        1.361   system/ipb_fabric/mux_rdata<0><14>2
    SLICE_X55Y72.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<14>
                                                          system/ipb_fabric/mux_rdata<0><14>3
    SLICE_X65Y88.D1         net (fanout=3)        1.780   system/ipb_from_fabric_ipb_rdata<14>
    SLICE_X65Y88.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1041
    SLICE_X65Y88.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
    SLICE_X65Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1811
    RAMB36_X4Y22.DIADI2     net (fanout=1)        1.469   system/phy_en.phy_ipb_ctrl/trans_out_wdata<14>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        14.796ns (1.656ns logic, 13.140ns route)
                                                          (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y22.DIADI3), 1908 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.992ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (1.500 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.C2         net (fanout=69)       1.875   system/ipb_arb/src<0>
    SLICE_X54Y60.C          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X51Y69.A4         net (fanout=10)       0.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X51Y69.A          Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A2         net (fanout=1)        0.733   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o2
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X21Y90.A4         net (fanout=34)       2.405   system/ipb_usr_fabric/n0135<0>
    SLICE_X21Y90.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_rdata<12>
                                                          system/ipb_usr_fabric/mux_rdata<0><15>1
    SLICE_X40Y81.D5         net (fanout=1)        1.573   system/ipb_from_slaves[5]_ipb_rdata<15>
    SLICE_X40Y81.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><15>2
                                                          system/ipb_fabric/mux_rdata<0><15>2
    SLICE_X53Y71.B2         net (fanout=1)        1.258   system/ipb_fabric/mux_rdata<0><15>2
    SLICE_X53Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<18>
                                                          system/ipb_fabric/mux_rdata<0><15>3
    SLICE_X67Y87.B4         net (fanout=3)        1.682   system/ipb_from_fabric_ipb_rdata<15>
    SLICE_X67Y87.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1051
    SLICE_X67Y87.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
    SLICE_X67Y87.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1711
    RAMB36_X4Y22.DIADI3     net (fanout=1)        1.502   system/phy_en.phy_ipb_ctrl/trans_out_wdata<15>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        13.992ns (1.656ns logic, 12.336ns route)
                                                          (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.992ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (1.500 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.B2         net (fanout=69)       1.884   system/ipb_arb/src<0>
    SLICE_X54Y60.B          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr321
    SLICE_X43Y65.A1         net (fanout=17)       1.149   user_ipb_mosi[0]_ipb_addr<9>
    SLICE_X43Y65.A          Tilo                  0.068   system/sram1_if/data_from_bist<19>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o4
    SLICE_X43Y69.A5         net (fanout=1)        0.432   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X21Y90.A4         net (fanout=34)       2.405   system/ipb_usr_fabric/n0135<0>
    SLICE_X21Y90.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_rdata<12>
                                                          system/ipb_usr_fabric/mux_rdata<0><15>1
    SLICE_X40Y81.D5         net (fanout=1)        1.573   system/ipb_from_slaves[5]_ipb_rdata<15>
    SLICE_X40Y81.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><15>2
                                                          system/ipb_fabric/mux_rdata<0><15>2
    SLICE_X53Y71.B2         net (fanout=1)        1.258   system/ipb_fabric/mux_rdata<0><15>2
    SLICE_X53Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<18>
                                                          system/ipb_fabric/mux_rdata<0><15>3
    SLICE_X67Y87.B4         net (fanout=3)        1.682   system/ipb_from_fabric_ipb_rdata<15>
    SLICE_X67Y87.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1051
    SLICE_X67Y87.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
    SLICE_X67Y87.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1711
    RAMB36_X4Y22.DIADI3     net (fanout=1)        1.502   system/phy_en.phy_ipb_ctrl/trans_out_wdata<15>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        13.992ns (1.656ns logic, 12.336ns route)
                                                          (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.958ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (1.500 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.D4         net (fanout=69)       1.685   system/ipb_arb/src<0>
    SLICE_X54Y60.D          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X51Y69.A3         net (fanout=10)       1.013   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X51Y69.A          Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A2         net (fanout=1)        0.733   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o2
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X21Y90.A4         net (fanout=34)       2.405   system/ipb_usr_fabric/n0135<0>
    SLICE_X21Y90.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_rdata<12>
                                                          system/ipb_usr_fabric/mux_rdata<0><15>1
    SLICE_X40Y81.D5         net (fanout=1)        1.573   system/ipb_from_slaves[5]_ipb_rdata<15>
    SLICE_X40Y81.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><15>2
                                                          system/ipb_fabric/mux_rdata<0><15>2
    SLICE_X53Y71.B2         net (fanout=1)        1.258   system/ipb_fabric/mux_rdata<0><15>2
    SLICE_X53Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<18>
                                                          system/ipb_fabric/mux_rdata<0><15>3
    SLICE_X67Y87.B4         net (fanout=3)        1.682   system/ipb_from_fabric_ipb_rdata<15>
    SLICE_X67Y87.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1051
    SLICE_X67Y87.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
    SLICE_X67Y87.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1711
    RAMB36_X4Y22.DIADI3     net (fanout=1)        1.502   system/phy_en.phy_ipb_ctrl/trans_out_wdata<15>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        13.958ns (1.656ns logic, 12.302ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y23.DIADI1), 1908 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.933ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.C2         net (fanout=69)       1.875   system/ipb_arb/src<0>
    SLICE_X54Y60.C          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X51Y69.A4         net (fanout=10)       0.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X51Y69.A          Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A2         net (fanout=1)        0.733   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o2
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X18Y81.A6         net (fanout=34)       1.879   system/ipb_usr_fabric/n0135<0>
    SLICE_X18Y81.A          Tilo                  0.068   usr/ctrl_regs_inst/regs_18<19>
                                                          system/ipb_usr_fabric/mux_rdata<0><9>1
    SLICE_X41Y84.A1         net (fanout=1)        1.704   system/ipb_from_slaves[5]_ipb_rdata<9>
    SLICE_X41Y84.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><9>2
                                                          system/ipb_fabric/mux_rdata<0><9>2
    SLICE_X58Y71.B4         net (fanout=1)        1.335   system/ipb_fabric/mux_rdata<0><9>2
    SLICE_X58Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>3
    SLICE_X65Y83.D2         net (fanout=3)        1.333   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X65Y83.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X65Y83.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X65Y83.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X4Y23.DIADI1     net (fanout=1)        1.757   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        13.933ns (1.656ns logic, 12.277ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.933ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.B2         net (fanout=69)       1.884   system/ipb_arb/src<0>
    SLICE_X54Y60.B          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr321
    SLICE_X43Y65.A1         net (fanout=17)       1.149   user_ipb_mosi[0]_ipb_addr<9>
    SLICE_X43Y65.A          Tilo                  0.068   system/sram1_if/data_from_bist<19>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o4
    SLICE_X43Y69.A5         net (fanout=1)        0.432   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X18Y81.A6         net (fanout=34)       1.879   system/ipb_usr_fabric/n0135<0>
    SLICE_X18Y81.A          Tilo                  0.068   usr/ctrl_regs_inst/regs_18<19>
                                                          system/ipb_usr_fabric/mux_rdata<0><9>1
    SLICE_X41Y84.A1         net (fanout=1)        1.704   system/ipb_from_slaves[5]_ipb_rdata<9>
    SLICE_X41Y84.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><9>2
                                                          system/ipb_fabric/mux_rdata<0><9>2
    SLICE_X58Y71.B4         net (fanout=1)        1.335   system/ipb_fabric/mux_rdata<0><9>2
    SLICE_X58Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>3
    SLICE_X65Y83.D2         net (fanout=3)        1.333   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X65Y83.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X65Y83.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X65Y83.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X4Y23.DIADI1     net (fanout=1)        1.757   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        13.933ns (1.656ns logic, 12.277ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.899ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y72.DQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X54Y60.D4         net (fanout=69)       1.685   system/ipb_arb/src<0>
    SLICE_X54Y60.D          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X51Y69.A3         net (fanout=10)       1.013   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X51Y69.A          Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o3
    SLICE_X43Y69.A2         net (fanout=1)        0.733   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o2
    SLICE_X43Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o5
    SLICE_X43Y69.B3         net (fanout=34)       0.341   system/ipb_usr_fabric/n0135<1>
    SLICE_X43Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0135<0>
                                                          system/ipb_usr_fabric/n0135<0>_inv1
    SLICE_X18Y81.A6         net (fanout=34)       1.879   system/ipb_usr_fabric/n0135<0>
    SLICE_X18Y81.A          Tilo                  0.068   usr/ctrl_regs_inst/regs_18<19>
                                                          system/ipb_usr_fabric/mux_rdata<0><9>1
    SLICE_X41Y84.A1         net (fanout=1)        1.704   system/ipb_from_slaves[5]_ipb_rdata<9>
    SLICE_X41Y84.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><9>2
                                                          system/ipb_fabric/mux_rdata<0><9>2
    SLICE_X58Y71.B4         net (fanout=1)        1.335   system/ipb_fabric/mux_rdata<0><9>2
    SLICE_X58Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>3
    SLICE_X65Y83.D2         net (fanout=3)        1.333   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X65Y83.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X65Y83.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X65Y83.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X4Y23.DIADI1     net (fanout=1)        1.757   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        13.899ns (1.656ns logic, 12.243ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/datatoslave_reg_2 (SLICE_X25Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_2 (FF)
  Destination:          system/mst.i2c_m/u2/datatoslave_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.709 - 0.605)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_2 to system/mst.i2c_m/u2/datatoslave_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.CQ      Tcko                  0.115   system/regs_from_ipbus<14><3>
                                                       system/ipb_sys_regs/regs_14_2
    SLICE_X25Y39.CX      net (fanout=3)        0.102   system/regs_from_ipbus<14><2>
    SLICE_X25Y39.CLK     Tckdi       (-Th)     0.076   system/mst.i2c_m/u2/datatoslave_reg<3>
                                                       system/mst.i2c_m/u2/datatoslave_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.039ns logic, 0.102ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/datatoslave_reg_3 (SLICE_X25Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_3 (FF)
  Destination:          system/mst.i2c_m/u2/datatoslave_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.709 - 0.605)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_3 to system/mst.i2c_m/u2/datatoslave_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.DQ      Tcko                  0.115   system/regs_from_ipbus<14><3>
                                                       system/ipb_sys_regs/regs_14_3
    SLICE_X25Y39.DX      net (fanout=3)        0.102   system/regs_from_ipbus<14><3>
    SLICE_X25Y39.CLK     Tckdi       (-Th)     0.076   system/mst.i2c_m/u2/datatoslave_reg<3>
                                                       system/mst.i2c_m/u2/datatoslave_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.039ns logic, 0.102ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/reg_0 (SLICE_X26Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/slaveregister_reg_0 (FF)
  Destination:          system/mst.i2c_m/u2/reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.712 - 0.607)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/slaveregister_reg_0 to system/mst.i2c_m/u2/reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.AQ      Tcko                  0.098   system/mst.i2c_m/u2/slaveregister_reg<3>
                                                       system/mst.i2c_m/u2/slaveregister_reg_0
    SLICE_X26Y38.AX      net (fanout=1)        0.137   system/mst.i2c_m/u2/slaveregister_reg<0>
    SLICE_X26Y38.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/reg<3>
                                                       system/mst.i2c_m/u2/reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.009ns logic, 0.137ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 102805 paths analyzed, 1722 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.460ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_12 (SLICE_X45Y65.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.058ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (3.079 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram1_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.DQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X54Y62.D1      net (fanout=2)        1.202   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     12.058ns (1.697ns logic, 10.361ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.984ns (Levels of Logic = 10)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y62.D4      net (fanout=69)       1.172   system/ipb_arb/src<0>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     11.984ns (1.653ns logic, 10.331ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.865ns (Levels of Logic = 10)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y61.B2      net (fanout=69)       1.513   system/ipb_arb/src<0>
    SLICE_X54Y61.B       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X52Y61.B1      net (fanout=10)       0.593   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X52Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (1.653ns logic, 10.212ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_13 (SLICE_X45Y65.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.058ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (3.079 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram1_if/sramInterface/DATA_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.DQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X54Y62.D1      net (fanout=2)        1.202   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_13
    -------------------------------------------------  ---------------------------
    Total                                     12.058ns (1.697ns logic, 10.361ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.984ns (Levels of Logic = 10)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y62.D4      net (fanout=69)       1.172   system/ipb_arb/src<0>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_13
    -------------------------------------------------  ---------------------------
    Total                                     11.984ns (1.653ns logic, 10.331ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.865ns (Levels of Logic = 10)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y61.B2      net (fanout=69)       1.513   system/ipb_arb/src<0>
    SLICE_X54Y61.B       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X52Y61.B1      net (fanout=10)       0.593   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X52Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_13
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (1.653ns logic, 10.212ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_14 (SLICE_X45Y65.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.058ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (3.079 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram1_if/sramInterface/DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.DQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X54Y62.D1      net (fanout=2)        1.202   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     12.058ns (1.697ns logic, 10.361ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.984ns (Levels of Logic = 10)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y62.D4      net (fanout=69)       1.172   system/ipb_arb/src<0>
    SLICE_X54Y62.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X51Y61.B1      net (fanout=10)       1.004   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X51Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A3      net (fanout=2)        0.464   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     11.984ns (1.653ns logic, 10.331ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.865ns (Levels of Logic = 10)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X54Y61.B2      net (fanout=69)       1.513   system/ipb_arb/src<0>
    SLICE_X54Y61.B       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X52Y61.B1      net (fanout=10)       0.593   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X52Y61.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X53Y61.A       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X51Y62.A2      net (fanout=7)        0.840   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X51Y62.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y62.A4      net (fanout=1)        0.407   system/ipb_fabric/N01
    SLICE_X50Y62.A       Tilo                  0.068   system/sram2_if/bist/addr_r<3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y64.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D1      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X51Y69.D       Tilo                  0.068   system/ipb_to_slaves[1]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X49Y39.C1      net (fanout=6)        1.718   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X49Y39.CMUX    Tilo                  0.191   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y40.C3      net (fanout=7)        0.483   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y40.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X48Y39.A3      net (fanout=7)        0.486   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X48Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X45Y65.SR      net (fanout=7)        2.137   system/sram1_if/sramInterface/_n0147
    SLICE_X45Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (1.653ns logic, 10.212ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X36Y53.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.744ns (1.481 - 0.737)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.BQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd4
                                                       system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X36Y53.C2      net (fanout=59)       0.813   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X36Y53.CLK     Tah         (-Th)     0.076   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.022ns logic, 0.813ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_21 (SLICE_X43Y67.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (1.485 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X43Y67.D4      net (fanout=75)       0.260   system/regs_from_ipbus<8><0>
    SLICE_X43Y67.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.041ns logic, 0.260ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_13 (SLICE_X57Y36.B4), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 2)
  Clock Path Skew:      0.809ns (1.546 - 0.737)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd1 to system/sram1_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd4
                                                       system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X56Y48.D4      net (fanout=37)       0.478   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X56Y48.D       Tilo                  0.034   system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>
                                                       system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>1
    SLICE_X57Y36.B4      net (fanout=2)        0.355   system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>
    SLICE_X57Y36.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<15>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram1_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.075ns logic, 0.833ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 2)
  Clock Path Skew:      0.809ns (1.546 - 0.737)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram1_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.BQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd4
                                                       system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X56Y48.D5      net (fanout=59)       0.932   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X56Y48.D       Tilo                  0.034   system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>
                                                       system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>1
    SLICE_X57Y36.B4      net (fanout=2)        0.355   system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>
    SLICE_X57Y36.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<15>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram1_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.075ns logic, 1.287ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd3 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.774ns (Levels of Logic = 6)
  Clock Path Skew:      0.809ns (1.546 - 0.737)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd3 to system/sram1_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.CQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd4
                                                       system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X54Y58.B5      net (fanout=7)        0.478   system/sram1_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X54Y58.COUT    Topcyb                0.137   system/ipb_sys_regs/addr_curr<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_lut<1>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X54Y59.CIN     net (fanout=1)        0.000   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X54Y59.COUT    Tbyp                  0.026   system/ipb_sys_regs/addr_curr<6>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X54Y60.CIN     net (fanout=1)        0.023   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X54Y60.COUT    Tbyp                  0.026   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X54Y61.CIN     net (fanout=1)        0.000   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X54Y61.BMUX    Tcinb                 0.095   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
    SLICE_X56Y48.D3      net (fanout=1)        0.559   system/sram1_if/sramInterfaceIoControl/_n0121<13>
    SLICE_X56Y48.D       Tilo                  0.034   system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>
                                                       system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>1
    SLICE_X57Y36.B4      net (fanout=2)        0.355   system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction<13>
    SLICE_X57Y36.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<15>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram1_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.359ns logic, 1.415ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<7>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk0000000d/CLK
  Location pin: SLICE_X30Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<7>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk0000000d/CLK
  Location pin: SLICE_X30Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<7>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk0000000f/CLK
  Location pin: SLICE_X30Y39.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.609ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X63Y88.A4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.504ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y87.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X63Y85.B4      net (fanout=4)        0.904   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X63Y85.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y85.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y85.CMUX    Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D6      net (fanout=1)        0.959   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/pkt_tx
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y89.C6      net (fanout=2)        0.126   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y89.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/pkt_tx
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X63Y88.A4      net (fanout=1)        0.404   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o1
    SLICE_X63Y88.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (0.805ns logic, 2.699ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.500ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y87.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X61Y83.D6      net (fanout=4)        0.942   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X61Y83.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X63Y85.C4      net (fanout=1)        0.513   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X63Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X63Y85.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X63Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X62Y89.C5      net (fanout=2)        0.664   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y89.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/pkt_tx
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X63Y88.A4      net (fanout=1)        0.404   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o1
    SLICE_X63Y88.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.682ns logic, 2.818ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.331ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X63Y85.B2      net (fanout=1)        0.731   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X63Y85.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y85.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y85.CMUX    Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D6      net (fanout=1)        0.959   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/pkt_tx
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y89.C6      net (fanout=2)        0.126   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y89.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/pkt_tx
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X63Y88.A4      net (fanout=1)        0.404   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o1
    SLICE_X63Y88.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (0.805ns logic, 2.526ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X63Y88.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.322ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y87.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X63Y85.B4      net (fanout=4)        0.904   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X63Y85.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y85.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y85.CMUX    Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D6      net (fanout=1)        0.959   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/pkt_tx
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X63Y88.B6      net (fanout=2)        0.238   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y88.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X63Y88.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X63Y88.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (0.805ns logic, 2.517ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.149ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X63Y85.B2      net (fanout=1)        0.731   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X63Y85.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y85.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y85.CMUX    Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D6      net (fanout=1)        0.959   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y89.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/pkt_tx
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X63Y88.B6      net (fanout=2)        0.238   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y88.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X63Y88.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X63Y88.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.805ns logic, 2.344ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y87.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X61Y83.D6      net (fanout=4)        0.942   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X61Y83.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X63Y85.C4      net (fanout=1)        0.513   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X63Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X63Y85.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X63Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<23>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X63Y88.B5      net (fanout=2)        0.540   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X63Y88.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X63Y88.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X63Y88.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_503_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.682ns logic, 2.400ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X81Y88.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.007ns (Levels of Logic = 1)
  Clock Path Skew:      -0.106ns (0.846 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X73Y94.A6      net (fanout=1)        1.189   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X73Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X81Y88.CE      net (fanout=4)        1.095   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X81Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.723ns logic, 2.284ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (0.846 - 0.926)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y95.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X73Y94.C1      net (fanout=2)        0.711   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X73Y94.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1422_o<16>1
    SLICE_X73Y94.A3      net (fanout=2)        0.349   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1422_o<16>
    SLICE_X73Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X81Y88.CE      net (fanout=4)        1.095   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X81Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.835ns logic, 2.155ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.945ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.846 - 0.923)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y97.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X73Y97.A2      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X73Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1422_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1422_o<16>3
    SLICE_X73Y94.A4      net (fanout=2)        0.545   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1422_o<16>2
    SLICE_X73Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X81Y88.CE      net (fanout=4)        1.095   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X81Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.835ns logic, 2.110ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X60Y85.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X80Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y88.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X80Y87.AI      net (fanout=2)        0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X80Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.011ns logic, 0.098ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X60Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.BQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    SLICE_X60Y85.AX      net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<1>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.487ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X51Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.513ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y44.B4      net (fanout=5)        2.739   user_ip_addr<3>
    SLICE_X48Y44.BMUX    Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X51Y44.SR      net (fanout=2)        0.500   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X51Y44.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.248ns logic, 3.239ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X51Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.076ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y44.B4      net (fanout=5)        2.739   user_ip_addr<3>
    SLICE_X48Y44.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X51Y44.CLK     net (fanout=2)        0.357   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (0.828ns logic, 3.096ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X51Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.040ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.040ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y44.B4      net (fanout=5)        1.324   user_ip_addr<3>
    SLICE_X48Y44.BMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X51Y44.SR      net (fanout=2)        0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X51Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.040ns (0.520ns logic, 1.520ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X51Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.869ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.869ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y44.B4      net (fanout=5)        1.324   user_ip_addr<3>
    SLICE_X48Y44.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X51Y44.CLK     net (fanout=2)        0.145   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.400ns logic, 1.469ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.264ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.736ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=5)        2.722   user_ip_addr<2>
    SLICE_X48Y44.AMUX    Tilo                  0.186   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.361   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X50Y44.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (1.181ns logic, 3.083ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.280ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=5)        2.722   user_ip_addr<2>
    SLICE_X48Y44.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.232   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (0.766ns logic, 2.954ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.963ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.963ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=5)        1.359   user_ip_addr<2>
    SLICE_X48Y44.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.139   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X50Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.465ns logic, 1.498ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.803ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.803ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=5)        1.359   user_ip_addr<2>
    SLICE_X48Y44.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.098   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.346ns logic, 1.457ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.293ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X52Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.707ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.293ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X52Y44.A5      net (fanout=5)        2.879   user_ip_addr<1>
    SLICE_X52Y44.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X52Y45.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X52Y45.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (1.184ns logic, 3.109ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X52Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.888ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X52Y44.A5      net (fanout=5)        2.879   user_ip_addr<1>
    SLICE_X52Y44.A       Tilo                  0.068   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X52Y45.CLK     net (fanout=2)        0.471   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.762ns logic, 3.350ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X52Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.916ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.916ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X52Y44.A5      net (fanout=5)        1.366   user_ip_addr<1>
    SLICE_X52Y44.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X52Y45.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X52Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.462ns logic, 1.454ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X52Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.900ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.900ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X52Y44.A5      net (fanout=5)        1.366   user_ip_addr<1>
    SLICE_X52Y44.A       Tilo                  0.034   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X52Y45.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.343ns logic, 1.557ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.211ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X48Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.789ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X49Y43.D4      net (fanout=5)        2.728   user_ip_addr<3>
    SLICE_X49Y43.DMUX    Tilo                  0.186   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X48Y43.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X48Y43.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (1.243ns logic, 2.968ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X48Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.080ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X49Y43.D4      net (fanout=5)        2.728   user_ip_addr<3>
    SLICE_X49Y43.D       Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X48Y43.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (0.828ns logic, 3.092ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X48Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.926ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.926ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X49Y43.D4      net (fanout=5)        1.316   user_ip_addr<3>
    SLICE_X49Y43.DMUX    Tilo                  0.078   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X48Y43.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X48Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.519ns logic, 1.407ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X48Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.863ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.863ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X49Y43.D4      net (fanout=5)        1.316   user_ip_addr<3>
    SLICE_X49Y43.D       Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X48Y43.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.400ns logic, 1.463ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.279ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X51Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.721ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.279ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y44.B5      net (fanout=5)        2.732   user_ip_addr<2>
    SLICE_X51Y44.BMUX    Tilo                  0.196   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X51Y45.SR      net (fanout=2)        0.356   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X51Y45.CLK     Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (1.191ns logic, 3.088ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X51Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.145ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y44.B5      net (fanout=5)        2.732   user_ip_addr<2>
    SLICE_X51Y44.B       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X51Y45.CLK     net (fanout=2)        0.357   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (0.766ns logic, 3.089ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X51Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.966ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.966ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y44.B5      net (fanout=5)        1.365   user_ip_addr<2>
    SLICE_X51Y44.BMUX    Tilo                  0.079   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X51Y45.SR      net (fanout=2)        0.135   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X51Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.466ns logic, 1.500ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X51Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.855ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.855ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y44.B5      net (fanout=5)        1.365   user_ip_addr<2>
    SLICE_X51Y44.B       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X51Y45.CLK     net (fanout=2)        0.144   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.346ns logic, 1.509ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.159ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X50Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.841ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X51Y44.A5      net (fanout=5)        2.745   user_ip_addr<1>
    SLICE_X51Y44.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X50Y45.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X50Y45.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (1.184ns logic, 2.975ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X50Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.033ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X51Y44.A5      net (fanout=5)        2.745   user_ip_addr<1>
    SLICE_X51Y44.A       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X50Y45.CLK     net (fanout=2)        0.460   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (0.762ns logic, 3.205ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X50Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.856ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.856ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X51Y44.A5      net (fanout=5)        1.306   user_ip_addr<1>
    SLICE_X51Y44.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X50Y45.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X50Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.462ns logic, 1.394ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X50Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.831ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.831ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X51Y44.A5      net (fanout=5)        1.306   user_ip_addr<1>
    SLICE_X51Y44.A       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X50Y45.CLK     net (fanout=2)        0.182   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.343ns logic, 1.488ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.604ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.396ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y45.A2      net (fanout=5)        2.843   user_ip_addr<0>
    SLICE_X48Y45.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X56Y45.SR      net (fanout=2)        0.572   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X56Y45.CLK     Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.189ns logic, 3.415ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.900ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y45.A2      net (fanout=5)        2.843   user_ip_addr<0>
    SLICE_X48Y45.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X56Y45.CLK     net (fanout=2)        0.448   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (0.809ns logic, 3.291ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.087ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.087ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y45.A2      net (fanout=5)        1.357   user_ip_addr<0>
    SLICE_X48Y45.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X56Y45.SR      net (fanout=2)        0.252   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X56Y45.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.478ns logic, 1.609ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.955ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.955ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y45.A2      net (fanout=5)        1.357   user_ip_addr<0>
    SLICE_X48Y45.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X56Y45.CLK     net (fanout=2)        0.215   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.383ns logic, 1.572ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.556ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X52Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.444ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y43.A2      net (fanout=5)        2.972   user_ip_addr<0>
    SLICE_X48Y43.AMUX    Tilo                  0.194   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X52Y43.SR      net (fanout=2)        0.352   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X52Y43.CLK     Trck                  0.297   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.232ns logic, 3.324ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X52Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.752ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y43.A2      net (fanout=5)        2.972   user_ip_addr<0>
    SLICE_X48Y43.A       Tilo                  0.068   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X52Y43.CLK     net (fanout=2)        0.467   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (0.809ns logic, 3.439ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X52Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.042ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.042ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y43.A2      net (fanout=5)        1.408   user_ip_addr<0>
    SLICE_X48Y43.AMUX    Tilo                  0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X52Y43.SR      net (fanout=2)        0.135   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X52Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.499ns logic, 1.543ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X52Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.980ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.980ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y43.A2      net (fanout=5)        1.408   user_ip_addr<0>
    SLICE_X48Y43.A       Tilo                  0.034   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X52Y43.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.383ns logic, 1.597ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.673ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X32Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_936_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y49.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X33Y44.D4      net (fanout=5)        0.657   system/regs_from_ipbus<11><12>
    SLICE_X33Y44.DMUX    Tilo                  0.186   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_937_o1
    SLICE_X32Y44.SR      net (fanout=2)        0.239   system/spi/reset_i_cpol_i_AND_937_o
    SLICE_X32Y44.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.777ns logic, 0.896ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X32Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.575ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.425ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y49.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X33Y44.D4      net (fanout=5)        0.657   system/regs_from_ipbus<11><12>
    SLICE_X33Y44.D       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_936_o1
    SLICE_X32Y44.CLK     net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_936_o
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.405ns logic, 1.020ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X32Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_936_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y49.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X33Y44.D4      net (fanout=5)        0.250   system/regs_from_ipbus<11><12>
    SLICE_X33Y44.DMUX    Tilo                  0.078   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_937_o1
    SLICE_X32Y44.SR      net (fanout=2)        0.090   system/spi/reset_i_cpol_i_AND_937_o
    SLICE_X32Y44.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.230ns logic, 0.340ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X32Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.528ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y49.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X33Y44.D4      net (fanout=5)        0.250   system/regs_from_ipbus<11><12>
    SLICE_X33Y44.D       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_936_o1
    SLICE_X32Y44.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_936_o
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.132ns logic, 0.396ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.301ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.699ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y42.C5      net (fanout=5)        2.762   user_ip_addr<1>
    SLICE_X46Y42.CMUX    Tilo                  0.191   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_774_o1
    SLICE_X47Y42.SR      net (fanout=2)        0.357   system/i2c_s/reset_regs_i[6][1]_AND_774_o
    SLICE_X47Y42.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.182ns logic, 3.119ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y42.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.111ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y42.C5      net (fanout=5)        2.762   user_ip_addr<1>
    SLICE_X46Y42.C       Tilo                  0.068   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_773_o1
    SLICE_X47Y42.CLK     net (fanout=2)        0.365   system/i2c_s/reset_regs_i[6][1]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (0.762ns logic, 3.127ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y42.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.918ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.918ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y42.C5      net (fanout=5)        1.319   user_ip_addr<1>
    SLICE_X46Y42.CMUX    Tilo                  0.077   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_774_o1
    SLICE_X47Y42.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][1]_AND_774_o
    SLICE_X47Y42.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.461ns logic, 1.457ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.810ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.810ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y42.C5      net (fanout=5)        1.319   user_ip_addr<1>
    SLICE_X46Y42.C       Tilo                  0.034   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_773_o1
    SLICE_X47Y42.CLK     net (fanout=2)        0.148   system/i2c_s/reset_regs_i[6][1]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.343ns logic, 1.467ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.215ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X46Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.785ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X47Y41.D4      net (fanout=5)        2.732   user_ip_addr<3>
    SLICE_X47Y41.DMUX    Tilo                  0.186   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_770_o1
    SLICE_X46Y41.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][3]_AND_770_o
    SLICE_X46Y41.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.243ns logic, 2.972ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X46Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.076ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X47Y41.D4      net (fanout=5)        2.732   user_ip_addr<3>
    SLICE_X47Y41.D       Tilo                  0.068   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_769_o1
    SLICE_X46Y41.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][3]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (0.828ns logic, 3.096ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X46Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.926ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.926ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X47Y41.D4      net (fanout=5)        1.316   user_ip_addr<3>
    SLICE_X47Y41.DMUX    Tilo                  0.078   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_770_o1
    SLICE_X46Y41.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][3]_AND_770_o
    SLICE_X46Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.519ns logic, 1.407ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X46Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.863ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.863ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X47Y41.D4      net (fanout=5)        1.316   user_ip_addr<3>
    SLICE_X47Y41.D       Tilo                  0.034   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_769_o1
    SLICE_X46Y41.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.400ns logic, 1.463ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.648ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X46Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.352ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X47Y40.A5      net (fanout=5)        2.988   user_ip_addr<2>
    SLICE_X47Y40.AMUX    Tilo                  0.193   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_772_o1
    SLICE_X46Y40.SR      net (fanout=2)        0.472   system/i2c_s/reset_regs_i[6][2]_AND_772_o
    SLICE_X46Y40.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.188ns logic, 3.460ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X46Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.768ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X47Y40.A5      net (fanout=5)        2.988   user_ip_addr<2>
    SLICE_X47Y40.A       Tilo                  0.068   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_771_o1
    SLICE_X46Y40.CLK     net (fanout=2)        0.478   system/i2c_s/reset_regs_i[6][2]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.766ns logic, 3.466ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X46Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.110ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.110ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X47Y40.A5      net (fanout=5)        1.465   user_ip_addr<2>
    SLICE_X47Y40.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_772_o1
    SLICE_X46Y40.SR      net (fanout=2)        0.180   system/i2c_s/reset_regs_i[6][2]_AND_772_o
    SLICE_X46Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.465ns logic, 1.645ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X46Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.004ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.004ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X47Y40.A5      net (fanout=5)        1.465   user_ip_addr<2>
    SLICE_X47Y40.A       Tilo                  0.034   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_771_o1
    SLICE_X46Y40.CLK     net (fanout=2)        0.193   system/i2c_s/reset_regs_i[6][2]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.004ns (0.346ns logic, 1.658ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.826ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X53Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.174ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_775_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X50Y40.A2      net (fanout=5)        3.232   user_ip_addr<0>
    SLICE_X50Y40.AMUX    Tilo                  0.194   system/i2c_s/regs_10_3_C_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_776_o1
    SLICE_X53Y40.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[6][0]_AND_776_o
    SLICE_X53Y40.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.232ns logic, 3.594ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X53Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.727ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X50Y40.A2      net (fanout=5)        3.232   user_ip_addr<0>
    SLICE_X50Y40.A       Tilo                  0.068   system/i2c_s/regs_10_3_C_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_775_o1
    SLICE_X53Y40.CLK     net (fanout=2)        0.232   system/i2c_s/reset_regs_i[6][0]_AND_775_o
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (0.809ns logic, 3.464ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X53Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.148ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.148ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_775_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X50Y40.A2      net (fanout=5)        1.510   user_ip_addr<0>
    SLICE_X50Y40.AMUX    Tilo                  0.075   system/i2c_s/regs_10_3_C_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_776_o1
    SLICE_X53Y40.SR      net (fanout=2)        0.139   system/i2c_s/reset_regs_i[6][0]_AND_776_o
    SLICE_X53Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (0.499ns logic, 1.649ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X53Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.991ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.991ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X50Y40.A2      net (fanout=5)        1.510   user_ip_addr<0>
    SLICE_X50Y40.A       Tilo                  0.034   system/i2c_s/regs_10_3_C_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_775_o1
    SLICE_X53Y40.CLK     net (fanout=2)        0.098   system/i2c_s/reset_regs_i[6][0]_AND_775_o
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (0.383ns logic, 1.608ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.517ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X44Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.483ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_833_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y41.C1      net (fanout=5)        2.917   user_ip_addr<3>
    SLICE_X45Y41.CMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[10][3]_AND_833_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_834_o1
    SLICE_X44Y41.SR      net (fanout=2)        0.352   system/i2c_s/reset_regs_i[10][3]_AND_834_o
    SLICE_X44Y41.CLK     Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.248ns logic, 3.269ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X44Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.020ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y41.C1      net (fanout=5)        2.917   user_ip_addr<3>
    SLICE_X45Y41.C       Tilo                  0.068   system/i2c_s/reset_regs_i[10][3]_AND_833_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_833_o1
    SLICE_X44Y41.CLK     net (fanout=2)        0.235   system/i2c_s/reset_regs_i[10][3]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.828ns logic, 3.152ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X44Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.029ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.029ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_833_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y41.C1      net (fanout=5)        1.382   user_ip_addr<3>
    SLICE_X45Y41.CMUX    Tilo                  0.073   system/i2c_s/reset_regs_i[10][3]_AND_833_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_834_o1
    SLICE_X44Y41.SR      net (fanout=2)        0.133   system/i2c_s/reset_regs_i[10][3]_AND_834_o
    SLICE_X44Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (0.514ns logic, 1.515ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X44Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.879ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.879ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y41.C1      net (fanout=5)        1.382   user_ip_addr<3>
    SLICE_X45Y41.C       Tilo                  0.034   system/i2c_s/reset_regs_i[10][3]_AND_833_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_833_o1
    SLICE_X44Y41.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[10][3]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.400ns logic, 1.479ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.727ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X49Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.273ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_839_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y41.C4      net (fanout=5)        2.909   user_ip_addr<0>
    SLICE_X48Y41.CMUX    Tilo                  0.186   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][0]_AND_840_o1
    SLICE_X49Y41.SR      net (fanout=2)        0.594   system/i2c_s/reset_regs_i[10][0]_AND_840_o
    SLICE_X49Y41.CLK     Trck                  0.297   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.224ns logic, 3.503ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X49Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.917ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y41.C4      net (fanout=5)        2.909   user_ip_addr<0>
    SLICE_X48Y41.C       Tilo                  0.068   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][0]_AND_839_o1
    SLICE_X49Y41.CLK     net (fanout=2)        0.365   system/i2c_s/reset_regs_i[10][0]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (0.809ns logic, 3.274ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X49Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.127ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.127ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_839_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y41.C4      net (fanout=5)        1.394   user_ip_addr<0>
    SLICE_X48Y41.CMUX    Tilo                  0.077   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][0]_AND_840_o1
    SLICE_X49Y41.SR      net (fanout=2)        0.232   system/i2c_s/reset_regs_i[10][0]_AND_840_o
    SLICE_X49Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.501ns logic, 1.626ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X49Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.925ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.925ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y41.C4      net (fanout=5)        1.394   user_ip_addr<0>
    SLICE_X48Y41.C       Tilo                  0.034   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][0]_AND_839_o1
    SLICE_X49Y41.CLK     net (fanout=2)        0.148   system/i2c_s/reset_regs_i[10][0]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.383ns logic, 1.542ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.384ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X47Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.616ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.384ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_835_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.D4      net (fanout=5)        2.962   user_ip_addr<2>
    SLICE_X46Y41.DMUX    Tilo                  0.186   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_836_o1
    SLICE_X47Y41.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[10][2]_AND_836_o
    SLICE_X47Y41.CLK     Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (1.181ns logic, 3.203ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X47Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.803ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.D4      net (fanout=5)        2.962   user_ip_addr<2>
    SLICE_X46Y41.D       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_835_o1
    SLICE_X47Y41.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[10][2]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (0.766ns logic, 3.431ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X47Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.009ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.009ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_835_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.D4      net (fanout=5)        1.452   user_ip_addr<2>
    SLICE_X46Y41.DMUX    Tilo                  0.078   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_836_o1
    SLICE_X47Y41.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[10][2]_AND_836_o
    SLICE_X47Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.465ns logic, 1.544ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X47Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.988ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.988ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.D4      net (fanout=5)        1.452   user_ip_addr<2>
    SLICE_X46Y41.D       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_835_o1
    SLICE_X47Y41.CLK     net (fanout=2)        0.190   system/i2c_s/reset_regs_i[10][2]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.346ns logic, 1.642ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.489ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X44Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.511ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_837_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y42.A2      net (fanout=5)        2.925   user_ip_addr<1>
    SLICE_X44Y42.AMUX    Tilo                  0.194   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_838_o1
    SLICE_X44Y42.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[10][1]_AND_838_o
    SLICE_X44Y42.CLK     Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.185ns logic, 3.304ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X44Y42.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.832ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y42.A2      net (fanout=5)        2.925   user_ip_addr<1>
    SLICE_X44Y42.A       Tilo                  0.068   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_837_o1
    SLICE_X44Y42.CLK     net (fanout=2)        0.481   system/i2c_s/reset_regs_i[10][1]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (0.762ns logic, 3.406ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X44Y42.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.972ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.972ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_837_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y42.A2      net (fanout=5)        1.366   user_ip_addr<1>
    SLICE_X44Y42.AMUX    Tilo                  0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_838_o1
    SLICE_X44Y42.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][1]_AND_838_o
    SLICE_X44Y42.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.459ns logic, 1.513ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X44Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.905ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.905ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y42.A2      net (fanout=5)        1.366   user_ip_addr<1>
    SLICE_X44Y42.A       Tilo                  0.034   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_837_o1
    SLICE_X44Y42.CLK     net (fanout=2)        0.196   system/i2c_s/reset_regs_i[10][1]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.343ns logic, 1.562ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|      1621919|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      3.761ns|            0|            0|         2456|      1619429|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     11.742ns|          N/A|            0|            0|       142045|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.045ns|          N/A|            0|            0|      1374579|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     12.460ns|          N/A|            0|            0|       102805|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.700ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.826ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.487ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.264ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.293ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      4.211ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      4.279ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      4.159ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.604ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      4.556ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.673ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.301ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.215ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.648ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.826ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      4.517ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      4.727ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      4.384ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      4.489ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.700ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.654ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.654ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.609ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   15.045|         |         |         |
clk125_2_p     |   15.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   15.045|         |         |         |
clk125_2_p     |   15.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.291|    1.291|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.030|    1.030|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.112|    1.112|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.179|    1.179|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.118|         |         |         |
xpoint1_clk1_p |    4.118|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.118|         |         |         |
xpoint1_clk1_p |    4.118|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1713557 paths, 0 nets, and 51794 connections

Design statistics:
   Minimum period:  15.045ns{1}   (Maximum frequency:  66.467MHz)
   Maximum path delay from/to any node:   4.826ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 24 18:53:43 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 900 MB



