
attach ../modelgen_0.so


verilog

`modelgen
module portnames0(np, nn);
	electrical np, nn;
	inout np, nn;
	analog begin
		I(np,nn) <+ 1.1;
	end
endmodule

list

!make portnames0.so > /dev/null
attach ./portnames0.so

portnames0 dut(.np(0),.nn(1));
resistor #(.r(1)) r1(1, 0);

portnames0 dut(.nn(0),.np(2));
portnames0 dut(.np(0),.nn(2));
portnames0 dut(.nn(2),.np(0));
resistor #(.r(1)) r2(2, 0);

list

print dc v(r1) v(nodes)

dc
