
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _272_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 v input external delay
     1    0.002744    0.004633    0.002268    4.002268 v rst (in)
                                                         rst (net)
                      0.004636    0.000000    4.002268 v input17/A (sky130_fd_sc_hd__buf_1)
     2    0.014542    0.060790    0.081742    4.084010 v input17/X (sky130_fd_sc_hd__buf_1)
                                                         net17 (net)
                      0.060800    0.000754    4.084764 v fanout40/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.050074    0.076989    0.150006    4.234769 v fanout40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.077387    0.004374    4.239143 v _256_/A (sky130_fd_sc_hd__inv_2)
     1    0.004282    0.029394    0.046879    4.286022 ^ _256_/Y (sky130_fd_sc_hd__inv_2)
                                                         _013_ (net)
                      0.029399    0.000226    4.286247 ^ _272_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                              4.286247   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.010858    0.041342    0.027363   20.027363 ^ clk (in)
                                                         clk (net)
                      0.041353    0.000000   20.027363 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.019495    0.030869    0.086857   20.114220 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.030883    0.000979   20.115198 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.009519    0.024209    0.077208   20.192406 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.024211    0.000544   20.192949 ^ _272_/CLK (sky130_fd_sc_hd__dfstp_1)
                                 -0.250000   19.942951   clock uncertainty
                                  0.000000   19.942951   clock reconvergence pessimism
                                  0.084482   20.027433   library recovery time
                                             20.027433   data required time
---------------------------------------------------------------------------------------------
                                             20.027433   data required time
                                             -4.286247   data arrival time
---------------------------------------------------------------------------------------------
                                             15.741185   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: ready (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.002932    0.014390    0.007627    4.007627 ^ rst (in)
                                                         rst (net)
                      0.014392    0.000000    4.007627 ^ input17/A (sky130_fd_sc_hd__buf_1)
     2    0.015153    0.136489    0.119560    4.127187 ^ input17/X (sky130_fd_sc_hd__buf_1)
                                                         net17 (net)
                      0.136496    0.000794    4.127981 ^ fanout40/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.053198    0.125479    0.180985    4.308966 ^ fanout40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.125561    0.002637    4.311603 ^ _186_/A (sky130_fd_sc_hd__nor2_1)
     1    0.002282    0.034132    0.031043    4.342646 v _186_/Y (sky130_fd_sc_hd__nor2_1)
                                                         net27 (net)
                      0.034132    0.000164    4.342810 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.062705    0.118034    4.460844 v output27/X (sky130_fd_sc_hd__buf_2)
                                                         ready (net)
                      0.062762    0.001700    4.462543 v ready (out)
                                              4.462543   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -4.000000   15.750001   output external delay
                                             15.750001   data required time
---------------------------------------------------------------------------------------------
                                             15.750001   data required time
                                             -4.462543   data arrival time
---------------------------------------------------------------------------------------------
                                             11.287457   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 41 unclocked register/latch pins.
  _273_/CLK
  _274_/CLK
  _275_/CLK
  _276_/CLK
  _277_/CLK
  _278_/CLK
  _279_/CLK
  _280_/CLK
  _281_/CLK
  _282_/CLK
  _283_/CLK
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/CLK
  _309_/CLK
  _310_/CLK
  _311_/CLK
  _312_/CLK
  _313_/CLK
Warning: There are 50 unconstrained endpoints.
  data_out[0]
  data_out[1]
  data_out[2]
  data_out[3]
  data_out[4]
  data_out[5]
  data_out[6]
  data_out[7]
  i2c_sda
  _273_/D
  _274_/D
  _275_/D
  _276_/D
  _277_/D
  _278_/D
  _279_/D
  _280_/D
  _281_/D
  _282_/D
  _283_/D
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
  _309_/D
  _310_/D
  _311_/D
  _312_/D
  _313_/D
