--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml nx3_top.twx nx3_top.ncd -o nx3_top.twr nx3_top.pcf

Design file:              nx3_top.ncd
Physical constraint file: nx3_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
switches<0> |    4.596(R)|      SLOW  |   -1.670(R)|      FAST  |clk_BUFGP         |   0.000|
switches<1> |    5.555(R)|      SLOW  |   -2.140(R)|      FAST  |clk_BUFGP         |   0.000|
switches<2> |    4.863(R)|      SLOW  |   -1.947(R)|      FAST  |clk_BUFGP         |   0.000|
switches<3> |    4.815(R)|      SLOW  |   -1.919(R)|      FAST  |clk_BUFGP         |   0.000|
switches<6> |    3.288(R)|      SLOW  |   -1.370(R)|      FAST  |clk_BUFGP         |   0.000|
switches<7> |   10.023(R)|      SLOW  |   -1.050(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit<0>    |        13.454(R)|      SLOW  |         4.579(R)|      FAST  |clk_BUFGP         |   0.000|
digit<1>    |        14.101(R)|      SLOW  |         4.785(R)|      FAST  |clk_BUFGP         |   0.000|
digit<2>    |        13.392(R)|      SLOW  |         4.695(R)|      FAST  |clk_BUFGP         |   0.000|
digit<3>    |        13.301(R)|      SLOW  |         4.553(R)|      FAST  |clk_BUFGP         |   0.000|
leds<0>     |        13.456(R)|      SLOW  |         5.938(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |        13.800(R)|      SLOW  |         6.588(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |        12.346(R)|      SLOW  |         5.790(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |        13.477(R)|      SLOW  |         5.204(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |        13.552(R)|      SLOW  |         5.364(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |        13.655(R)|      SLOW  |         5.296(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |        13.464(R)|      SLOW  |         5.528(R)|      FAST  |clk_BUFGP         |   0.000|
segments<0> |        18.798(R)|      SLOW  |         5.934(R)|      FAST  |clk_BUFGP         |   0.000|
segments<1> |        19.825(R)|      SLOW  |         5.950(R)|      FAST  |clk_BUFGP         |   0.000|
segments<2> |        20.063(R)|      SLOW  |         6.337(R)|      FAST  |clk_BUFGP         |   0.000|
segments<3> |        20.168(R)|      SLOW  |         6.141(R)|      FAST  |clk_BUFGP         |   0.000|
segments<4> |        20.260(R)|      SLOW  |         6.405(R)|      FAST  |clk_BUFGP         |   0.000|
segments<5> |        20.641(R)|      SLOW  |         6.179(R)|      FAST  |clk_BUFGP         |   0.000|
segments<6> |        20.089(R)|      SLOW  |         5.966(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.937|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |leds<4>        |   11.415|
switches<0>    |leds<5>        |   11.903|
switches<0>    |leds<6>        |   11.762|
switches<0>    |leds<7>        |   11.512|
switches<0>    |segments<0>    |   13.938|
switches<0>    |segments<1>    |   12.568|
switches<0>    |segments<2>    |   13.813|
switches<0>    |segments<3>    |   13.219|
switches<0>    |segments<4>    |   13.570|
switches<0>    |segments<5>    |   13.373|
switches<0>    |segments<6>    |   13.720|
switches<1>    |leds<4>        |   12.462|
switches<1>    |leds<5>        |   12.862|
switches<1>    |leds<6>        |   12.721|
switches<1>    |leds<7>        |   12.190|
switches<1>    |segments<0>    |   15.769|
switches<1>    |segments<1>    |   15.648|
switches<1>    |segments<2>    |   16.025|
switches<1>    |segments<3>    |   15.991|
switches<1>    |segments<4>    |   16.083|
switches<1>    |segments<5>    |   16.464|
switches<1>    |segments<6>    |   15.912|
switches<2>    |leds<4>        |   11.730|
switches<2>    |leds<5>        |   12.170|
switches<2>    |leds<6>        |   12.029|
switches<2>    |leds<7>        |   12.016|
switches<2>    |segments<0>    |   14.978|
switches<2>    |segments<1>    |   15.474|
switches<2>    |segments<2>    |   15.712|
switches<2>    |segments<3>    |   15.817|
switches<2>    |segments<4>    |   15.909|
switches<2>    |segments<5>    |   16.290|
switches<2>    |segments<6>    |   15.738|
switches<3>    |leds<4>        |   11.678|
switches<3>    |leds<5>        |   12.122|
switches<3>    |leds<6>        |   11.981|
switches<3>    |leds<7>        |   11.796|
switches<3>    |segments<0>    |   15.313|
switches<3>    |segments<1>    |   15.254|
switches<3>    |segments<2>    |   15.569|
switches<3>    |segments<3>    |   15.597|
switches<3>    |segments<4>    |   15.689|
switches<3>    |segments<5>    |   16.070|
switches<3>    |segments<6>    |   15.518|
switches<7>    |digit<0>       |   12.008|
switches<7>    |digit<1>       |   12.335|
switches<7>    |digit<2>       |   12.208|
switches<7>    |digit<3>       |   12.027|
---------------+---------------+---------+


Analysis completed Wed Dec 06 02:32:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



