// Seed: 1682898797
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    input id_12,
    output logic id_13,
    output id_14,
    input logic id_15,
    output id_16,
    input id_17,
    output logic id_18
);
  assign id_14 = (1);
  assign id_13 = id_10;
  type_30(
      id_10, id_6, 1
  );
  logic id_19;
  logic id_20;
  assign id_7 = id_3;
endmodule
