#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x55f01a093dd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f019fe93f0 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55f01a190e50_0 .net "alu_input1", 31 0, L_0x55f01a1c96d0;  1 drivers
v0x55f01a190f30_0 .net "alu_input2", 31 0, L_0x55f01a1ca3e0;  1 drivers
o0x7f4890ac1948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f01a190ff0_0 .net "clk", 0 0, o0x7f4890ac1948;  0 drivers
v0x55f01a191090_0 .net "ex_alu_result", 31 0, L_0x55f01a1cada0;  1 drivers
v0x55f01a191180_0 .net "ex_branch_target", 31 0, L_0x55f01a1caf20;  1 drivers
o0x7f4890ac19a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f01a191290_0 .net "ex_neg_flag", 0 0, o0x7f4890ac19a8;  0 drivers
v0x55f01a191330_0 .net "ex_wb_alu_result", 31 0, v0x55f01a178f70_0;  1 drivers
v0x55f01a191460_0 .net "ex_wb_mem_data", 31 0, v0x55f01a179050_0;  1 drivers
v0x55f01a191520_0 .net "ex_wb_mem_to_reg", 0 0, v0x55f01a179130_0;  1 drivers
v0x55f01a191650_0 .net "ex_wb_neg_flag", 0 0, v0x55f01a1791f0_0;  1 drivers
v0x55f01a191780_0 .net "ex_wb_rd", 5 0, v0x55f01a179390_0;  1 drivers
v0x55f01a191840_0 .net "ex_wb_reg_write", 0 0, v0x55f01a179470_0;  1 drivers
v0x55f01a1918e0_0 .net "ex_wb_zero_flag", 0 0, v0x55f01a179610_0;  1 drivers
v0x55f01a191a10_0 .net "ex_write_data", 31 0, L_0x55f01a1caca0;  1 drivers
v0x55f01a191ad0_0 .net "ex_zero_flag", 0 0, L_0x55f01a1ca990;  1 drivers
v0x55f01a191b70_0 .net "id_alu_op", 2 0, v0x55f01a17f480_0;  1 drivers
v0x55f01a191c30_0 .net "id_alu_src", 0 0, v0x55f01a17f560_0;  1 drivers
v0x55f01a191de0_0 .net "id_branch", 0 0, v0x55f01a17f630_0;  1 drivers
v0x55f01a191e80_0 .net "id_ex_alu_op", 2 0, v0x55f01a17c5c0_0;  1 drivers
v0x55f01a191f40_0 .net "id_ex_alu_src", 0 0, v0x55f01a17c6b0_0;  1 drivers
v0x55f01a191fe0_0 .net "id_ex_branch", 0 0, v0x55f01a17c7a0_0;  1 drivers
v0x55f01a192080_0 .net "id_ex_imm", 31 0, v0x55f01a17c840_0;  1 drivers
v0x55f01a192140_0 .net "id_ex_jump", 0 0, v0x55f01a17c950_0;  1 drivers
v0x55f01a1921e0_0 .net "id_ex_mem_to_reg", 0 0, v0x55f01a17ca10_0;  1 drivers
v0x55f01a192280_0 .net "id_ex_mem_write", 0 0, v0x55f01a17cab0_0;  1 drivers
v0x55f01a1923b0_0 .net "id_ex_pc", 31 0, v0x55f01a17cbf0_0;  1 drivers
v0x55f01a192470_0 .net "id_ex_rd", 5 0, v0x55f01a17ccb0_0;  1 drivers
v0x55f01a192530_0 .net "id_ex_reg_data1", 31 0, v0x55f01a17cd70_0;  1 drivers
v0x55f01a1925f0_0 .net "id_ex_reg_data2", 31 0, v0x55f01a17ce40_0;  1 drivers
v0x55f01a192700_0 .net "id_ex_reg_write", 0 0, v0x55f01a17cf10_0;  1 drivers
v0x55f01a1927f0_0 .net "id_ex_rs", 5 0, v0x55f01a17cfe0_0;  1 drivers
v0x55f01a192900_0 .net "id_ex_rt", 5 0, v0x55f01a17d0b0_0;  1 drivers
v0x55f01a192a10_0 .net "id_imm", 31 0, v0x55f01a17fe30_0;  1 drivers
v0x55f01a192ce0_0 .net "id_jump", 0 0, v0x55f01a17f730_0;  1 drivers
v0x55f01a192d80_0 .net "id_mem_to_reg", 0 0, v0x55f01a17f800_0;  1 drivers
v0x55f01a192e20_0 .net "id_mem_write", 0 0, v0x55f01a17f8f0_0;  1 drivers
v0x55f01a192ec0_0 .net "id_pc", 31 0, L_0x55f01a1c7c20;  1 drivers
v0x55f01a192fd0_0 .net "id_rd", 5 0, L_0x55f01a1c7d70;  1 drivers
v0x55f01a1930e0_0 .net "id_reg_data1", 31 0, L_0x55f01a1c8250;  1 drivers
v0x55f01a1931a0_0 .net "id_reg_data2", 31 0, L_0x55f01a1c87d0;  1 drivers
v0x55f01a193260_0 .net "id_reg_write", 0 0, v0x55f01a17fa60_0;  1 drivers
v0x55f01a193300_0 .net "id_rs", 5 0, L_0x55f01a1c7c90;  1 drivers
v0x55f01a193410_0 .net "id_rt", 5 0, L_0x55f01a1c7d00;  1 drivers
v0x55f01a193520_0 .net "if_flush", 0 0, L_0x55f01a1c7770;  1 drivers
v0x55f01a193610_0 .net "if_id_instr", 31 0, v0x55f01a184440_0;  1 drivers
v0x55f01a1936d0_0 .net "if_id_pc", 31 0, v0x55f01a184630_0;  1 drivers
v0x55f01a193790_0 .net "if_instr", 31 0, v0x55f01a185540_0;  1 drivers
v0x55f01a1938a0_0 .net "if_next_pc", 31 0, L_0x55f01a1c75b0;  1 drivers
v0x55f01a193960_0 .net "if_pc", 31 0, v0x55f01a1898e0_0;  1 drivers
v0x55f01a193a20_0 .net "mem_alu_result", 31 0, L_0x55f01a1cafc0;  1 drivers
v0x55f01a193ae0_0 .net "mem_mem_to_reg", 0 0, L_0x55f01a1cb370;  1 drivers
v0x55f01a193bd0_0 .net "mem_neg_flag", 0 0, L_0x55f01a1cb240;  1 drivers
v0x55f01a193c70_0 .net "mem_rd", 5 0, L_0x55f01a1cb030;  1 drivers
v0x55f01a193d10_0 .net "mem_read_data", 31 0, v0x55f01a18e770_0;  1 drivers
v0x55f01a193dd0_0 .net "mem_reg_write", 0 0, L_0x55f01a1cb300;  1 drivers
v0x55f01a193e70_0 .net "mem_zero_flag", 0 0, L_0x55f01a1cb180;  1 drivers
v0x55f01a193f10_0 .net "neg_flag", 0 0, L_0x55f01a1caac0;  1 drivers
o0x7f4890ac1a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f01a194000_0 .net "rst", 0 0, o0x7f4890ac1a98;  0 drivers
v0x55f01a1940a0_0 .net "wb_write_data", 31 0, L_0x55f01a1cb610;  1 drivers
v0x55f01a194140_0 .net "wb_write_en", 0 0, L_0x55f01a1cb7d0;  1 drivers
v0x55f01a1941e0_0 .net "wb_write_reg", 5 0, L_0x55f01a1cb520;  1 drivers
L_0x55f01a1c7870 .part v0x55f01a184440_0, 0, 4;
S_0x55f01a165e30 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55f01a14ef10 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55f01a1caca0 .functor BUFZ 32, L_0x55f01a1ca3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f4890a78378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f01a1770c0_0 .net/2u *"_ivl_0", 3 0, L_0x7f4890a78378;  1 drivers
v0x55f01a1771a0_0 .net *"_ivl_2", 0 0, L_0x55f01a1cab60;  1 drivers
L_0x7f4890a783c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f01a177260_0 .net/2u *"_ivl_4", 31 0, L_0x7f4890a783c0;  1 drivers
v0x55f01a177350_0 .net *"_ivl_6", 31 0, L_0x55f01a1cac00;  1 drivers
v0x55f01a177430_0 .net "alu_op", 2 0, v0x55f01a17c5c0_0;  alias, 1 drivers
v0x55f01a177540_0 .net "alu_operand_b", 31 0, L_0x55f01a1ca5f0;  1 drivers
v0x55f01a177630_0 .net "alu_result_wire", 31 0, v0x55f01a1763f0_0;  1 drivers
v0x55f01a1776f0_0 .net "alu_src", 0 0, v0x55f01a17c6b0_0;  alias, 1 drivers
v0x55f01a1777c0_0 .net "ex_alu_result", 31 0, L_0x55f01a1cada0;  alias, 1 drivers
v0x55f01a1778f0_0 .net "ex_branch_target", 31 0, L_0x55f01a1caf20;  alias, 1 drivers
v0x55f01a1779e0_0 .net "ex_write_data", 31 0, L_0x55f01a1caca0;  alias, 1 drivers
v0x55f01a177aa0_0 .net "id_ex_imm", 31 0, v0x55f01a17c840_0;  alias, 1 drivers
v0x55f01a177b60_0 .net "id_ex_mem_write", 0 0, v0x55f01a17cab0_0;  alias, 1 drivers
o0x7f4890ac16a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f01a177c20_0 .net "id_ex_opcode", 3 0, o0x7f4890ac16a8;  0 drivers
v0x55f01a177d00_0 .net "id_ex_pc", 31 0, v0x55f01a17cbf0_0;  alias, 1 drivers
v0x55f01a177dc0_0 .net "id_ex_reg_data1", 31 0, L_0x55f01a1c96d0;  alias, 1 drivers
v0x55f01a177e90_0 .net "id_ex_reg_data2", 31 0, L_0x55f01a1ca3e0;  alias, 1 drivers
v0x55f01a177f60_0 .net "neg_flag", 0 0, L_0x55f01a1caac0;  alias, 1 drivers
v0x55f01a178030_0 .net "zero_flag", 0 0, L_0x55f01a1ca990;  alias, 1 drivers
E_0x55f01a1729f0 .event anyedge, v0x55f01a176db0_0, v0x55f01a177b60_0;
L_0x55f01a1cab60 .cmp/eq 4, o0x7f4890ac16a8, L_0x7f4890a78378;
L_0x55f01a1cac00 .arith/sum 32, v0x55f01a17cbf0_0, L_0x7f4890a783c0;
L_0x55f01a1cada0 .functor MUXZ 32, v0x55f01a1763f0_0, L_0x55f01a1cac00, L_0x55f01a1cab60, C4<>;
S_0x55f01a165b40 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55f01a165e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f4890a78330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a143370_0 .net/2u *"_ivl_6", 31 0, L_0x7f4890a78330;  1 drivers
v0x55f01a146820_0 .net "a", 31 0, L_0x55f01a1c96d0;  alias, 1 drivers
v0x55f01a11a7a0_0 .net "alu_control", 2 0, v0x55f01a17c5c0_0;  alias, 1 drivers
v0x55f01a0d88b0_0 .net "b", 31 0, L_0x55f01a1ca5f0;  alias, 1 drivers
v0x55f01a0fbbb0_0 .net "cmd_add", 0 0, L_0x55f01a1ca720;  1 drivers
v0x55f01a0ff060_0 .net "cmd_neg", 0 0, L_0x55f01a1ca850;  1 drivers
v0x55f01a176270_0 .net "cmd_sub", 0 0, L_0x55f01a1ca8f0;  1 drivers
v0x55f01a176330_0 .net "negative", 0 0, L_0x55f01a1caac0;  alias, 1 drivers
v0x55f01a1763f0_0 .var "result", 31 0;
v0x55f01a1764d0_0 .net "zero", 0 0, L_0x55f01a1ca990;  alias, 1 drivers
E_0x55f01a171130 .event anyedge, v0x55f01a11a7a0_0, v0x55f01a146820_0, v0x55f01a0d88b0_0;
L_0x55f01a1ca720 .part v0x55f01a17c5c0_0, 2, 1;
L_0x55f01a1ca850 .part v0x55f01a17c5c0_0, 1, 1;
L_0x55f01a1ca8f0 .part v0x55f01a17c5c0_0, 0, 1;
L_0x55f01a1ca990 .cmp/eq 32, v0x55f01a1763f0_0, L_0x7f4890a78330;
L_0x55f01a1caac0 .part v0x55f01a1763f0_0, 31, 1;
S_0x55f01a176650 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55f01a165e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55f01a176800_0 .net "in0", 31 0, L_0x55f01a1ca3e0;  alias, 1 drivers
v0x55f01a1768e0_0 .net "in1", 31 0, v0x55f01a17c840_0;  alias, 1 drivers
v0x55f01a1769c0_0 .net "out", 31 0, L_0x55f01a1ca5f0;  alias, 1 drivers
v0x55f01a176a60_0 .net "sel", 0 0, v0x55f01a17c6b0_0;  alias, 1 drivers
L_0x55f01a1ca5f0 .functor MUXZ 32, L_0x55f01a1ca3e0, v0x55f01a17c840_0, v0x55f01a17c6b0_0, C4<>;
S_0x55f01a176b80 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55f01a165e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55f01a176db0_0 .net "a", 31 0, v0x55f01a17cbf0_0;  alias, 1 drivers
v0x55f01a176eb0_0 .net "b", 31 0, v0x55f01a17c840_0;  alias, 1 drivers
v0x55f01a176f70_0 .net "out", 31 0, L_0x55f01a1caf20;  alias, 1 drivers
L_0x55f01a1caf20 .arith/sum 32, v0x55f01a17cbf0_0, v0x55f01a17c840_0;
S_0x55f01a178240 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55f01a178650_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a178730_0 .net "ex_alu_result", 31 0, L_0x55f01a1cada0;  alias, 1 drivers
v0x55f01a178820_0 .net "ex_mem_data", 31 0, L_0x55f01a1caca0;  alias, 1 drivers
v0x55f01a178920_0 .net "ex_mem_to_reg", 0 0, v0x55f01a17ca10_0;  alias, 1 drivers
v0x55f01a1789c0_0 .net "ex_neg_flag", 0 0, o0x7f4890ac19a8;  alias, 0 drivers
o0x7f4890ac19d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f01a178ab0_0 .net "ex_opcode", 3 0, o0x7f4890ac19d8;  0 drivers
v0x55f01a178b90_0 .net "ex_rd", 5 0, v0x55f01a17ccb0_0;  alias, 1 drivers
v0x55f01a178c70_0 .net "ex_reg_write", 0 0, v0x55f01a17cf10_0;  alias, 1 drivers
o0x7f4890ac1a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55f01a178d30_0 .net "ex_rt", 5 0, o0x7f4890ac1a68;  0 drivers
v0x55f01a178e10_0 .net "ex_zero_flag", 0 0, L_0x55f01a1ca990;  alias, 1 drivers
v0x55f01a178eb0_0 .net "rst", 0 0, o0x7f4890ac1a98;  alias, 0 drivers
v0x55f01a178f70_0 .var "wb_alu_result", 31 0;
v0x55f01a179050_0 .var "wb_mem_data", 31 0;
v0x55f01a179130_0 .var "wb_mem_to_reg", 0 0;
v0x55f01a1791f0_0 .var "wb_neg_flag", 0 0;
v0x55f01a1792b0_0 .var "wb_opcode", 3 0;
v0x55f01a179390_0 .var "wb_rd", 5 0;
v0x55f01a179470_0 .var "wb_reg_write", 0 0;
v0x55f01a179530_0 .var "wb_rt", 5 0;
v0x55f01a179610_0 .var "wb_zero_flag", 0 0;
E_0x55f01a172060 .event posedge, v0x55f01a178650_0;
S_0x55f01a179950 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55f01a1c8bb0 .functor AND 1, L_0x55f01a1c8a80, v0x55f01a179470_0, C4<1>, C4<1>;
L_0x55f01a1c8f20 .functor AND 1, L_0x55f01a1c8bb0, L_0x55f01a1c8de0, C4<1>, C4<1>;
L_0x55f01a1c9160 .functor AND 1, L_0x55f01a1c9030, L_0x55f01a1cb300, C4<1>, C4<1>;
L_0x55f01a1c9440 .functor AND 1, L_0x55f01a1c9160, L_0x55f01a1c9300, C4<1>, C4<1>;
L_0x55f01a1c98f0 .functor AND 1, L_0x55f01a1c9850, v0x55f01a179470_0, C4<1>, C4<1>;
L_0x55f01a1c9c70 .functor AND 1, L_0x55f01a1c98f0, L_0x55f01a1c9bd0, C4<1>, C4<1>;
L_0x55f01a1c9e90 .functor AND 1, L_0x55f01a1c9d80, L_0x55f01a1cb300, C4<1>, C4<1>;
L_0x55f01a1c9e20 .functor AND 1, L_0x55f01a1c9e90, L_0x55f01a1ca040, C4<1>, C4<1>;
v0x55f01a179c60_0 .net *"_ivl_0", 0 0, L_0x55f01a1c8a80;  1 drivers
v0x55f01a179d20_0 .net *"_ivl_10", 0 0, L_0x55f01a1c8de0;  1 drivers
v0x55f01a179de0_0 .net *"_ivl_13", 0 0, L_0x55f01a1c8f20;  1 drivers
v0x55f01a179e80_0 .net *"_ivl_14", 0 0, L_0x55f01a1c9030;  1 drivers
v0x55f01a179f40_0 .net *"_ivl_17", 0 0, L_0x55f01a1c9160;  1 drivers
v0x55f01a17a050_0 .net *"_ivl_18", 31 0, L_0x55f01a1c9260;  1 drivers
L_0x7f4890a78180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17a130_0 .net *"_ivl_21", 25 0, L_0x7f4890a78180;  1 drivers
L_0x7f4890a781c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17a210_0 .net/2u *"_ivl_22", 31 0, L_0x7f4890a781c8;  1 drivers
v0x55f01a17a2f0_0 .net *"_ivl_24", 0 0, L_0x55f01a1c9300;  1 drivers
v0x55f01a17a3b0_0 .net *"_ivl_27", 0 0, L_0x55f01a1c9440;  1 drivers
v0x55f01a17a470_0 .net *"_ivl_28", 31 0, L_0x55f01a1c9550;  1 drivers
v0x55f01a17a550_0 .net *"_ivl_3", 0 0, L_0x55f01a1c8bb0;  1 drivers
v0x55f01a17a610_0 .net *"_ivl_32", 0 0, L_0x55f01a1c9850;  1 drivers
v0x55f01a17a6d0_0 .net *"_ivl_35", 0 0, L_0x55f01a1c98f0;  1 drivers
v0x55f01a17a790_0 .net *"_ivl_36", 31 0, L_0x55f01a1c99b0;  1 drivers
L_0x7f4890a78210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17a870_0 .net *"_ivl_39", 25 0, L_0x7f4890a78210;  1 drivers
v0x55f01a17a950_0 .net *"_ivl_4", 31 0, L_0x55f01a1c8cb0;  1 drivers
L_0x7f4890a78258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17aa30_0 .net/2u *"_ivl_40", 31 0, L_0x7f4890a78258;  1 drivers
v0x55f01a17ab10_0 .net *"_ivl_42", 0 0, L_0x55f01a1c9bd0;  1 drivers
v0x55f01a17abd0_0 .net *"_ivl_45", 0 0, L_0x55f01a1c9c70;  1 drivers
v0x55f01a17ac90_0 .net *"_ivl_46", 0 0, L_0x55f01a1c9d80;  1 drivers
v0x55f01a17ad50_0 .net *"_ivl_49", 0 0, L_0x55f01a1c9e90;  1 drivers
v0x55f01a17ae10_0 .net *"_ivl_50", 31 0, L_0x55f01a1c9f50;  1 drivers
L_0x7f4890a782a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17aef0_0 .net *"_ivl_53", 25 0, L_0x7f4890a782a0;  1 drivers
L_0x7f4890a782e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17afd0_0 .net/2u *"_ivl_54", 31 0, L_0x7f4890a782e8;  1 drivers
v0x55f01a17b0b0_0 .net *"_ivl_56", 0 0, L_0x55f01a1ca040;  1 drivers
v0x55f01a17b170_0 .net *"_ivl_59", 0 0, L_0x55f01a1c9e20;  1 drivers
v0x55f01a17b230_0 .net *"_ivl_60", 31 0, L_0x55f01a1ca2f0;  1 drivers
L_0x7f4890a780f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17b310_0 .net *"_ivl_7", 25 0, L_0x7f4890a780f0;  1 drivers
L_0x7f4890a78138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a17b3f0_0 .net/2u *"_ivl_8", 31 0, L_0x7f4890a78138;  1 drivers
v0x55f01a17b4d0_0 .net "alu_input1", 31 0, L_0x55f01a1c96d0;  alias, 1 drivers
v0x55f01a17b590_0 .net "alu_input2", 31 0, L_0x55f01a1ca3e0;  alias, 1 drivers
v0x55f01a17b6a0_0 .net "ex_wb_alu_result", 31 0, v0x55f01a178f70_0;  alias, 1 drivers
v0x55f01a17b760_0 .net "ex_wb_rd", 5 0, v0x55f01a179390_0;  alias, 1 drivers
v0x55f01a17b800_0 .net "ex_wb_reg_write", 0 0, v0x55f01a179470_0;  alias, 1 drivers
v0x55f01a17b8a0_0 .net "id_ex_reg_data1", 31 0, v0x55f01a17cd70_0;  alias, 1 drivers
v0x55f01a17b940_0 .net "id_ex_reg_data2", 31 0, v0x55f01a17ce40_0;  alias, 1 drivers
v0x55f01a17ba20_0 .net "id_ex_rs", 5 0, v0x55f01a17cfe0_0;  alias, 1 drivers
v0x55f01a17bb00_0 .net "id_ex_rt", 5 0, v0x55f01a17d0b0_0;  alias, 1 drivers
v0x55f01a17bbe0_0 .net "mem_alu_result", 31 0, L_0x55f01a1cafc0;  alias, 1 drivers
v0x55f01a17bcc0_0 .net "mem_rd", 5 0, L_0x55f01a1cb030;  alias, 1 drivers
v0x55f01a17bda0_0 .net "mem_reg_write", 0 0, L_0x55f01a1cb300;  alias, 1 drivers
L_0x55f01a1c8a80 .cmp/eq 6, v0x55f01a17cfe0_0, v0x55f01a179390_0;
L_0x55f01a1c8cb0 .concat [ 6 26 0 0], v0x55f01a17cfe0_0, L_0x7f4890a780f0;
L_0x55f01a1c8de0 .cmp/ne 32, L_0x55f01a1c8cb0, L_0x7f4890a78138;
L_0x55f01a1c9030 .cmp/eq 6, v0x55f01a17cfe0_0, L_0x55f01a1cb030;
L_0x55f01a1c9260 .concat [ 6 26 0 0], v0x55f01a17cfe0_0, L_0x7f4890a78180;
L_0x55f01a1c9300 .cmp/ne 32, L_0x55f01a1c9260, L_0x7f4890a781c8;
L_0x55f01a1c9550 .functor MUXZ 32, v0x55f01a17cd70_0, L_0x55f01a1cafc0, L_0x55f01a1c9440, C4<>;
L_0x55f01a1c96d0 .functor MUXZ 32, L_0x55f01a1c9550, v0x55f01a178f70_0, L_0x55f01a1c8f20, C4<>;
L_0x55f01a1c9850 .cmp/eq 6, v0x55f01a17d0b0_0, v0x55f01a179390_0;
L_0x55f01a1c99b0 .concat [ 6 26 0 0], v0x55f01a17d0b0_0, L_0x7f4890a78210;
L_0x55f01a1c9bd0 .cmp/ne 32, L_0x55f01a1c99b0, L_0x7f4890a78258;
L_0x55f01a1c9d80 .cmp/eq 6, v0x55f01a17d0b0_0, L_0x55f01a1cb030;
L_0x55f01a1c9f50 .concat [ 6 26 0 0], v0x55f01a17d0b0_0, L_0x7f4890a782a0;
L_0x55f01a1ca040 .cmp/ne 32, L_0x55f01a1c9f50, L_0x7f4890a782e8;
L_0x55f01a1ca2f0 .functor MUXZ 32, v0x55f01a17ce40_0, L_0x55f01a1cafc0, L_0x55f01a1c9e20, C4<>;
L_0x55f01a1ca3e0 .functor MUXZ 32, L_0x55f01a1ca2f0, v0x55f01a178f70_0, L_0x55f01a1c9c70, C4<>;
S_0x55f01a17bfe0 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55f01a17c4d0_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a17c5c0_0 .var "ex_alu_op", 2 0;
v0x55f01a17c6b0_0 .var "ex_alu_src", 0 0;
v0x55f01a17c7a0_0 .var "ex_branch", 0 0;
v0x55f01a17c840_0 .var "ex_imm", 31 0;
v0x55f01a17c950_0 .var "ex_jump", 0 0;
v0x55f01a17ca10_0 .var "ex_mem_to_reg", 0 0;
v0x55f01a17cab0_0 .var "ex_mem_write", 0 0;
v0x55f01a17cb50_0 .var "ex_opcode", 3 0;
v0x55f01a17cbf0_0 .var "ex_pc", 31 0;
v0x55f01a17ccb0_0 .var "ex_rd", 5 0;
v0x55f01a17cd70_0 .var "ex_reg_data1", 31 0;
v0x55f01a17ce40_0 .var "ex_reg_data2", 31 0;
v0x55f01a17cf10_0 .var "ex_reg_write", 0 0;
v0x55f01a17cfe0_0 .var "ex_rs", 5 0;
v0x55f01a17d0b0_0 .var "ex_rt", 5 0;
v0x55f01a17d180_0 .net "id_alu_op", 2 0, v0x55f01a17f480_0;  alias, 1 drivers
v0x55f01a17d330_0 .net "id_alu_src", 0 0, v0x55f01a17f560_0;  alias, 1 drivers
v0x55f01a17d3f0_0 .net "id_branch", 0 0, v0x55f01a17f630_0;  alias, 1 drivers
v0x55f01a17d4b0_0 .net "id_imm", 31 0, v0x55f01a17fe30_0;  alias, 1 drivers
v0x55f01a17d590_0 .net "id_jump", 0 0, v0x55f01a17f730_0;  alias, 1 drivers
v0x55f01a17d650_0 .net "id_mem_to_reg", 0 0, v0x55f01a17f800_0;  alias, 1 drivers
v0x55f01a17d710_0 .net "id_mem_write", 0 0, v0x55f01a17f8f0_0;  alias, 1 drivers
o0x7f4890ac2b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f01a17d7d0_0 .net "id_opcode", 3 0, o0x7f4890ac2b48;  0 drivers
v0x55f01a17d8b0_0 .net "id_pc", 31 0, L_0x55f01a1c7c20;  alias, 1 drivers
v0x55f01a17d990_0 .net "id_rd", 5 0, L_0x55f01a1c7d70;  alias, 1 drivers
v0x55f01a17da70_0 .net "id_reg_data1", 31 0, L_0x55f01a1c8250;  alias, 1 drivers
v0x55f01a17db50_0 .net "id_reg_data2", 31 0, L_0x55f01a1c87d0;  alias, 1 drivers
v0x55f01a17dc30_0 .net "id_reg_write", 0 0, v0x55f01a17fa60_0;  alias, 1 drivers
v0x55f01a17dcf0_0 .net "id_rs", 5 0, L_0x55f01a1c7c90;  alias, 1 drivers
v0x55f01a17ddd0_0 .net "id_rt", 5 0, L_0x55f01a1c7d00;  alias, 1 drivers
v0x55f01a17deb0_0 .net "rst", 0 0, o0x7f4890ac1a98;  alias, 0 drivers
S_0x55f01a17e470 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55f01a1c7c20 .functor BUFZ 32, v0x55f01a184630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f01a1c7c90 .functor BUFZ 6, L_0x55f01a1c7a40, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1c7d00 .functor BUFZ 6, L_0x55f01a1c7ae0, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1c7d70 .functor BUFZ 6, L_0x55f01a1c7b80, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1c7de0 .functor BUFZ 4, L_0x55f01a1c79a0, C4<0000>, C4<0000>, C4<0000>;
v0x55f01a182640_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a182700_0 .net "id_alu_op", 2 0, v0x55f01a17f480_0;  alias, 1 drivers
v0x55f01a182810_0 .net "id_alu_src", 0 0, v0x55f01a17f560_0;  alias, 1 drivers
v0x55f01a182900_0 .net "id_branch", 0 0, v0x55f01a17f630_0;  alias, 1 drivers
v0x55f01a1829f0_0 .net "id_imm", 31 0, v0x55f01a17fe30_0;  alias, 1 drivers
v0x55f01a182b30_0 .net "id_jump", 0 0, v0x55f01a17f730_0;  alias, 1 drivers
v0x55f01a182c20_0 .net "id_mem_to_reg", 0 0, v0x55f01a17f800_0;  alias, 1 drivers
v0x55f01a182d10_0 .net "id_mem_write", 0 0, v0x55f01a17f8f0_0;  alias, 1 drivers
v0x55f01a182e00_0 .net "id_opcode", 3 0, L_0x55f01a1c7de0;  1 drivers
v0x55f01a182ee0_0 .net "id_pc", 31 0, L_0x55f01a1c7c20;  alias, 1 drivers
v0x55f01a182fa0_0 .net "id_rd", 5 0, L_0x55f01a1c7d70;  alias, 1 drivers
v0x55f01a183040_0 .net "id_reg_data1", 31 0, L_0x55f01a1c8250;  alias, 1 drivers
v0x55f01a1830e0_0 .net "id_reg_data2", 31 0, L_0x55f01a1c87d0;  alias, 1 drivers
v0x55f01a1831f0_0 .net "id_reg_write", 0 0, v0x55f01a17fa60_0;  alias, 1 drivers
v0x55f01a1832e0_0 .net "id_rs", 5 0, L_0x55f01a1c7c90;  alias, 1 drivers
v0x55f01a1833a0_0 .net "id_rt", 5 0, L_0x55f01a1c7d00;  alias, 1 drivers
v0x55f01a183440_0 .net "if_id_instr", 31 0, v0x55f01a184440_0;  alias, 1 drivers
v0x55f01a1835f0_0 .net "if_id_pc", 31 0, v0x55f01a184630_0;  alias, 1 drivers
v0x55f01a1836b0_0 .net "opcode", 3 0, L_0x55f01a1c79a0;  1 drivers
v0x55f01a183770_0 .net "rd", 5 0, L_0x55f01a1c7b80;  1 drivers
v0x55f01a183830_0 .net "rs", 5 0, L_0x55f01a1c7a40;  1 drivers
v0x55f01a1838f0_0 .net "rst", 0 0, o0x7f4890ac1a98;  alias, 0 drivers
v0x55f01a183990_0 .net "rt", 5 0, L_0x55f01a1c7ae0;  1 drivers
v0x55f01a183a30_0 .net "wb_reg_write", 0 0, L_0x55f01a1cb7d0;  alias, 1 drivers
v0x55f01a183ad0_0 .net "wb_write_data", 31 0, L_0x55f01a1cb610;  alias, 1 drivers
v0x55f01a183b70_0 .net "wb_write_reg", 5 0, L_0x55f01a1cb520;  alias, 1 drivers
E_0x55f01a17e8c0 .event anyedge, v0x55f01a17f9c0_0, v0x55f01a17ff40_0, v0x55f01a183770_0;
L_0x55f01a1c79a0 .part v0x55f01a184440_0, 0, 4;
L_0x55f01a1c7a40 .part v0x55f01a184440_0, 10, 6;
L_0x55f01a1c7ae0 .part v0x55f01a184440_0, 4, 6;
L_0x55f01a1c7b80 .part v0x55f01a184440_0, 16, 6;
S_0x55f01a17e940 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55f01a17e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55f01a17eb40 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55f01a17eb80 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55f01a17ebc0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55f01a17ec00 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55f01a17ec40 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55f01a17ec80 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55f01a17ecc0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55f01a17ed00 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55f01a17ed40 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55f01a17ed80 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55f01a17edc0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55f01a17f480_0 .var "alu_op", 2 0;
v0x55f01a17f560_0 .var "alu_src", 0 0;
v0x55f01a17f630_0 .var "branch", 0 0;
v0x55f01a17f730_0 .var "jump", 0 0;
v0x55f01a17f800_0 .var "mem_to_reg", 0 0;
v0x55f01a17f8f0_0 .var "mem_write", 0 0;
v0x55f01a17f9c0_0 .net "opcode", 3 0, L_0x55f01a1c79a0;  alias, 1 drivers
v0x55f01a17fa60_0 .var "reg_write", 0 0;
E_0x55f01a17f420 .event anyedge, v0x55f01a17f9c0_0;
S_0x55f01a17fbc0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55f01a17e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55f01a17fe30_0 .var "imm_out", 31 0;
v0x55f01a17ff40_0 .net "instruction", 31 0, v0x55f01a184440_0;  alias, 1 drivers
E_0x55f01a17fdb0 .event anyedge, v0x55f01a17ff40_0;
S_0x55f01a180060 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55f01a17e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55f01a1c8010 .functor AND 1, L_0x55f01a1cb7d0, L_0x55f01a1c7e50, C4<1>, C4<1>;
L_0x55f01a1c8590 .functor AND 1, L_0x55f01a1cb7d0, L_0x55f01a1c8460, C4<1>, C4<1>;
v0x55f01a181760_1 .array/port v0x55f01a181760, 1;
L_0x55f01a1c89a0 .functor BUFZ 32, v0x55f01a181760_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f01a181760_2 .array/port v0x55f01a181760, 2;
L_0x55f01a1c8a10 .functor BUFZ 32, v0x55f01a181760_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f01a180690_0 .net *"_ivl_0", 0 0, L_0x55f01a1c7e50;  1 drivers
v0x55f01a180770_0 .net *"_ivl_12", 0 0, L_0x55f01a1c8460;  1 drivers
v0x55f01a180830_0 .net *"_ivl_15", 0 0, L_0x55f01a1c8590;  1 drivers
v0x55f01a180900_0 .net *"_ivl_16", 31 0, L_0x55f01a1c8600;  1 drivers
v0x55f01a1809e0_0 .net *"_ivl_18", 7 0, L_0x55f01a1c86e0;  1 drivers
L_0x7f4890a780a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f01a180b10_0 .net *"_ivl_21", 1 0, L_0x7f4890a780a8;  1 drivers
v0x55f01a180bf0_0 .net *"_ivl_3", 0 0, L_0x55f01a1c8010;  1 drivers
v0x55f01a180cb0_0 .net *"_ivl_4", 31 0, L_0x55f01a1c8110;  1 drivers
v0x55f01a180d90_0 .net *"_ivl_6", 7 0, L_0x55f01a1c81b0;  1 drivers
L_0x7f4890a78060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f01a180e70_0 .net *"_ivl_9", 1 0, L_0x7f4890a78060;  1 drivers
v0x55f01a180f50_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a180ff0_0 .net "debug_r1", 31 0, L_0x55f01a1c89a0;  1 drivers
v0x55f01a1810d0_0 .net "debug_r2", 31 0, L_0x55f01a1c8a10;  1 drivers
v0x55f01a1811b0_0 .var/i "i", 31 0;
v0x55f01a181290_0 .net "read_data1", 31 0, L_0x55f01a1c8250;  alias, 1 drivers
v0x55f01a181350_0 .net "read_data2", 31 0, L_0x55f01a1c87d0;  alias, 1 drivers
v0x55f01a1813f0_0 .net "read_reg1", 5 0, L_0x55f01a1c7a40;  alias, 1 drivers
v0x55f01a1815c0_0 .net "read_reg2", 5 0, L_0x55f01a1c7ae0;  alias, 1 drivers
v0x55f01a1816a0_0 .net "reg_write_en", 0 0, L_0x55f01a1cb7d0;  alias, 1 drivers
v0x55f01a181760 .array "registers", 63 0, 31 0;
v0x55f01a182230_0 .net "rst", 0 0, o0x7f4890ac1a98;  alias, 0 drivers
v0x55f01a182320_0 .net "write_data", 31 0, L_0x55f01a1cb610;  alias, 1 drivers
v0x55f01a182400_0 .net "write_reg", 5 0, L_0x55f01a1cb520;  alias, 1 drivers
E_0x55f01a180270 .event posedge, v0x55f01a178eb0_0, v0x55f01a178650_0;
L_0x55f01a1c7e50 .cmp/eq 6, L_0x55f01a1cb520, L_0x55f01a1c7a40;
L_0x55f01a1c8110 .array/port v0x55f01a181760, L_0x55f01a1c81b0;
L_0x55f01a1c81b0 .concat [ 6 2 0 0], L_0x55f01a1c7a40, L_0x7f4890a78060;
L_0x55f01a1c8250 .functor MUXZ 32, L_0x55f01a1c8110, L_0x55f01a1cb610, L_0x55f01a1c8010, C4<>;
L_0x55f01a1c8460 .cmp/eq 6, L_0x55f01a1cb520, L_0x55f01a1c7ae0;
L_0x55f01a1c8600 .array/port v0x55f01a181760, L_0x55f01a1c86e0;
L_0x55f01a1c86e0 .concat [ 6 2 0 0], L_0x55f01a1c7ae0, L_0x7f4890a780a8;
L_0x55f01a1c87d0 .functor MUXZ 32, L_0x55f01a1c8600, L_0x55f01a1cb610, L_0x55f01a1c8590, C4<>;
S_0x55f01a1802b0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55f01a180060;
 .timescale -9 -12;
v0x55f01a1804b0_0 .var "reg_index", 5 0;
v0x55f01a1805b0_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55f01a1805b0_0;
    %load/vec4 v0x55f01a1804b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55f01a181760, 4, 0;
    %end;
S_0x55f01a183e90 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55f01a1841d0_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a184290_0 .net "flush", 0 0, L_0x55f01a1c7770;  alias, 1 drivers
v0x55f01a184350_0 .net "instr_in", 31 0, v0x55f01a185540_0;  alias, 1 drivers
v0x55f01a184440_0 .var "instr_out", 31 0;
v0x55f01a184500_0 .net "pc_in", 31 0, v0x55f01a1898e0_0;  alias, 1 drivers
v0x55f01a184630_0 .var "pc_out", 31 0;
E_0x55f01a184150 .event negedge, v0x55f01a178650_0;
S_0x55f01a1847d0 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55f01a1849b0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x55f01a185370_0 .net "address", 31 0, v0x55f01a1898e0_0;  alias, 1 drivers
v0x55f01a185480_0 .var/i "i", 31 0;
v0x55f01a185540_0 .var "instruction", 31 0;
v0x55f01a185640 .array "mem", 255 0, 31 0;
v0x55f01a185640_0 .array/port v0x55f01a185640, 0;
v0x55f01a185640_1 .array/port v0x55f01a185640, 1;
v0x55f01a185640_2 .array/port v0x55f01a185640, 2;
E_0x55f01a184b00/0 .event anyedge, v0x55f01a184500_0, v0x55f01a185640_0, v0x55f01a185640_1, v0x55f01a185640_2;
v0x55f01a185640_3 .array/port v0x55f01a185640, 3;
v0x55f01a185640_4 .array/port v0x55f01a185640, 4;
v0x55f01a185640_5 .array/port v0x55f01a185640, 5;
v0x55f01a185640_6 .array/port v0x55f01a185640, 6;
E_0x55f01a184b00/1 .event anyedge, v0x55f01a185640_3, v0x55f01a185640_4, v0x55f01a185640_5, v0x55f01a185640_6;
v0x55f01a185640_7 .array/port v0x55f01a185640, 7;
v0x55f01a185640_8 .array/port v0x55f01a185640, 8;
v0x55f01a185640_9 .array/port v0x55f01a185640, 9;
v0x55f01a185640_10 .array/port v0x55f01a185640, 10;
E_0x55f01a184b00/2 .event anyedge, v0x55f01a185640_7, v0x55f01a185640_8, v0x55f01a185640_9, v0x55f01a185640_10;
v0x55f01a185640_11 .array/port v0x55f01a185640, 11;
v0x55f01a185640_12 .array/port v0x55f01a185640, 12;
v0x55f01a185640_13 .array/port v0x55f01a185640, 13;
v0x55f01a185640_14 .array/port v0x55f01a185640, 14;
E_0x55f01a184b00/3 .event anyedge, v0x55f01a185640_11, v0x55f01a185640_12, v0x55f01a185640_13, v0x55f01a185640_14;
v0x55f01a185640_15 .array/port v0x55f01a185640, 15;
v0x55f01a185640_16 .array/port v0x55f01a185640, 16;
v0x55f01a185640_17 .array/port v0x55f01a185640, 17;
v0x55f01a185640_18 .array/port v0x55f01a185640, 18;
E_0x55f01a184b00/4 .event anyedge, v0x55f01a185640_15, v0x55f01a185640_16, v0x55f01a185640_17, v0x55f01a185640_18;
v0x55f01a185640_19 .array/port v0x55f01a185640, 19;
v0x55f01a185640_20 .array/port v0x55f01a185640, 20;
v0x55f01a185640_21 .array/port v0x55f01a185640, 21;
v0x55f01a185640_22 .array/port v0x55f01a185640, 22;
E_0x55f01a184b00/5 .event anyedge, v0x55f01a185640_19, v0x55f01a185640_20, v0x55f01a185640_21, v0x55f01a185640_22;
v0x55f01a185640_23 .array/port v0x55f01a185640, 23;
v0x55f01a185640_24 .array/port v0x55f01a185640, 24;
v0x55f01a185640_25 .array/port v0x55f01a185640, 25;
v0x55f01a185640_26 .array/port v0x55f01a185640, 26;
E_0x55f01a184b00/6 .event anyedge, v0x55f01a185640_23, v0x55f01a185640_24, v0x55f01a185640_25, v0x55f01a185640_26;
v0x55f01a185640_27 .array/port v0x55f01a185640, 27;
v0x55f01a185640_28 .array/port v0x55f01a185640, 28;
v0x55f01a185640_29 .array/port v0x55f01a185640, 29;
v0x55f01a185640_30 .array/port v0x55f01a185640, 30;
E_0x55f01a184b00/7 .event anyedge, v0x55f01a185640_27, v0x55f01a185640_28, v0x55f01a185640_29, v0x55f01a185640_30;
v0x55f01a185640_31 .array/port v0x55f01a185640, 31;
v0x55f01a185640_32 .array/port v0x55f01a185640, 32;
v0x55f01a185640_33 .array/port v0x55f01a185640, 33;
v0x55f01a185640_34 .array/port v0x55f01a185640, 34;
E_0x55f01a184b00/8 .event anyedge, v0x55f01a185640_31, v0x55f01a185640_32, v0x55f01a185640_33, v0x55f01a185640_34;
v0x55f01a185640_35 .array/port v0x55f01a185640, 35;
v0x55f01a185640_36 .array/port v0x55f01a185640, 36;
v0x55f01a185640_37 .array/port v0x55f01a185640, 37;
v0x55f01a185640_38 .array/port v0x55f01a185640, 38;
E_0x55f01a184b00/9 .event anyedge, v0x55f01a185640_35, v0x55f01a185640_36, v0x55f01a185640_37, v0x55f01a185640_38;
v0x55f01a185640_39 .array/port v0x55f01a185640, 39;
v0x55f01a185640_40 .array/port v0x55f01a185640, 40;
v0x55f01a185640_41 .array/port v0x55f01a185640, 41;
v0x55f01a185640_42 .array/port v0x55f01a185640, 42;
E_0x55f01a184b00/10 .event anyedge, v0x55f01a185640_39, v0x55f01a185640_40, v0x55f01a185640_41, v0x55f01a185640_42;
v0x55f01a185640_43 .array/port v0x55f01a185640, 43;
v0x55f01a185640_44 .array/port v0x55f01a185640, 44;
v0x55f01a185640_45 .array/port v0x55f01a185640, 45;
v0x55f01a185640_46 .array/port v0x55f01a185640, 46;
E_0x55f01a184b00/11 .event anyedge, v0x55f01a185640_43, v0x55f01a185640_44, v0x55f01a185640_45, v0x55f01a185640_46;
v0x55f01a185640_47 .array/port v0x55f01a185640, 47;
v0x55f01a185640_48 .array/port v0x55f01a185640, 48;
v0x55f01a185640_49 .array/port v0x55f01a185640, 49;
v0x55f01a185640_50 .array/port v0x55f01a185640, 50;
E_0x55f01a184b00/12 .event anyedge, v0x55f01a185640_47, v0x55f01a185640_48, v0x55f01a185640_49, v0x55f01a185640_50;
v0x55f01a185640_51 .array/port v0x55f01a185640, 51;
v0x55f01a185640_52 .array/port v0x55f01a185640, 52;
v0x55f01a185640_53 .array/port v0x55f01a185640, 53;
v0x55f01a185640_54 .array/port v0x55f01a185640, 54;
E_0x55f01a184b00/13 .event anyedge, v0x55f01a185640_51, v0x55f01a185640_52, v0x55f01a185640_53, v0x55f01a185640_54;
v0x55f01a185640_55 .array/port v0x55f01a185640, 55;
v0x55f01a185640_56 .array/port v0x55f01a185640, 56;
v0x55f01a185640_57 .array/port v0x55f01a185640, 57;
v0x55f01a185640_58 .array/port v0x55f01a185640, 58;
E_0x55f01a184b00/14 .event anyedge, v0x55f01a185640_55, v0x55f01a185640_56, v0x55f01a185640_57, v0x55f01a185640_58;
v0x55f01a185640_59 .array/port v0x55f01a185640, 59;
v0x55f01a185640_60 .array/port v0x55f01a185640, 60;
v0x55f01a185640_61 .array/port v0x55f01a185640, 61;
v0x55f01a185640_62 .array/port v0x55f01a185640, 62;
E_0x55f01a184b00/15 .event anyedge, v0x55f01a185640_59, v0x55f01a185640_60, v0x55f01a185640_61, v0x55f01a185640_62;
v0x55f01a185640_63 .array/port v0x55f01a185640, 63;
v0x55f01a185640_64 .array/port v0x55f01a185640, 64;
v0x55f01a185640_65 .array/port v0x55f01a185640, 65;
v0x55f01a185640_66 .array/port v0x55f01a185640, 66;
E_0x55f01a184b00/16 .event anyedge, v0x55f01a185640_63, v0x55f01a185640_64, v0x55f01a185640_65, v0x55f01a185640_66;
v0x55f01a185640_67 .array/port v0x55f01a185640, 67;
v0x55f01a185640_68 .array/port v0x55f01a185640, 68;
v0x55f01a185640_69 .array/port v0x55f01a185640, 69;
v0x55f01a185640_70 .array/port v0x55f01a185640, 70;
E_0x55f01a184b00/17 .event anyedge, v0x55f01a185640_67, v0x55f01a185640_68, v0x55f01a185640_69, v0x55f01a185640_70;
v0x55f01a185640_71 .array/port v0x55f01a185640, 71;
v0x55f01a185640_72 .array/port v0x55f01a185640, 72;
v0x55f01a185640_73 .array/port v0x55f01a185640, 73;
v0x55f01a185640_74 .array/port v0x55f01a185640, 74;
E_0x55f01a184b00/18 .event anyedge, v0x55f01a185640_71, v0x55f01a185640_72, v0x55f01a185640_73, v0x55f01a185640_74;
v0x55f01a185640_75 .array/port v0x55f01a185640, 75;
v0x55f01a185640_76 .array/port v0x55f01a185640, 76;
v0x55f01a185640_77 .array/port v0x55f01a185640, 77;
v0x55f01a185640_78 .array/port v0x55f01a185640, 78;
E_0x55f01a184b00/19 .event anyedge, v0x55f01a185640_75, v0x55f01a185640_76, v0x55f01a185640_77, v0x55f01a185640_78;
v0x55f01a185640_79 .array/port v0x55f01a185640, 79;
v0x55f01a185640_80 .array/port v0x55f01a185640, 80;
v0x55f01a185640_81 .array/port v0x55f01a185640, 81;
v0x55f01a185640_82 .array/port v0x55f01a185640, 82;
E_0x55f01a184b00/20 .event anyedge, v0x55f01a185640_79, v0x55f01a185640_80, v0x55f01a185640_81, v0x55f01a185640_82;
v0x55f01a185640_83 .array/port v0x55f01a185640, 83;
v0x55f01a185640_84 .array/port v0x55f01a185640, 84;
v0x55f01a185640_85 .array/port v0x55f01a185640, 85;
v0x55f01a185640_86 .array/port v0x55f01a185640, 86;
E_0x55f01a184b00/21 .event anyedge, v0x55f01a185640_83, v0x55f01a185640_84, v0x55f01a185640_85, v0x55f01a185640_86;
v0x55f01a185640_87 .array/port v0x55f01a185640, 87;
v0x55f01a185640_88 .array/port v0x55f01a185640, 88;
v0x55f01a185640_89 .array/port v0x55f01a185640, 89;
v0x55f01a185640_90 .array/port v0x55f01a185640, 90;
E_0x55f01a184b00/22 .event anyedge, v0x55f01a185640_87, v0x55f01a185640_88, v0x55f01a185640_89, v0x55f01a185640_90;
v0x55f01a185640_91 .array/port v0x55f01a185640, 91;
v0x55f01a185640_92 .array/port v0x55f01a185640, 92;
v0x55f01a185640_93 .array/port v0x55f01a185640, 93;
v0x55f01a185640_94 .array/port v0x55f01a185640, 94;
E_0x55f01a184b00/23 .event anyedge, v0x55f01a185640_91, v0x55f01a185640_92, v0x55f01a185640_93, v0x55f01a185640_94;
v0x55f01a185640_95 .array/port v0x55f01a185640, 95;
v0x55f01a185640_96 .array/port v0x55f01a185640, 96;
v0x55f01a185640_97 .array/port v0x55f01a185640, 97;
v0x55f01a185640_98 .array/port v0x55f01a185640, 98;
E_0x55f01a184b00/24 .event anyedge, v0x55f01a185640_95, v0x55f01a185640_96, v0x55f01a185640_97, v0x55f01a185640_98;
v0x55f01a185640_99 .array/port v0x55f01a185640, 99;
v0x55f01a185640_100 .array/port v0x55f01a185640, 100;
v0x55f01a185640_101 .array/port v0x55f01a185640, 101;
v0x55f01a185640_102 .array/port v0x55f01a185640, 102;
E_0x55f01a184b00/25 .event anyedge, v0x55f01a185640_99, v0x55f01a185640_100, v0x55f01a185640_101, v0x55f01a185640_102;
v0x55f01a185640_103 .array/port v0x55f01a185640, 103;
v0x55f01a185640_104 .array/port v0x55f01a185640, 104;
v0x55f01a185640_105 .array/port v0x55f01a185640, 105;
v0x55f01a185640_106 .array/port v0x55f01a185640, 106;
E_0x55f01a184b00/26 .event anyedge, v0x55f01a185640_103, v0x55f01a185640_104, v0x55f01a185640_105, v0x55f01a185640_106;
v0x55f01a185640_107 .array/port v0x55f01a185640, 107;
v0x55f01a185640_108 .array/port v0x55f01a185640, 108;
v0x55f01a185640_109 .array/port v0x55f01a185640, 109;
v0x55f01a185640_110 .array/port v0x55f01a185640, 110;
E_0x55f01a184b00/27 .event anyedge, v0x55f01a185640_107, v0x55f01a185640_108, v0x55f01a185640_109, v0x55f01a185640_110;
v0x55f01a185640_111 .array/port v0x55f01a185640, 111;
v0x55f01a185640_112 .array/port v0x55f01a185640, 112;
v0x55f01a185640_113 .array/port v0x55f01a185640, 113;
v0x55f01a185640_114 .array/port v0x55f01a185640, 114;
E_0x55f01a184b00/28 .event anyedge, v0x55f01a185640_111, v0x55f01a185640_112, v0x55f01a185640_113, v0x55f01a185640_114;
v0x55f01a185640_115 .array/port v0x55f01a185640, 115;
v0x55f01a185640_116 .array/port v0x55f01a185640, 116;
v0x55f01a185640_117 .array/port v0x55f01a185640, 117;
v0x55f01a185640_118 .array/port v0x55f01a185640, 118;
E_0x55f01a184b00/29 .event anyedge, v0x55f01a185640_115, v0x55f01a185640_116, v0x55f01a185640_117, v0x55f01a185640_118;
v0x55f01a185640_119 .array/port v0x55f01a185640, 119;
v0x55f01a185640_120 .array/port v0x55f01a185640, 120;
v0x55f01a185640_121 .array/port v0x55f01a185640, 121;
v0x55f01a185640_122 .array/port v0x55f01a185640, 122;
E_0x55f01a184b00/30 .event anyedge, v0x55f01a185640_119, v0x55f01a185640_120, v0x55f01a185640_121, v0x55f01a185640_122;
v0x55f01a185640_123 .array/port v0x55f01a185640, 123;
v0x55f01a185640_124 .array/port v0x55f01a185640, 124;
v0x55f01a185640_125 .array/port v0x55f01a185640, 125;
v0x55f01a185640_126 .array/port v0x55f01a185640, 126;
E_0x55f01a184b00/31 .event anyedge, v0x55f01a185640_123, v0x55f01a185640_124, v0x55f01a185640_125, v0x55f01a185640_126;
v0x55f01a185640_127 .array/port v0x55f01a185640, 127;
v0x55f01a185640_128 .array/port v0x55f01a185640, 128;
v0x55f01a185640_129 .array/port v0x55f01a185640, 129;
v0x55f01a185640_130 .array/port v0x55f01a185640, 130;
E_0x55f01a184b00/32 .event anyedge, v0x55f01a185640_127, v0x55f01a185640_128, v0x55f01a185640_129, v0x55f01a185640_130;
v0x55f01a185640_131 .array/port v0x55f01a185640, 131;
v0x55f01a185640_132 .array/port v0x55f01a185640, 132;
v0x55f01a185640_133 .array/port v0x55f01a185640, 133;
v0x55f01a185640_134 .array/port v0x55f01a185640, 134;
E_0x55f01a184b00/33 .event anyedge, v0x55f01a185640_131, v0x55f01a185640_132, v0x55f01a185640_133, v0x55f01a185640_134;
v0x55f01a185640_135 .array/port v0x55f01a185640, 135;
v0x55f01a185640_136 .array/port v0x55f01a185640, 136;
v0x55f01a185640_137 .array/port v0x55f01a185640, 137;
v0x55f01a185640_138 .array/port v0x55f01a185640, 138;
E_0x55f01a184b00/34 .event anyedge, v0x55f01a185640_135, v0x55f01a185640_136, v0x55f01a185640_137, v0x55f01a185640_138;
v0x55f01a185640_139 .array/port v0x55f01a185640, 139;
v0x55f01a185640_140 .array/port v0x55f01a185640, 140;
v0x55f01a185640_141 .array/port v0x55f01a185640, 141;
v0x55f01a185640_142 .array/port v0x55f01a185640, 142;
E_0x55f01a184b00/35 .event anyedge, v0x55f01a185640_139, v0x55f01a185640_140, v0x55f01a185640_141, v0x55f01a185640_142;
v0x55f01a185640_143 .array/port v0x55f01a185640, 143;
v0x55f01a185640_144 .array/port v0x55f01a185640, 144;
v0x55f01a185640_145 .array/port v0x55f01a185640, 145;
v0x55f01a185640_146 .array/port v0x55f01a185640, 146;
E_0x55f01a184b00/36 .event anyedge, v0x55f01a185640_143, v0x55f01a185640_144, v0x55f01a185640_145, v0x55f01a185640_146;
v0x55f01a185640_147 .array/port v0x55f01a185640, 147;
v0x55f01a185640_148 .array/port v0x55f01a185640, 148;
v0x55f01a185640_149 .array/port v0x55f01a185640, 149;
v0x55f01a185640_150 .array/port v0x55f01a185640, 150;
E_0x55f01a184b00/37 .event anyedge, v0x55f01a185640_147, v0x55f01a185640_148, v0x55f01a185640_149, v0x55f01a185640_150;
v0x55f01a185640_151 .array/port v0x55f01a185640, 151;
v0x55f01a185640_152 .array/port v0x55f01a185640, 152;
v0x55f01a185640_153 .array/port v0x55f01a185640, 153;
v0x55f01a185640_154 .array/port v0x55f01a185640, 154;
E_0x55f01a184b00/38 .event anyedge, v0x55f01a185640_151, v0x55f01a185640_152, v0x55f01a185640_153, v0x55f01a185640_154;
v0x55f01a185640_155 .array/port v0x55f01a185640, 155;
v0x55f01a185640_156 .array/port v0x55f01a185640, 156;
v0x55f01a185640_157 .array/port v0x55f01a185640, 157;
v0x55f01a185640_158 .array/port v0x55f01a185640, 158;
E_0x55f01a184b00/39 .event anyedge, v0x55f01a185640_155, v0x55f01a185640_156, v0x55f01a185640_157, v0x55f01a185640_158;
v0x55f01a185640_159 .array/port v0x55f01a185640, 159;
v0x55f01a185640_160 .array/port v0x55f01a185640, 160;
v0x55f01a185640_161 .array/port v0x55f01a185640, 161;
v0x55f01a185640_162 .array/port v0x55f01a185640, 162;
E_0x55f01a184b00/40 .event anyedge, v0x55f01a185640_159, v0x55f01a185640_160, v0x55f01a185640_161, v0x55f01a185640_162;
v0x55f01a185640_163 .array/port v0x55f01a185640, 163;
v0x55f01a185640_164 .array/port v0x55f01a185640, 164;
v0x55f01a185640_165 .array/port v0x55f01a185640, 165;
v0x55f01a185640_166 .array/port v0x55f01a185640, 166;
E_0x55f01a184b00/41 .event anyedge, v0x55f01a185640_163, v0x55f01a185640_164, v0x55f01a185640_165, v0x55f01a185640_166;
v0x55f01a185640_167 .array/port v0x55f01a185640, 167;
v0x55f01a185640_168 .array/port v0x55f01a185640, 168;
v0x55f01a185640_169 .array/port v0x55f01a185640, 169;
v0x55f01a185640_170 .array/port v0x55f01a185640, 170;
E_0x55f01a184b00/42 .event anyedge, v0x55f01a185640_167, v0x55f01a185640_168, v0x55f01a185640_169, v0x55f01a185640_170;
v0x55f01a185640_171 .array/port v0x55f01a185640, 171;
v0x55f01a185640_172 .array/port v0x55f01a185640, 172;
v0x55f01a185640_173 .array/port v0x55f01a185640, 173;
v0x55f01a185640_174 .array/port v0x55f01a185640, 174;
E_0x55f01a184b00/43 .event anyedge, v0x55f01a185640_171, v0x55f01a185640_172, v0x55f01a185640_173, v0x55f01a185640_174;
v0x55f01a185640_175 .array/port v0x55f01a185640, 175;
v0x55f01a185640_176 .array/port v0x55f01a185640, 176;
v0x55f01a185640_177 .array/port v0x55f01a185640, 177;
v0x55f01a185640_178 .array/port v0x55f01a185640, 178;
E_0x55f01a184b00/44 .event anyedge, v0x55f01a185640_175, v0x55f01a185640_176, v0x55f01a185640_177, v0x55f01a185640_178;
v0x55f01a185640_179 .array/port v0x55f01a185640, 179;
v0x55f01a185640_180 .array/port v0x55f01a185640, 180;
v0x55f01a185640_181 .array/port v0x55f01a185640, 181;
v0x55f01a185640_182 .array/port v0x55f01a185640, 182;
E_0x55f01a184b00/45 .event anyedge, v0x55f01a185640_179, v0x55f01a185640_180, v0x55f01a185640_181, v0x55f01a185640_182;
v0x55f01a185640_183 .array/port v0x55f01a185640, 183;
v0x55f01a185640_184 .array/port v0x55f01a185640, 184;
v0x55f01a185640_185 .array/port v0x55f01a185640, 185;
v0x55f01a185640_186 .array/port v0x55f01a185640, 186;
E_0x55f01a184b00/46 .event anyedge, v0x55f01a185640_183, v0x55f01a185640_184, v0x55f01a185640_185, v0x55f01a185640_186;
v0x55f01a185640_187 .array/port v0x55f01a185640, 187;
v0x55f01a185640_188 .array/port v0x55f01a185640, 188;
v0x55f01a185640_189 .array/port v0x55f01a185640, 189;
v0x55f01a185640_190 .array/port v0x55f01a185640, 190;
E_0x55f01a184b00/47 .event anyedge, v0x55f01a185640_187, v0x55f01a185640_188, v0x55f01a185640_189, v0x55f01a185640_190;
v0x55f01a185640_191 .array/port v0x55f01a185640, 191;
v0x55f01a185640_192 .array/port v0x55f01a185640, 192;
v0x55f01a185640_193 .array/port v0x55f01a185640, 193;
v0x55f01a185640_194 .array/port v0x55f01a185640, 194;
E_0x55f01a184b00/48 .event anyedge, v0x55f01a185640_191, v0x55f01a185640_192, v0x55f01a185640_193, v0x55f01a185640_194;
v0x55f01a185640_195 .array/port v0x55f01a185640, 195;
v0x55f01a185640_196 .array/port v0x55f01a185640, 196;
v0x55f01a185640_197 .array/port v0x55f01a185640, 197;
v0x55f01a185640_198 .array/port v0x55f01a185640, 198;
E_0x55f01a184b00/49 .event anyedge, v0x55f01a185640_195, v0x55f01a185640_196, v0x55f01a185640_197, v0x55f01a185640_198;
v0x55f01a185640_199 .array/port v0x55f01a185640, 199;
v0x55f01a185640_200 .array/port v0x55f01a185640, 200;
v0x55f01a185640_201 .array/port v0x55f01a185640, 201;
v0x55f01a185640_202 .array/port v0x55f01a185640, 202;
E_0x55f01a184b00/50 .event anyedge, v0x55f01a185640_199, v0x55f01a185640_200, v0x55f01a185640_201, v0x55f01a185640_202;
v0x55f01a185640_203 .array/port v0x55f01a185640, 203;
v0x55f01a185640_204 .array/port v0x55f01a185640, 204;
v0x55f01a185640_205 .array/port v0x55f01a185640, 205;
v0x55f01a185640_206 .array/port v0x55f01a185640, 206;
E_0x55f01a184b00/51 .event anyedge, v0x55f01a185640_203, v0x55f01a185640_204, v0x55f01a185640_205, v0x55f01a185640_206;
v0x55f01a185640_207 .array/port v0x55f01a185640, 207;
v0x55f01a185640_208 .array/port v0x55f01a185640, 208;
v0x55f01a185640_209 .array/port v0x55f01a185640, 209;
v0x55f01a185640_210 .array/port v0x55f01a185640, 210;
E_0x55f01a184b00/52 .event anyedge, v0x55f01a185640_207, v0x55f01a185640_208, v0x55f01a185640_209, v0x55f01a185640_210;
v0x55f01a185640_211 .array/port v0x55f01a185640, 211;
v0x55f01a185640_212 .array/port v0x55f01a185640, 212;
v0x55f01a185640_213 .array/port v0x55f01a185640, 213;
v0x55f01a185640_214 .array/port v0x55f01a185640, 214;
E_0x55f01a184b00/53 .event anyedge, v0x55f01a185640_211, v0x55f01a185640_212, v0x55f01a185640_213, v0x55f01a185640_214;
v0x55f01a185640_215 .array/port v0x55f01a185640, 215;
v0x55f01a185640_216 .array/port v0x55f01a185640, 216;
v0x55f01a185640_217 .array/port v0x55f01a185640, 217;
v0x55f01a185640_218 .array/port v0x55f01a185640, 218;
E_0x55f01a184b00/54 .event anyedge, v0x55f01a185640_215, v0x55f01a185640_216, v0x55f01a185640_217, v0x55f01a185640_218;
v0x55f01a185640_219 .array/port v0x55f01a185640, 219;
v0x55f01a185640_220 .array/port v0x55f01a185640, 220;
v0x55f01a185640_221 .array/port v0x55f01a185640, 221;
v0x55f01a185640_222 .array/port v0x55f01a185640, 222;
E_0x55f01a184b00/55 .event anyedge, v0x55f01a185640_219, v0x55f01a185640_220, v0x55f01a185640_221, v0x55f01a185640_222;
v0x55f01a185640_223 .array/port v0x55f01a185640, 223;
v0x55f01a185640_224 .array/port v0x55f01a185640, 224;
v0x55f01a185640_225 .array/port v0x55f01a185640, 225;
v0x55f01a185640_226 .array/port v0x55f01a185640, 226;
E_0x55f01a184b00/56 .event anyedge, v0x55f01a185640_223, v0x55f01a185640_224, v0x55f01a185640_225, v0x55f01a185640_226;
v0x55f01a185640_227 .array/port v0x55f01a185640, 227;
v0x55f01a185640_228 .array/port v0x55f01a185640, 228;
v0x55f01a185640_229 .array/port v0x55f01a185640, 229;
v0x55f01a185640_230 .array/port v0x55f01a185640, 230;
E_0x55f01a184b00/57 .event anyedge, v0x55f01a185640_227, v0x55f01a185640_228, v0x55f01a185640_229, v0x55f01a185640_230;
v0x55f01a185640_231 .array/port v0x55f01a185640, 231;
v0x55f01a185640_232 .array/port v0x55f01a185640, 232;
v0x55f01a185640_233 .array/port v0x55f01a185640, 233;
v0x55f01a185640_234 .array/port v0x55f01a185640, 234;
E_0x55f01a184b00/58 .event anyedge, v0x55f01a185640_231, v0x55f01a185640_232, v0x55f01a185640_233, v0x55f01a185640_234;
v0x55f01a185640_235 .array/port v0x55f01a185640, 235;
v0x55f01a185640_236 .array/port v0x55f01a185640, 236;
v0x55f01a185640_237 .array/port v0x55f01a185640, 237;
v0x55f01a185640_238 .array/port v0x55f01a185640, 238;
E_0x55f01a184b00/59 .event anyedge, v0x55f01a185640_235, v0x55f01a185640_236, v0x55f01a185640_237, v0x55f01a185640_238;
v0x55f01a185640_239 .array/port v0x55f01a185640, 239;
v0x55f01a185640_240 .array/port v0x55f01a185640, 240;
v0x55f01a185640_241 .array/port v0x55f01a185640, 241;
v0x55f01a185640_242 .array/port v0x55f01a185640, 242;
E_0x55f01a184b00/60 .event anyedge, v0x55f01a185640_239, v0x55f01a185640_240, v0x55f01a185640_241, v0x55f01a185640_242;
v0x55f01a185640_243 .array/port v0x55f01a185640, 243;
v0x55f01a185640_244 .array/port v0x55f01a185640, 244;
v0x55f01a185640_245 .array/port v0x55f01a185640, 245;
v0x55f01a185640_246 .array/port v0x55f01a185640, 246;
E_0x55f01a184b00/61 .event anyedge, v0x55f01a185640_243, v0x55f01a185640_244, v0x55f01a185640_245, v0x55f01a185640_246;
v0x55f01a185640_247 .array/port v0x55f01a185640, 247;
v0x55f01a185640_248 .array/port v0x55f01a185640, 248;
v0x55f01a185640_249 .array/port v0x55f01a185640, 249;
v0x55f01a185640_250 .array/port v0x55f01a185640, 250;
E_0x55f01a184b00/62 .event anyedge, v0x55f01a185640_247, v0x55f01a185640_248, v0x55f01a185640_249, v0x55f01a185640_250;
v0x55f01a185640_251 .array/port v0x55f01a185640, 251;
v0x55f01a185640_252 .array/port v0x55f01a185640, 252;
v0x55f01a185640_253 .array/port v0x55f01a185640, 253;
v0x55f01a185640_254 .array/port v0x55f01a185640, 254;
E_0x55f01a184b00/63 .event anyedge, v0x55f01a185640_251, v0x55f01a185640_252, v0x55f01a185640_253, v0x55f01a185640_254;
v0x55f01a185640_255 .array/port v0x55f01a185640, 255;
E_0x55f01a184b00/64 .event anyedge, v0x55f01a185640_255;
E_0x55f01a184b00 .event/or E_0x55f01a184b00/0, E_0x55f01a184b00/1, E_0x55f01a184b00/2, E_0x55f01a184b00/3, E_0x55f01a184b00/4, E_0x55f01a184b00/5, E_0x55f01a184b00/6, E_0x55f01a184b00/7, E_0x55f01a184b00/8, E_0x55f01a184b00/9, E_0x55f01a184b00/10, E_0x55f01a184b00/11, E_0x55f01a184b00/12, E_0x55f01a184b00/13, E_0x55f01a184b00/14, E_0x55f01a184b00/15, E_0x55f01a184b00/16, E_0x55f01a184b00/17, E_0x55f01a184b00/18, E_0x55f01a184b00/19, E_0x55f01a184b00/20, E_0x55f01a184b00/21, E_0x55f01a184b00/22, E_0x55f01a184b00/23, E_0x55f01a184b00/24, E_0x55f01a184b00/25, E_0x55f01a184b00/26, E_0x55f01a184b00/27, E_0x55f01a184b00/28, E_0x55f01a184b00/29, E_0x55f01a184b00/30, E_0x55f01a184b00/31, E_0x55f01a184b00/32, E_0x55f01a184b00/33, E_0x55f01a184b00/34, E_0x55f01a184b00/35, E_0x55f01a184b00/36, E_0x55f01a184b00/37, E_0x55f01a184b00/38, E_0x55f01a184b00/39, E_0x55f01a184b00/40, E_0x55f01a184b00/41, E_0x55f01a184b00/42, E_0x55f01a184b00/43, E_0x55f01a184b00/44, E_0x55f01a184b00/45, E_0x55f01a184b00/46, E_0x55f01a184b00/47, E_0x55f01a184b00/48, E_0x55f01a184b00/49, E_0x55f01a184b00/50, E_0x55f01a184b00/51, E_0x55f01a184b00/52, E_0x55f01a184b00/53, E_0x55f01a184b00/54, E_0x55f01a184b00/55, E_0x55f01a184b00/56, E_0x55f01a184b00/57, E_0x55f01a184b00/58, E_0x55f01a184b00/59, E_0x55f01a184b00/60, E_0x55f01a184b00/61, E_0x55f01a184b00/62, E_0x55f01a184b00/63, E_0x55f01a184b00/64;
S_0x55f01a187f50 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55f01a11e760 .functor AND 1, v0x55f01a17c7a0_0, v0x55f01a1885d0_0, C4<1>, C4<1>;
L_0x55f01a1c74a0 .functor OR 1, v0x55f01a17c950_0, L_0x55f01a11e760, C4<0>, C4<0>;
L_0x55f01a1c7770 .functor BUFZ 1, L_0x55f01a1c74a0, C4<0>, C4<0>, C4<0>;
v0x55f01a189b70_0 .net *"_ivl_2", 0 0, L_0x55f01a11e760;  1 drivers
v0x55f01a189c70_0 .net "branch", 0 0, v0x55f01a17c7a0_0;  alias, 1 drivers
v0x55f01a189d30_0 .net "branch_taken", 0 0, v0x55f01a1885d0_0;  1 drivers
v0x55f01a189e30_0 .net "branch_target", 31 0, L_0x55f01a1caf20;  alias, 1 drivers
v0x55f01a189ed0_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a189f70_0 .net "flush", 0 0, L_0x55f01a1c7770;  alias, 1 drivers
v0x55f01a18a010_0 .net "id_opcode", 3 0, L_0x55f01a1c7870;  1 drivers
v0x55f01a18a0e0_0 .net "id_pc", 31 0, v0x55f01a184630_0;  alias, 1 drivers
v0x55f01a18a1d0_0 .net "jump", 0 0, v0x55f01a17c950_0;  alias, 1 drivers
v0x55f01a18a300_0 .net "next_pc", 31 0, L_0x55f01a1c75b0;  alias, 1 drivers
v0x55f01a18a3a0_0 .net "pc_mux_sel", 0 0, L_0x55f01a1c74a0;  1 drivers
v0x55f01a18a440_0 .net "pc_out", 31 0, v0x55f01a1898e0_0;  alias, 1 drivers
v0x55f01a18a570_0 .net "pc_plus_one", 31 0, L_0x55f01a1b73a0;  1 drivers
v0x55f01a18a610_0 .net "prev_neg_flag", 0 0, v0x55f01a1791f0_0;  alias, 1 drivers
v0x55f01a18a700_0 .net "prev_zero_flag", 0 0, v0x55f01a179610_0;  alias, 1 drivers
v0x55f01a18a7f0_0 .net "rst", 0 0, o0x7f4890ac1a98;  alias, 0 drivers
S_0x55f01a188260 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55f01a187f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55f01a184a50 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55f01a184a90 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55f01a1885d0_0 .var "branch_taken", 0 0;
v0x55f01a1886b0_0 .net "neg_flag", 0 0, v0x55f01a1791f0_0;  alias, 1 drivers
v0x55f01a1887a0_0 .net "opcode", 3 0, L_0x55f01a1c7870;  alias, 1 drivers
v0x55f01a188870_0 .net "zero_flag", 0 0, v0x55f01a179610_0;  alias, 1 drivers
E_0x55f01a188570 .event anyedge, v0x55f01a1887a0_0, v0x55f01a179610_0, v0x55f01a1791f0_0;
S_0x55f01a1889b0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55f01a187f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55f01a188c00_0 .net "a", 31 0, v0x55f01a1898e0_0;  alias, 1 drivers
L_0x7f4890a78018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f01a188d30_0 .net "b", 31 0, L_0x7f4890a78018;  1 drivers
v0x55f01a188e10_0 .net "out", 31 0, L_0x55f01a1b73a0;  alias, 1 drivers
L_0x55f01a1b73a0 .arith/sum 32, v0x55f01a1898e0_0, L_0x7f4890a78018;
S_0x55f01a188f50 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55f01a187f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55f01a189160_0 .net "in0", 31 0, L_0x55f01a1b73a0;  alias, 1 drivers
v0x55f01a189230_0 .net "in1", 31 0, L_0x55f01a1caf20;  alias, 1 drivers
v0x55f01a189320_0 .net "out", 31 0, L_0x55f01a1c75b0;  alias, 1 drivers
v0x55f01a1893e0_0 .net "sel", 0 0, L_0x55f01a1c74a0;  alias, 1 drivers
L_0x55f01a1c75b0 .functor MUXZ 32, L_0x55f01a1b73a0, L_0x55f01a1caf20, L_0x55f01a1c74a0, C4<>;
S_0x55f01a189550 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55f01a187f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55f01a189730_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a1897f0_0 .net "pc_in", 31 0, L_0x55f01a1c75b0;  alias, 1 drivers
v0x55f01a1898e0_0 .var "pc_out", 31 0;
v0x55f01a1899b0_0 .net "rst", 0 0, o0x7f4890ac1a98;  alias, 0 drivers
S_0x55f01a18aa40 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55f01a1cafc0 .functor BUFZ 32, v0x55f01a178f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f01a1cb030 .functor BUFZ 6, v0x55f01a179390_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f4890acb5a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x55f01a1cb0a0 .functor BUFZ 6, o0x7f4890acb5a8, C4<000000>, C4<000000>, C4<000000>;
o0x7f4890acb578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55f01a1cb110 .functor BUFZ 4, o0x7f4890acb578, C4<0000>, C4<0000>, C4<0000>;
L_0x55f01a1cb180 .functor BUFZ 1, v0x55f01a179610_0, C4<0>, C4<0>, C4<0>;
L_0x55f01a1cb240 .functor BUFZ 1, v0x55f01a1791f0_0, C4<0>, C4<0>, C4<0>;
L_0x55f01a1cb300 .functor BUFZ 1, v0x55f01a179470_0, C4<0>, C4<0>, C4<0>;
L_0x55f01a1cb370 .functor BUFZ 1, v0x55f01a179130_0, C4<0>, C4<0>, C4<0>;
v0x55f01a18e990_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a18eb60_0 .net "ex_alu_result", 31 0, v0x55f01a178f70_0;  alias, 1 drivers
v0x55f01a18ec20_0 .net "ex_mem_to_reg", 0 0, v0x55f01a179130_0;  alias, 1 drivers
v0x55f01a18ecc0_0 .net "ex_mem_write", 0 0, v0x55f01a17cab0_0;  alias, 1 drivers
v0x55f01a18ed60_0 .net "ex_neg_flag", 0 0, v0x55f01a1791f0_0;  alias, 1 drivers
v0x55f01a18ee50_0 .net "ex_opcode", 3 0, o0x7f4890acb578;  0 drivers
v0x55f01a18eef0_0 .net "ex_rd", 5 0, v0x55f01a179390_0;  alias, 1 drivers
v0x55f01a18f000_0 .net "ex_reg_write", 0 0, v0x55f01a179470_0;  alias, 1 drivers
v0x55f01a18f0f0_0 .net "ex_rt", 5 0, o0x7f4890acb5a8;  0 drivers
v0x55f01a18f1d0_0 .net "ex_write_data", 31 0, v0x55f01a179050_0;  alias, 1 drivers
v0x55f01a18f290_0 .net "ex_zero_flag", 0 0, v0x55f01a179610_0;  alias, 1 drivers
v0x55f01a18f330_0 .net "mem_alu_result", 31 0, L_0x55f01a1cafc0;  alias, 1 drivers
v0x55f01a18f3f0_0 .net "mem_mem_to_reg", 0 0, L_0x55f01a1cb370;  alias, 1 drivers
v0x55f01a18f490_0 .net "mem_neg_flag", 0 0, L_0x55f01a1cb240;  alias, 1 drivers
v0x55f01a18f550_0 .net "mem_opcode", 3 0, L_0x55f01a1cb110;  1 drivers
v0x55f01a18f630_0 .net "mem_rd", 5 0, L_0x55f01a1cb030;  alias, 1 drivers
v0x55f01a18f6f0_0 .net "mem_read_data", 31 0, v0x55f01a18e770_0;  alias, 1 drivers
v0x55f01a18f8a0_0 .net "mem_reg_write", 0 0, L_0x55f01a1cb300;  alias, 1 drivers
v0x55f01a18f940_0 .net "mem_rt", 5 0, L_0x55f01a1cb0a0;  1 drivers
v0x55f01a18f9e0_0 .net "mem_zero_flag", 0 0, L_0x55f01a1cb180;  alias, 1 drivers
S_0x55f01a18aea0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55f01a18aa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55f01a18b050 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55f01a18bad0_0 .net "address", 31 0, v0x55f01a178f70_0;  alias, 1 drivers
v0x55f01a18bc00_0 .net "clk", 0 0, o0x7f4890ac1948;  alias, 0 drivers
v0x55f01a18bcc0_0 .var/i "i", 31 0;
v0x55f01a18bd60 .array "mem", 255 0, 31 0;
v0x55f01a18e630_0 .net "mem_write", 0 0, v0x55f01a17cab0_0;  alias, 1 drivers
v0x55f01a18e770_0 .var "read_data", 31 0;
v0x55f01a18e850_0 .net "write_data", 31 0, v0x55f01a179050_0;  alias, 1 drivers
E_0x55f01a18b200 .event posedge, v0x55f01a177b60_0, v0x55f01a178650_0;
v0x55f01a18bd60_0 .array/port v0x55f01a18bd60, 0;
v0x55f01a18bd60_1 .array/port v0x55f01a18bd60, 1;
v0x55f01a18bd60_2 .array/port v0x55f01a18bd60, 2;
E_0x55f01a18b280/0 .event anyedge, v0x55f01a178f70_0, v0x55f01a18bd60_0, v0x55f01a18bd60_1, v0x55f01a18bd60_2;
v0x55f01a18bd60_3 .array/port v0x55f01a18bd60, 3;
v0x55f01a18bd60_4 .array/port v0x55f01a18bd60, 4;
v0x55f01a18bd60_5 .array/port v0x55f01a18bd60, 5;
v0x55f01a18bd60_6 .array/port v0x55f01a18bd60, 6;
E_0x55f01a18b280/1 .event anyedge, v0x55f01a18bd60_3, v0x55f01a18bd60_4, v0x55f01a18bd60_5, v0x55f01a18bd60_6;
v0x55f01a18bd60_7 .array/port v0x55f01a18bd60, 7;
v0x55f01a18bd60_8 .array/port v0x55f01a18bd60, 8;
v0x55f01a18bd60_9 .array/port v0x55f01a18bd60, 9;
v0x55f01a18bd60_10 .array/port v0x55f01a18bd60, 10;
E_0x55f01a18b280/2 .event anyedge, v0x55f01a18bd60_7, v0x55f01a18bd60_8, v0x55f01a18bd60_9, v0x55f01a18bd60_10;
v0x55f01a18bd60_11 .array/port v0x55f01a18bd60, 11;
v0x55f01a18bd60_12 .array/port v0x55f01a18bd60, 12;
v0x55f01a18bd60_13 .array/port v0x55f01a18bd60, 13;
v0x55f01a18bd60_14 .array/port v0x55f01a18bd60, 14;
E_0x55f01a18b280/3 .event anyedge, v0x55f01a18bd60_11, v0x55f01a18bd60_12, v0x55f01a18bd60_13, v0x55f01a18bd60_14;
v0x55f01a18bd60_15 .array/port v0x55f01a18bd60, 15;
v0x55f01a18bd60_16 .array/port v0x55f01a18bd60, 16;
v0x55f01a18bd60_17 .array/port v0x55f01a18bd60, 17;
v0x55f01a18bd60_18 .array/port v0x55f01a18bd60, 18;
E_0x55f01a18b280/4 .event anyedge, v0x55f01a18bd60_15, v0x55f01a18bd60_16, v0x55f01a18bd60_17, v0x55f01a18bd60_18;
v0x55f01a18bd60_19 .array/port v0x55f01a18bd60, 19;
v0x55f01a18bd60_20 .array/port v0x55f01a18bd60, 20;
v0x55f01a18bd60_21 .array/port v0x55f01a18bd60, 21;
v0x55f01a18bd60_22 .array/port v0x55f01a18bd60, 22;
E_0x55f01a18b280/5 .event anyedge, v0x55f01a18bd60_19, v0x55f01a18bd60_20, v0x55f01a18bd60_21, v0x55f01a18bd60_22;
v0x55f01a18bd60_23 .array/port v0x55f01a18bd60, 23;
v0x55f01a18bd60_24 .array/port v0x55f01a18bd60, 24;
v0x55f01a18bd60_25 .array/port v0x55f01a18bd60, 25;
v0x55f01a18bd60_26 .array/port v0x55f01a18bd60, 26;
E_0x55f01a18b280/6 .event anyedge, v0x55f01a18bd60_23, v0x55f01a18bd60_24, v0x55f01a18bd60_25, v0x55f01a18bd60_26;
v0x55f01a18bd60_27 .array/port v0x55f01a18bd60, 27;
v0x55f01a18bd60_28 .array/port v0x55f01a18bd60, 28;
v0x55f01a18bd60_29 .array/port v0x55f01a18bd60, 29;
v0x55f01a18bd60_30 .array/port v0x55f01a18bd60, 30;
E_0x55f01a18b280/7 .event anyedge, v0x55f01a18bd60_27, v0x55f01a18bd60_28, v0x55f01a18bd60_29, v0x55f01a18bd60_30;
v0x55f01a18bd60_31 .array/port v0x55f01a18bd60, 31;
v0x55f01a18bd60_32 .array/port v0x55f01a18bd60, 32;
v0x55f01a18bd60_33 .array/port v0x55f01a18bd60, 33;
v0x55f01a18bd60_34 .array/port v0x55f01a18bd60, 34;
E_0x55f01a18b280/8 .event anyedge, v0x55f01a18bd60_31, v0x55f01a18bd60_32, v0x55f01a18bd60_33, v0x55f01a18bd60_34;
v0x55f01a18bd60_35 .array/port v0x55f01a18bd60, 35;
v0x55f01a18bd60_36 .array/port v0x55f01a18bd60, 36;
v0x55f01a18bd60_37 .array/port v0x55f01a18bd60, 37;
v0x55f01a18bd60_38 .array/port v0x55f01a18bd60, 38;
E_0x55f01a18b280/9 .event anyedge, v0x55f01a18bd60_35, v0x55f01a18bd60_36, v0x55f01a18bd60_37, v0x55f01a18bd60_38;
v0x55f01a18bd60_39 .array/port v0x55f01a18bd60, 39;
v0x55f01a18bd60_40 .array/port v0x55f01a18bd60, 40;
v0x55f01a18bd60_41 .array/port v0x55f01a18bd60, 41;
v0x55f01a18bd60_42 .array/port v0x55f01a18bd60, 42;
E_0x55f01a18b280/10 .event anyedge, v0x55f01a18bd60_39, v0x55f01a18bd60_40, v0x55f01a18bd60_41, v0x55f01a18bd60_42;
v0x55f01a18bd60_43 .array/port v0x55f01a18bd60, 43;
v0x55f01a18bd60_44 .array/port v0x55f01a18bd60, 44;
v0x55f01a18bd60_45 .array/port v0x55f01a18bd60, 45;
v0x55f01a18bd60_46 .array/port v0x55f01a18bd60, 46;
E_0x55f01a18b280/11 .event anyedge, v0x55f01a18bd60_43, v0x55f01a18bd60_44, v0x55f01a18bd60_45, v0x55f01a18bd60_46;
v0x55f01a18bd60_47 .array/port v0x55f01a18bd60, 47;
v0x55f01a18bd60_48 .array/port v0x55f01a18bd60, 48;
v0x55f01a18bd60_49 .array/port v0x55f01a18bd60, 49;
v0x55f01a18bd60_50 .array/port v0x55f01a18bd60, 50;
E_0x55f01a18b280/12 .event anyedge, v0x55f01a18bd60_47, v0x55f01a18bd60_48, v0x55f01a18bd60_49, v0x55f01a18bd60_50;
v0x55f01a18bd60_51 .array/port v0x55f01a18bd60, 51;
v0x55f01a18bd60_52 .array/port v0x55f01a18bd60, 52;
v0x55f01a18bd60_53 .array/port v0x55f01a18bd60, 53;
v0x55f01a18bd60_54 .array/port v0x55f01a18bd60, 54;
E_0x55f01a18b280/13 .event anyedge, v0x55f01a18bd60_51, v0x55f01a18bd60_52, v0x55f01a18bd60_53, v0x55f01a18bd60_54;
v0x55f01a18bd60_55 .array/port v0x55f01a18bd60, 55;
v0x55f01a18bd60_56 .array/port v0x55f01a18bd60, 56;
v0x55f01a18bd60_57 .array/port v0x55f01a18bd60, 57;
v0x55f01a18bd60_58 .array/port v0x55f01a18bd60, 58;
E_0x55f01a18b280/14 .event anyedge, v0x55f01a18bd60_55, v0x55f01a18bd60_56, v0x55f01a18bd60_57, v0x55f01a18bd60_58;
v0x55f01a18bd60_59 .array/port v0x55f01a18bd60, 59;
v0x55f01a18bd60_60 .array/port v0x55f01a18bd60, 60;
v0x55f01a18bd60_61 .array/port v0x55f01a18bd60, 61;
v0x55f01a18bd60_62 .array/port v0x55f01a18bd60, 62;
E_0x55f01a18b280/15 .event anyedge, v0x55f01a18bd60_59, v0x55f01a18bd60_60, v0x55f01a18bd60_61, v0x55f01a18bd60_62;
v0x55f01a18bd60_63 .array/port v0x55f01a18bd60, 63;
v0x55f01a18bd60_64 .array/port v0x55f01a18bd60, 64;
v0x55f01a18bd60_65 .array/port v0x55f01a18bd60, 65;
v0x55f01a18bd60_66 .array/port v0x55f01a18bd60, 66;
E_0x55f01a18b280/16 .event anyedge, v0x55f01a18bd60_63, v0x55f01a18bd60_64, v0x55f01a18bd60_65, v0x55f01a18bd60_66;
v0x55f01a18bd60_67 .array/port v0x55f01a18bd60, 67;
v0x55f01a18bd60_68 .array/port v0x55f01a18bd60, 68;
v0x55f01a18bd60_69 .array/port v0x55f01a18bd60, 69;
v0x55f01a18bd60_70 .array/port v0x55f01a18bd60, 70;
E_0x55f01a18b280/17 .event anyedge, v0x55f01a18bd60_67, v0x55f01a18bd60_68, v0x55f01a18bd60_69, v0x55f01a18bd60_70;
v0x55f01a18bd60_71 .array/port v0x55f01a18bd60, 71;
v0x55f01a18bd60_72 .array/port v0x55f01a18bd60, 72;
v0x55f01a18bd60_73 .array/port v0x55f01a18bd60, 73;
v0x55f01a18bd60_74 .array/port v0x55f01a18bd60, 74;
E_0x55f01a18b280/18 .event anyedge, v0x55f01a18bd60_71, v0x55f01a18bd60_72, v0x55f01a18bd60_73, v0x55f01a18bd60_74;
v0x55f01a18bd60_75 .array/port v0x55f01a18bd60, 75;
v0x55f01a18bd60_76 .array/port v0x55f01a18bd60, 76;
v0x55f01a18bd60_77 .array/port v0x55f01a18bd60, 77;
v0x55f01a18bd60_78 .array/port v0x55f01a18bd60, 78;
E_0x55f01a18b280/19 .event anyedge, v0x55f01a18bd60_75, v0x55f01a18bd60_76, v0x55f01a18bd60_77, v0x55f01a18bd60_78;
v0x55f01a18bd60_79 .array/port v0x55f01a18bd60, 79;
v0x55f01a18bd60_80 .array/port v0x55f01a18bd60, 80;
v0x55f01a18bd60_81 .array/port v0x55f01a18bd60, 81;
v0x55f01a18bd60_82 .array/port v0x55f01a18bd60, 82;
E_0x55f01a18b280/20 .event anyedge, v0x55f01a18bd60_79, v0x55f01a18bd60_80, v0x55f01a18bd60_81, v0x55f01a18bd60_82;
v0x55f01a18bd60_83 .array/port v0x55f01a18bd60, 83;
v0x55f01a18bd60_84 .array/port v0x55f01a18bd60, 84;
v0x55f01a18bd60_85 .array/port v0x55f01a18bd60, 85;
v0x55f01a18bd60_86 .array/port v0x55f01a18bd60, 86;
E_0x55f01a18b280/21 .event anyedge, v0x55f01a18bd60_83, v0x55f01a18bd60_84, v0x55f01a18bd60_85, v0x55f01a18bd60_86;
v0x55f01a18bd60_87 .array/port v0x55f01a18bd60, 87;
v0x55f01a18bd60_88 .array/port v0x55f01a18bd60, 88;
v0x55f01a18bd60_89 .array/port v0x55f01a18bd60, 89;
v0x55f01a18bd60_90 .array/port v0x55f01a18bd60, 90;
E_0x55f01a18b280/22 .event anyedge, v0x55f01a18bd60_87, v0x55f01a18bd60_88, v0x55f01a18bd60_89, v0x55f01a18bd60_90;
v0x55f01a18bd60_91 .array/port v0x55f01a18bd60, 91;
v0x55f01a18bd60_92 .array/port v0x55f01a18bd60, 92;
v0x55f01a18bd60_93 .array/port v0x55f01a18bd60, 93;
v0x55f01a18bd60_94 .array/port v0x55f01a18bd60, 94;
E_0x55f01a18b280/23 .event anyedge, v0x55f01a18bd60_91, v0x55f01a18bd60_92, v0x55f01a18bd60_93, v0x55f01a18bd60_94;
v0x55f01a18bd60_95 .array/port v0x55f01a18bd60, 95;
v0x55f01a18bd60_96 .array/port v0x55f01a18bd60, 96;
v0x55f01a18bd60_97 .array/port v0x55f01a18bd60, 97;
v0x55f01a18bd60_98 .array/port v0x55f01a18bd60, 98;
E_0x55f01a18b280/24 .event anyedge, v0x55f01a18bd60_95, v0x55f01a18bd60_96, v0x55f01a18bd60_97, v0x55f01a18bd60_98;
v0x55f01a18bd60_99 .array/port v0x55f01a18bd60, 99;
v0x55f01a18bd60_100 .array/port v0x55f01a18bd60, 100;
v0x55f01a18bd60_101 .array/port v0x55f01a18bd60, 101;
v0x55f01a18bd60_102 .array/port v0x55f01a18bd60, 102;
E_0x55f01a18b280/25 .event anyedge, v0x55f01a18bd60_99, v0x55f01a18bd60_100, v0x55f01a18bd60_101, v0x55f01a18bd60_102;
v0x55f01a18bd60_103 .array/port v0x55f01a18bd60, 103;
v0x55f01a18bd60_104 .array/port v0x55f01a18bd60, 104;
v0x55f01a18bd60_105 .array/port v0x55f01a18bd60, 105;
v0x55f01a18bd60_106 .array/port v0x55f01a18bd60, 106;
E_0x55f01a18b280/26 .event anyedge, v0x55f01a18bd60_103, v0x55f01a18bd60_104, v0x55f01a18bd60_105, v0x55f01a18bd60_106;
v0x55f01a18bd60_107 .array/port v0x55f01a18bd60, 107;
v0x55f01a18bd60_108 .array/port v0x55f01a18bd60, 108;
v0x55f01a18bd60_109 .array/port v0x55f01a18bd60, 109;
v0x55f01a18bd60_110 .array/port v0x55f01a18bd60, 110;
E_0x55f01a18b280/27 .event anyedge, v0x55f01a18bd60_107, v0x55f01a18bd60_108, v0x55f01a18bd60_109, v0x55f01a18bd60_110;
v0x55f01a18bd60_111 .array/port v0x55f01a18bd60, 111;
v0x55f01a18bd60_112 .array/port v0x55f01a18bd60, 112;
v0x55f01a18bd60_113 .array/port v0x55f01a18bd60, 113;
v0x55f01a18bd60_114 .array/port v0x55f01a18bd60, 114;
E_0x55f01a18b280/28 .event anyedge, v0x55f01a18bd60_111, v0x55f01a18bd60_112, v0x55f01a18bd60_113, v0x55f01a18bd60_114;
v0x55f01a18bd60_115 .array/port v0x55f01a18bd60, 115;
v0x55f01a18bd60_116 .array/port v0x55f01a18bd60, 116;
v0x55f01a18bd60_117 .array/port v0x55f01a18bd60, 117;
v0x55f01a18bd60_118 .array/port v0x55f01a18bd60, 118;
E_0x55f01a18b280/29 .event anyedge, v0x55f01a18bd60_115, v0x55f01a18bd60_116, v0x55f01a18bd60_117, v0x55f01a18bd60_118;
v0x55f01a18bd60_119 .array/port v0x55f01a18bd60, 119;
v0x55f01a18bd60_120 .array/port v0x55f01a18bd60, 120;
v0x55f01a18bd60_121 .array/port v0x55f01a18bd60, 121;
v0x55f01a18bd60_122 .array/port v0x55f01a18bd60, 122;
E_0x55f01a18b280/30 .event anyedge, v0x55f01a18bd60_119, v0x55f01a18bd60_120, v0x55f01a18bd60_121, v0x55f01a18bd60_122;
v0x55f01a18bd60_123 .array/port v0x55f01a18bd60, 123;
v0x55f01a18bd60_124 .array/port v0x55f01a18bd60, 124;
v0x55f01a18bd60_125 .array/port v0x55f01a18bd60, 125;
v0x55f01a18bd60_126 .array/port v0x55f01a18bd60, 126;
E_0x55f01a18b280/31 .event anyedge, v0x55f01a18bd60_123, v0x55f01a18bd60_124, v0x55f01a18bd60_125, v0x55f01a18bd60_126;
v0x55f01a18bd60_127 .array/port v0x55f01a18bd60, 127;
v0x55f01a18bd60_128 .array/port v0x55f01a18bd60, 128;
v0x55f01a18bd60_129 .array/port v0x55f01a18bd60, 129;
v0x55f01a18bd60_130 .array/port v0x55f01a18bd60, 130;
E_0x55f01a18b280/32 .event anyedge, v0x55f01a18bd60_127, v0x55f01a18bd60_128, v0x55f01a18bd60_129, v0x55f01a18bd60_130;
v0x55f01a18bd60_131 .array/port v0x55f01a18bd60, 131;
v0x55f01a18bd60_132 .array/port v0x55f01a18bd60, 132;
v0x55f01a18bd60_133 .array/port v0x55f01a18bd60, 133;
v0x55f01a18bd60_134 .array/port v0x55f01a18bd60, 134;
E_0x55f01a18b280/33 .event anyedge, v0x55f01a18bd60_131, v0x55f01a18bd60_132, v0x55f01a18bd60_133, v0x55f01a18bd60_134;
v0x55f01a18bd60_135 .array/port v0x55f01a18bd60, 135;
v0x55f01a18bd60_136 .array/port v0x55f01a18bd60, 136;
v0x55f01a18bd60_137 .array/port v0x55f01a18bd60, 137;
v0x55f01a18bd60_138 .array/port v0x55f01a18bd60, 138;
E_0x55f01a18b280/34 .event anyedge, v0x55f01a18bd60_135, v0x55f01a18bd60_136, v0x55f01a18bd60_137, v0x55f01a18bd60_138;
v0x55f01a18bd60_139 .array/port v0x55f01a18bd60, 139;
v0x55f01a18bd60_140 .array/port v0x55f01a18bd60, 140;
v0x55f01a18bd60_141 .array/port v0x55f01a18bd60, 141;
v0x55f01a18bd60_142 .array/port v0x55f01a18bd60, 142;
E_0x55f01a18b280/35 .event anyedge, v0x55f01a18bd60_139, v0x55f01a18bd60_140, v0x55f01a18bd60_141, v0x55f01a18bd60_142;
v0x55f01a18bd60_143 .array/port v0x55f01a18bd60, 143;
v0x55f01a18bd60_144 .array/port v0x55f01a18bd60, 144;
v0x55f01a18bd60_145 .array/port v0x55f01a18bd60, 145;
v0x55f01a18bd60_146 .array/port v0x55f01a18bd60, 146;
E_0x55f01a18b280/36 .event anyedge, v0x55f01a18bd60_143, v0x55f01a18bd60_144, v0x55f01a18bd60_145, v0x55f01a18bd60_146;
v0x55f01a18bd60_147 .array/port v0x55f01a18bd60, 147;
v0x55f01a18bd60_148 .array/port v0x55f01a18bd60, 148;
v0x55f01a18bd60_149 .array/port v0x55f01a18bd60, 149;
v0x55f01a18bd60_150 .array/port v0x55f01a18bd60, 150;
E_0x55f01a18b280/37 .event anyedge, v0x55f01a18bd60_147, v0x55f01a18bd60_148, v0x55f01a18bd60_149, v0x55f01a18bd60_150;
v0x55f01a18bd60_151 .array/port v0x55f01a18bd60, 151;
v0x55f01a18bd60_152 .array/port v0x55f01a18bd60, 152;
v0x55f01a18bd60_153 .array/port v0x55f01a18bd60, 153;
v0x55f01a18bd60_154 .array/port v0x55f01a18bd60, 154;
E_0x55f01a18b280/38 .event anyedge, v0x55f01a18bd60_151, v0x55f01a18bd60_152, v0x55f01a18bd60_153, v0x55f01a18bd60_154;
v0x55f01a18bd60_155 .array/port v0x55f01a18bd60, 155;
v0x55f01a18bd60_156 .array/port v0x55f01a18bd60, 156;
v0x55f01a18bd60_157 .array/port v0x55f01a18bd60, 157;
v0x55f01a18bd60_158 .array/port v0x55f01a18bd60, 158;
E_0x55f01a18b280/39 .event anyedge, v0x55f01a18bd60_155, v0x55f01a18bd60_156, v0x55f01a18bd60_157, v0x55f01a18bd60_158;
v0x55f01a18bd60_159 .array/port v0x55f01a18bd60, 159;
v0x55f01a18bd60_160 .array/port v0x55f01a18bd60, 160;
v0x55f01a18bd60_161 .array/port v0x55f01a18bd60, 161;
v0x55f01a18bd60_162 .array/port v0x55f01a18bd60, 162;
E_0x55f01a18b280/40 .event anyedge, v0x55f01a18bd60_159, v0x55f01a18bd60_160, v0x55f01a18bd60_161, v0x55f01a18bd60_162;
v0x55f01a18bd60_163 .array/port v0x55f01a18bd60, 163;
v0x55f01a18bd60_164 .array/port v0x55f01a18bd60, 164;
v0x55f01a18bd60_165 .array/port v0x55f01a18bd60, 165;
v0x55f01a18bd60_166 .array/port v0x55f01a18bd60, 166;
E_0x55f01a18b280/41 .event anyedge, v0x55f01a18bd60_163, v0x55f01a18bd60_164, v0x55f01a18bd60_165, v0x55f01a18bd60_166;
v0x55f01a18bd60_167 .array/port v0x55f01a18bd60, 167;
v0x55f01a18bd60_168 .array/port v0x55f01a18bd60, 168;
v0x55f01a18bd60_169 .array/port v0x55f01a18bd60, 169;
v0x55f01a18bd60_170 .array/port v0x55f01a18bd60, 170;
E_0x55f01a18b280/42 .event anyedge, v0x55f01a18bd60_167, v0x55f01a18bd60_168, v0x55f01a18bd60_169, v0x55f01a18bd60_170;
v0x55f01a18bd60_171 .array/port v0x55f01a18bd60, 171;
v0x55f01a18bd60_172 .array/port v0x55f01a18bd60, 172;
v0x55f01a18bd60_173 .array/port v0x55f01a18bd60, 173;
v0x55f01a18bd60_174 .array/port v0x55f01a18bd60, 174;
E_0x55f01a18b280/43 .event anyedge, v0x55f01a18bd60_171, v0x55f01a18bd60_172, v0x55f01a18bd60_173, v0x55f01a18bd60_174;
v0x55f01a18bd60_175 .array/port v0x55f01a18bd60, 175;
v0x55f01a18bd60_176 .array/port v0x55f01a18bd60, 176;
v0x55f01a18bd60_177 .array/port v0x55f01a18bd60, 177;
v0x55f01a18bd60_178 .array/port v0x55f01a18bd60, 178;
E_0x55f01a18b280/44 .event anyedge, v0x55f01a18bd60_175, v0x55f01a18bd60_176, v0x55f01a18bd60_177, v0x55f01a18bd60_178;
v0x55f01a18bd60_179 .array/port v0x55f01a18bd60, 179;
v0x55f01a18bd60_180 .array/port v0x55f01a18bd60, 180;
v0x55f01a18bd60_181 .array/port v0x55f01a18bd60, 181;
v0x55f01a18bd60_182 .array/port v0x55f01a18bd60, 182;
E_0x55f01a18b280/45 .event anyedge, v0x55f01a18bd60_179, v0x55f01a18bd60_180, v0x55f01a18bd60_181, v0x55f01a18bd60_182;
v0x55f01a18bd60_183 .array/port v0x55f01a18bd60, 183;
v0x55f01a18bd60_184 .array/port v0x55f01a18bd60, 184;
v0x55f01a18bd60_185 .array/port v0x55f01a18bd60, 185;
v0x55f01a18bd60_186 .array/port v0x55f01a18bd60, 186;
E_0x55f01a18b280/46 .event anyedge, v0x55f01a18bd60_183, v0x55f01a18bd60_184, v0x55f01a18bd60_185, v0x55f01a18bd60_186;
v0x55f01a18bd60_187 .array/port v0x55f01a18bd60, 187;
v0x55f01a18bd60_188 .array/port v0x55f01a18bd60, 188;
v0x55f01a18bd60_189 .array/port v0x55f01a18bd60, 189;
v0x55f01a18bd60_190 .array/port v0x55f01a18bd60, 190;
E_0x55f01a18b280/47 .event anyedge, v0x55f01a18bd60_187, v0x55f01a18bd60_188, v0x55f01a18bd60_189, v0x55f01a18bd60_190;
v0x55f01a18bd60_191 .array/port v0x55f01a18bd60, 191;
v0x55f01a18bd60_192 .array/port v0x55f01a18bd60, 192;
v0x55f01a18bd60_193 .array/port v0x55f01a18bd60, 193;
v0x55f01a18bd60_194 .array/port v0x55f01a18bd60, 194;
E_0x55f01a18b280/48 .event anyedge, v0x55f01a18bd60_191, v0x55f01a18bd60_192, v0x55f01a18bd60_193, v0x55f01a18bd60_194;
v0x55f01a18bd60_195 .array/port v0x55f01a18bd60, 195;
v0x55f01a18bd60_196 .array/port v0x55f01a18bd60, 196;
v0x55f01a18bd60_197 .array/port v0x55f01a18bd60, 197;
v0x55f01a18bd60_198 .array/port v0x55f01a18bd60, 198;
E_0x55f01a18b280/49 .event anyedge, v0x55f01a18bd60_195, v0x55f01a18bd60_196, v0x55f01a18bd60_197, v0x55f01a18bd60_198;
v0x55f01a18bd60_199 .array/port v0x55f01a18bd60, 199;
v0x55f01a18bd60_200 .array/port v0x55f01a18bd60, 200;
v0x55f01a18bd60_201 .array/port v0x55f01a18bd60, 201;
v0x55f01a18bd60_202 .array/port v0x55f01a18bd60, 202;
E_0x55f01a18b280/50 .event anyedge, v0x55f01a18bd60_199, v0x55f01a18bd60_200, v0x55f01a18bd60_201, v0x55f01a18bd60_202;
v0x55f01a18bd60_203 .array/port v0x55f01a18bd60, 203;
v0x55f01a18bd60_204 .array/port v0x55f01a18bd60, 204;
v0x55f01a18bd60_205 .array/port v0x55f01a18bd60, 205;
v0x55f01a18bd60_206 .array/port v0x55f01a18bd60, 206;
E_0x55f01a18b280/51 .event anyedge, v0x55f01a18bd60_203, v0x55f01a18bd60_204, v0x55f01a18bd60_205, v0x55f01a18bd60_206;
v0x55f01a18bd60_207 .array/port v0x55f01a18bd60, 207;
v0x55f01a18bd60_208 .array/port v0x55f01a18bd60, 208;
v0x55f01a18bd60_209 .array/port v0x55f01a18bd60, 209;
v0x55f01a18bd60_210 .array/port v0x55f01a18bd60, 210;
E_0x55f01a18b280/52 .event anyedge, v0x55f01a18bd60_207, v0x55f01a18bd60_208, v0x55f01a18bd60_209, v0x55f01a18bd60_210;
v0x55f01a18bd60_211 .array/port v0x55f01a18bd60, 211;
v0x55f01a18bd60_212 .array/port v0x55f01a18bd60, 212;
v0x55f01a18bd60_213 .array/port v0x55f01a18bd60, 213;
v0x55f01a18bd60_214 .array/port v0x55f01a18bd60, 214;
E_0x55f01a18b280/53 .event anyedge, v0x55f01a18bd60_211, v0x55f01a18bd60_212, v0x55f01a18bd60_213, v0x55f01a18bd60_214;
v0x55f01a18bd60_215 .array/port v0x55f01a18bd60, 215;
v0x55f01a18bd60_216 .array/port v0x55f01a18bd60, 216;
v0x55f01a18bd60_217 .array/port v0x55f01a18bd60, 217;
v0x55f01a18bd60_218 .array/port v0x55f01a18bd60, 218;
E_0x55f01a18b280/54 .event anyedge, v0x55f01a18bd60_215, v0x55f01a18bd60_216, v0x55f01a18bd60_217, v0x55f01a18bd60_218;
v0x55f01a18bd60_219 .array/port v0x55f01a18bd60, 219;
v0x55f01a18bd60_220 .array/port v0x55f01a18bd60, 220;
v0x55f01a18bd60_221 .array/port v0x55f01a18bd60, 221;
v0x55f01a18bd60_222 .array/port v0x55f01a18bd60, 222;
E_0x55f01a18b280/55 .event anyedge, v0x55f01a18bd60_219, v0x55f01a18bd60_220, v0x55f01a18bd60_221, v0x55f01a18bd60_222;
v0x55f01a18bd60_223 .array/port v0x55f01a18bd60, 223;
v0x55f01a18bd60_224 .array/port v0x55f01a18bd60, 224;
v0x55f01a18bd60_225 .array/port v0x55f01a18bd60, 225;
v0x55f01a18bd60_226 .array/port v0x55f01a18bd60, 226;
E_0x55f01a18b280/56 .event anyedge, v0x55f01a18bd60_223, v0x55f01a18bd60_224, v0x55f01a18bd60_225, v0x55f01a18bd60_226;
v0x55f01a18bd60_227 .array/port v0x55f01a18bd60, 227;
v0x55f01a18bd60_228 .array/port v0x55f01a18bd60, 228;
v0x55f01a18bd60_229 .array/port v0x55f01a18bd60, 229;
v0x55f01a18bd60_230 .array/port v0x55f01a18bd60, 230;
E_0x55f01a18b280/57 .event anyedge, v0x55f01a18bd60_227, v0x55f01a18bd60_228, v0x55f01a18bd60_229, v0x55f01a18bd60_230;
v0x55f01a18bd60_231 .array/port v0x55f01a18bd60, 231;
v0x55f01a18bd60_232 .array/port v0x55f01a18bd60, 232;
v0x55f01a18bd60_233 .array/port v0x55f01a18bd60, 233;
v0x55f01a18bd60_234 .array/port v0x55f01a18bd60, 234;
E_0x55f01a18b280/58 .event anyedge, v0x55f01a18bd60_231, v0x55f01a18bd60_232, v0x55f01a18bd60_233, v0x55f01a18bd60_234;
v0x55f01a18bd60_235 .array/port v0x55f01a18bd60, 235;
v0x55f01a18bd60_236 .array/port v0x55f01a18bd60, 236;
v0x55f01a18bd60_237 .array/port v0x55f01a18bd60, 237;
v0x55f01a18bd60_238 .array/port v0x55f01a18bd60, 238;
E_0x55f01a18b280/59 .event anyedge, v0x55f01a18bd60_235, v0x55f01a18bd60_236, v0x55f01a18bd60_237, v0x55f01a18bd60_238;
v0x55f01a18bd60_239 .array/port v0x55f01a18bd60, 239;
v0x55f01a18bd60_240 .array/port v0x55f01a18bd60, 240;
v0x55f01a18bd60_241 .array/port v0x55f01a18bd60, 241;
v0x55f01a18bd60_242 .array/port v0x55f01a18bd60, 242;
E_0x55f01a18b280/60 .event anyedge, v0x55f01a18bd60_239, v0x55f01a18bd60_240, v0x55f01a18bd60_241, v0x55f01a18bd60_242;
v0x55f01a18bd60_243 .array/port v0x55f01a18bd60, 243;
v0x55f01a18bd60_244 .array/port v0x55f01a18bd60, 244;
v0x55f01a18bd60_245 .array/port v0x55f01a18bd60, 245;
v0x55f01a18bd60_246 .array/port v0x55f01a18bd60, 246;
E_0x55f01a18b280/61 .event anyedge, v0x55f01a18bd60_243, v0x55f01a18bd60_244, v0x55f01a18bd60_245, v0x55f01a18bd60_246;
v0x55f01a18bd60_247 .array/port v0x55f01a18bd60, 247;
v0x55f01a18bd60_248 .array/port v0x55f01a18bd60, 248;
v0x55f01a18bd60_249 .array/port v0x55f01a18bd60, 249;
v0x55f01a18bd60_250 .array/port v0x55f01a18bd60, 250;
E_0x55f01a18b280/62 .event anyedge, v0x55f01a18bd60_247, v0x55f01a18bd60_248, v0x55f01a18bd60_249, v0x55f01a18bd60_250;
v0x55f01a18bd60_251 .array/port v0x55f01a18bd60, 251;
v0x55f01a18bd60_252 .array/port v0x55f01a18bd60, 252;
v0x55f01a18bd60_253 .array/port v0x55f01a18bd60, 253;
v0x55f01a18bd60_254 .array/port v0x55f01a18bd60, 254;
E_0x55f01a18b280/63 .event anyedge, v0x55f01a18bd60_251, v0x55f01a18bd60_252, v0x55f01a18bd60_253, v0x55f01a18bd60_254;
v0x55f01a18bd60_255 .array/port v0x55f01a18bd60, 255;
E_0x55f01a18b280/64 .event anyedge, v0x55f01a18bd60_255;
E_0x55f01a18b280 .event/or E_0x55f01a18b280/0, E_0x55f01a18b280/1, E_0x55f01a18b280/2, E_0x55f01a18b280/3, E_0x55f01a18b280/4, E_0x55f01a18b280/5, E_0x55f01a18b280/6, E_0x55f01a18b280/7, E_0x55f01a18b280/8, E_0x55f01a18b280/9, E_0x55f01a18b280/10, E_0x55f01a18b280/11, E_0x55f01a18b280/12, E_0x55f01a18b280/13, E_0x55f01a18b280/14, E_0x55f01a18b280/15, E_0x55f01a18b280/16, E_0x55f01a18b280/17, E_0x55f01a18b280/18, E_0x55f01a18b280/19, E_0x55f01a18b280/20, E_0x55f01a18b280/21, E_0x55f01a18b280/22, E_0x55f01a18b280/23, E_0x55f01a18b280/24, E_0x55f01a18b280/25, E_0x55f01a18b280/26, E_0x55f01a18b280/27, E_0x55f01a18b280/28, E_0x55f01a18b280/29, E_0x55f01a18b280/30, E_0x55f01a18b280/31, E_0x55f01a18b280/32, E_0x55f01a18b280/33, E_0x55f01a18b280/34, E_0x55f01a18b280/35, E_0x55f01a18b280/36, E_0x55f01a18b280/37, E_0x55f01a18b280/38, E_0x55f01a18b280/39, E_0x55f01a18b280/40, E_0x55f01a18b280/41, E_0x55f01a18b280/42, E_0x55f01a18b280/43, E_0x55f01a18b280/44, E_0x55f01a18b280/45, E_0x55f01a18b280/46, E_0x55f01a18b280/47, E_0x55f01a18b280/48, E_0x55f01a18b280/49, E_0x55f01a18b280/50, E_0x55f01a18b280/51, E_0x55f01a18b280/52, E_0x55f01a18b280/53, E_0x55f01a18b280/54, E_0x55f01a18b280/55, E_0x55f01a18b280/56, E_0x55f01a18b280/57, E_0x55f01a18b280/58, E_0x55f01a18b280/59, E_0x55f01a18b280/60, E_0x55f01a18b280/61, E_0x55f01a18b280/62, E_0x55f01a18b280/63, E_0x55f01a18b280/64;
S_0x55f01a18fdd0 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x55f019fe93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55f01a18ffb0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55f01a1cb7d0 .functor BUFZ 1, L_0x55f01a1cb300, C4<0>, C4<0>, C4<0>;
L_0x7f4890a78408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f01a190190_0 .net/2u *"_ivl_0", 3 0, L_0x7f4890a78408;  1 drivers
v0x55f01a190270_0 .net *"_ivl_2", 0 0, L_0x55f01a1cb430;  1 drivers
v0x55f01a190330_0 .net "wb_alu_result", 31 0, L_0x55f01a1cafc0;  alias, 1 drivers
v0x55f01a190450_0 .net "wb_mem_data", 31 0, v0x55f01a18e770_0;  alias, 1 drivers
v0x55f01a190560_0 .net "wb_mem_to_reg", 0 0, L_0x55f01a1cb370;  alias, 1 drivers
o0x7f4890acbae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f01a190650_0 .net "wb_opcode", 3 0, o0x7f4890acbae8;  0 drivers
v0x55f01a190710_0 .net "wb_rd", 5 0, L_0x55f01a1cb030;  alias, 1 drivers
v0x55f01a190820_0 .net "wb_reg_write", 0 0, L_0x55f01a1cb300;  alias, 1 drivers
o0x7f4890acbb18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55f01a190910_0 .net "wb_rt", 5 0, o0x7f4890acbb18;  0 drivers
v0x55f01a1909f0_0 .net "wb_write_data", 31 0, L_0x55f01a1cb610;  alias, 1 drivers
v0x55f01a190ab0_0 .net "wb_write_en", 0 0, L_0x55f01a1cb7d0;  alias, 1 drivers
v0x55f01a190ba0_0 .net "wb_write_reg", 5 0, L_0x55f01a1cb520;  alias, 1 drivers
L_0x55f01a1cb430 .cmp/eq 4, o0x7f4890acbae8, L_0x7f4890a78408;
L_0x55f01a1cb520 .functor MUXZ 6, L_0x55f01a1cb030, o0x7f4890acbb18, L_0x55f01a1cb430, C4<>;
L_0x55f01a1cb610 .functor MUXZ 32, L_0x55f01a1cafc0, v0x55f01a18e770_0, L_0x55f01a1cb370, C4<>;
S_0x55f01a093590 .scope module, "im_minimal" "im_minimal" 23 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55f019ff9ad0 .param/l "MEM_SIZE" 0 23 7, +C4<00000000000000000000000100000000>;
o0x7f4890acbdb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f01a194dd0_0 .net "address", 31 0, o0x7f4890acbdb8;  0 drivers
v0x55f01a194e70_0 .var "instruction", 31 0;
v0x55f01a194f10 .array "mem", 255 0, 31 0;
v0x55f01a194f10_0 .array/port v0x55f01a194f10, 0;
v0x55f01a194f10_1 .array/port v0x55f01a194f10, 1;
v0x55f01a194f10_2 .array/port v0x55f01a194f10, 2;
E_0x55f01a194300/0 .event anyedge, v0x55f01a194dd0_0, v0x55f01a194f10_0, v0x55f01a194f10_1, v0x55f01a194f10_2;
v0x55f01a194f10_3 .array/port v0x55f01a194f10, 3;
v0x55f01a194f10_4 .array/port v0x55f01a194f10, 4;
v0x55f01a194f10_5 .array/port v0x55f01a194f10, 5;
v0x55f01a194f10_6 .array/port v0x55f01a194f10, 6;
E_0x55f01a194300/1 .event anyedge, v0x55f01a194f10_3, v0x55f01a194f10_4, v0x55f01a194f10_5, v0x55f01a194f10_6;
v0x55f01a194f10_7 .array/port v0x55f01a194f10, 7;
v0x55f01a194f10_8 .array/port v0x55f01a194f10, 8;
v0x55f01a194f10_9 .array/port v0x55f01a194f10, 9;
v0x55f01a194f10_10 .array/port v0x55f01a194f10, 10;
E_0x55f01a194300/2 .event anyedge, v0x55f01a194f10_7, v0x55f01a194f10_8, v0x55f01a194f10_9, v0x55f01a194f10_10;
v0x55f01a194f10_11 .array/port v0x55f01a194f10, 11;
v0x55f01a194f10_12 .array/port v0x55f01a194f10, 12;
v0x55f01a194f10_13 .array/port v0x55f01a194f10, 13;
v0x55f01a194f10_14 .array/port v0x55f01a194f10, 14;
E_0x55f01a194300/3 .event anyedge, v0x55f01a194f10_11, v0x55f01a194f10_12, v0x55f01a194f10_13, v0x55f01a194f10_14;
v0x55f01a194f10_15 .array/port v0x55f01a194f10, 15;
v0x55f01a194f10_16 .array/port v0x55f01a194f10, 16;
v0x55f01a194f10_17 .array/port v0x55f01a194f10, 17;
v0x55f01a194f10_18 .array/port v0x55f01a194f10, 18;
E_0x55f01a194300/4 .event anyedge, v0x55f01a194f10_15, v0x55f01a194f10_16, v0x55f01a194f10_17, v0x55f01a194f10_18;
v0x55f01a194f10_19 .array/port v0x55f01a194f10, 19;
v0x55f01a194f10_20 .array/port v0x55f01a194f10, 20;
v0x55f01a194f10_21 .array/port v0x55f01a194f10, 21;
v0x55f01a194f10_22 .array/port v0x55f01a194f10, 22;
E_0x55f01a194300/5 .event anyedge, v0x55f01a194f10_19, v0x55f01a194f10_20, v0x55f01a194f10_21, v0x55f01a194f10_22;
v0x55f01a194f10_23 .array/port v0x55f01a194f10, 23;
v0x55f01a194f10_24 .array/port v0x55f01a194f10, 24;
v0x55f01a194f10_25 .array/port v0x55f01a194f10, 25;
v0x55f01a194f10_26 .array/port v0x55f01a194f10, 26;
E_0x55f01a194300/6 .event anyedge, v0x55f01a194f10_23, v0x55f01a194f10_24, v0x55f01a194f10_25, v0x55f01a194f10_26;
v0x55f01a194f10_27 .array/port v0x55f01a194f10, 27;
v0x55f01a194f10_28 .array/port v0x55f01a194f10, 28;
v0x55f01a194f10_29 .array/port v0x55f01a194f10, 29;
v0x55f01a194f10_30 .array/port v0x55f01a194f10, 30;
E_0x55f01a194300/7 .event anyedge, v0x55f01a194f10_27, v0x55f01a194f10_28, v0x55f01a194f10_29, v0x55f01a194f10_30;
v0x55f01a194f10_31 .array/port v0x55f01a194f10, 31;
v0x55f01a194f10_32 .array/port v0x55f01a194f10, 32;
v0x55f01a194f10_33 .array/port v0x55f01a194f10, 33;
v0x55f01a194f10_34 .array/port v0x55f01a194f10, 34;
E_0x55f01a194300/8 .event anyedge, v0x55f01a194f10_31, v0x55f01a194f10_32, v0x55f01a194f10_33, v0x55f01a194f10_34;
v0x55f01a194f10_35 .array/port v0x55f01a194f10, 35;
v0x55f01a194f10_36 .array/port v0x55f01a194f10, 36;
v0x55f01a194f10_37 .array/port v0x55f01a194f10, 37;
v0x55f01a194f10_38 .array/port v0x55f01a194f10, 38;
E_0x55f01a194300/9 .event anyedge, v0x55f01a194f10_35, v0x55f01a194f10_36, v0x55f01a194f10_37, v0x55f01a194f10_38;
v0x55f01a194f10_39 .array/port v0x55f01a194f10, 39;
v0x55f01a194f10_40 .array/port v0x55f01a194f10, 40;
v0x55f01a194f10_41 .array/port v0x55f01a194f10, 41;
v0x55f01a194f10_42 .array/port v0x55f01a194f10, 42;
E_0x55f01a194300/10 .event anyedge, v0x55f01a194f10_39, v0x55f01a194f10_40, v0x55f01a194f10_41, v0x55f01a194f10_42;
v0x55f01a194f10_43 .array/port v0x55f01a194f10, 43;
v0x55f01a194f10_44 .array/port v0x55f01a194f10, 44;
v0x55f01a194f10_45 .array/port v0x55f01a194f10, 45;
v0x55f01a194f10_46 .array/port v0x55f01a194f10, 46;
E_0x55f01a194300/11 .event anyedge, v0x55f01a194f10_43, v0x55f01a194f10_44, v0x55f01a194f10_45, v0x55f01a194f10_46;
v0x55f01a194f10_47 .array/port v0x55f01a194f10, 47;
v0x55f01a194f10_48 .array/port v0x55f01a194f10, 48;
v0x55f01a194f10_49 .array/port v0x55f01a194f10, 49;
v0x55f01a194f10_50 .array/port v0x55f01a194f10, 50;
E_0x55f01a194300/12 .event anyedge, v0x55f01a194f10_47, v0x55f01a194f10_48, v0x55f01a194f10_49, v0x55f01a194f10_50;
v0x55f01a194f10_51 .array/port v0x55f01a194f10, 51;
v0x55f01a194f10_52 .array/port v0x55f01a194f10, 52;
v0x55f01a194f10_53 .array/port v0x55f01a194f10, 53;
v0x55f01a194f10_54 .array/port v0x55f01a194f10, 54;
E_0x55f01a194300/13 .event anyedge, v0x55f01a194f10_51, v0x55f01a194f10_52, v0x55f01a194f10_53, v0x55f01a194f10_54;
v0x55f01a194f10_55 .array/port v0x55f01a194f10, 55;
v0x55f01a194f10_56 .array/port v0x55f01a194f10, 56;
v0x55f01a194f10_57 .array/port v0x55f01a194f10, 57;
v0x55f01a194f10_58 .array/port v0x55f01a194f10, 58;
E_0x55f01a194300/14 .event anyedge, v0x55f01a194f10_55, v0x55f01a194f10_56, v0x55f01a194f10_57, v0x55f01a194f10_58;
v0x55f01a194f10_59 .array/port v0x55f01a194f10, 59;
v0x55f01a194f10_60 .array/port v0x55f01a194f10, 60;
v0x55f01a194f10_61 .array/port v0x55f01a194f10, 61;
v0x55f01a194f10_62 .array/port v0x55f01a194f10, 62;
E_0x55f01a194300/15 .event anyedge, v0x55f01a194f10_59, v0x55f01a194f10_60, v0x55f01a194f10_61, v0x55f01a194f10_62;
v0x55f01a194f10_63 .array/port v0x55f01a194f10, 63;
v0x55f01a194f10_64 .array/port v0x55f01a194f10, 64;
v0x55f01a194f10_65 .array/port v0x55f01a194f10, 65;
v0x55f01a194f10_66 .array/port v0x55f01a194f10, 66;
E_0x55f01a194300/16 .event anyedge, v0x55f01a194f10_63, v0x55f01a194f10_64, v0x55f01a194f10_65, v0x55f01a194f10_66;
v0x55f01a194f10_67 .array/port v0x55f01a194f10, 67;
v0x55f01a194f10_68 .array/port v0x55f01a194f10, 68;
v0x55f01a194f10_69 .array/port v0x55f01a194f10, 69;
v0x55f01a194f10_70 .array/port v0x55f01a194f10, 70;
E_0x55f01a194300/17 .event anyedge, v0x55f01a194f10_67, v0x55f01a194f10_68, v0x55f01a194f10_69, v0x55f01a194f10_70;
v0x55f01a194f10_71 .array/port v0x55f01a194f10, 71;
v0x55f01a194f10_72 .array/port v0x55f01a194f10, 72;
v0x55f01a194f10_73 .array/port v0x55f01a194f10, 73;
v0x55f01a194f10_74 .array/port v0x55f01a194f10, 74;
E_0x55f01a194300/18 .event anyedge, v0x55f01a194f10_71, v0x55f01a194f10_72, v0x55f01a194f10_73, v0x55f01a194f10_74;
v0x55f01a194f10_75 .array/port v0x55f01a194f10, 75;
v0x55f01a194f10_76 .array/port v0x55f01a194f10, 76;
v0x55f01a194f10_77 .array/port v0x55f01a194f10, 77;
v0x55f01a194f10_78 .array/port v0x55f01a194f10, 78;
E_0x55f01a194300/19 .event anyedge, v0x55f01a194f10_75, v0x55f01a194f10_76, v0x55f01a194f10_77, v0x55f01a194f10_78;
v0x55f01a194f10_79 .array/port v0x55f01a194f10, 79;
v0x55f01a194f10_80 .array/port v0x55f01a194f10, 80;
v0x55f01a194f10_81 .array/port v0x55f01a194f10, 81;
v0x55f01a194f10_82 .array/port v0x55f01a194f10, 82;
E_0x55f01a194300/20 .event anyedge, v0x55f01a194f10_79, v0x55f01a194f10_80, v0x55f01a194f10_81, v0x55f01a194f10_82;
v0x55f01a194f10_83 .array/port v0x55f01a194f10, 83;
v0x55f01a194f10_84 .array/port v0x55f01a194f10, 84;
v0x55f01a194f10_85 .array/port v0x55f01a194f10, 85;
v0x55f01a194f10_86 .array/port v0x55f01a194f10, 86;
E_0x55f01a194300/21 .event anyedge, v0x55f01a194f10_83, v0x55f01a194f10_84, v0x55f01a194f10_85, v0x55f01a194f10_86;
v0x55f01a194f10_87 .array/port v0x55f01a194f10, 87;
v0x55f01a194f10_88 .array/port v0x55f01a194f10, 88;
v0x55f01a194f10_89 .array/port v0x55f01a194f10, 89;
v0x55f01a194f10_90 .array/port v0x55f01a194f10, 90;
E_0x55f01a194300/22 .event anyedge, v0x55f01a194f10_87, v0x55f01a194f10_88, v0x55f01a194f10_89, v0x55f01a194f10_90;
v0x55f01a194f10_91 .array/port v0x55f01a194f10, 91;
v0x55f01a194f10_92 .array/port v0x55f01a194f10, 92;
v0x55f01a194f10_93 .array/port v0x55f01a194f10, 93;
v0x55f01a194f10_94 .array/port v0x55f01a194f10, 94;
E_0x55f01a194300/23 .event anyedge, v0x55f01a194f10_91, v0x55f01a194f10_92, v0x55f01a194f10_93, v0x55f01a194f10_94;
v0x55f01a194f10_95 .array/port v0x55f01a194f10, 95;
v0x55f01a194f10_96 .array/port v0x55f01a194f10, 96;
v0x55f01a194f10_97 .array/port v0x55f01a194f10, 97;
v0x55f01a194f10_98 .array/port v0x55f01a194f10, 98;
E_0x55f01a194300/24 .event anyedge, v0x55f01a194f10_95, v0x55f01a194f10_96, v0x55f01a194f10_97, v0x55f01a194f10_98;
v0x55f01a194f10_99 .array/port v0x55f01a194f10, 99;
v0x55f01a194f10_100 .array/port v0x55f01a194f10, 100;
v0x55f01a194f10_101 .array/port v0x55f01a194f10, 101;
v0x55f01a194f10_102 .array/port v0x55f01a194f10, 102;
E_0x55f01a194300/25 .event anyedge, v0x55f01a194f10_99, v0x55f01a194f10_100, v0x55f01a194f10_101, v0x55f01a194f10_102;
v0x55f01a194f10_103 .array/port v0x55f01a194f10, 103;
v0x55f01a194f10_104 .array/port v0x55f01a194f10, 104;
v0x55f01a194f10_105 .array/port v0x55f01a194f10, 105;
v0x55f01a194f10_106 .array/port v0x55f01a194f10, 106;
E_0x55f01a194300/26 .event anyedge, v0x55f01a194f10_103, v0x55f01a194f10_104, v0x55f01a194f10_105, v0x55f01a194f10_106;
v0x55f01a194f10_107 .array/port v0x55f01a194f10, 107;
v0x55f01a194f10_108 .array/port v0x55f01a194f10, 108;
v0x55f01a194f10_109 .array/port v0x55f01a194f10, 109;
v0x55f01a194f10_110 .array/port v0x55f01a194f10, 110;
E_0x55f01a194300/27 .event anyedge, v0x55f01a194f10_107, v0x55f01a194f10_108, v0x55f01a194f10_109, v0x55f01a194f10_110;
v0x55f01a194f10_111 .array/port v0x55f01a194f10, 111;
v0x55f01a194f10_112 .array/port v0x55f01a194f10, 112;
v0x55f01a194f10_113 .array/port v0x55f01a194f10, 113;
v0x55f01a194f10_114 .array/port v0x55f01a194f10, 114;
E_0x55f01a194300/28 .event anyedge, v0x55f01a194f10_111, v0x55f01a194f10_112, v0x55f01a194f10_113, v0x55f01a194f10_114;
v0x55f01a194f10_115 .array/port v0x55f01a194f10, 115;
v0x55f01a194f10_116 .array/port v0x55f01a194f10, 116;
v0x55f01a194f10_117 .array/port v0x55f01a194f10, 117;
v0x55f01a194f10_118 .array/port v0x55f01a194f10, 118;
E_0x55f01a194300/29 .event anyedge, v0x55f01a194f10_115, v0x55f01a194f10_116, v0x55f01a194f10_117, v0x55f01a194f10_118;
v0x55f01a194f10_119 .array/port v0x55f01a194f10, 119;
v0x55f01a194f10_120 .array/port v0x55f01a194f10, 120;
v0x55f01a194f10_121 .array/port v0x55f01a194f10, 121;
v0x55f01a194f10_122 .array/port v0x55f01a194f10, 122;
E_0x55f01a194300/30 .event anyedge, v0x55f01a194f10_119, v0x55f01a194f10_120, v0x55f01a194f10_121, v0x55f01a194f10_122;
v0x55f01a194f10_123 .array/port v0x55f01a194f10, 123;
v0x55f01a194f10_124 .array/port v0x55f01a194f10, 124;
v0x55f01a194f10_125 .array/port v0x55f01a194f10, 125;
v0x55f01a194f10_126 .array/port v0x55f01a194f10, 126;
E_0x55f01a194300/31 .event anyedge, v0x55f01a194f10_123, v0x55f01a194f10_124, v0x55f01a194f10_125, v0x55f01a194f10_126;
v0x55f01a194f10_127 .array/port v0x55f01a194f10, 127;
v0x55f01a194f10_128 .array/port v0x55f01a194f10, 128;
v0x55f01a194f10_129 .array/port v0x55f01a194f10, 129;
v0x55f01a194f10_130 .array/port v0x55f01a194f10, 130;
E_0x55f01a194300/32 .event anyedge, v0x55f01a194f10_127, v0x55f01a194f10_128, v0x55f01a194f10_129, v0x55f01a194f10_130;
v0x55f01a194f10_131 .array/port v0x55f01a194f10, 131;
v0x55f01a194f10_132 .array/port v0x55f01a194f10, 132;
v0x55f01a194f10_133 .array/port v0x55f01a194f10, 133;
v0x55f01a194f10_134 .array/port v0x55f01a194f10, 134;
E_0x55f01a194300/33 .event anyedge, v0x55f01a194f10_131, v0x55f01a194f10_132, v0x55f01a194f10_133, v0x55f01a194f10_134;
v0x55f01a194f10_135 .array/port v0x55f01a194f10, 135;
v0x55f01a194f10_136 .array/port v0x55f01a194f10, 136;
v0x55f01a194f10_137 .array/port v0x55f01a194f10, 137;
v0x55f01a194f10_138 .array/port v0x55f01a194f10, 138;
E_0x55f01a194300/34 .event anyedge, v0x55f01a194f10_135, v0x55f01a194f10_136, v0x55f01a194f10_137, v0x55f01a194f10_138;
v0x55f01a194f10_139 .array/port v0x55f01a194f10, 139;
v0x55f01a194f10_140 .array/port v0x55f01a194f10, 140;
v0x55f01a194f10_141 .array/port v0x55f01a194f10, 141;
v0x55f01a194f10_142 .array/port v0x55f01a194f10, 142;
E_0x55f01a194300/35 .event anyedge, v0x55f01a194f10_139, v0x55f01a194f10_140, v0x55f01a194f10_141, v0x55f01a194f10_142;
v0x55f01a194f10_143 .array/port v0x55f01a194f10, 143;
v0x55f01a194f10_144 .array/port v0x55f01a194f10, 144;
v0x55f01a194f10_145 .array/port v0x55f01a194f10, 145;
v0x55f01a194f10_146 .array/port v0x55f01a194f10, 146;
E_0x55f01a194300/36 .event anyedge, v0x55f01a194f10_143, v0x55f01a194f10_144, v0x55f01a194f10_145, v0x55f01a194f10_146;
v0x55f01a194f10_147 .array/port v0x55f01a194f10, 147;
v0x55f01a194f10_148 .array/port v0x55f01a194f10, 148;
v0x55f01a194f10_149 .array/port v0x55f01a194f10, 149;
v0x55f01a194f10_150 .array/port v0x55f01a194f10, 150;
E_0x55f01a194300/37 .event anyedge, v0x55f01a194f10_147, v0x55f01a194f10_148, v0x55f01a194f10_149, v0x55f01a194f10_150;
v0x55f01a194f10_151 .array/port v0x55f01a194f10, 151;
v0x55f01a194f10_152 .array/port v0x55f01a194f10, 152;
v0x55f01a194f10_153 .array/port v0x55f01a194f10, 153;
v0x55f01a194f10_154 .array/port v0x55f01a194f10, 154;
E_0x55f01a194300/38 .event anyedge, v0x55f01a194f10_151, v0x55f01a194f10_152, v0x55f01a194f10_153, v0x55f01a194f10_154;
v0x55f01a194f10_155 .array/port v0x55f01a194f10, 155;
v0x55f01a194f10_156 .array/port v0x55f01a194f10, 156;
v0x55f01a194f10_157 .array/port v0x55f01a194f10, 157;
v0x55f01a194f10_158 .array/port v0x55f01a194f10, 158;
E_0x55f01a194300/39 .event anyedge, v0x55f01a194f10_155, v0x55f01a194f10_156, v0x55f01a194f10_157, v0x55f01a194f10_158;
v0x55f01a194f10_159 .array/port v0x55f01a194f10, 159;
v0x55f01a194f10_160 .array/port v0x55f01a194f10, 160;
v0x55f01a194f10_161 .array/port v0x55f01a194f10, 161;
v0x55f01a194f10_162 .array/port v0x55f01a194f10, 162;
E_0x55f01a194300/40 .event anyedge, v0x55f01a194f10_159, v0x55f01a194f10_160, v0x55f01a194f10_161, v0x55f01a194f10_162;
v0x55f01a194f10_163 .array/port v0x55f01a194f10, 163;
v0x55f01a194f10_164 .array/port v0x55f01a194f10, 164;
v0x55f01a194f10_165 .array/port v0x55f01a194f10, 165;
v0x55f01a194f10_166 .array/port v0x55f01a194f10, 166;
E_0x55f01a194300/41 .event anyedge, v0x55f01a194f10_163, v0x55f01a194f10_164, v0x55f01a194f10_165, v0x55f01a194f10_166;
v0x55f01a194f10_167 .array/port v0x55f01a194f10, 167;
v0x55f01a194f10_168 .array/port v0x55f01a194f10, 168;
v0x55f01a194f10_169 .array/port v0x55f01a194f10, 169;
v0x55f01a194f10_170 .array/port v0x55f01a194f10, 170;
E_0x55f01a194300/42 .event anyedge, v0x55f01a194f10_167, v0x55f01a194f10_168, v0x55f01a194f10_169, v0x55f01a194f10_170;
v0x55f01a194f10_171 .array/port v0x55f01a194f10, 171;
v0x55f01a194f10_172 .array/port v0x55f01a194f10, 172;
v0x55f01a194f10_173 .array/port v0x55f01a194f10, 173;
v0x55f01a194f10_174 .array/port v0x55f01a194f10, 174;
E_0x55f01a194300/43 .event anyedge, v0x55f01a194f10_171, v0x55f01a194f10_172, v0x55f01a194f10_173, v0x55f01a194f10_174;
v0x55f01a194f10_175 .array/port v0x55f01a194f10, 175;
v0x55f01a194f10_176 .array/port v0x55f01a194f10, 176;
v0x55f01a194f10_177 .array/port v0x55f01a194f10, 177;
v0x55f01a194f10_178 .array/port v0x55f01a194f10, 178;
E_0x55f01a194300/44 .event anyedge, v0x55f01a194f10_175, v0x55f01a194f10_176, v0x55f01a194f10_177, v0x55f01a194f10_178;
v0x55f01a194f10_179 .array/port v0x55f01a194f10, 179;
v0x55f01a194f10_180 .array/port v0x55f01a194f10, 180;
v0x55f01a194f10_181 .array/port v0x55f01a194f10, 181;
v0x55f01a194f10_182 .array/port v0x55f01a194f10, 182;
E_0x55f01a194300/45 .event anyedge, v0x55f01a194f10_179, v0x55f01a194f10_180, v0x55f01a194f10_181, v0x55f01a194f10_182;
v0x55f01a194f10_183 .array/port v0x55f01a194f10, 183;
v0x55f01a194f10_184 .array/port v0x55f01a194f10, 184;
v0x55f01a194f10_185 .array/port v0x55f01a194f10, 185;
v0x55f01a194f10_186 .array/port v0x55f01a194f10, 186;
E_0x55f01a194300/46 .event anyedge, v0x55f01a194f10_183, v0x55f01a194f10_184, v0x55f01a194f10_185, v0x55f01a194f10_186;
v0x55f01a194f10_187 .array/port v0x55f01a194f10, 187;
v0x55f01a194f10_188 .array/port v0x55f01a194f10, 188;
v0x55f01a194f10_189 .array/port v0x55f01a194f10, 189;
v0x55f01a194f10_190 .array/port v0x55f01a194f10, 190;
E_0x55f01a194300/47 .event anyedge, v0x55f01a194f10_187, v0x55f01a194f10_188, v0x55f01a194f10_189, v0x55f01a194f10_190;
v0x55f01a194f10_191 .array/port v0x55f01a194f10, 191;
v0x55f01a194f10_192 .array/port v0x55f01a194f10, 192;
v0x55f01a194f10_193 .array/port v0x55f01a194f10, 193;
v0x55f01a194f10_194 .array/port v0x55f01a194f10, 194;
E_0x55f01a194300/48 .event anyedge, v0x55f01a194f10_191, v0x55f01a194f10_192, v0x55f01a194f10_193, v0x55f01a194f10_194;
v0x55f01a194f10_195 .array/port v0x55f01a194f10, 195;
v0x55f01a194f10_196 .array/port v0x55f01a194f10, 196;
v0x55f01a194f10_197 .array/port v0x55f01a194f10, 197;
v0x55f01a194f10_198 .array/port v0x55f01a194f10, 198;
E_0x55f01a194300/49 .event anyedge, v0x55f01a194f10_195, v0x55f01a194f10_196, v0x55f01a194f10_197, v0x55f01a194f10_198;
v0x55f01a194f10_199 .array/port v0x55f01a194f10, 199;
v0x55f01a194f10_200 .array/port v0x55f01a194f10, 200;
v0x55f01a194f10_201 .array/port v0x55f01a194f10, 201;
v0x55f01a194f10_202 .array/port v0x55f01a194f10, 202;
E_0x55f01a194300/50 .event anyedge, v0x55f01a194f10_199, v0x55f01a194f10_200, v0x55f01a194f10_201, v0x55f01a194f10_202;
v0x55f01a194f10_203 .array/port v0x55f01a194f10, 203;
v0x55f01a194f10_204 .array/port v0x55f01a194f10, 204;
v0x55f01a194f10_205 .array/port v0x55f01a194f10, 205;
v0x55f01a194f10_206 .array/port v0x55f01a194f10, 206;
E_0x55f01a194300/51 .event anyedge, v0x55f01a194f10_203, v0x55f01a194f10_204, v0x55f01a194f10_205, v0x55f01a194f10_206;
v0x55f01a194f10_207 .array/port v0x55f01a194f10, 207;
v0x55f01a194f10_208 .array/port v0x55f01a194f10, 208;
v0x55f01a194f10_209 .array/port v0x55f01a194f10, 209;
v0x55f01a194f10_210 .array/port v0x55f01a194f10, 210;
E_0x55f01a194300/52 .event anyedge, v0x55f01a194f10_207, v0x55f01a194f10_208, v0x55f01a194f10_209, v0x55f01a194f10_210;
v0x55f01a194f10_211 .array/port v0x55f01a194f10, 211;
v0x55f01a194f10_212 .array/port v0x55f01a194f10, 212;
v0x55f01a194f10_213 .array/port v0x55f01a194f10, 213;
v0x55f01a194f10_214 .array/port v0x55f01a194f10, 214;
E_0x55f01a194300/53 .event anyedge, v0x55f01a194f10_211, v0x55f01a194f10_212, v0x55f01a194f10_213, v0x55f01a194f10_214;
v0x55f01a194f10_215 .array/port v0x55f01a194f10, 215;
v0x55f01a194f10_216 .array/port v0x55f01a194f10, 216;
v0x55f01a194f10_217 .array/port v0x55f01a194f10, 217;
v0x55f01a194f10_218 .array/port v0x55f01a194f10, 218;
E_0x55f01a194300/54 .event anyedge, v0x55f01a194f10_215, v0x55f01a194f10_216, v0x55f01a194f10_217, v0x55f01a194f10_218;
v0x55f01a194f10_219 .array/port v0x55f01a194f10, 219;
v0x55f01a194f10_220 .array/port v0x55f01a194f10, 220;
v0x55f01a194f10_221 .array/port v0x55f01a194f10, 221;
v0x55f01a194f10_222 .array/port v0x55f01a194f10, 222;
E_0x55f01a194300/55 .event anyedge, v0x55f01a194f10_219, v0x55f01a194f10_220, v0x55f01a194f10_221, v0x55f01a194f10_222;
v0x55f01a194f10_223 .array/port v0x55f01a194f10, 223;
v0x55f01a194f10_224 .array/port v0x55f01a194f10, 224;
v0x55f01a194f10_225 .array/port v0x55f01a194f10, 225;
v0x55f01a194f10_226 .array/port v0x55f01a194f10, 226;
E_0x55f01a194300/56 .event anyedge, v0x55f01a194f10_223, v0x55f01a194f10_224, v0x55f01a194f10_225, v0x55f01a194f10_226;
v0x55f01a194f10_227 .array/port v0x55f01a194f10, 227;
v0x55f01a194f10_228 .array/port v0x55f01a194f10, 228;
v0x55f01a194f10_229 .array/port v0x55f01a194f10, 229;
v0x55f01a194f10_230 .array/port v0x55f01a194f10, 230;
E_0x55f01a194300/57 .event anyedge, v0x55f01a194f10_227, v0x55f01a194f10_228, v0x55f01a194f10_229, v0x55f01a194f10_230;
v0x55f01a194f10_231 .array/port v0x55f01a194f10, 231;
v0x55f01a194f10_232 .array/port v0x55f01a194f10, 232;
v0x55f01a194f10_233 .array/port v0x55f01a194f10, 233;
v0x55f01a194f10_234 .array/port v0x55f01a194f10, 234;
E_0x55f01a194300/58 .event anyedge, v0x55f01a194f10_231, v0x55f01a194f10_232, v0x55f01a194f10_233, v0x55f01a194f10_234;
v0x55f01a194f10_235 .array/port v0x55f01a194f10, 235;
v0x55f01a194f10_236 .array/port v0x55f01a194f10, 236;
v0x55f01a194f10_237 .array/port v0x55f01a194f10, 237;
v0x55f01a194f10_238 .array/port v0x55f01a194f10, 238;
E_0x55f01a194300/59 .event anyedge, v0x55f01a194f10_235, v0x55f01a194f10_236, v0x55f01a194f10_237, v0x55f01a194f10_238;
v0x55f01a194f10_239 .array/port v0x55f01a194f10, 239;
v0x55f01a194f10_240 .array/port v0x55f01a194f10, 240;
v0x55f01a194f10_241 .array/port v0x55f01a194f10, 241;
v0x55f01a194f10_242 .array/port v0x55f01a194f10, 242;
E_0x55f01a194300/60 .event anyedge, v0x55f01a194f10_239, v0x55f01a194f10_240, v0x55f01a194f10_241, v0x55f01a194f10_242;
v0x55f01a194f10_243 .array/port v0x55f01a194f10, 243;
v0x55f01a194f10_244 .array/port v0x55f01a194f10, 244;
v0x55f01a194f10_245 .array/port v0x55f01a194f10, 245;
v0x55f01a194f10_246 .array/port v0x55f01a194f10, 246;
E_0x55f01a194300/61 .event anyedge, v0x55f01a194f10_243, v0x55f01a194f10_244, v0x55f01a194f10_245, v0x55f01a194f10_246;
v0x55f01a194f10_247 .array/port v0x55f01a194f10, 247;
v0x55f01a194f10_248 .array/port v0x55f01a194f10, 248;
v0x55f01a194f10_249 .array/port v0x55f01a194f10, 249;
v0x55f01a194f10_250 .array/port v0x55f01a194f10, 250;
E_0x55f01a194300/62 .event anyedge, v0x55f01a194f10_247, v0x55f01a194f10_248, v0x55f01a194f10_249, v0x55f01a194f10_250;
v0x55f01a194f10_251 .array/port v0x55f01a194f10, 251;
v0x55f01a194f10_252 .array/port v0x55f01a194f10, 252;
v0x55f01a194f10_253 .array/port v0x55f01a194f10, 253;
v0x55f01a194f10_254 .array/port v0x55f01a194f10, 254;
E_0x55f01a194300/63 .event anyedge, v0x55f01a194f10_251, v0x55f01a194f10_252, v0x55f01a194f10_253, v0x55f01a194f10_254;
v0x55f01a194f10_255 .array/port v0x55f01a194f10, 255;
E_0x55f01a194300/64 .event anyedge, v0x55f01a194f10_255;
E_0x55f01a194300 .event/or E_0x55f01a194300/0, E_0x55f01a194300/1, E_0x55f01a194300/2, E_0x55f01a194300/3, E_0x55f01a194300/4, E_0x55f01a194300/5, E_0x55f01a194300/6, E_0x55f01a194300/7, E_0x55f01a194300/8, E_0x55f01a194300/9, E_0x55f01a194300/10, E_0x55f01a194300/11, E_0x55f01a194300/12, E_0x55f01a194300/13, E_0x55f01a194300/14, E_0x55f01a194300/15, E_0x55f01a194300/16, E_0x55f01a194300/17, E_0x55f01a194300/18, E_0x55f01a194300/19, E_0x55f01a194300/20, E_0x55f01a194300/21, E_0x55f01a194300/22, E_0x55f01a194300/23, E_0x55f01a194300/24, E_0x55f01a194300/25, E_0x55f01a194300/26, E_0x55f01a194300/27, E_0x55f01a194300/28, E_0x55f01a194300/29, E_0x55f01a194300/30, E_0x55f01a194300/31, E_0x55f01a194300/32, E_0x55f01a194300/33, E_0x55f01a194300/34, E_0x55f01a194300/35, E_0x55f01a194300/36, E_0x55f01a194300/37, E_0x55f01a194300/38, E_0x55f01a194300/39, E_0x55f01a194300/40, E_0x55f01a194300/41, E_0x55f01a194300/42, E_0x55f01a194300/43, E_0x55f01a194300/44, E_0x55f01a194300/45, E_0x55f01a194300/46, E_0x55f01a194300/47, E_0x55f01a194300/48, E_0x55f01a194300/49, E_0x55f01a194300/50, E_0x55f01a194300/51, E_0x55f01a194300/52, E_0x55f01a194300/53, E_0x55f01a194300/54, E_0x55f01a194300/55, E_0x55f01a194300/56, E_0x55f01a194300/57, E_0x55f01a194300/58, E_0x55f01a194300/59, E_0x55f01a194300/60, E_0x55f01a194300/61, E_0x55f01a194300/62, E_0x55f01a194300/63, E_0x55f01a194300/64;
S_0x55f01a194b50 .scope begin, "$unm_blk_74" "$unm_blk_74" 23 17, 23 17 0, S_0x55f01a093590;
 .timescale -9 -12;
v0x55f01a194d30_0 .var/i "i", 31 0;
S_0x55f01a165560 .scope module, "tb_cpu_simple" "tb_cpu_simple" 24 7;
 .timescale -9 -12;
v0x55f01a1b7240_0 .var "clk", 0 0;
v0x55f01a1b72e0_0 .var "rst", 0 0;
S_0x55f01a197740 .scope module, "CPU_UUT" "cpu_simple" 24 12, 25 7 0, S_0x55f01a165560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55f01a1b38e0_0 .net "alu_input1", 31 0, L_0x55f01a1cdd40;  1 drivers
v0x55f01a1b39c0_0 .net "alu_input2", 31 0, L_0x55f01a1ce930;  1 drivers
v0x55f01a1b3a80_0 .net "clk", 0 0, v0x55f01a1b7240_0;  1 drivers
v0x55f01a1b3b20_0 .net "ex_alu_result", 31 0, L_0x55f01a1cf410;  1 drivers
v0x55f01a1b3c10_0 .net "ex_branch_target", 31 0, L_0x55f01a1cf540;  1 drivers
v0x55f01a1b3d20_0 .net "ex_neg_flag", 0 0, L_0x55f01a1cf010;  1 drivers
v0x55f01a1b3dc0_0 .net "ex_wb_alu_result", 31 0, v0x55f01a19b3b0_0;  1 drivers
v0x55f01a1b3f10_0 .net "ex_wb_mem_data", 31 0, v0x55f01a19b490_0;  1 drivers
v0x55f01a1b3fd0_0 .net "ex_wb_mem_to_reg", 0 0, v0x55f01a19b570_0;  1 drivers
v0x55f01a1b4100_0 .net "ex_wb_neg_flag", 0 0, v0x55f01a19b630_0;  1 drivers
v0x55f01a1b4230_0 .net "ex_wb_opcode", 3 0, v0x55f01a19b6f0_0;  1 drivers
v0x55f01a1b42f0_0 .net "ex_wb_rd", 5 0, v0x55f01a19b7d0_0;  1 drivers
v0x55f01a1b43b0_0 .net "ex_wb_reg_write", 0 0, v0x55f01a19b9c0_0;  1 drivers
v0x55f01a1b4450_0 .net "ex_wb_rt", 5 0, v0x55f01a19ba80_0;  1 drivers
v0x55f01a1b4510_0 .net "ex_wb_zero_flag", 0 0, v0x55f01a19bb60_0;  1 drivers
v0x55f01a1b4640_0 .net "ex_write_data", 31 0, L_0x55f01a1cf310;  1 drivers
v0x55f01a1b4700_0 .net "ex_zero_flag", 0 0, L_0x55f01a1ceee0;  1 drivers
v0x55f01a1b48b0_0 .net "id_alu_op", 2 0, v0x55f01a1a1e20_0;  1 drivers
v0x55f01a1b4970_0 .net "id_alu_src", 0 0, v0x55f01a1a1f00_0;  1 drivers
v0x55f01a1b4a10_0 .net "id_branch", 0 0, v0x55f01a1a1fd0_0;  1 drivers
v0x55f01a1b4ab0_0 .net "id_ex_alu_op", 2 0, v0x55f01a19ef40_0;  1 drivers
v0x55f01a1b4b70_0 .net "id_ex_alu_src", 0 0, v0x55f01a19f030_0;  1 drivers
v0x55f01a1b4c10_0 .net "id_ex_branch", 0 0, v0x55f01a19f120_0;  1 drivers
v0x55f01a1b4cb0_0 .net "id_ex_imm", 31 0, v0x55f01a19f1c0_0;  1 drivers
v0x55f01a1b4d70_0 .net "id_ex_jump", 0 0, v0x55f01a19f2d0_0;  1 drivers
v0x55f01a1b4e10_0 .net "id_ex_mem_to_reg", 0 0, v0x55f01a19f390_0;  1 drivers
v0x55f01a1b4f00_0 .net "id_ex_mem_write", 0 0, v0x55f01a19f430_0;  1 drivers
v0x55f01a1b4fa0_0 .net "id_ex_opcode", 3 0, v0x55f01a19f4d0_0;  1 drivers
v0x55f01a1b5060_0 .net "id_ex_pc", 31 0, v0x55f01a19f590_0;  1 drivers
v0x55f01a1b5120_0 .net "id_ex_rd", 5 0, v0x55f01a19f6a0_0;  1 drivers
v0x55f01a1b5230_0 .net "id_ex_reg_data1", 31 0, v0x55f01a19f760_0;  1 drivers
v0x55f01a1b5340_0 .net "id_ex_reg_data2", 31 0, v0x55f01a19f800_0;  1 drivers
v0x55f01a1b5450_0 .net "id_ex_reg_write", 0 0, v0x55f01a19f8a0_0;  1 drivers
v0x55f01a1b5750_0 .net "id_ex_rs", 5 0, v0x55f01a19f970_0;  1 drivers
v0x55f01a1b5860_0 .net "id_ex_rt", 5 0, v0x55f01a19fa40_0;  1 drivers
v0x55f01a1b5920_0 .net "id_imm", 31 0, v0x55f01a1a27d0_0;  1 drivers
v0x55f01a1b59e0_0 .net "id_jump", 0 0, v0x55f01a1a20d0_0;  1 drivers
v0x55f01a1b5a80_0 .net "id_mem_to_reg", 0 0, v0x55f01a1a21a0_0;  1 drivers
v0x55f01a1b5b20_0 .net "id_mem_write", 0 0, v0x55f01a1a2290_0;  1 drivers
v0x55f01a1b5bc0_0 .net "id_opcode", 3 0, L_0x55f01a1cc3a0;  1 drivers
v0x55f01a1b5cd0_0 .net "id_pc", 31 0, L_0x55f01a1cc1e0;  1 drivers
v0x55f01a1b5de0_0 .net "id_rd", 5 0, L_0x55f01a1cc330;  1 drivers
v0x55f01a1b5ef0_0 .net "id_reg_data1", 31 0, L_0x55f01a1cc920;  1 drivers
v0x55f01a1b5fb0_0 .net "id_reg_data2", 31 0, L_0x55f01a1cce00;  1 drivers
v0x55f01a1b6070_0 .net "id_reg_write", 0 0, v0x55f01a1a2400_0;  1 drivers
v0x55f01a1b6110_0 .net "id_rs", 5 0, L_0x55f01a1cc250;  1 drivers
v0x55f01a1b6220_0 .net "id_rt", 5 0, L_0x55f01a1cc2c0;  1 drivers
v0x55f01a1b6330_0 .net "if_flush", 0 0, L_0x55f01a1cbc20;  1 drivers
v0x55f01a1b6420_0 .net "if_id_instr", 31 0, v0x55f01a1a6ef0_0;  1 drivers
v0x55f01a1b64e0_0 .net "if_id_pc", 31 0, v0x55f01a1a70e0_0;  1 drivers
v0x55f01a1b65a0_0 .net "if_instr", 31 0, v0x55f01a1a7f30_0;  1 drivers
v0x55f01a1b66b0_0 .net "if_next_pc", 31 0, L_0x55f01a1cba60;  1 drivers
v0x55f01a1b6770_0 .net "if_pc", 31 0, v0x55f01a1ac400_0;  1 drivers
v0x55f01a1b6830_0 .net "mem_alu_result", 31 0, L_0x55f01a1cf5e0;  1 drivers
v0x55f01a1b68f0_0 .net "mem_mem_to_reg", 0 0, L_0x55f01a1cf970;  1 drivers
v0x55f01a1b69e0_0 .net "mem_neg_flag", 0 0, L_0x55f01a1cf840;  1 drivers
v0x55f01a1b6a80_0 .net "mem_opcode", 3 0, L_0x55f01a1cf730;  1 drivers
v0x55f01a1b6b70_0 .net "mem_rd", 5 0, L_0x55f01a1cf650;  1 drivers
v0x55f01a1b6c30_0 .net "mem_read_data", 31 0, v0x55f01a1b1240_0;  1 drivers
v0x55f01a1b6cf0_0 .net "mem_reg_write", 0 0, L_0x55f01a1cf900;  1 drivers
v0x55f01a1b6d90_0 .net "mem_rt", 5 0, L_0x55f01a1cf6c0;  1 drivers
v0x55f01a1b6ea0_0 .net "mem_zero_flag", 0 0, L_0x55f01a1cf7d0;  1 drivers
v0x55f01a1b6f40_0 .net "rst", 0 0, v0x55f01a1b72e0_0;  1 drivers
v0x55f01a1b6fe0_0 .net "wb_write_data", 31 0, L_0x55f01a1cfce0;  1 drivers
v0x55f01a1b7080_0 .net "wb_write_en", 0 0, L_0x55f01a1cfea0;  1 drivers
v0x55f01a1b7120_0 .net "wb_write_reg", 5 0, L_0x55f01a1cfb60;  1 drivers
L_0x55f01a1cbd20 .part v0x55f01a1a6ef0_0, 0, 4;
S_0x55f01a197980 .scope module, "EX_STAGE" "ex_stage" 25 184, 4 24 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55f01a197b80 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55f01a1cf310 .functor BUFZ 32, L_0x55f01a1ce930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f4890a787b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f01a1994d0_0 .net/2u *"_ivl_0", 3 0, L_0x7f4890a787b0;  1 drivers
v0x55f01a1995b0_0 .net *"_ivl_2", 0 0, L_0x55f01a1cf140;  1 drivers
L_0x7f4890a787f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f01a199670_0 .net/2u *"_ivl_4", 31 0, L_0x7f4890a787f8;  1 drivers
v0x55f01a199730_0 .net *"_ivl_6", 31 0, L_0x55f01a1cf270;  1 drivers
v0x55f01a199810_0 .net "alu_op", 2 0, v0x55f01a19ef40_0;  alias, 1 drivers
v0x55f01a199920_0 .net "alu_operand_b", 31 0, L_0x55f01a1ceb40;  1 drivers
v0x55f01a199a10_0 .net "alu_result_wire", 31 0, v0x55f01a1986f0_0;  1 drivers
v0x55f01a199ad0_0 .net "alu_src", 0 0, v0x55f01a19f030_0;  alias, 1 drivers
v0x55f01a199ba0_0 .net "ex_alu_result", 31 0, L_0x55f01a1cf410;  alias, 1 drivers
v0x55f01a199cd0_0 .net "ex_branch_target", 31 0, L_0x55f01a1cf540;  alias, 1 drivers
v0x55f01a199dc0_0 .net "ex_write_data", 31 0, L_0x55f01a1cf310;  alias, 1 drivers
v0x55f01a199e80_0 .net "id_ex_imm", 31 0, v0x55f01a19f1c0_0;  alias, 1 drivers
o0x7f4890acf4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f01a199f40_0 .net "id_ex_mem_write", 0 0, o0x7f4890acf4d8;  0 drivers
v0x55f01a19a000_0 .net "id_ex_opcode", 3 0, v0x55f01a19f4d0_0;  alias, 1 drivers
v0x55f01a19a0e0_0 .net "id_ex_pc", 31 0, v0x55f01a19f590_0;  alias, 1 drivers
v0x55f01a19a1a0_0 .net "id_ex_reg_data1", 31 0, L_0x55f01a1cdd40;  alias, 1 drivers
v0x55f01a19a270_0 .net "id_ex_reg_data2", 31 0, L_0x55f01a1ce930;  alias, 1 drivers
v0x55f01a19a340_0 .net "neg_flag", 0 0, L_0x55f01a1cf010;  alias, 1 drivers
v0x55f01a19a410_0 .net "zero_flag", 0 0, L_0x55f01a1ceee0;  alias, 1 drivers
E_0x55f01a197c60 .event anyedge, v0x55f01a1991f0_0, v0x55f01a199f40_0;
L_0x55f01a1cf140 .cmp/eq 4, v0x55f01a19f4d0_0, L_0x7f4890a787b0;
L_0x55f01a1cf270 .arith/sum 32, v0x55f01a19f590_0, L_0x7f4890a787f8;
L_0x55f01a1cf410 .functor MUXZ 32, v0x55f01a1986f0_0, L_0x55f01a1cf270, L_0x55f01a1cf140, C4<>;
S_0x55f01a197cc0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55f01a197980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f4890a78768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a198020_0 .net/2u *"_ivl_6", 31 0, L_0x7f4890a78768;  1 drivers
v0x55f01a198120_0 .net "a", 31 0, L_0x55f01a1cdd40;  alias, 1 drivers
v0x55f01a198200_0 .net "alu_control", 2 0, v0x55f01a19ef40_0;  alias, 1 drivers
v0x55f01a1982c0_0 .net "b", 31 0, L_0x55f01a1ceb40;  alias, 1 drivers
v0x55f01a1983a0_0 .net "cmd_add", 0 0, L_0x55f01a1cec70;  1 drivers
v0x55f01a1984b0_0 .net "cmd_neg", 0 0, L_0x55f01a1ceda0;  1 drivers
v0x55f01a198570_0 .net "cmd_sub", 0 0, L_0x55f01a1cee40;  1 drivers
v0x55f01a198630_0 .net "negative", 0 0, L_0x55f01a1cf010;  alias, 1 drivers
v0x55f01a1986f0_0 .var "result", 31 0;
v0x55f01a198860_0 .net "zero", 0 0, L_0x55f01a1ceee0;  alias, 1 drivers
E_0x55f01a197fa0 .event anyedge, v0x55f01a198200_0, v0x55f01a198120_0, v0x55f01a1982c0_0;
L_0x55f01a1cec70 .part v0x55f01a19ef40_0, 2, 1;
L_0x55f01a1ceda0 .part v0x55f01a19ef40_0, 1, 1;
L_0x55f01a1cee40 .part v0x55f01a19ef40_0, 0, 1;
L_0x55f01a1ceee0 .cmp/eq 32, v0x55f01a1986f0_0, L_0x7f4890a78768;
L_0x55f01a1cf010 .part v0x55f01a1986f0_0, 31, 1;
S_0x55f01a198a20 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55f01a197980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55f01a198c40_0 .net "in0", 31 0, L_0x55f01a1ce930;  alias, 1 drivers
v0x55f01a198d20_0 .net "in1", 31 0, v0x55f01a19f1c0_0;  alias, 1 drivers
v0x55f01a198e00_0 .net "out", 31 0, L_0x55f01a1ceb40;  alias, 1 drivers
v0x55f01a198ea0_0 .net "sel", 0 0, v0x55f01a19f030_0;  alias, 1 drivers
L_0x55f01a1ceb40 .functor MUXZ 32, L_0x55f01a1ce930, v0x55f01a19f1c0_0, v0x55f01a19f030_0, C4<>;
S_0x55f01a198fc0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55f01a197980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55f01a1991f0_0 .net "a", 31 0, v0x55f01a19f590_0;  alias, 1 drivers
v0x55f01a1992f0_0 .net "b", 31 0, v0x55f01a19f1c0_0;  alias, 1 drivers
v0x55f01a1993b0_0 .net "out", 31 0, L_0x55f01a1cf540;  alias, 1 drivers
L_0x55f01a1cf540 .arith/sum 32, v0x55f01a19f590_0, v0x55f01a19f1c0_0;
S_0x55f01a19a690 .scope module, "EX_WB_REG" "exwb" 25 200, 8 23 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55f01a19aaa0_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a19ab80_0 .net "ex_alu_result", 31 0, L_0x55f01a1cf410;  alias, 1 drivers
v0x55f01a19ac70_0 .net "ex_mem_data", 31 0, L_0x55f01a1cf310;  alias, 1 drivers
v0x55f01a19ad70_0 .net "ex_mem_to_reg", 0 0, v0x55f01a19f390_0;  alias, 1 drivers
v0x55f01a19ae10_0 .net "ex_neg_flag", 0 0, L_0x55f01a1cf010;  alias, 1 drivers
v0x55f01a19af50_0 .net "ex_opcode", 3 0, v0x55f01a19f4d0_0;  alias, 1 drivers
v0x55f01a19aff0_0 .net "ex_rd", 5 0, v0x55f01a19f6a0_0;  alias, 1 drivers
v0x55f01a19b0b0_0 .net "ex_reg_write", 0 0, v0x55f01a19f8a0_0;  alias, 1 drivers
v0x55f01a19b170_0 .net "ex_rt", 5 0, v0x55f01a19fa40_0;  alias, 1 drivers
v0x55f01a19b250_0 .net "ex_zero_flag", 0 0, L_0x55f01a1ceee0;  alias, 1 drivers
v0x55f01a19b2f0_0 .net "rst", 0 0, v0x55f01a1b72e0_0;  alias, 1 drivers
v0x55f01a19b3b0_0 .var "wb_alu_result", 31 0;
v0x55f01a19b490_0 .var "wb_mem_data", 31 0;
v0x55f01a19b570_0 .var "wb_mem_to_reg", 0 0;
v0x55f01a19b630_0 .var "wb_neg_flag", 0 0;
v0x55f01a19b6f0_0 .var "wb_opcode", 3 0;
v0x55f01a19b7d0_0 .var "wb_rd", 5 0;
v0x55f01a19b9c0_0 .var "wb_reg_write", 0 0;
v0x55f01a19ba80_0 .var "wb_rt", 5 0;
v0x55f01a19bb60_0 .var "wb_zero_flag", 0 0;
E_0x55f01a197ec0 .event posedge, v0x55f01a19aaa0_0;
S_0x55f01a19bf50 .scope module, "FORWARD_UNIT" "forwarding" 25 168, 9 27 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55f01a1cd1e0 .functor AND 1, L_0x55f01a1cd0b0, v0x55f01a19b9c0_0, C4<1>, C4<1>;
L_0x55f01a1cd530 .functor AND 1, L_0x55f01a1cd1e0, L_0x55f01a1cd410, C4<1>, C4<1>;
L_0x55f01a1cd7a0 .functor AND 1, L_0x55f01a1cd640, L_0x55f01a1cf900, C4<1>, C4<1>;
L_0x55f01a1cdab0 .functor AND 1, L_0x55f01a1cd7a0, L_0x55f01a1cd940, C4<1>, C4<1>;
L_0x55f01a1cdff0 .functor AND 1, L_0x55f01a1cdec0, v0x55f01a19b9c0_0, C4<1>, C4<1>;
L_0x55f01a1ce240 .functor AND 1, L_0x55f01a1cdff0, L_0x55f01a1ce100, C4<1>, C4<1>;
L_0x55f01a1ce460 .functor AND 1, L_0x55f01a1ce350, L_0x55f01a1cf900, C4<1>, C4<1>;
L_0x55f01a1ce3f0 .functor AND 1, L_0x55f01a1ce460, L_0x55f01a1ce610, C4<1>, C4<1>;
v0x55f01a19c260_0 .net *"_ivl_0", 0 0, L_0x55f01a1cd0b0;  1 drivers
v0x55f01a19c320_0 .net *"_ivl_10", 0 0, L_0x55f01a1cd410;  1 drivers
v0x55f01a19c3e0_0 .net *"_ivl_13", 0 0, L_0x55f01a1cd530;  1 drivers
v0x55f01a19c480_0 .net *"_ivl_14", 0 0, L_0x55f01a1cd640;  1 drivers
v0x55f01a19c540_0 .net *"_ivl_17", 0 0, L_0x55f01a1cd7a0;  1 drivers
v0x55f01a19c650_0 .net *"_ivl_18", 31 0, L_0x55f01a1cd8a0;  1 drivers
L_0x7f4890a785b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19c730_0 .net *"_ivl_21", 25 0, L_0x7f4890a785b8;  1 drivers
L_0x7f4890a78600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19c810_0 .net/2u *"_ivl_22", 31 0, L_0x7f4890a78600;  1 drivers
v0x55f01a19c8f0_0 .net *"_ivl_24", 0 0, L_0x55f01a1cd940;  1 drivers
v0x55f01a19c9b0_0 .net *"_ivl_27", 0 0, L_0x55f01a1cdab0;  1 drivers
v0x55f01a19ca70_0 .net *"_ivl_28", 31 0, L_0x55f01a1cdbc0;  1 drivers
v0x55f01a19cb50_0 .net *"_ivl_3", 0 0, L_0x55f01a1cd1e0;  1 drivers
v0x55f01a19cc10_0 .net *"_ivl_32", 0 0, L_0x55f01a1cdec0;  1 drivers
v0x55f01a19ccd0_0 .net *"_ivl_35", 0 0, L_0x55f01a1cdff0;  1 drivers
v0x55f01a19cd90_0 .net *"_ivl_36", 31 0, L_0x55f01a1ce060;  1 drivers
L_0x7f4890a78648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19ce70_0 .net *"_ivl_39", 25 0, L_0x7f4890a78648;  1 drivers
v0x55f01a19cf50_0 .net *"_ivl_4", 31 0, L_0x55f01a1cd2e0;  1 drivers
L_0x7f4890a78690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19d140_0 .net/2u *"_ivl_40", 31 0, L_0x7f4890a78690;  1 drivers
v0x55f01a19d220_0 .net *"_ivl_42", 0 0, L_0x55f01a1ce100;  1 drivers
v0x55f01a19d2e0_0 .net *"_ivl_45", 0 0, L_0x55f01a1ce240;  1 drivers
v0x55f01a19d3a0_0 .net *"_ivl_46", 0 0, L_0x55f01a1ce350;  1 drivers
v0x55f01a19d460_0 .net *"_ivl_49", 0 0, L_0x55f01a1ce460;  1 drivers
v0x55f01a19d520_0 .net *"_ivl_50", 31 0, L_0x55f01a1ce520;  1 drivers
L_0x7f4890a786d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19d600_0 .net *"_ivl_53", 25 0, L_0x7f4890a786d8;  1 drivers
L_0x7f4890a78720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19d6e0_0 .net/2u *"_ivl_54", 31 0, L_0x7f4890a78720;  1 drivers
v0x55f01a19d7c0_0 .net *"_ivl_56", 0 0, L_0x55f01a1ce610;  1 drivers
v0x55f01a19d880_0 .net *"_ivl_59", 0 0, L_0x55f01a1ce3f0;  1 drivers
v0x55f01a19d940_0 .net *"_ivl_60", 31 0, L_0x55f01a1ce840;  1 drivers
L_0x7f4890a78528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19da20_0 .net *"_ivl_7", 25 0, L_0x7f4890a78528;  1 drivers
L_0x7f4890a78570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f01a19db00_0 .net/2u *"_ivl_8", 31 0, L_0x7f4890a78570;  1 drivers
v0x55f01a19dbe0_0 .net "alu_input1", 31 0, L_0x55f01a1cdd40;  alias, 1 drivers
v0x55f01a19dca0_0 .net "alu_input2", 31 0, L_0x55f01a1ce930;  alias, 1 drivers
v0x55f01a19ddb0_0 .net "ex_wb_alu_result", 31 0, v0x55f01a19b3b0_0;  alias, 1 drivers
v0x55f01a19e080_0 .net "ex_wb_rd", 5 0, v0x55f01a19b7d0_0;  alias, 1 drivers
v0x55f01a19e120_0 .net "ex_wb_reg_write", 0 0, v0x55f01a19b9c0_0;  alias, 1 drivers
v0x55f01a19e1c0_0 .net "id_ex_reg_data1", 31 0, v0x55f01a19f760_0;  alias, 1 drivers
v0x55f01a19e260_0 .net "id_ex_reg_data2", 31 0, v0x55f01a19f800_0;  alias, 1 drivers
v0x55f01a19e340_0 .net "id_ex_rs", 5 0, v0x55f01a19f970_0;  alias, 1 drivers
v0x55f01a19e420_0 .net "id_ex_rt", 5 0, v0x55f01a19fa40_0;  alias, 1 drivers
v0x55f01a19e510_0 .net "mem_alu_result", 31 0, L_0x55f01a1cf5e0;  alias, 1 drivers
v0x55f01a19e5d0_0 .net "mem_rd", 5 0, L_0x55f01a1cf650;  alias, 1 drivers
v0x55f01a19e6b0_0 .net "mem_reg_write", 0 0, L_0x55f01a1cf900;  alias, 1 drivers
L_0x55f01a1cd0b0 .cmp/eq 6, v0x55f01a19f970_0, v0x55f01a19b7d0_0;
L_0x55f01a1cd2e0 .concat [ 6 26 0 0], v0x55f01a19f970_0, L_0x7f4890a78528;
L_0x55f01a1cd410 .cmp/ne 32, L_0x55f01a1cd2e0, L_0x7f4890a78570;
L_0x55f01a1cd640 .cmp/eq 6, v0x55f01a19f970_0, L_0x55f01a1cf650;
L_0x55f01a1cd8a0 .concat [ 6 26 0 0], v0x55f01a19f970_0, L_0x7f4890a785b8;
L_0x55f01a1cd940 .cmp/ne 32, L_0x55f01a1cd8a0, L_0x7f4890a78600;
L_0x55f01a1cdbc0 .functor MUXZ 32, v0x55f01a19f760_0, L_0x55f01a1cf5e0, L_0x55f01a1cdab0, C4<>;
L_0x55f01a1cdd40 .functor MUXZ 32, L_0x55f01a1cdbc0, v0x55f01a19b3b0_0, L_0x55f01a1cd530, C4<>;
L_0x55f01a1cdec0 .cmp/eq 6, v0x55f01a19fa40_0, v0x55f01a19b7d0_0;
L_0x55f01a1ce060 .concat [ 6 26 0 0], v0x55f01a19fa40_0, L_0x7f4890a78648;
L_0x55f01a1ce100 .cmp/ne 32, L_0x55f01a1ce060, L_0x7f4890a78690;
L_0x55f01a1ce350 .cmp/eq 6, v0x55f01a19fa40_0, L_0x55f01a1cf650;
L_0x55f01a1ce520 .concat [ 6 26 0 0], v0x55f01a19fa40_0, L_0x7f4890a786d8;
L_0x55f01a1ce610 .cmp/ne 32, L_0x55f01a1ce520, L_0x7f4890a78720;
L_0x55f01a1ce840 .functor MUXZ 32, v0x55f01a19f800_0, L_0x55f01a1cf5e0, L_0x55f01a1ce3f0, C4<>;
L_0x55f01a1ce930 .functor MUXZ 32, L_0x55f01a1ce840, v0x55f01a19b3b0_0, L_0x55f01a1ce240, C4<>;
S_0x55f01a19e960 .scope module, "ID_EX_REG" "idex" 25 132, 10 23 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55f01a19ee50_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a19ef40_0 .var "ex_alu_op", 2 0;
v0x55f01a19f030_0 .var "ex_alu_src", 0 0;
v0x55f01a19f120_0 .var "ex_branch", 0 0;
v0x55f01a19f1c0_0 .var "ex_imm", 31 0;
v0x55f01a19f2d0_0 .var "ex_jump", 0 0;
v0x55f01a19f390_0 .var "ex_mem_to_reg", 0 0;
v0x55f01a19f430_0 .var "ex_mem_write", 0 0;
v0x55f01a19f4d0_0 .var "ex_opcode", 3 0;
v0x55f01a19f590_0 .var "ex_pc", 31 0;
v0x55f01a19f6a0_0 .var "ex_rd", 5 0;
v0x55f01a19f760_0 .var "ex_reg_data1", 31 0;
v0x55f01a19f800_0 .var "ex_reg_data2", 31 0;
v0x55f01a19f8a0_0 .var "ex_reg_write", 0 0;
v0x55f01a19f970_0 .var "ex_rs", 5 0;
v0x55f01a19fa40_0 .var "ex_rt", 5 0;
v0x55f01a19fb30_0 .net "id_alu_op", 2 0, v0x55f01a1a1e20_0;  alias, 1 drivers
v0x55f01a19fd00_0 .net "id_alu_src", 0 0, v0x55f01a1a1f00_0;  alias, 1 drivers
v0x55f01a19fdc0_0 .net "id_branch", 0 0, v0x55f01a1a1fd0_0;  alias, 1 drivers
v0x55f01a19fe80_0 .net "id_imm", 31 0, v0x55f01a1a27d0_0;  alias, 1 drivers
v0x55f01a19ff60_0 .net "id_jump", 0 0, v0x55f01a1a20d0_0;  alias, 1 drivers
v0x55f01a1a0020_0 .net "id_mem_to_reg", 0 0, v0x55f01a1a21a0_0;  alias, 1 drivers
v0x55f01a1a00e0_0 .net "id_mem_write", 0 0, v0x55f01a1a2290_0;  alias, 1 drivers
v0x55f01a1a01a0_0 .net "id_opcode", 3 0, L_0x55f01a1cc3a0;  alias, 1 drivers
v0x55f01a1a0280_0 .net "id_pc", 31 0, L_0x55f01a1cc1e0;  alias, 1 drivers
v0x55f01a1a0360_0 .net "id_rd", 5 0, L_0x55f01a1cc330;  alias, 1 drivers
v0x55f01a1a0440_0 .net "id_reg_data1", 31 0, L_0x55f01a1cc920;  alias, 1 drivers
v0x55f01a1a0520_0 .net "id_reg_data2", 31 0, L_0x55f01a1cce00;  alias, 1 drivers
v0x55f01a1a0600_0 .net "id_reg_write", 0 0, v0x55f01a1a2400_0;  alias, 1 drivers
v0x55f01a1a06c0_0 .net "id_rs", 5 0, L_0x55f01a1cc250;  alias, 1 drivers
v0x55f01a1a07a0_0 .net "id_rt", 5 0, L_0x55f01a1cc2c0;  alias, 1 drivers
v0x55f01a1a0880_0 .net "rst", 0 0, v0x55f01a1b72e0_0;  alias, 1 drivers
S_0x55f01a1a0e10 .scope module, "ID_STAGE" "id_stage" 25 106, 11 23 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55f01a1cc1e0 .functor BUFZ 32, v0x55f01a1a70e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f01a1cc250 .functor BUFZ 6, L_0x55f01a1cbef0, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1cc2c0 .functor BUFZ 6, L_0x55f01a1cbf90, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1cc330 .functor BUFZ 6, L_0x55f01a1cc030, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1cc3a0 .functor BUFZ 4, L_0x55f01a1cbe50, C4<0000>, C4<0000>, C4<0000>;
v0x55f01a1a5040_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a1a5100_0 .net "id_alu_op", 2 0, v0x55f01a1a1e20_0;  alias, 1 drivers
v0x55f01a1a5210_0 .net "id_alu_src", 0 0, v0x55f01a1a1f00_0;  alias, 1 drivers
v0x55f01a1a5300_0 .net "id_branch", 0 0, v0x55f01a1a1fd0_0;  alias, 1 drivers
v0x55f01a1a53f0_0 .net "id_imm", 31 0, v0x55f01a1a27d0_0;  alias, 1 drivers
v0x55f01a1a5530_0 .net "id_jump", 0 0, v0x55f01a1a20d0_0;  alias, 1 drivers
v0x55f01a1a5620_0 .net "id_mem_to_reg", 0 0, v0x55f01a1a21a0_0;  alias, 1 drivers
v0x55f01a1a5710_0 .net "id_mem_write", 0 0, v0x55f01a1a2290_0;  alias, 1 drivers
v0x55f01a1a5800_0 .net "id_opcode", 3 0, L_0x55f01a1cc3a0;  alias, 1 drivers
v0x55f01a1a58c0_0 .net "id_pc", 31 0, L_0x55f01a1cc1e0;  alias, 1 drivers
v0x55f01a1a5960_0 .net "id_rd", 5 0, L_0x55f01a1cc330;  alias, 1 drivers
v0x55f01a1a5a00_0 .net "id_reg_data1", 31 0, L_0x55f01a1cc920;  alias, 1 drivers
v0x55f01a1a5aa0_0 .net "id_reg_data2", 31 0, L_0x55f01a1cce00;  alias, 1 drivers
v0x55f01a1a5bb0_0 .net "id_reg_write", 0 0, v0x55f01a1a2400_0;  alias, 1 drivers
v0x55f01a1a5ca0_0 .net "id_rs", 5 0, L_0x55f01a1cc250;  alias, 1 drivers
v0x55f01a1a5d60_0 .net "id_rt", 5 0, L_0x55f01a1cc2c0;  alias, 1 drivers
v0x55f01a1a5e00_0 .net "if_id_instr", 31 0, v0x55f01a1a6ef0_0;  alias, 1 drivers
v0x55f01a1a5fb0_0 .net "if_id_pc", 31 0, v0x55f01a1a70e0_0;  alias, 1 drivers
v0x55f01a1a6070_0 .net "opcode", 3 0, L_0x55f01a1cbe50;  1 drivers
v0x55f01a1a6130_0 .net "rd", 5 0, L_0x55f01a1cc030;  1 drivers
v0x55f01a1a61f0_0 .net "rs", 5 0, L_0x55f01a1cbef0;  1 drivers
v0x55f01a1a62b0_0 .net "rst", 0 0, v0x55f01a1b72e0_0;  alias, 1 drivers
v0x55f01a1a6350_0 .net "rt", 5 0, L_0x55f01a1cbf90;  1 drivers
v0x55f01a1a63f0_0 .net "wb_reg_write", 0 0, L_0x55f01a1cfea0;  alias, 1 drivers
v0x55f01a1a6490_0 .net "wb_write_data", 31 0, L_0x55f01a1cfce0;  alias, 1 drivers
v0x55f01a1a6530_0 .net "wb_write_reg", 5 0, L_0x55f01a1cfb60;  alias, 1 drivers
E_0x55f01a1a1260 .event anyedge, v0x55f01a1a2360_0, v0x55f01a1a28e0_0, v0x55f01a1a6130_0;
L_0x55f01a1cbe50 .part v0x55f01a1a6ef0_0, 0, 4;
L_0x55f01a1cbef0 .part v0x55f01a1a6ef0_0, 10, 6;
L_0x55f01a1cbf90 .part v0x55f01a1a6ef0_0, 4, 6;
L_0x55f01a1cc030 .part v0x55f01a1a6ef0_0, 16, 6;
S_0x55f01a1a12e0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55f01a1a0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55f01a1a14e0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55f01a1a1520 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55f01a1a1560 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55f01a1a15a0 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55f01a1a15e0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55f01a1a1620 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55f01a1a1660 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55f01a1a16a0 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55f01a1a16e0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55f01a1a1720 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55f01a1a1760 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55f01a1a1e20_0 .var "alu_op", 2 0;
v0x55f01a1a1f00_0 .var "alu_src", 0 0;
v0x55f01a1a1fd0_0 .var "branch", 0 0;
v0x55f01a1a20d0_0 .var "jump", 0 0;
v0x55f01a1a21a0_0 .var "mem_to_reg", 0 0;
v0x55f01a1a2290_0 .var "mem_write", 0 0;
v0x55f01a1a2360_0 .net "opcode", 3 0, L_0x55f01a1cbe50;  alias, 1 drivers
v0x55f01a1a2400_0 .var "reg_write", 0 0;
E_0x55f01a1a1dc0 .event anyedge, v0x55f01a1a2360_0;
S_0x55f01a1a2560 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55f01a1a0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55f01a1a27d0_0 .var "imm_out", 31 0;
v0x55f01a1a28e0_0 .net "instruction", 31 0, v0x55f01a1a6ef0_0;  alias, 1 drivers
E_0x55f01a1a2750 .event anyedge, v0x55f01a1a28e0_0;
S_0x55f01a1a2a00 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55f01a1a0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55f01a1cc5d0 .functor AND 1, L_0x55f01a1cfea0, L_0x55f01a1cc410, C4<1>, C4<1>;
L_0x55f01a1ccc00 .functor AND 1, L_0x55f01a1cfea0, L_0x55f01a1ccad0, C4<1>, C4<1>;
v0x55f01a1a4100_1 .array/port v0x55f01a1a4100, 1;
L_0x55f01a1ccfd0 .functor BUFZ 32, v0x55f01a1a4100_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f01a1a4100_2 .array/port v0x55f01a1a4100, 2;
L_0x55f01a1cd040 .functor BUFZ 32, v0x55f01a1a4100_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f01a1a3030_0 .net *"_ivl_0", 0 0, L_0x55f01a1cc410;  1 drivers
v0x55f01a1a3110_0 .net *"_ivl_12", 0 0, L_0x55f01a1ccad0;  1 drivers
v0x55f01a1a31d0_0 .net *"_ivl_15", 0 0, L_0x55f01a1ccc00;  1 drivers
v0x55f01a1a32a0_0 .net *"_ivl_16", 31 0, L_0x55f01a1ccc70;  1 drivers
v0x55f01a1a3380_0 .net *"_ivl_18", 7 0, L_0x55f01a1ccd10;  1 drivers
L_0x7f4890a784e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f01a1a34b0_0 .net *"_ivl_21", 1 0, L_0x7f4890a784e0;  1 drivers
v0x55f01a1a3590_0 .net *"_ivl_3", 0 0, L_0x55f01a1cc5d0;  1 drivers
v0x55f01a1a3650_0 .net *"_ivl_4", 31 0, L_0x55f01a1cc6d0;  1 drivers
v0x55f01a1a3730_0 .net *"_ivl_6", 7 0, L_0x55f01a1cc770;  1 drivers
L_0x7f4890a78498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f01a1a3810_0 .net *"_ivl_9", 1 0, L_0x7f4890a78498;  1 drivers
v0x55f01a1a38f0_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a1a3990_0 .net "debug_r1", 31 0, L_0x55f01a1ccfd0;  1 drivers
v0x55f01a1a3a70_0 .net "debug_r2", 31 0, L_0x55f01a1cd040;  1 drivers
v0x55f01a1a3b50_0 .var/i "i", 31 0;
v0x55f01a1a3c30_0 .net "read_data1", 31 0, L_0x55f01a1cc920;  alias, 1 drivers
v0x55f01a1a3cf0_0 .net "read_data2", 31 0, L_0x55f01a1cce00;  alias, 1 drivers
v0x55f01a1a3d90_0 .net "read_reg1", 5 0, L_0x55f01a1cbef0;  alias, 1 drivers
v0x55f01a1a3f60_0 .net "read_reg2", 5 0, L_0x55f01a1cbf90;  alias, 1 drivers
v0x55f01a1a4040_0 .net "reg_write_en", 0 0, L_0x55f01a1cfea0;  alias, 1 drivers
v0x55f01a1a4100 .array "registers", 63 0, 31 0;
v0x55f01a1a4bd0_0 .net "rst", 0 0, v0x55f01a1b72e0_0;  alias, 1 drivers
v0x55f01a1a4cc0_0 .net "write_data", 31 0, L_0x55f01a1cfce0;  alias, 1 drivers
v0x55f01a1a4da0_0 .net "write_reg", 5 0, L_0x55f01a1cfb60;  alias, 1 drivers
E_0x55f01a1a2c10 .event posedge, v0x55f01a19b2f0_0, v0x55f01a19aaa0_0;
L_0x55f01a1cc410 .cmp/eq 6, L_0x55f01a1cfb60, L_0x55f01a1cbef0;
L_0x55f01a1cc6d0 .array/port v0x55f01a1a4100, L_0x55f01a1cc770;
L_0x55f01a1cc770 .concat [ 6 2 0 0], L_0x55f01a1cbef0, L_0x7f4890a78498;
L_0x55f01a1cc920 .functor MUXZ 32, L_0x55f01a1cc6d0, L_0x55f01a1cfce0, L_0x55f01a1cc5d0, C4<>;
L_0x55f01a1ccad0 .cmp/eq 6, L_0x55f01a1cfb60, L_0x55f01a1cbf90;
L_0x55f01a1ccc70 .array/port v0x55f01a1a4100, L_0x55f01a1ccd10;
L_0x55f01a1ccd10 .concat [ 6 2 0 0], L_0x55f01a1cbf90, L_0x7f4890a784e0;
L_0x55f01a1cce00 .functor MUXZ 32, L_0x55f01a1ccc70, L_0x55f01a1cfce0, L_0x55f01a1ccc00, C4<>;
S_0x55f01a1a2c50 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55f01a1a2a00;
 .timescale -9 -12;
v0x55f01a1a2e50_0 .var "reg_index", 5 0;
v0x55f01a1a2f50_0 .var "reg_value", 31 0;
TD_tb_cpu_simple.CPU_UUT.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55f01a1a2f50_0;
    %load/vec4 v0x55f01a1a2e50_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55f01a1a4100, 4, 0;
    %end;
S_0x55f01a1a6940 .scope module, "IF_ID_REG" "ifid" 25 96, 15 23 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55f01a1a6c80_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a1a6d40_0 .net "flush", 0 0, L_0x55f01a1cbc20;  alias, 1 drivers
v0x55f01a1a6e00_0 .net "instr_in", 31 0, v0x55f01a1a7f30_0;  alias, 1 drivers
v0x55f01a1a6ef0_0 .var "instr_out", 31 0;
v0x55f01a1a6fb0_0 .net "pc_in", 31 0, v0x55f01a1ac400_0;  alias, 1 drivers
v0x55f01a1a70e0_0 .var "pc_out", 31 0;
E_0x55f01a1a6c00 .event negedge, v0x55f01a19aaa0_0;
S_0x55f01a1a7280 .scope module, "IF_IMEM_INST" "im_simple" 25 91, 26 7 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55f01a1a7460 .param/l "MEM_SIZE" 0 26 11, +C4<00000000000000000000000100000000>;
v0x55f01a1a7e20_0 .net "address", 31 0, v0x55f01a1ac400_0;  alias, 1 drivers
v0x55f01a1a7f30_0 .var "instruction", 31 0;
v0x55f01a1a8000 .array "mem", 255 0, 31 0;
v0x55f01a1a8000_0 .array/port v0x55f01a1a8000, 0;
v0x55f01a1a8000_1 .array/port v0x55f01a1a8000, 1;
v0x55f01a1a8000_2 .array/port v0x55f01a1a8000, 2;
E_0x55f01a1a75b0/0 .event anyedge, v0x55f01a1a6fb0_0, v0x55f01a1a8000_0, v0x55f01a1a8000_1, v0x55f01a1a8000_2;
v0x55f01a1a8000_3 .array/port v0x55f01a1a8000, 3;
v0x55f01a1a8000_4 .array/port v0x55f01a1a8000, 4;
v0x55f01a1a8000_5 .array/port v0x55f01a1a8000, 5;
v0x55f01a1a8000_6 .array/port v0x55f01a1a8000, 6;
E_0x55f01a1a75b0/1 .event anyedge, v0x55f01a1a8000_3, v0x55f01a1a8000_4, v0x55f01a1a8000_5, v0x55f01a1a8000_6;
v0x55f01a1a8000_7 .array/port v0x55f01a1a8000, 7;
v0x55f01a1a8000_8 .array/port v0x55f01a1a8000, 8;
v0x55f01a1a8000_9 .array/port v0x55f01a1a8000, 9;
v0x55f01a1a8000_10 .array/port v0x55f01a1a8000, 10;
E_0x55f01a1a75b0/2 .event anyedge, v0x55f01a1a8000_7, v0x55f01a1a8000_8, v0x55f01a1a8000_9, v0x55f01a1a8000_10;
v0x55f01a1a8000_11 .array/port v0x55f01a1a8000, 11;
v0x55f01a1a8000_12 .array/port v0x55f01a1a8000, 12;
v0x55f01a1a8000_13 .array/port v0x55f01a1a8000, 13;
v0x55f01a1a8000_14 .array/port v0x55f01a1a8000, 14;
E_0x55f01a1a75b0/3 .event anyedge, v0x55f01a1a8000_11, v0x55f01a1a8000_12, v0x55f01a1a8000_13, v0x55f01a1a8000_14;
v0x55f01a1a8000_15 .array/port v0x55f01a1a8000, 15;
v0x55f01a1a8000_16 .array/port v0x55f01a1a8000, 16;
v0x55f01a1a8000_17 .array/port v0x55f01a1a8000, 17;
v0x55f01a1a8000_18 .array/port v0x55f01a1a8000, 18;
E_0x55f01a1a75b0/4 .event anyedge, v0x55f01a1a8000_15, v0x55f01a1a8000_16, v0x55f01a1a8000_17, v0x55f01a1a8000_18;
v0x55f01a1a8000_19 .array/port v0x55f01a1a8000, 19;
v0x55f01a1a8000_20 .array/port v0x55f01a1a8000, 20;
v0x55f01a1a8000_21 .array/port v0x55f01a1a8000, 21;
v0x55f01a1a8000_22 .array/port v0x55f01a1a8000, 22;
E_0x55f01a1a75b0/5 .event anyedge, v0x55f01a1a8000_19, v0x55f01a1a8000_20, v0x55f01a1a8000_21, v0x55f01a1a8000_22;
v0x55f01a1a8000_23 .array/port v0x55f01a1a8000, 23;
v0x55f01a1a8000_24 .array/port v0x55f01a1a8000, 24;
v0x55f01a1a8000_25 .array/port v0x55f01a1a8000, 25;
v0x55f01a1a8000_26 .array/port v0x55f01a1a8000, 26;
E_0x55f01a1a75b0/6 .event anyedge, v0x55f01a1a8000_23, v0x55f01a1a8000_24, v0x55f01a1a8000_25, v0x55f01a1a8000_26;
v0x55f01a1a8000_27 .array/port v0x55f01a1a8000, 27;
v0x55f01a1a8000_28 .array/port v0x55f01a1a8000, 28;
v0x55f01a1a8000_29 .array/port v0x55f01a1a8000, 29;
v0x55f01a1a8000_30 .array/port v0x55f01a1a8000, 30;
E_0x55f01a1a75b0/7 .event anyedge, v0x55f01a1a8000_27, v0x55f01a1a8000_28, v0x55f01a1a8000_29, v0x55f01a1a8000_30;
v0x55f01a1a8000_31 .array/port v0x55f01a1a8000, 31;
v0x55f01a1a8000_32 .array/port v0x55f01a1a8000, 32;
v0x55f01a1a8000_33 .array/port v0x55f01a1a8000, 33;
v0x55f01a1a8000_34 .array/port v0x55f01a1a8000, 34;
E_0x55f01a1a75b0/8 .event anyedge, v0x55f01a1a8000_31, v0x55f01a1a8000_32, v0x55f01a1a8000_33, v0x55f01a1a8000_34;
v0x55f01a1a8000_35 .array/port v0x55f01a1a8000, 35;
v0x55f01a1a8000_36 .array/port v0x55f01a1a8000, 36;
v0x55f01a1a8000_37 .array/port v0x55f01a1a8000, 37;
v0x55f01a1a8000_38 .array/port v0x55f01a1a8000, 38;
E_0x55f01a1a75b0/9 .event anyedge, v0x55f01a1a8000_35, v0x55f01a1a8000_36, v0x55f01a1a8000_37, v0x55f01a1a8000_38;
v0x55f01a1a8000_39 .array/port v0x55f01a1a8000, 39;
v0x55f01a1a8000_40 .array/port v0x55f01a1a8000, 40;
v0x55f01a1a8000_41 .array/port v0x55f01a1a8000, 41;
v0x55f01a1a8000_42 .array/port v0x55f01a1a8000, 42;
E_0x55f01a1a75b0/10 .event anyedge, v0x55f01a1a8000_39, v0x55f01a1a8000_40, v0x55f01a1a8000_41, v0x55f01a1a8000_42;
v0x55f01a1a8000_43 .array/port v0x55f01a1a8000, 43;
v0x55f01a1a8000_44 .array/port v0x55f01a1a8000, 44;
v0x55f01a1a8000_45 .array/port v0x55f01a1a8000, 45;
v0x55f01a1a8000_46 .array/port v0x55f01a1a8000, 46;
E_0x55f01a1a75b0/11 .event anyedge, v0x55f01a1a8000_43, v0x55f01a1a8000_44, v0x55f01a1a8000_45, v0x55f01a1a8000_46;
v0x55f01a1a8000_47 .array/port v0x55f01a1a8000, 47;
v0x55f01a1a8000_48 .array/port v0x55f01a1a8000, 48;
v0x55f01a1a8000_49 .array/port v0x55f01a1a8000, 49;
v0x55f01a1a8000_50 .array/port v0x55f01a1a8000, 50;
E_0x55f01a1a75b0/12 .event anyedge, v0x55f01a1a8000_47, v0x55f01a1a8000_48, v0x55f01a1a8000_49, v0x55f01a1a8000_50;
v0x55f01a1a8000_51 .array/port v0x55f01a1a8000, 51;
v0x55f01a1a8000_52 .array/port v0x55f01a1a8000, 52;
v0x55f01a1a8000_53 .array/port v0x55f01a1a8000, 53;
v0x55f01a1a8000_54 .array/port v0x55f01a1a8000, 54;
E_0x55f01a1a75b0/13 .event anyedge, v0x55f01a1a8000_51, v0x55f01a1a8000_52, v0x55f01a1a8000_53, v0x55f01a1a8000_54;
v0x55f01a1a8000_55 .array/port v0x55f01a1a8000, 55;
v0x55f01a1a8000_56 .array/port v0x55f01a1a8000, 56;
v0x55f01a1a8000_57 .array/port v0x55f01a1a8000, 57;
v0x55f01a1a8000_58 .array/port v0x55f01a1a8000, 58;
E_0x55f01a1a75b0/14 .event anyedge, v0x55f01a1a8000_55, v0x55f01a1a8000_56, v0x55f01a1a8000_57, v0x55f01a1a8000_58;
v0x55f01a1a8000_59 .array/port v0x55f01a1a8000, 59;
v0x55f01a1a8000_60 .array/port v0x55f01a1a8000, 60;
v0x55f01a1a8000_61 .array/port v0x55f01a1a8000, 61;
v0x55f01a1a8000_62 .array/port v0x55f01a1a8000, 62;
E_0x55f01a1a75b0/15 .event anyedge, v0x55f01a1a8000_59, v0x55f01a1a8000_60, v0x55f01a1a8000_61, v0x55f01a1a8000_62;
v0x55f01a1a8000_63 .array/port v0x55f01a1a8000, 63;
v0x55f01a1a8000_64 .array/port v0x55f01a1a8000, 64;
v0x55f01a1a8000_65 .array/port v0x55f01a1a8000, 65;
v0x55f01a1a8000_66 .array/port v0x55f01a1a8000, 66;
E_0x55f01a1a75b0/16 .event anyedge, v0x55f01a1a8000_63, v0x55f01a1a8000_64, v0x55f01a1a8000_65, v0x55f01a1a8000_66;
v0x55f01a1a8000_67 .array/port v0x55f01a1a8000, 67;
v0x55f01a1a8000_68 .array/port v0x55f01a1a8000, 68;
v0x55f01a1a8000_69 .array/port v0x55f01a1a8000, 69;
v0x55f01a1a8000_70 .array/port v0x55f01a1a8000, 70;
E_0x55f01a1a75b0/17 .event anyedge, v0x55f01a1a8000_67, v0x55f01a1a8000_68, v0x55f01a1a8000_69, v0x55f01a1a8000_70;
v0x55f01a1a8000_71 .array/port v0x55f01a1a8000, 71;
v0x55f01a1a8000_72 .array/port v0x55f01a1a8000, 72;
v0x55f01a1a8000_73 .array/port v0x55f01a1a8000, 73;
v0x55f01a1a8000_74 .array/port v0x55f01a1a8000, 74;
E_0x55f01a1a75b0/18 .event anyedge, v0x55f01a1a8000_71, v0x55f01a1a8000_72, v0x55f01a1a8000_73, v0x55f01a1a8000_74;
v0x55f01a1a8000_75 .array/port v0x55f01a1a8000, 75;
v0x55f01a1a8000_76 .array/port v0x55f01a1a8000, 76;
v0x55f01a1a8000_77 .array/port v0x55f01a1a8000, 77;
v0x55f01a1a8000_78 .array/port v0x55f01a1a8000, 78;
E_0x55f01a1a75b0/19 .event anyedge, v0x55f01a1a8000_75, v0x55f01a1a8000_76, v0x55f01a1a8000_77, v0x55f01a1a8000_78;
v0x55f01a1a8000_79 .array/port v0x55f01a1a8000, 79;
v0x55f01a1a8000_80 .array/port v0x55f01a1a8000, 80;
v0x55f01a1a8000_81 .array/port v0x55f01a1a8000, 81;
v0x55f01a1a8000_82 .array/port v0x55f01a1a8000, 82;
E_0x55f01a1a75b0/20 .event anyedge, v0x55f01a1a8000_79, v0x55f01a1a8000_80, v0x55f01a1a8000_81, v0x55f01a1a8000_82;
v0x55f01a1a8000_83 .array/port v0x55f01a1a8000, 83;
v0x55f01a1a8000_84 .array/port v0x55f01a1a8000, 84;
v0x55f01a1a8000_85 .array/port v0x55f01a1a8000, 85;
v0x55f01a1a8000_86 .array/port v0x55f01a1a8000, 86;
E_0x55f01a1a75b0/21 .event anyedge, v0x55f01a1a8000_83, v0x55f01a1a8000_84, v0x55f01a1a8000_85, v0x55f01a1a8000_86;
v0x55f01a1a8000_87 .array/port v0x55f01a1a8000, 87;
v0x55f01a1a8000_88 .array/port v0x55f01a1a8000, 88;
v0x55f01a1a8000_89 .array/port v0x55f01a1a8000, 89;
v0x55f01a1a8000_90 .array/port v0x55f01a1a8000, 90;
E_0x55f01a1a75b0/22 .event anyedge, v0x55f01a1a8000_87, v0x55f01a1a8000_88, v0x55f01a1a8000_89, v0x55f01a1a8000_90;
v0x55f01a1a8000_91 .array/port v0x55f01a1a8000, 91;
v0x55f01a1a8000_92 .array/port v0x55f01a1a8000, 92;
v0x55f01a1a8000_93 .array/port v0x55f01a1a8000, 93;
v0x55f01a1a8000_94 .array/port v0x55f01a1a8000, 94;
E_0x55f01a1a75b0/23 .event anyedge, v0x55f01a1a8000_91, v0x55f01a1a8000_92, v0x55f01a1a8000_93, v0x55f01a1a8000_94;
v0x55f01a1a8000_95 .array/port v0x55f01a1a8000, 95;
v0x55f01a1a8000_96 .array/port v0x55f01a1a8000, 96;
v0x55f01a1a8000_97 .array/port v0x55f01a1a8000, 97;
v0x55f01a1a8000_98 .array/port v0x55f01a1a8000, 98;
E_0x55f01a1a75b0/24 .event anyedge, v0x55f01a1a8000_95, v0x55f01a1a8000_96, v0x55f01a1a8000_97, v0x55f01a1a8000_98;
v0x55f01a1a8000_99 .array/port v0x55f01a1a8000, 99;
v0x55f01a1a8000_100 .array/port v0x55f01a1a8000, 100;
v0x55f01a1a8000_101 .array/port v0x55f01a1a8000, 101;
v0x55f01a1a8000_102 .array/port v0x55f01a1a8000, 102;
E_0x55f01a1a75b0/25 .event anyedge, v0x55f01a1a8000_99, v0x55f01a1a8000_100, v0x55f01a1a8000_101, v0x55f01a1a8000_102;
v0x55f01a1a8000_103 .array/port v0x55f01a1a8000, 103;
v0x55f01a1a8000_104 .array/port v0x55f01a1a8000, 104;
v0x55f01a1a8000_105 .array/port v0x55f01a1a8000, 105;
v0x55f01a1a8000_106 .array/port v0x55f01a1a8000, 106;
E_0x55f01a1a75b0/26 .event anyedge, v0x55f01a1a8000_103, v0x55f01a1a8000_104, v0x55f01a1a8000_105, v0x55f01a1a8000_106;
v0x55f01a1a8000_107 .array/port v0x55f01a1a8000, 107;
v0x55f01a1a8000_108 .array/port v0x55f01a1a8000, 108;
v0x55f01a1a8000_109 .array/port v0x55f01a1a8000, 109;
v0x55f01a1a8000_110 .array/port v0x55f01a1a8000, 110;
E_0x55f01a1a75b0/27 .event anyedge, v0x55f01a1a8000_107, v0x55f01a1a8000_108, v0x55f01a1a8000_109, v0x55f01a1a8000_110;
v0x55f01a1a8000_111 .array/port v0x55f01a1a8000, 111;
v0x55f01a1a8000_112 .array/port v0x55f01a1a8000, 112;
v0x55f01a1a8000_113 .array/port v0x55f01a1a8000, 113;
v0x55f01a1a8000_114 .array/port v0x55f01a1a8000, 114;
E_0x55f01a1a75b0/28 .event anyedge, v0x55f01a1a8000_111, v0x55f01a1a8000_112, v0x55f01a1a8000_113, v0x55f01a1a8000_114;
v0x55f01a1a8000_115 .array/port v0x55f01a1a8000, 115;
v0x55f01a1a8000_116 .array/port v0x55f01a1a8000, 116;
v0x55f01a1a8000_117 .array/port v0x55f01a1a8000, 117;
v0x55f01a1a8000_118 .array/port v0x55f01a1a8000, 118;
E_0x55f01a1a75b0/29 .event anyedge, v0x55f01a1a8000_115, v0x55f01a1a8000_116, v0x55f01a1a8000_117, v0x55f01a1a8000_118;
v0x55f01a1a8000_119 .array/port v0x55f01a1a8000, 119;
v0x55f01a1a8000_120 .array/port v0x55f01a1a8000, 120;
v0x55f01a1a8000_121 .array/port v0x55f01a1a8000, 121;
v0x55f01a1a8000_122 .array/port v0x55f01a1a8000, 122;
E_0x55f01a1a75b0/30 .event anyedge, v0x55f01a1a8000_119, v0x55f01a1a8000_120, v0x55f01a1a8000_121, v0x55f01a1a8000_122;
v0x55f01a1a8000_123 .array/port v0x55f01a1a8000, 123;
v0x55f01a1a8000_124 .array/port v0x55f01a1a8000, 124;
v0x55f01a1a8000_125 .array/port v0x55f01a1a8000, 125;
v0x55f01a1a8000_126 .array/port v0x55f01a1a8000, 126;
E_0x55f01a1a75b0/31 .event anyedge, v0x55f01a1a8000_123, v0x55f01a1a8000_124, v0x55f01a1a8000_125, v0x55f01a1a8000_126;
v0x55f01a1a8000_127 .array/port v0x55f01a1a8000, 127;
v0x55f01a1a8000_128 .array/port v0x55f01a1a8000, 128;
v0x55f01a1a8000_129 .array/port v0x55f01a1a8000, 129;
v0x55f01a1a8000_130 .array/port v0x55f01a1a8000, 130;
E_0x55f01a1a75b0/32 .event anyedge, v0x55f01a1a8000_127, v0x55f01a1a8000_128, v0x55f01a1a8000_129, v0x55f01a1a8000_130;
v0x55f01a1a8000_131 .array/port v0x55f01a1a8000, 131;
v0x55f01a1a8000_132 .array/port v0x55f01a1a8000, 132;
v0x55f01a1a8000_133 .array/port v0x55f01a1a8000, 133;
v0x55f01a1a8000_134 .array/port v0x55f01a1a8000, 134;
E_0x55f01a1a75b0/33 .event anyedge, v0x55f01a1a8000_131, v0x55f01a1a8000_132, v0x55f01a1a8000_133, v0x55f01a1a8000_134;
v0x55f01a1a8000_135 .array/port v0x55f01a1a8000, 135;
v0x55f01a1a8000_136 .array/port v0x55f01a1a8000, 136;
v0x55f01a1a8000_137 .array/port v0x55f01a1a8000, 137;
v0x55f01a1a8000_138 .array/port v0x55f01a1a8000, 138;
E_0x55f01a1a75b0/34 .event anyedge, v0x55f01a1a8000_135, v0x55f01a1a8000_136, v0x55f01a1a8000_137, v0x55f01a1a8000_138;
v0x55f01a1a8000_139 .array/port v0x55f01a1a8000, 139;
v0x55f01a1a8000_140 .array/port v0x55f01a1a8000, 140;
v0x55f01a1a8000_141 .array/port v0x55f01a1a8000, 141;
v0x55f01a1a8000_142 .array/port v0x55f01a1a8000, 142;
E_0x55f01a1a75b0/35 .event anyedge, v0x55f01a1a8000_139, v0x55f01a1a8000_140, v0x55f01a1a8000_141, v0x55f01a1a8000_142;
v0x55f01a1a8000_143 .array/port v0x55f01a1a8000, 143;
v0x55f01a1a8000_144 .array/port v0x55f01a1a8000, 144;
v0x55f01a1a8000_145 .array/port v0x55f01a1a8000, 145;
v0x55f01a1a8000_146 .array/port v0x55f01a1a8000, 146;
E_0x55f01a1a75b0/36 .event anyedge, v0x55f01a1a8000_143, v0x55f01a1a8000_144, v0x55f01a1a8000_145, v0x55f01a1a8000_146;
v0x55f01a1a8000_147 .array/port v0x55f01a1a8000, 147;
v0x55f01a1a8000_148 .array/port v0x55f01a1a8000, 148;
v0x55f01a1a8000_149 .array/port v0x55f01a1a8000, 149;
v0x55f01a1a8000_150 .array/port v0x55f01a1a8000, 150;
E_0x55f01a1a75b0/37 .event anyedge, v0x55f01a1a8000_147, v0x55f01a1a8000_148, v0x55f01a1a8000_149, v0x55f01a1a8000_150;
v0x55f01a1a8000_151 .array/port v0x55f01a1a8000, 151;
v0x55f01a1a8000_152 .array/port v0x55f01a1a8000, 152;
v0x55f01a1a8000_153 .array/port v0x55f01a1a8000, 153;
v0x55f01a1a8000_154 .array/port v0x55f01a1a8000, 154;
E_0x55f01a1a75b0/38 .event anyedge, v0x55f01a1a8000_151, v0x55f01a1a8000_152, v0x55f01a1a8000_153, v0x55f01a1a8000_154;
v0x55f01a1a8000_155 .array/port v0x55f01a1a8000, 155;
v0x55f01a1a8000_156 .array/port v0x55f01a1a8000, 156;
v0x55f01a1a8000_157 .array/port v0x55f01a1a8000, 157;
v0x55f01a1a8000_158 .array/port v0x55f01a1a8000, 158;
E_0x55f01a1a75b0/39 .event anyedge, v0x55f01a1a8000_155, v0x55f01a1a8000_156, v0x55f01a1a8000_157, v0x55f01a1a8000_158;
v0x55f01a1a8000_159 .array/port v0x55f01a1a8000, 159;
v0x55f01a1a8000_160 .array/port v0x55f01a1a8000, 160;
v0x55f01a1a8000_161 .array/port v0x55f01a1a8000, 161;
v0x55f01a1a8000_162 .array/port v0x55f01a1a8000, 162;
E_0x55f01a1a75b0/40 .event anyedge, v0x55f01a1a8000_159, v0x55f01a1a8000_160, v0x55f01a1a8000_161, v0x55f01a1a8000_162;
v0x55f01a1a8000_163 .array/port v0x55f01a1a8000, 163;
v0x55f01a1a8000_164 .array/port v0x55f01a1a8000, 164;
v0x55f01a1a8000_165 .array/port v0x55f01a1a8000, 165;
v0x55f01a1a8000_166 .array/port v0x55f01a1a8000, 166;
E_0x55f01a1a75b0/41 .event anyedge, v0x55f01a1a8000_163, v0x55f01a1a8000_164, v0x55f01a1a8000_165, v0x55f01a1a8000_166;
v0x55f01a1a8000_167 .array/port v0x55f01a1a8000, 167;
v0x55f01a1a8000_168 .array/port v0x55f01a1a8000, 168;
v0x55f01a1a8000_169 .array/port v0x55f01a1a8000, 169;
v0x55f01a1a8000_170 .array/port v0x55f01a1a8000, 170;
E_0x55f01a1a75b0/42 .event anyedge, v0x55f01a1a8000_167, v0x55f01a1a8000_168, v0x55f01a1a8000_169, v0x55f01a1a8000_170;
v0x55f01a1a8000_171 .array/port v0x55f01a1a8000, 171;
v0x55f01a1a8000_172 .array/port v0x55f01a1a8000, 172;
v0x55f01a1a8000_173 .array/port v0x55f01a1a8000, 173;
v0x55f01a1a8000_174 .array/port v0x55f01a1a8000, 174;
E_0x55f01a1a75b0/43 .event anyedge, v0x55f01a1a8000_171, v0x55f01a1a8000_172, v0x55f01a1a8000_173, v0x55f01a1a8000_174;
v0x55f01a1a8000_175 .array/port v0x55f01a1a8000, 175;
v0x55f01a1a8000_176 .array/port v0x55f01a1a8000, 176;
v0x55f01a1a8000_177 .array/port v0x55f01a1a8000, 177;
v0x55f01a1a8000_178 .array/port v0x55f01a1a8000, 178;
E_0x55f01a1a75b0/44 .event anyedge, v0x55f01a1a8000_175, v0x55f01a1a8000_176, v0x55f01a1a8000_177, v0x55f01a1a8000_178;
v0x55f01a1a8000_179 .array/port v0x55f01a1a8000, 179;
v0x55f01a1a8000_180 .array/port v0x55f01a1a8000, 180;
v0x55f01a1a8000_181 .array/port v0x55f01a1a8000, 181;
v0x55f01a1a8000_182 .array/port v0x55f01a1a8000, 182;
E_0x55f01a1a75b0/45 .event anyedge, v0x55f01a1a8000_179, v0x55f01a1a8000_180, v0x55f01a1a8000_181, v0x55f01a1a8000_182;
v0x55f01a1a8000_183 .array/port v0x55f01a1a8000, 183;
v0x55f01a1a8000_184 .array/port v0x55f01a1a8000, 184;
v0x55f01a1a8000_185 .array/port v0x55f01a1a8000, 185;
v0x55f01a1a8000_186 .array/port v0x55f01a1a8000, 186;
E_0x55f01a1a75b0/46 .event anyedge, v0x55f01a1a8000_183, v0x55f01a1a8000_184, v0x55f01a1a8000_185, v0x55f01a1a8000_186;
v0x55f01a1a8000_187 .array/port v0x55f01a1a8000, 187;
v0x55f01a1a8000_188 .array/port v0x55f01a1a8000, 188;
v0x55f01a1a8000_189 .array/port v0x55f01a1a8000, 189;
v0x55f01a1a8000_190 .array/port v0x55f01a1a8000, 190;
E_0x55f01a1a75b0/47 .event anyedge, v0x55f01a1a8000_187, v0x55f01a1a8000_188, v0x55f01a1a8000_189, v0x55f01a1a8000_190;
v0x55f01a1a8000_191 .array/port v0x55f01a1a8000, 191;
v0x55f01a1a8000_192 .array/port v0x55f01a1a8000, 192;
v0x55f01a1a8000_193 .array/port v0x55f01a1a8000, 193;
v0x55f01a1a8000_194 .array/port v0x55f01a1a8000, 194;
E_0x55f01a1a75b0/48 .event anyedge, v0x55f01a1a8000_191, v0x55f01a1a8000_192, v0x55f01a1a8000_193, v0x55f01a1a8000_194;
v0x55f01a1a8000_195 .array/port v0x55f01a1a8000, 195;
v0x55f01a1a8000_196 .array/port v0x55f01a1a8000, 196;
v0x55f01a1a8000_197 .array/port v0x55f01a1a8000, 197;
v0x55f01a1a8000_198 .array/port v0x55f01a1a8000, 198;
E_0x55f01a1a75b0/49 .event anyedge, v0x55f01a1a8000_195, v0x55f01a1a8000_196, v0x55f01a1a8000_197, v0x55f01a1a8000_198;
v0x55f01a1a8000_199 .array/port v0x55f01a1a8000, 199;
v0x55f01a1a8000_200 .array/port v0x55f01a1a8000, 200;
v0x55f01a1a8000_201 .array/port v0x55f01a1a8000, 201;
v0x55f01a1a8000_202 .array/port v0x55f01a1a8000, 202;
E_0x55f01a1a75b0/50 .event anyedge, v0x55f01a1a8000_199, v0x55f01a1a8000_200, v0x55f01a1a8000_201, v0x55f01a1a8000_202;
v0x55f01a1a8000_203 .array/port v0x55f01a1a8000, 203;
v0x55f01a1a8000_204 .array/port v0x55f01a1a8000, 204;
v0x55f01a1a8000_205 .array/port v0x55f01a1a8000, 205;
v0x55f01a1a8000_206 .array/port v0x55f01a1a8000, 206;
E_0x55f01a1a75b0/51 .event anyedge, v0x55f01a1a8000_203, v0x55f01a1a8000_204, v0x55f01a1a8000_205, v0x55f01a1a8000_206;
v0x55f01a1a8000_207 .array/port v0x55f01a1a8000, 207;
v0x55f01a1a8000_208 .array/port v0x55f01a1a8000, 208;
v0x55f01a1a8000_209 .array/port v0x55f01a1a8000, 209;
v0x55f01a1a8000_210 .array/port v0x55f01a1a8000, 210;
E_0x55f01a1a75b0/52 .event anyedge, v0x55f01a1a8000_207, v0x55f01a1a8000_208, v0x55f01a1a8000_209, v0x55f01a1a8000_210;
v0x55f01a1a8000_211 .array/port v0x55f01a1a8000, 211;
v0x55f01a1a8000_212 .array/port v0x55f01a1a8000, 212;
v0x55f01a1a8000_213 .array/port v0x55f01a1a8000, 213;
v0x55f01a1a8000_214 .array/port v0x55f01a1a8000, 214;
E_0x55f01a1a75b0/53 .event anyedge, v0x55f01a1a8000_211, v0x55f01a1a8000_212, v0x55f01a1a8000_213, v0x55f01a1a8000_214;
v0x55f01a1a8000_215 .array/port v0x55f01a1a8000, 215;
v0x55f01a1a8000_216 .array/port v0x55f01a1a8000, 216;
v0x55f01a1a8000_217 .array/port v0x55f01a1a8000, 217;
v0x55f01a1a8000_218 .array/port v0x55f01a1a8000, 218;
E_0x55f01a1a75b0/54 .event anyedge, v0x55f01a1a8000_215, v0x55f01a1a8000_216, v0x55f01a1a8000_217, v0x55f01a1a8000_218;
v0x55f01a1a8000_219 .array/port v0x55f01a1a8000, 219;
v0x55f01a1a8000_220 .array/port v0x55f01a1a8000, 220;
v0x55f01a1a8000_221 .array/port v0x55f01a1a8000, 221;
v0x55f01a1a8000_222 .array/port v0x55f01a1a8000, 222;
E_0x55f01a1a75b0/55 .event anyedge, v0x55f01a1a8000_219, v0x55f01a1a8000_220, v0x55f01a1a8000_221, v0x55f01a1a8000_222;
v0x55f01a1a8000_223 .array/port v0x55f01a1a8000, 223;
v0x55f01a1a8000_224 .array/port v0x55f01a1a8000, 224;
v0x55f01a1a8000_225 .array/port v0x55f01a1a8000, 225;
v0x55f01a1a8000_226 .array/port v0x55f01a1a8000, 226;
E_0x55f01a1a75b0/56 .event anyedge, v0x55f01a1a8000_223, v0x55f01a1a8000_224, v0x55f01a1a8000_225, v0x55f01a1a8000_226;
v0x55f01a1a8000_227 .array/port v0x55f01a1a8000, 227;
v0x55f01a1a8000_228 .array/port v0x55f01a1a8000, 228;
v0x55f01a1a8000_229 .array/port v0x55f01a1a8000, 229;
v0x55f01a1a8000_230 .array/port v0x55f01a1a8000, 230;
E_0x55f01a1a75b0/57 .event anyedge, v0x55f01a1a8000_227, v0x55f01a1a8000_228, v0x55f01a1a8000_229, v0x55f01a1a8000_230;
v0x55f01a1a8000_231 .array/port v0x55f01a1a8000, 231;
v0x55f01a1a8000_232 .array/port v0x55f01a1a8000, 232;
v0x55f01a1a8000_233 .array/port v0x55f01a1a8000, 233;
v0x55f01a1a8000_234 .array/port v0x55f01a1a8000, 234;
E_0x55f01a1a75b0/58 .event anyedge, v0x55f01a1a8000_231, v0x55f01a1a8000_232, v0x55f01a1a8000_233, v0x55f01a1a8000_234;
v0x55f01a1a8000_235 .array/port v0x55f01a1a8000, 235;
v0x55f01a1a8000_236 .array/port v0x55f01a1a8000, 236;
v0x55f01a1a8000_237 .array/port v0x55f01a1a8000, 237;
v0x55f01a1a8000_238 .array/port v0x55f01a1a8000, 238;
E_0x55f01a1a75b0/59 .event anyedge, v0x55f01a1a8000_235, v0x55f01a1a8000_236, v0x55f01a1a8000_237, v0x55f01a1a8000_238;
v0x55f01a1a8000_239 .array/port v0x55f01a1a8000, 239;
v0x55f01a1a8000_240 .array/port v0x55f01a1a8000, 240;
v0x55f01a1a8000_241 .array/port v0x55f01a1a8000, 241;
v0x55f01a1a8000_242 .array/port v0x55f01a1a8000, 242;
E_0x55f01a1a75b0/60 .event anyedge, v0x55f01a1a8000_239, v0x55f01a1a8000_240, v0x55f01a1a8000_241, v0x55f01a1a8000_242;
v0x55f01a1a8000_243 .array/port v0x55f01a1a8000, 243;
v0x55f01a1a8000_244 .array/port v0x55f01a1a8000, 244;
v0x55f01a1a8000_245 .array/port v0x55f01a1a8000, 245;
v0x55f01a1a8000_246 .array/port v0x55f01a1a8000, 246;
E_0x55f01a1a75b0/61 .event anyedge, v0x55f01a1a8000_243, v0x55f01a1a8000_244, v0x55f01a1a8000_245, v0x55f01a1a8000_246;
v0x55f01a1a8000_247 .array/port v0x55f01a1a8000, 247;
v0x55f01a1a8000_248 .array/port v0x55f01a1a8000, 248;
v0x55f01a1a8000_249 .array/port v0x55f01a1a8000, 249;
v0x55f01a1a8000_250 .array/port v0x55f01a1a8000, 250;
E_0x55f01a1a75b0/62 .event anyedge, v0x55f01a1a8000_247, v0x55f01a1a8000_248, v0x55f01a1a8000_249, v0x55f01a1a8000_250;
v0x55f01a1a8000_251 .array/port v0x55f01a1a8000, 251;
v0x55f01a1a8000_252 .array/port v0x55f01a1a8000, 252;
v0x55f01a1a8000_253 .array/port v0x55f01a1a8000, 253;
v0x55f01a1a8000_254 .array/port v0x55f01a1a8000, 254;
E_0x55f01a1a75b0/63 .event anyedge, v0x55f01a1a8000_251, v0x55f01a1a8000_252, v0x55f01a1a8000_253, v0x55f01a1a8000_254;
v0x55f01a1a8000_255 .array/port v0x55f01a1a8000, 255;
E_0x55f01a1a75b0/64 .event anyedge, v0x55f01a1a8000_255;
E_0x55f01a1a75b0 .event/or E_0x55f01a1a75b0/0, E_0x55f01a1a75b0/1, E_0x55f01a1a75b0/2, E_0x55f01a1a75b0/3, E_0x55f01a1a75b0/4, E_0x55f01a1a75b0/5, E_0x55f01a1a75b0/6, E_0x55f01a1a75b0/7, E_0x55f01a1a75b0/8, E_0x55f01a1a75b0/9, E_0x55f01a1a75b0/10, E_0x55f01a1a75b0/11, E_0x55f01a1a75b0/12, E_0x55f01a1a75b0/13, E_0x55f01a1a75b0/14, E_0x55f01a1a75b0/15, E_0x55f01a1a75b0/16, E_0x55f01a1a75b0/17, E_0x55f01a1a75b0/18, E_0x55f01a1a75b0/19, E_0x55f01a1a75b0/20, E_0x55f01a1a75b0/21, E_0x55f01a1a75b0/22, E_0x55f01a1a75b0/23, E_0x55f01a1a75b0/24, E_0x55f01a1a75b0/25, E_0x55f01a1a75b0/26, E_0x55f01a1a75b0/27, E_0x55f01a1a75b0/28, E_0x55f01a1a75b0/29, E_0x55f01a1a75b0/30, E_0x55f01a1a75b0/31, E_0x55f01a1a75b0/32, E_0x55f01a1a75b0/33, E_0x55f01a1a75b0/34, E_0x55f01a1a75b0/35, E_0x55f01a1a75b0/36, E_0x55f01a1a75b0/37, E_0x55f01a1a75b0/38, E_0x55f01a1a75b0/39, E_0x55f01a1a75b0/40, E_0x55f01a1a75b0/41, E_0x55f01a1a75b0/42, E_0x55f01a1a75b0/43, E_0x55f01a1a75b0/44, E_0x55f01a1a75b0/45, E_0x55f01a1a75b0/46, E_0x55f01a1a75b0/47, E_0x55f01a1a75b0/48, E_0x55f01a1a75b0/49, E_0x55f01a1a75b0/50, E_0x55f01a1a75b0/51, E_0x55f01a1a75b0/52, E_0x55f01a1a75b0/53, E_0x55f01a1a75b0/54, E_0x55f01a1a75b0/55, E_0x55f01a1a75b0/56, E_0x55f01a1a75b0/57, E_0x55f01a1a75b0/58, E_0x55f01a1a75b0/59, E_0x55f01a1a75b0/60, E_0x55f01a1a75b0/61, E_0x55f01a1a75b0/62, E_0x55f01a1a75b0/63, E_0x55f01a1a75b0/64;
S_0x55f01a1aa920 .scope module, "IF_STAGE" "if_stage" 25 74, 17 24 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55f01a1cb8e0 .functor AND 1, v0x55f01a19f120_0, v0x55f01a1ab010_0, C4<1>, C4<1>;
L_0x55f01a1cb950 .functor OR 1, v0x55f01a19f2d0_0, L_0x55f01a1cb8e0, C4<0>, C4<0>;
L_0x55f01a1cbc20 .functor BUFZ 1, L_0x55f01a1cb950, C4<0>, C4<0>, C4<0>;
v0x55f01a1ac690_0 .net *"_ivl_2", 0 0, L_0x55f01a1cb8e0;  1 drivers
v0x55f01a1ac790_0 .net "branch", 0 0, v0x55f01a19f120_0;  alias, 1 drivers
v0x55f01a1ac850_0 .net "branch_taken", 0 0, v0x55f01a1ab010_0;  1 drivers
v0x55f01a1ac950_0 .net "branch_target", 31 0, L_0x55f01a1cf540;  alias, 1 drivers
v0x55f01a1ac9f0_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a1aca90_0 .net "flush", 0 0, L_0x55f01a1cbc20;  alias, 1 drivers
v0x55f01a1acb30_0 .net "id_opcode", 3 0, L_0x55f01a1cbd20;  1 drivers
v0x55f01a1acc00_0 .net "id_pc", 31 0, v0x55f01a1a70e0_0;  alias, 1 drivers
v0x55f01a1accf0_0 .net "jump", 0 0, v0x55f01a19f2d0_0;  alias, 1 drivers
v0x55f01a1ace20_0 .net "next_pc", 31 0, L_0x55f01a1cba60;  alias, 1 drivers
v0x55f01a1acec0_0 .net "pc_mux_sel", 0 0, L_0x55f01a1cb950;  1 drivers
v0x55f01a1acf60_0 .net "pc_out", 31 0, v0x55f01a1ac400_0;  alias, 1 drivers
v0x55f01a1ad090_0 .net "pc_plus_one", 31 0, L_0x55f01a1cb840;  1 drivers
v0x55f01a1ad130_0 .net "prev_neg_flag", 0 0, v0x55f01a19b630_0;  alias, 1 drivers
v0x55f01a1ad220_0 .net "prev_zero_flag", 0 0, v0x55f01a19bb60_0;  alias, 1 drivers
v0x55f01a1ad310_0 .net "rst", 0 0, v0x55f01a1b72e0_0;  alias, 1 drivers
S_0x55f01a1aac30 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55f01a1aa920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55f01a1a7500 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55f01a1a7540 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55f01a1ab010_0 .var "branch_taken", 0 0;
v0x55f01a1ab0f0_0 .net "neg_flag", 0 0, v0x55f01a19b630_0;  alias, 1 drivers
v0x55f01a1ab1e0_0 .net "opcode", 3 0, L_0x55f01a1cbd20;  alias, 1 drivers
v0x55f01a1ab2b0_0 .net "zero_flag", 0 0, v0x55f01a19bb60_0;  alias, 1 drivers
E_0x55f01a1aafb0 .event anyedge, v0x55f01a1ab1e0_0, v0x55f01a19bb60_0, v0x55f01a19b630_0;
S_0x55f01a1ab3f0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55f01a1aa920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55f01a1ab640_0 .net "a", 31 0, v0x55f01a1ac400_0;  alias, 1 drivers
L_0x7f4890a78450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f01a1ab770_0 .net "b", 31 0, L_0x7f4890a78450;  1 drivers
v0x55f01a1ab850_0 .net "out", 31 0, L_0x55f01a1cb840;  alias, 1 drivers
L_0x55f01a1cb840 .arith/sum 32, v0x55f01a1ac400_0, L_0x7f4890a78450;
S_0x55f01a1ab990 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55f01a1aa920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55f01a1abc10_0 .net "in0", 31 0, L_0x55f01a1cb840;  alias, 1 drivers
v0x55f01a1abce0_0 .net "in1", 31 0, L_0x55f01a1cf540;  alias, 1 drivers
v0x55f01a1abdd0_0 .net "out", 31 0, L_0x55f01a1cba60;  alias, 1 drivers
v0x55f01a1abe90_0 .net "sel", 0 0, L_0x55f01a1cb950;  alias, 1 drivers
L_0x55f01a1cba60 .functor MUXZ 32, L_0x55f01a1cb840, L_0x55f01a1cf540, L_0x55f01a1cb950, C4<>;
S_0x55f01a1ac000 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55f01a1aa920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55f01a1ac250_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a1ac310_0 .net "pc_in", 31 0, L_0x55f01a1cba60;  alias, 1 drivers
v0x55f01a1ac400_0 .var "pc_out", 31 0;
v0x55f01a1ac4d0_0 .net "rst", 0 0, v0x55f01a1b72e0_0;  alias, 1 drivers
S_0x55f01a1ad560 .scope module, "MEM_STAGE" "mem_stage" 25 224, 20 23 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55f01a1cf5e0 .functor BUFZ 32, v0x55f01a19b3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f01a1cf650 .functor BUFZ 6, v0x55f01a19b7d0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1cf6c0 .functor BUFZ 6, v0x55f01a19ba80_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55f01a1cf730 .functor BUFZ 4, v0x55f01a19b6f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55f01a1cf7d0 .functor BUFZ 1, v0x55f01a19bb60_0, C4<0>, C4<0>, C4<0>;
L_0x55f01a1cf840 .functor BUFZ 1, v0x55f01a19b630_0, C4<0>, C4<0>, C4<0>;
L_0x55f01a1cf900 .functor BUFZ 1, v0x55f01a19b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x55f01a1cf970 .functor BUFZ 1, v0x55f01a19b570_0, C4<0>, C4<0>, C4<0>;
v0x55f01a1b1470_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a1b1640_0 .net "ex_alu_result", 31 0, v0x55f01a19b3b0_0;  alias, 1 drivers
v0x55f01a1b1700_0 .net "ex_mem_to_reg", 0 0, v0x55f01a19b570_0;  alias, 1 drivers
v0x55f01a1b17d0_0 .net "ex_mem_write", 0 0, v0x55f01a19f430_0;  alias, 1 drivers
v0x55f01a1b18c0_0 .net "ex_neg_flag", 0 0, v0x55f01a19b630_0;  alias, 1 drivers
v0x55f01a1b19b0_0 .net "ex_opcode", 3 0, v0x55f01a19b6f0_0;  alias, 1 drivers
v0x55f01a1b1a50_0 .net "ex_rd", 5 0, v0x55f01a19b7d0_0;  alias, 1 drivers
v0x55f01a1b1b40_0 .net "ex_reg_write", 0 0, v0x55f01a19b9c0_0;  alias, 1 drivers
v0x55f01a1b1c30_0 .net "ex_rt", 5 0, v0x55f01a19ba80_0;  alias, 1 drivers
v0x55f01a1b1cd0_0 .net "ex_write_data", 31 0, v0x55f01a19b490_0;  alias, 1 drivers
v0x55f01a1b1d70_0 .net "ex_zero_flag", 0 0, v0x55f01a19bb60_0;  alias, 1 drivers
v0x55f01a1b1e10_0 .net "mem_alu_result", 31 0, L_0x55f01a1cf5e0;  alias, 1 drivers
v0x55f01a1b1ed0_0 .net "mem_mem_to_reg", 0 0, L_0x55f01a1cf970;  alias, 1 drivers
v0x55f01a1b1f70_0 .net "mem_neg_flag", 0 0, L_0x55f01a1cf840;  alias, 1 drivers
v0x55f01a1b2030_0 .net "mem_opcode", 3 0, L_0x55f01a1cf730;  alias, 1 drivers
v0x55f01a1b2110_0 .net "mem_rd", 5 0, L_0x55f01a1cf650;  alias, 1 drivers
v0x55f01a1b21d0_0 .net "mem_read_data", 31 0, v0x55f01a1b1240_0;  alias, 1 drivers
v0x55f01a1b2380_0 .net "mem_reg_write", 0 0, L_0x55f01a1cf900;  alias, 1 drivers
v0x55f01a1b2450_0 .net "mem_rt", 5 0, L_0x55f01a1cf6c0;  alias, 1 drivers
v0x55f01a1b24f0_0 .net "mem_zero_flag", 0 0, L_0x55f01a1cf7d0;  alias, 1 drivers
S_0x55f01a1ad9c0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55f01a1ad560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55f01a1adb70 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55f01a1ae5f0_0 .net "address", 31 0, v0x55f01a19b3b0_0;  alias, 1 drivers
v0x55f01a1ae720_0 .net "clk", 0 0, v0x55f01a1b7240_0;  alias, 1 drivers
v0x55f01a1ae7e0_0 .var/i "i", 31 0;
v0x55f01a1ae880 .array "mem", 255 0, 31 0;
v0x55f01a1b1150_0 .net "mem_write", 0 0, v0x55f01a19f430_0;  alias, 1 drivers
v0x55f01a1b1240_0 .var "read_data", 31 0;
v0x55f01a1b1300_0 .net "write_data", 31 0, v0x55f01a19b490_0;  alias, 1 drivers
E_0x55f01a1add20 .event posedge, v0x55f01a19f430_0, v0x55f01a19aaa0_0;
v0x55f01a1ae880_0 .array/port v0x55f01a1ae880, 0;
v0x55f01a1ae880_1 .array/port v0x55f01a1ae880, 1;
v0x55f01a1ae880_2 .array/port v0x55f01a1ae880, 2;
E_0x55f01a1adda0/0 .event anyedge, v0x55f01a19b3b0_0, v0x55f01a1ae880_0, v0x55f01a1ae880_1, v0x55f01a1ae880_2;
v0x55f01a1ae880_3 .array/port v0x55f01a1ae880, 3;
v0x55f01a1ae880_4 .array/port v0x55f01a1ae880, 4;
v0x55f01a1ae880_5 .array/port v0x55f01a1ae880, 5;
v0x55f01a1ae880_6 .array/port v0x55f01a1ae880, 6;
E_0x55f01a1adda0/1 .event anyedge, v0x55f01a1ae880_3, v0x55f01a1ae880_4, v0x55f01a1ae880_5, v0x55f01a1ae880_6;
v0x55f01a1ae880_7 .array/port v0x55f01a1ae880, 7;
v0x55f01a1ae880_8 .array/port v0x55f01a1ae880, 8;
v0x55f01a1ae880_9 .array/port v0x55f01a1ae880, 9;
v0x55f01a1ae880_10 .array/port v0x55f01a1ae880, 10;
E_0x55f01a1adda0/2 .event anyedge, v0x55f01a1ae880_7, v0x55f01a1ae880_8, v0x55f01a1ae880_9, v0x55f01a1ae880_10;
v0x55f01a1ae880_11 .array/port v0x55f01a1ae880, 11;
v0x55f01a1ae880_12 .array/port v0x55f01a1ae880, 12;
v0x55f01a1ae880_13 .array/port v0x55f01a1ae880, 13;
v0x55f01a1ae880_14 .array/port v0x55f01a1ae880, 14;
E_0x55f01a1adda0/3 .event anyedge, v0x55f01a1ae880_11, v0x55f01a1ae880_12, v0x55f01a1ae880_13, v0x55f01a1ae880_14;
v0x55f01a1ae880_15 .array/port v0x55f01a1ae880, 15;
v0x55f01a1ae880_16 .array/port v0x55f01a1ae880, 16;
v0x55f01a1ae880_17 .array/port v0x55f01a1ae880, 17;
v0x55f01a1ae880_18 .array/port v0x55f01a1ae880, 18;
E_0x55f01a1adda0/4 .event anyedge, v0x55f01a1ae880_15, v0x55f01a1ae880_16, v0x55f01a1ae880_17, v0x55f01a1ae880_18;
v0x55f01a1ae880_19 .array/port v0x55f01a1ae880, 19;
v0x55f01a1ae880_20 .array/port v0x55f01a1ae880, 20;
v0x55f01a1ae880_21 .array/port v0x55f01a1ae880, 21;
v0x55f01a1ae880_22 .array/port v0x55f01a1ae880, 22;
E_0x55f01a1adda0/5 .event anyedge, v0x55f01a1ae880_19, v0x55f01a1ae880_20, v0x55f01a1ae880_21, v0x55f01a1ae880_22;
v0x55f01a1ae880_23 .array/port v0x55f01a1ae880, 23;
v0x55f01a1ae880_24 .array/port v0x55f01a1ae880, 24;
v0x55f01a1ae880_25 .array/port v0x55f01a1ae880, 25;
v0x55f01a1ae880_26 .array/port v0x55f01a1ae880, 26;
E_0x55f01a1adda0/6 .event anyedge, v0x55f01a1ae880_23, v0x55f01a1ae880_24, v0x55f01a1ae880_25, v0x55f01a1ae880_26;
v0x55f01a1ae880_27 .array/port v0x55f01a1ae880, 27;
v0x55f01a1ae880_28 .array/port v0x55f01a1ae880, 28;
v0x55f01a1ae880_29 .array/port v0x55f01a1ae880, 29;
v0x55f01a1ae880_30 .array/port v0x55f01a1ae880, 30;
E_0x55f01a1adda0/7 .event anyedge, v0x55f01a1ae880_27, v0x55f01a1ae880_28, v0x55f01a1ae880_29, v0x55f01a1ae880_30;
v0x55f01a1ae880_31 .array/port v0x55f01a1ae880, 31;
v0x55f01a1ae880_32 .array/port v0x55f01a1ae880, 32;
v0x55f01a1ae880_33 .array/port v0x55f01a1ae880, 33;
v0x55f01a1ae880_34 .array/port v0x55f01a1ae880, 34;
E_0x55f01a1adda0/8 .event anyedge, v0x55f01a1ae880_31, v0x55f01a1ae880_32, v0x55f01a1ae880_33, v0x55f01a1ae880_34;
v0x55f01a1ae880_35 .array/port v0x55f01a1ae880, 35;
v0x55f01a1ae880_36 .array/port v0x55f01a1ae880, 36;
v0x55f01a1ae880_37 .array/port v0x55f01a1ae880, 37;
v0x55f01a1ae880_38 .array/port v0x55f01a1ae880, 38;
E_0x55f01a1adda0/9 .event anyedge, v0x55f01a1ae880_35, v0x55f01a1ae880_36, v0x55f01a1ae880_37, v0x55f01a1ae880_38;
v0x55f01a1ae880_39 .array/port v0x55f01a1ae880, 39;
v0x55f01a1ae880_40 .array/port v0x55f01a1ae880, 40;
v0x55f01a1ae880_41 .array/port v0x55f01a1ae880, 41;
v0x55f01a1ae880_42 .array/port v0x55f01a1ae880, 42;
E_0x55f01a1adda0/10 .event anyedge, v0x55f01a1ae880_39, v0x55f01a1ae880_40, v0x55f01a1ae880_41, v0x55f01a1ae880_42;
v0x55f01a1ae880_43 .array/port v0x55f01a1ae880, 43;
v0x55f01a1ae880_44 .array/port v0x55f01a1ae880, 44;
v0x55f01a1ae880_45 .array/port v0x55f01a1ae880, 45;
v0x55f01a1ae880_46 .array/port v0x55f01a1ae880, 46;
E_0x55f01a1adda0/11 .event anyedge, v0x55f01a1ae880_43, v0x55f01a1ae880_44, v0x55f01a1ae880_45, v0x55f01a1ae880_46;
v0x55f01a1ae880_47 .array/port v0x55f01a1ae880, 47;
v0x55f01a1ae880_48 .array/port v0x55f01a1ae880, 48;
v0x55f01a1ae880_49 .array/port v0x55f01a1ae880, 49;
v0x55f01a1ae880_50 .array/port v0x55f01a1ae880, 50;
E_0x55f01a1adda0/12 .event anyedge, v0x55f01a1ae880_47, v0x55f01a1ae880_48, v0x55f01a1ae880_49, v0x55f01a1ae880_50;
v0x55f01a1ae880_51 .array/port v0x55f01a1ae880, 51;
v0x55f01a1ae880_52 .array/port v0x55f01a1ae880, 52;
v0x55f01a1ae880_53 .array/port v0x55f01a1ae880, 53;
v0x55f01a1ae880_54 .array/port v0x55f01a1ae880, 54;
E_0x55f01a1adda0/13 .event anyedge, v0x55f01a1ae880_51, v0x55f01a1ae880_52, v0x55f01a1ae880_53, v0x55f01a1ae880_54;
v0x55f01a1ae880_55 .array/port v0x55f01a1ae880, 55;
v0x55f01a1ae880_56 .array/port v0x55f01a1ae880, 56;
v0x55f01a1ae880_57 .array/port v0x55f01a1ae880, 57;
v0x55f01a1ae880_58 .array/port v0x55f01a1ae880, 58;
E_0x55f01a1adda0/14 .event anyedge, v0x55f01a1ae880_55, v0x55f01a1ae880_56, v0x55f01a1ae880_57, v0x55f01a1ae880_58;
v0x55f01a1ae880_59 .array/port v0x55f01a1ae880, 59;
v0x55f01a1ae880_60 .array/port v0x55f01a1ae880, 60;
v0x55f01a1ae880_61 .array/port v0x55f01a1ae880, 61;
v0x55f01a1ae880_62 .array/port v0x55f01a1ae880, 62;
E_0x55f01a1adda0/15 .event anyedge, v0x55f01a1ae880_59, v0x55f01a1ae880_60, v0x55f01a1ae880_61, v0x55f01a1ae880_62;
v0x55f01a1ae880_63 .array/port v0x55f01a1ae880, 63;
v0x55f01a1ae880_64 .array/port v0x55f01a1ae880, 64;
v0x55f01a1ae880_65 .array/port v0x55f01a1ae880, 65;
v0x55f01a1ae880_66 .array/port v0x55f01a1ae880, 66;
E_0x55f01a1adda0/16 .event anyedge, v0x55f01a1ae880_63, v0x55f01a1ae880_64, v0x55f01a1ae880_65, v0x55f01a1ae880_66;
v0x55f01a1ae880_67 .array/port v0x55f01a1ae880, 67;
v0x55f01a1ae880_68 .array/port v0x55f01a1ae880, 68;
v0x55f01a1ae880_69 .array/port v0x55f01a1ae880, 69;
v0x55f01a1ae880_70 .array/port v0x55f01a1ae880, 70;
E_0x55f01a1adda0/17 .event anyedge, v0x55f01a1ae880_67, v0x55f01a1ae880_68, v0x55f01a1ae880_69, v0x55f01a1ae880_70;
v0x55f01a1ae880_71 .array/port v0x55f01a1ae880, 71;
v0x55f01a1ae880_72 .array/port v0x55f01a1ae880, 72;
v0x55f01a1ae880_73 .array/port v0x55f01a1ae880, 73;
v0x55f01a1ae880_74 .array/port v0x55f01a1ae880, 74;
E_0x55f01a1adda0/18 .event anyedge, v0x55f01a1ae880_71, v0x55f01a1ae880_72, v0x55f01a1ae880_73, v0x55f01a1ae880_74;
v0x55f01a1ae880_75 .array/port v0x55f01a1ae880, 75;
v0x55f01a1ae880_76 .array/port v0x55f01a1ae880, 76;
v0x55f01a1ae880_77 .array/port v0x55f01a1ae880, 77;
v0x55f01a1ae880_78 .array/port v0x55f01a1ae880, 78;
E_0x55f01a1adda0/19 .event anyedge, v0x55f01a1ae880_75, v0x55f01a1ae880_76, v0x55f01a1ae880_77, v0x55f01a1ae880_78;
v0x55f01a1ae880_79 .array/port v0x55f01a1ae880, 79;
v0x55f01a1ae880_80 .array/port v0x55f01a1ae880, 80;
v0x55f01a1ae880_81 .array/port v0x55f01a1ae880, 81;
v0x55f01a1ae880_82 .array/port v0x55f01a1ae880, 82;
E_0x55f01a1adda0/20 .event anyedge, v0x55f01a1ae880_79, v0x55f01a1ae880_80, v0x55f01a1ae880_81, v0x55f01a1ae880_82;
v0x55f01a1ae880_83 .array/port v0x55f01a1ae880, 83;
v0x55f01a1ae880_84 .array/port v0x55f01a1ae880, 84;
v0x55f01a1ae880_85 .array/port v0x55f01a1ae880, 85;
v0x55f01a1ae880_86 .array/port v0x55f01a1ae880, 86;
E_0x55f01a1adda0/21 .event anyedge, v0x55f01a1ae880_83, v0x55f01a1ae880_84, v0x55f01a1ae880_85, v0x55f01a1ae880_86;
v0x55f01a1ae880_87 .array/port v0x55f01a1ae880, 87;
v0x55f01a1ae880_88 .array/port v0x55f01a1ae880, 88;
v0x55f01a1ae880_89 .array/port v0x55f01a1ae880, 89;
v0x55f01a1ae880_90 .array/port v0x55f01a1ae880, 90;
E_0x55f01a1adda0/22 .event anyedge, v0x55f01a1ae880_87, v0x55f01a1ae880_88, v0x55f01a1ae880_89, v0x55f01a1ae880_90;
v0x55f01a1ae880_91 .array/port v0x55f01a1ae880, 91;
v0x55f01a1ae880_92 .array/port v0x55f01a1ae880, 92;
v0x55f01a1ae880_93 .array/port v0x55f01a1ae880, 93;
v0x55f01a1ae880_94 .array/port v0x55f01a1ae880, 94;
E_0x55f01a1adda0/23 .event anyedge, v0x55f01a1ae880_91, v0x55f01a1ae880_92, v0x55f01a1ae880_93, v0x55f01a1ae880_94;
v0x55f01a1ae880_95 .array/port v0x55f01a1ae880, 95;
v0x55f01a1ae880_96 .array/port v0x55f01a1ae880, 96;
v0x55f01a1ae880_97 .array/port v0x55f01a1ae880, 97;
v0x55f01a1ae880_98 .array/port v0x55f01a1ae880, 98;
E_0x55f01a1adda0/24 .event anyedge, v0x55f01a1ae880_95, v0x55f01a1ae880_96, v0x55f01a1ae880_97, v0x55f01a1ae880_98;
v0x55f01a1ae880_99 .array/port v0x55f01a1ae880, 99;
v0x55f01a1ae880_100 .array/port v0x55f01a1ae880, 100;
v0x55f01a1ae880_101 .array/port v0x55f01a1ae880, 101;
v0x55f01a1ae880_102 .array/port v0x55f01a1ae880, 102;
E_0x55f01a1adda0/25 .event anyedge, v0x55f01a1ae880_99, v0x55f01a1ae880_100, v0x55f01a1ae880_101, v0x55f01a1ae880_102;
v0x55f01a1ae880_103 .array/port v0x55f01a1ae880, 103;
v0x55f01a1ae880_104 .array/port v0x55f01a1ae880, 104;
v0x55f01a1ae880_105 .array/port v0x55f01a1ae880, 105;
v0x55f01a1ae880_106 .array/port v0x55f01a1ae880, 106;
E_0x55f01a1adda0/26 .event anyedge, v0x55f01a1ae880_103, v0x55f01a1ae880_104, v0x55f01a1ae880_105, v0x55f01a1ae880_106;
v0x55f01a1ae880_107 .array/port v0x55f01a1ae880, 107;
v0x55f01a1ae880_108 .array/port v0x55f01a1ae880, 108;
v0x55f01a1ae880_109 .array/port v0x55f01a1ae880, 109;
v0x55f01a1ae880_110 .array/port v0x55f01a1ae880, 110;
E_0x55f01a1adda0/27 .event anyedge, v0x55f01a1ae880_107, v0x55f01a1ae880_108, v0x55f01a1ae880_109, v0x55f01a1ae880_110;
v0x55f01a1ae880_111 .array/port v0x55f01a1ae880, 111;
v0x55f01a1ae880_112 .array/port v0x55f01a1ae880, 112;
v0x55f01a1ae880_113 .array/port v0x55f01a1ae880, 113;
v0x55f01a1ae880_114 .array/port v0x55f01a1ae880, 114;
E_0x55f01a1adda0/28 .event anyedge, v0x55f01a1ae880_111, v0x55f01a1ae880_112, v0x55f01a1ae880_113, v0x55f01a1ae880_114;
v0x55f01a1ae880_115 .array/port v0x55f01a1ae880, 115;
v0x55f01a1ae880_116 .array/port v0x55f01a1ae880, 116;
v0x55f01a1ae880_117 .array/port v0x55f01a1ae880, 117;
v0x55f01a1ae880_118 .array/port v0x55f01a1ae880, 118;
E_0x55f01a1adda0/29 .event anyedge, v0x55f01a1ae880_115, v0x55f01a1ae880_116, v0x55f01a1ae880_117, v0x55f01a1ae880_118;
v0x55f01a1ae880_119 .array/port v0x55f01a1ae880, 119;
v0x55f01a1ae880_120 .array/port v0x55f01a1ae880, 120;
v0x55f01a1ae880_121 .array/port v0x55f01a1ae880, 121;
v0x55f01a1ae880_122 .array/port v0x55f01a1ae880, 122;
E_0x55f01a1adda0/30 .event anyedge, v0x55f01a1ae880_119, v0x55f01a1ae880_120, v0x55f01a1ae880_121, v0x55f01a1ae880_122;
v0x55f01a1ae880_123 .array/port v0x55f01a1ae880, 123;
v0x55f01a1ae880_124 .array/port v0x55f01a1ae880, 124;
v0x55f01a1ae880_125 .array/port v0x55f01a1ae880, 125;
v0x55f01a1ae880_126 .array/port v0x55f01a1ae880, 126;
E_0x55f01a1adda0/31 .event anyedge, v0x55f01a1ae880_123, v0x55f01a1ae880_124, v0x55f01a1ae880_125, v0x55f01a1ae880_126;
v0x55f01a1ae880_127 .array/port v0x55f01a1ae880, 127;
v0x55f01a1ae880_128 .array/port v0x55f01a1ae880, 128;
v0x55f01a1ae880_129 .array/port v0x55f01a1ae880, 129;
v0x55f01a1ae880_130 .array/port v0x55f01a1ae880, 130;
E_0x55f01a1adda0/32 .event anyedge, v0x55f01a1ae880_127, v0x55f01a1ae880_128, v0x55f01a1ae880_129, v0x55f01a1ae880_130;
v0x55f01a1ae880_131 .array/port v0x55f01a1ae880, 131;
v0x55f01a1ae880_132 .array/port v0x55f01a1ae880, 132;
v0x55f01a1ae880_133 .array/port v0x55f01a1ae880, 133;
v0x55f01a1ae880_134 .array/port v0x55f01a1ae880, 134;
E_0x55f01a1adda0/33 .event anyedge, v0x55f01a1ae880_131, v0x55f01a1ae880_132, v0x55f01a1ae880_133, v0x55f01a1ae880_134;
v0x55f01a1ae880_135 .array/port v0x55f01a1ae880, 135;
v0x55f01a1ae880_136 .array/port v0x55f01a1ae880, 136;
v0x55f01a1ae880_137 .array/port v0x55f01a1ae880, 137;
v0x55f01a1ae880_138 .array/port v0x55f01a1ae880, 138;
E_0x55f01a1adda0/34 .event anyedge, v0x55f01a1ae880_135, v0x55f01a1ae880_136, v0x55f01a1ae880_137, v0x55f01a1ae880_138;
v0x55f01a1ae880_139 .array/port v0x55f01a1ae880, 139;
v0x55f01a1ae880_140 .array/port v0x55f01a1ae880, 140;
v0x55f01a1ae880_141 .array/port v0x55f01a1ae880, 141;
v0x55f01a1ae880_142 .array/port v0x55f01a1ae880, 142;
E_0x55f01a1adda0/35 .event anyedge, v0x55f01a1ae880_139, v0x55f01a1ae880_140, v0x55f01a1ae880_141, v0x55f01a1ae880_142;
v0x55f01a1ae880_143 .array/port v0x55f01a1ae880, 143;
v0x55f01a1ae880_144 .array/port v0x55f01a1ae880, 144;
v0x55f01a1ae880_145 .array/port v0x55f01a1ae880, 145;
v0x55f01a1ae880_146 .array/port v0x55f01a1ae880, 146;
E_0x55f01a1adda0/36 .event anyedge, v0x55f01a1ae880_143, v0x55f01a1ae880_144, v0x55f01a1ae880_145, v0x55f01a1ae880_146;
v0x55f01a1ae880_147 .array/port v0x55f01a1ae880, 147;
v0x55f01a1ae880_148 .array/port v0x55f01a1ae880, 148;
v0x55f01a1ae880_149 .array/port v0x55f01a1ae880, 149;
v0x55f01a1ae880_150 .array/port v0x55f01a1ae880, 150;
E_0x55f01a1adda0/37 .event anyedge, v0x55f01a1ae880_147, v0x55f01a1ae880_148, v0x55f01a1ae880_149, v0x55f01a1ae880_150;
v0x55f01a1ae880_151 .array/port v0x55f01a1ae880, 151;
v0x55f01a1ae880_152 .array/port v0x55f01a1ae880, 152;
v0x55f01a1ae880_153 .array/port v0x55f01a1ae880, 153;
v0x55f01a1ae880_154 .array/port v0x55f01a1ae880, 154;
E_0x55f01a1adda0/38 .event anyedge, v0x55f01a1ae880_151, v0x55f01a1ae880_152, v0x55f01a1ae880_153, v0x55f01a1ae880_154;
v0x55f01a1ae880_155 .array/port v0x55f01a1ae880, 155;
v0x55f01a1ae880_156 .array/port v0x55f01a1ae880, 156;
v0x55f01a1ae880_157 .array/port v0x55f01a1ae880, 157;
v0x55f01a1ae880_158 .array/port v0x55f01a1ae880, 158;
E_0x55f01a1adda0/39 .event anyedge, v0x55f01a1ae880_155, v0x55f01a1ae880_156, v0x55f01a1ae880_157, v0x55f01a1ae880_158;
v0x55f01a1ae880_159 .array/port v0x55f01a1ae880, 159;
v0x55f01a1ae880_160 .array/port v0x55f01a1ae880, 160;
v0x55f01a1ae880_161 .array/port v0x55f01a1ae880, 161;
v0x55f01a1ae880_162 .array/port v0x55f01a1ae880, 162;
E_0x55f01a1adda0/40 .event anyedge, v0x55f01a1ae880_159, v0x55f01a1ae880_160, v0x55f01a1ae880_161, v0x55f01a1ae880_162;
v0x55f01a1ae880_163 .array/port v0x55f01a1ae880, 163;
v0x55f01a1ae880_164 .array/port v0x55f01a1ae880, 164;
v0x55f01a1ae880_165 .array/port v0x55f01a1ae880, 165;
v0x55f01a1ae880_166 .array/port v0x55f01a1ae880, 166;
E_0x55f01a1adda0/41 .event anyedge, v0x55f01a1ae880_163, v0x55f01a1ae880_164, v0x55f01a1ae880_165, v0x55f01a1ae880_166;
v0x55f01a1ae880_167 .array/port v0x55f01a1ae880, 167;
v0x55f01a1ae880_168 .array/port v0x55f01a1ae880, 168;
v0x55f01a1ae880_169 .array/port v0x55f01a1ae880, 169;
v0x55f01a1ae880_170 .array/port v0x55f01a1ae880, 170;
E_0x55f01a1adda0/42 .event anyedge, v0x55f01a1ae880_167, v0x55f01a1ae880_168, v0x55f01a1ae880_169, v0x55f01a1ae880_170;
v0x55f01a1ae880_171 .array/port v0x55f01a1ae880, 171;
v0x55f01a1ae880_172 .array/port v0x55f01a1ae880, 172;
v0x55f01a1ae880_173 .array/port v0x55f01a1ae880, 173;
v0x55f01a1ae880_174 .array/port v0x55f01a1ae880, 174;
E_0x55f01a1adda0/43 .event anyedge, v0x55f01a1ae880_171, v0x55f01a1ae880_172, v0x55f01a1ae880_173, v0x55f01a1ae880_174;
v0x55f01a1ae880_175 .array/port v0x55f01a1ae880, 175;
v0x55f01a1ae880_176 .array/port v0x55f01a1ae880, 176;
v0x55f01a1ae880_177 .array/port v0x55f01a1ae880, 177;
v0x55f01a1ae880_178 .array/port v0x55f01a1ae880, 178;
E_0x55f01a1adda0/44 .event anyedge, v0x55f01a1ae880_175, v0x55f01a1ae880_176, v0x55f01a1ae880_177, v0x55f01a1ae880_178;
v0x55f01a1ae880_179 .array/port v0x55f01a1ae880, 179;
v0x55f01a1ae880_180 .array/port v0x55f01a1ae880, 180;
v0x55f01a1ae880_181 .array/port v0x55f01a1ae880, 181;
v0x55f01a1ae880_182 .array/port v0x55f01a1ae880, 182;
E_0x55f01a1adda0/45 .event anyedge, v0x55f01a1ae880_179, v0x55f01a1ae880_180, v0x55f01a1ae880_181, v0x55f01a1ae880_182;
v0x55f01a1ae880_183 .array/port v0x55f01a1ae880, 183;
v0x55f01a1ae880_184 .array/port v0x55f01a1ae880, 184;
v0x55f01a1ae880_185 .array/port v0x55f01a1ae880, 185;
v0x55f01a1ae880_186 .array/port v0x55f01a1ae880, 186;
E_0x55f01a1adda0/46 .event anyedge, v0x55f01a1ae880_183, v0x55f01a1ae880_184, v0x55f01a1ae880_185, v0x55f01a1ae880_186;
v0x55f01a1ae880_187 .array/port v0x55f01a1ae880, 187;
v0x55f01a1ae880_188 .array/port v0x55f01a1ae880, 188;
v0x55f01a1ae880_189 .array/port v0x55f01a1ae880, 189;
v0x55f01a1ae880_190 .array/port v0x55f01a1ae880, 190;
E_0x55f01a1adda0/47 .event anyedge, v0x55f01a1ae880_187, v0x55f01a1ae880_188, v0x55f01a1ae880_189, v0x55f01a1ae880_190;
v0x55f01a1ae880_191 .array/port v0x55f01a1ae880, 191;
v0x55f01a1ae880_192 .array/port v0x55f01a1ae880, 192;
v0x55f01a1ae880_193 .array/port v0x55f01a1ae880, 193;
v0x55f01a1ae880_194 .array/port v0x55f01a1ae880, 194;
E_0x55f01a1adda0/48 .event anyedge, v0x55f01a1ae880_191, v0x55f01a1ae880_192, v0x55f01a1ae880_193, v0x55f01a1ae880_194;
v0x55f01a1ae880_195 .array/port v0x55f01a1ae880, 195;
v0x55f01a1ae880_196 .array/port v0x55f01a1ae880, 196;
v0x55f01a1ae880_197 .array/port v0x55f01a1ae880, 197;
v0x55f01a1ae880_198 .array/port v0x55f01a1ae880, 198;
E_0x55f01a1adda0/49 .event anyedge, v0x55f01a1ae880_195, v0x55f01a1ae880_196, v0x55f01a1ae880_197, v0x55f01a1ae880_198;
v0x55f01a1ae880_199 .array/port v0x55f01a1ae880, 199;
v0x55f01a1ae880_200 .array/port v0x55f01a1ae880, 200;
v0x55f01a1ae880_201 .array/port v0x55f01a1ae880, 201;
v0x55f01a1ae880_202 .array/port v0x55f01a1ae880, 202;
E_0x55f01a1adda0/50 .event anyedge, v0x55f01a1ae880_199, v0x55f01a1ae880_200, v0x55f01a1ae880_201, v0x55f01a1ae880_202;
v0x55f01a1ae880_203 .array/port v0x55f01a1ae880, 203;
v0x55f01a1ae880_204 .array/port v0x55f01a1ae880, 204;
v0x55f01a1ae880_205 .array/port v0x55f01a1ae880, 205;
v0x55f01a1ae880_206 .array/port v0x55f01a1ae880, 206;
E_0x55f01a1adda0/51 .event anyedge, v0x55f01a1ae880_203, v0x55f01a1ae880_204, v0x55f01a1ae880_205, v0x55f01a1ae880_206;
v0x55f01a1ae880_207 .array/port v0x55f01a1ae880, 207;
v0x55f01a1ae880_208 .array/port v0x55f01a1ae880, 208;
v0x55f01a1ae880_209 .array/port v0x55f01a1ae880, 209;
v0x55f01a1ae880_210 .array/port v0x55f01a1ae880, 210;
E_0x55f01a1adda0/52 .event anyedge, v0x55f01a1ae880_207, v0x55f01a1ae880_208, v0x55f01a1ae880_209, v0x55f01a1ae880_210;
v0x55f01a1ae880_211 .array/port v0x55f01a1ae880, 211;
v0x55f01a1ae880_212 .array/port v0x55f01a1ae880, 212;
v0x55f01a1ae880_213 .array/port v0x55f01a1ae880, 213;
v0x55f01a1ae880_214 .array/port v0x55f01a1ae880, 214;
E_0x55f01a1adda0/53 .event anyedge, v0x55f01a1ae880_211, v0x55f01a1ae880_212, v0x55f01a1ae880_213, v0x55f01a1ae880_214;
v0x55f01a1ae880_215 .array/port v0x55f01a1ae880, 215;
v0x55f01a1ae880_216 .array/port v0x55f01a1ae880, 216;
v0x55f01a1ae880_217 .array/port v0x55f01a1ae880, 217;
v0x55f01a1ae880_218 .array/port v0x55f01a1ae880, 218;
E_0x55f01a1adda0/54 .event anyedge, v0x55f01a1ae880_215, v0x55f01a1ae880_216, v0x55f01a1ae880_217, v0x55f01a1ae880_218;
v0x55f01a1ae880_219 .array/port v0x55f01a1ae880, 219;
v0x55f01a1ae880_220 .array/port v0x55f01a1ae880, 220;
v0x55f01a1ae880_221 .array/port v0x55f01a1ae880, 221;
v0x55f01a1ae880_222 .array/port v0x55f01a1ae880, 222;
E_0x55f01a1adda0/55 .event anyedge, v0x55f01a1ae880_219, v0x55f01a1ae880_220, v0x55f01a1ae880_221, v0x55f01a1ae880_222;
v0x55f01a1ae880_223 .array/port v0x55f01a1ae880, 223;
v0x55f01a1ae880_224 .array/port v0x55f01a1ae880, 224;
v0x55f01a1ae880_225 .array/port v0x55f01a1ae880, 225;
v0x55f01a1ae880_226 .array/port v0x55f01a1ae880, 226;
E_0x55f01a1adda0/56 .event anyedge, v0x55f01a1ae880_223, v0x55f01a1ae880_224, v0x55f01a1ae880_225, v0x55f01a1ae880_226;
v0x55f01a1ae880_227 .array/port v0x55f01a1ae880, 227;
v0x55f01a1ae880_228 .array/port v0x55f01a1ae880, 228;
v0x55f01a1ae880_229 .array/port v0x55f01a1ae880, 229;
v0x55f01a1ae880_230 .array/port v0x55f01a1ae880, 230;
E_0x55f01a1adda0/57 .event anyedge, v0x55f01a1ae880_227, v0x55f01a1ae880_228, v0x55f01a1ae880_229, v0x55f01a1ae880_230;
v0x55f01a1ae880_231 .array/port v0x55f01a1ae880, 231;
v0x55f01a1ae880_232 .array/port v0x55f01a1ae880, 232;
v0x55f01a1ae880_233 .array/port v0x55f01a1ae880, 233;
v0x55f01a1ae880_234 .array/port v0x55f01a1ae880, 234;
E_0x55f01a1adda0/58 .event anyedge, v0x55f01a1ae880_231, v0x55f01a1ae880_232, v0x55f01a1ae880_233, v0x55f01a1ae880_234;
v0x55f01a1ae880_235 .array/port v0x55f01a1ae880, 235;
v0x55f01a1ae880_236 .array/port v0x55f01a1ae880, 236;
v0x55f01a1ae880_237 .array/port v0x55f01a1ae880, 237;
v0x55f01a1ae880_238 .array/port v0x55f01a1ae880, 238;
E_0x55f01a1adda0/59 .event anyedge, v0x55f01a1ae880_235, v0x55f01a1ae880_236, v0x55f01a1ae880_237, v0x55f01a1ae880_238;
v0x55f01a1ae880_239 .array/port v0x55f01a1ae880, 239;
v0x55f01a1ae880_240 .array/port v0x55f01a1ae880, 240;
v0x55f01a1ae880_241 .array/port v0x55f01a1ae880, 241;
v0x55f01a1ae880_242 .array/port v0x55f01a1ae880, 242;
E_0x55f01a1adda0/60 .event anyedge, v0x55f01a1ae880_239, v0x55f01a1ae880_240, v0x55f01a1ae880_241, v0x55f01a1ae880_242;
v0x55f01a1ae880_243 .array/port v0x55f01a1ae880, 243;
v0x55f01a1ae880_244 .array/port v0x55f01a1ae880, 244;
v0x55f01a1ae880_245 .array/port v0x55f01a1ae880, 245;
v0x55f01a1ae880_246 .array/port v0x55f01a1ae880, 246;
E_0x55f01a1adda0/61 .event anyedge, v0x55f01a1ae880_243, v0x55f01a1ae880_244, v0x55f01a1ae880_245, v0x55f01a1ae880_246;
v0x55f01a1ae880_247 .array/port v0x55f01a1ae880, 247;
v0x55f01a1ae880_248 .array/port v0x55f01a1ae880, 248;
v0x55f01a1ae880_249 .array/port v0x55f01a1ae880, 249;
v0x55f01a1ae880_250 .array/port v0x55f01a1ae880, 250;
E_0x55f01a1adda0/62 .event anyedge, v0x55f01a1ae880_247, v0x55f01a1ae880_248, v0x55f01a1ae880_249, v0x55f01a1ae880_250;
v0x55f01a1ae880_251 .array/port v0x55f01a1ae880, 251;
v0x55f01a1ae880_252 .array/port v0x55f01a1ae880, 252;
v0x55f01a1ae880_253 .array/port v0x55f01a1ae880, 253;
v0x55f01a1ae880_254 .array/port v0x55f01a1ae880, 254;
E_0x55f01a1adda0/63 .event anyedge, v0x55f01a1ae880_251, v0x55f01a1ae880_252, v0x55f01a1ae880_253, v0x55f01a1ae880_254;
v0x55f01a1ae880_255 .array/port v0x55f01a1ae880, 255;
E_0x55f01a1adda0/64 .event anyedge, v0x55f01a1ae880_255;
E_0x55f01a1adda0 .event/or E_0x55f01a1adda0/0, E_0x55f01a1adda0/1, E_0x55f01a1adda0/2, E_0x55f01a1adda0/3, E_0x55f01a1adda0/4, E_0x55f01a1adda0/5, E_0x55f01a1adda0/6, E_0x55f01a1adda0/7, E_0x55f01a1adda0/8, E_0x55f01a1adda0/9, E_0x55f01a1adda0/10, E_0x55f01a1adda0/11, E_0x55f01a1adda0/12, E_0x55f01a1adda0/13, E_0x55f01a1adda0/14, E_0x55f01a1adda0/15, E_0x55f01a1adda0/16, E_0x55f01a1adda0/17, E_0x55f01a1adda0/18, E_0x55f01a1adda0/19, E_0x55f01a1adda0/20, E_0x55f01a1adda0/21, E_0x55f01a1adda0/22, E_0x55f01a1adda0/23, E_0x55f01a1adda0/24, E_0x55f01a1adda0/25, E_0x55f01a1adda0/26, E_0x55f01a1adda0/27, E_0x55f01a1adda0/28, E_0x55f01a1adda0/29, E_0x55f01a1adda0/30, E_0x55f01a1adda0/31, E_0x55f01a1adda0/32, E_0x55f01a1adda0/33, E_0x55f01a1adda0/34, E_0x55f01a1adda0/35, E_0x55f01a1adda0/36, E_0x55f01a1adda0/37, E_0x55f01a1adda0/38, E_0x55f01a1adda0/39, E_0x55f01a1adda0/40, E_0x55f01a1adda0/41, E_0x55f01a1adda0/42, E_0x55f01a1adda0/43, E_0x55f01a1adda0/44, E_0x55f01a1adda0/45, E_0x55f01a1adda0/46, E_0x55f01a1adda0/47, E_0x55f01a1adda0/48, E_0x55f01a1adda0/49, E_0x55f01a1adda0/50, E_0x55f01a1adda0/51, E_0x55f01a1adda0/52, E_0x55f01a1adda0/53, E_0x55f01a1adda0/54, E_0x55f01a1adda0/55, E_0x55f01a1adda0/56, E_0x55f01a1adda0/57, E_0x55f01a1adda0/58, E_0x55f01a1adda0/59, E_0x55f01a1adda0/60, E_0x55f01a1adda0/61, E_0x55f01a1adda0/62, E_0x55f01a1adda0/63, E_0x55f01a1adda0/64;
S_0x55f01a1b28e0 .scope module, "WB_STAGE" "wb_stage" 25 248, 22 24 0, S_0x55f01a197740;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55f01a1b2ac0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55f01a1cfea0 .functor BUFZ 1, L_0x55f01a1cf900, C4<0>, C4<0>, C4<0>;
L_0x7f4890a78840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f01a1b2ca0_0 .net/2u *"_ivl_0", 3 0, L_0x7f4890a78840;  1 drivers
v0x55f01a1b2d80_0 .net *"_ivl_2", 0 0, L_0x55f01a1cfa30;  1 drivers
v0x55f01a1b2e40_0 .net "wb_alu_result", 31 0, L_0x55f01a1cf5e0;  alias, 1 drivers
v0x55f01a1b2f60_0 .net "wb_mem_data", 31 0, v0x55f01a1b1240_0;  alias, 1 drivers
v0x55f01a1b3070_0 .net "wb_mem_to_reg", 0 0, L_0x55f01a1cf970;  alias, 1 drivers
v0x55f01a1b3160_0 .net "wb_opcode", 3 0, L_0x55f01a1cf730;  alias, 1 drivers
v0x55f01a1b3200_0 .net "wb_rd", 5 0, L_0x55f01a1cf650;  alias, 1 drivers
v0x55f01a1b32f0_0 .net "wb_reg_write", 0 0, L_0x55f01a1cf900;  alias, 1 drivers
v0x55f01a1b33e0_0 .net "wb_rt", 5 0, L_0x55f01a1cf6c0;  alias, 1 drivers
v0x55f01a1b34a0_0 .net "wb_write_data", 31 0, L_0x55f01a1cfce0;  alias, 1 drivers
v0x55f01a1b3540_0 .net "wb_write_en", 0 0, L_0x55f01a1cfea0;  alias, 1 drivers
v0x55f01a1b3630_0 .net "wb_write_reg", 5 0, L_0x55f01a1cfb60;  alias, 1 drivers
L_0x55f01a1cfa30 .cmp/eq 4, L_0x55f01a1cf730, L_0x7f4890a78840;
L_0x55f01a1cfb60 .functor MUXZ 6, L_0x55f01a1cf650, L_0x55f01a1cf6c0, L_0x55f01a1cfa30, C4<>;
L_0x55f01a1cfce0 .functor MUXZ 32, L_0x55f01a1cf5e0, v0x55f01a1b1240_0, L_0x55f01a1cf970, C4<>;
    .scope S_0x55f01a188260;
T_2 ;
    %wait E_0x55f01a188570;
    %load/vec4 v0x55f01a1887a0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1885d0_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x55f01a188870_0;
    %inv;
    %store/vec4 v0x55f01a1885d0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x55f01a1886b0_0;
    %store/vec4 v0x55f01a1885d0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f01a189550;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1898e0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55f01a189550;
T_4 ;
    %wait E_0x55f01a172060;
    %load/vec4 v0x55f01a1899b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a1898e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f01a1897f0_0;
    %assign/vec4 v0x55f01a1898e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f01a1847d0;
T_5 ;
    %wait E_0x55f01a184b00;
    %load/vec4 v0x55f01a185370_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_5.2, 5;
    %load/vec4 v0x55f01a185370_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x55f01a185370_0;
    %load/vec4a v0x55f01a185640, 4;
    %store/vec4 v0x55f01a185540_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a185540_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f01a1847d0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a185480_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55f01a185480_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f01a185480_0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %load/vec4 v0x55f01a185480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f01a185480_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a185640, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x55f01a183e90;
T_7 ;
    %wait E_0x55f01a184150;
    %load/vec4 v0x55f01a184290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a184440_0, 0;
    %load/vec4 v0x55f01a184500_0;
    %assign/vec4 v0x55f01a184630_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f01a184350_0;
    %assign/vec4 v0x55f01a184440_0, 0;
    %load/vec4 v0x55f01a184500_0;
    %assign/vec4 v0x55f01a184630_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f01a17e940;
T_8 ;
    %wait E_0x55f01a17f420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a17fa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a17f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a17f8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a17f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a17f630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a17f730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %load/vec4 v0x55f01a17f9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.0 ;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17fa60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17fa60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17fa60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17fa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17fa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17fa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a17f480_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f730_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f630_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a17f630_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f01a180060;
T_9 ;
    %wait E_0x55f01a180270;
    %load/vec4 v0x55f01a182230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1811b0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x55f01a1811b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f01a1811b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f01a181760, 0, 4;
    %load/vec4 v0x55f01a1811b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f01a1811b0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f01a1816a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55f01a182320_0;
    %load/vec4 v0x55f01a182400_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f01a181760, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55f01a182400_0, v0x55f01a182320_0, $time, v0x55f01a1816a0_0, v0x55f01a1813f0_0, v0x55f01a1815c0_0 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f01a17fbc0;
T_10 ;
    %wait E_0x55f01a17fdb0;
    %load/vec4 v0x55f01a17ff40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55f01a17ff40_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f01a17fe30_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55f01a17ff40_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f01a17fe30_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f01a17e470;
T_11 ;
    %wait E_0x55f01a17e8c0;
    %load/vec4 v0x55f01a1836b0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55f01a183440_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55f01a183440_0, v0x55f01a183770_0, S<0,vec4,s10>, &PV<v0x55f01a183440_0, 22, 10> {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f01a17e470;
T_12 ;
    %wait E_0x55f01a172060;
    %load/vec4 v0x55f01a1838f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55f01a1829f0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55f01a1835f0_0, v0x55f01a183440_0, v0x55f01a1836b0_0, v0x55f01a183830_0, v0x55f01a183990_0, v0x55f01a183770_0, S<0,vec4,s32>, v0x55f01a1829f0_0, v0x55f01a182d10_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f01a17bfe0;
T_13 ;
    %wait E_0x55f01a172060;
    %load/vec4 v0x55f01a17deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a17cbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a17cd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a17ce40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a17c840_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a17ccb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a17cfe0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a17d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a17cf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a17ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a17cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a17c6b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f01a17c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a17c7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a17c950_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f01a17d8b0_0;
    %assign/vec4 v0x55f01a17cbf0_0, 0;
    %load/vec4 v0x55f01a17da70_0;
    %assign/vec4 v0x55f01a17cd70_0, 0;
    %load/vec4 v0x55f01a17db50_0;
    %assign/vec4 v0x55f01a17ce40_0, 0;
    %load/vec4 v0x55f01a17d4b0_0;
    %assign/vec4 v0x55f01a17c840_0, 0;
    %load/vec4 v0x55f01a17d990_0;
    %assign/vec4 v0x55f01a17ccb0_0, 0;
    %load/vec4 v0x55f01a17dcf0_0;
    %assign/vec4 v0x55f01a17cfe0_0, 0;
    %load/vec4 v0x55f01a17ddd0_0;
    %assign/vec4 v0x55f01a17d0b0_0, 0;
    %load/vec4 v0x55f01a17dc30_0;
    %assign/vec4 v0x55f01a17cf10_0, 0;
    %load/vec4 v0x55f01a17d650_0;
    %assign/vec4 v0x55f01a17ca10_0, 0;
    %load/vec4 v0x55f01a17d710_0;
    %assign/vec4 v0x55f01a17cab0_0, 0;
    %load/vec4 v0x55f01a17d330_0;
    %assign/vec4 v0x55f01a17c6b0_0, 0;
    %load/vec4 v0x55f01a17d180_0;
    %assign/vec4 v0x55f01a17c5c0_0, 0;
    %load/vec4 v0x55f01a17d3f0_0;
    %assign/vec4 v0x55f01a17c7a0_0, 0;
    %load/vec4 v0x55f01a17d590_0;
    %assign/vec4 v0x55f01a17c950_0, 0;
    %load/vec4 v0x55f01a17d7d0_0;
    %assign/vec4 v0x55f01a17cb50_0, 0;
    %load/vec4 v0x55f01a17d4b0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55f01a17d8b0_0, v0x55f01a17d990_0, v0x55f01a17dcf0_0, v0x55f01a17ddd0_0, S<0,vec4,s32>, v0x55f01a17d4b0_0, v0x55f01a17d7d0_0, v0x55f01a17dc30_0, v0x55f01a17d650_0 {1 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f01a165b40;
T_14 ;
    %wait E_0x55f01a171130;
    %load/vec4 v0x55f01a11a7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1763f0_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x55f01a146820_0;
    %load/vec4 v0x55f01a0d88b0_0;
    %add;
    %store/vec4 v0x55f01a1763f0_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x55f01a146820_0;
    %load/vec4 v0x55f01a0d88b0_0;
    %sub;
    %store/vec4 v0x55f01a1763f0_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x55f01a146820_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f01a1763f0_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x55f01a146820_0;
    %store/vec4 v0x55f01a1763f0_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55f01a165e30;
T_15 ;
    %wait E_0x55f01a1729f0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55f01a177d00_0, v0x55f01a177b60_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f01a178240;
T_16 ;
    %wait E_0x55f01a172060;
    %load/vec4 v0x55f01a178eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a178f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a179050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a179390_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a179530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f01a1792b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a179610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a1791f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a179470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a179130_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f01a178730_0;
    %assign/vec4 v0x55f01a178f70_0, 0;
    %load/vec4 v0x55f01a178820_0;
    %assign/vec4 v0x55f01a179050_0, 0;
    %load/vec4 v0x55f01a178b90_0;
    %assign/vec4 v0x55f01a179390_0, 0;
    %load/vec4 v0x55f01a178d30_0;
    %assign/vec4 v0x55f01a179530_0, 0;
    %load/vec4 v0x55f01a178ab0_0;
    %assign/vec4 v0x55f01a1792b0_0, 0;
    %load/vec4 v0x55f01a178e10_0;
    %assign/vec4 v0x55f01a179610_0, 0;
    %load/vec4 v0x55f01a1789c0_0;
    %assign/vec4 v0x55f01a1791f0_0, 0;
    %load/vec4 v0x55f01a178c70_0;
    %assign/vec4 v0x55f01a179470_0, 0;
    %load/vec4 v0x55f01a178920_0;
    %assign/vec4 v0x55f01a179130_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55f01a178730_0, v0x55f01a178820_0, v0x55f01a178b90_0, v0x55f01a178d30_0, v0x55f01a178ab0_0, v0x55f01a178c70_0, v0x55f01a178920_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f01a18aea0;
T_17 ;
    %wait E_0x55f01a18b280;
    %load/vec4 v0x55f01a18bad0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0x55f01a18bad0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x55f01a18bad0_0;
    %load/vec4a v0x55f01a18bd60, 4;
    %store/vec4 v0x55f01a18e770_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a18e770_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f01a18aea0;
T_18 ;
    %wait E_0x55f01a18b200;
    %load/vec4 v0x55f01a18e630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55f01a18bad0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v0x55f01a18bad0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55f01a18e850_0;
    %ix/getv 3, v0x55f01a18bad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f01a18bd60, 0, 4;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f01a18aea0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a18bcc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x55f01a18bcc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f01a18bcc0_0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %load/vec4 v0x55f01a18bcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f01a18bcc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a18bd60, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x55f01a18aa40;
T_20 ;
    %wait E_0x55f01a172060;
    %load/vec4 v0x55f01a18ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55f01a18eb60_0, v0x55f01a18f1d0_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f01a093590;
T_21 ;
    %wait E_0x55f01a194300;
    %load/vec4 v0x55f01a194dd0_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_21.0, 8;
    %ix/getv 4, v0x55f01a194dd0_0;
    %load/vec4a v0x55f01a194f10, 4;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x55f01a194e70_0, 0, 32;
    %load/vec4 v0x55f01a194dd0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_21.2, 5;
    %vpi_call/w 23 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x55f01a194dd0_0, v0x55f01a194dd0_0, &A<v0x55f01a194f10, v0x55f01a194dd0_0 > {0 0 0};
T_21.2 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55f01a093590;
T_22 ;
    %fork t_1, S_0x55f01a194b50;
    %jmp t_0;
    .scope S_0x55f01a194b50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a194d30_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x55f01a194d30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f01a194d30_0;
    %store/vec4a v0x55f01a194f10, 4, 0;
    %load/vec4 v0x55f01a194d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f01a194d30_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a194f10, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a194f10, 4, 0;
    %end;
    .scope S_0x55f01a093590;
t_0 %join;
    %end;
    .thread T_22;
    .scope S_0x55f01a1aac30;
T_23 ;
    %wait E_0x55f01a1aafb0;
    %load/vec4 v0x55f01a1ab1e0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1ab010_0, 0, 1;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v0x55f01a1ab2b0_0;
    %inv;
    %store/vec4 v0x55f01a1ab010_0, 0, 1;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0x55f01a1ab0f0_0;
    %store/vec4 v0x55f01a1ab010_0, 0, 1;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f01a1ac000;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1ac400_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x55f01a1ac000;
T_25 ;
    %wait E_0x55f01a197ec0;
    %load/vec4 v0x55f01a1ac4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a1ac400_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55f01a1ac310_0;
    %assign/vec4 v0x55f01a1ac400_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f01a1a7280;
T_26 ;
    %wait E_0x55f01a1a75b0;
    %load/vec4 v0x55f01a1a7e20_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_26.2, 5;
    %load/vec4 v0x55f01a1a7e20_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %ix/getv 4, v0x55f01a1a7e20_0;
    %load/vec4a v0x55f01a1a8000, 4;
    %store/vec4 v0x55f01a1a7f30_0, 0, 32;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1a7f30_0, 0, 32;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55f01a1a7280;
T_27 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1a8000, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1a8000, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1a8000, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1a8000, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1a8000, 4, 0;
    %vpi_call/w 26 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x55f01a1a8000, 0>, &A<v0x55f01a1a8000, 1>, &A<v0x55f01a1a8000, 2>, &A<v0x55f01a1a8000, 3>, &A<v0x55f01a1a8000, 4> {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x55f01a1a6940;
T_28 ;
    %wait E_0x55f01a1a6c00;
    %load/vec4 v0x55f01a1a6d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a1a6ef0_0, 0;
    %load/vec4 v0x55f01a1a6fb0_0;
    %assign/vec4 v0x55f01a1a70e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55f01a1a6e00_0;
    %assign/vec4 v0x55f01a1a6ef0_0, 0;
    %load/vec4 v0x55f01a1a6fb0_0;
    %assign/vec4 v0x55f01a1a70e0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f01a1a12e0;
T_29 ;
    %wait E_0x55f01a1a1dc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1a2400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1a21a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1a2290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1a1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1a1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1a20d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %load/vec4 v0x55f01a1a2360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %jmp T_29.11;
T_29.0 ;
    %jmp T_29.11;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a2400_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %jmp T_29.11;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a2400_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %jmp T_29.11;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a2400_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a2400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a1f00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a2400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a21a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a1f00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a2290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a1f00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a2400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a1f00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f01a1a1e20_0, 0, 3;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a20d0_0, 0, 1;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a1fd0_0, 0, 1;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1a1fd0_0, 0, 1;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55f01a1a2a00;
T_30 ;
    %wait E_0x55f01a1a2c10;
    %load/vec4 v0x55f01a1a4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1a3b50_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x55f01a1a3b50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f01a1a3b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f01a1a4100, 0, 4;
    %load/vec4 v0x55f01a1a3b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f01a1a3b50_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55f01a1a4040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x55f01a1a4cc0_0;
    %load/vec4 v0x55f01a1a4da0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f01a1a4100, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55f01a1a4da0_0, v0x55f01a1a4cc0_0, $time, v0x55f01a1a4040_0, v0x55f01a1a3d90_0, v0x55f01a1a3f60_0 {0 0 0};
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f01a1a2560;
T_31 ;
    %wait E_0x55f01a1a2750;
    %load/vec4 v0x55f01a1a28e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55f01a1a28e0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f01a1a27d0_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55f01a1a28e0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f01a1a27d0_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55f01a1a0e10;
T_32 ;
    %wait E_0x55f01a1a1260;
    %load/vec4 v0x55f01a1a6070_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x55f01a1a5e00_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55f01a1a5e00_0, v0x55f01a1a6130_0, S<0,vec4,s10>, &PV<v0x55f01a1a5e00_0, 22, 10> {1 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55f01a1a0e10;
T_33 ;
    %wait E_0x55f01a197ec0;
    %load/vec4 v0x55f01a1a62b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x55f01a1a53f0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55f01a1a5fb0_0, v0x55f01a1a5e00_0, v0x55f01a1a6070_0, v0x55f01a1a61f0_0, v0x55f01a1a6350_0, v0x55f01a1a6130_0, S<0,vec4,s32>, v0x55f01a1a53f0_0, v0x55f01a1a5710_0 {1 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55f01a19e960;
T_34 ;
    %wait E_0x55f01a197ec0;
    %load/vec4 v0x55f01a1a0880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a19f590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a19f760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a19f800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a19f1c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a19f6a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a19f970_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a19fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19f8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19f430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19f030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f01a19ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19f120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19f2d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55f01a1a0280_0;
    %assign/vec4 v0x55f01a19f590_0, 0;
    %load/vec4 v0x55f01a1a0440_0;
    %assign/vec4 v0x55f01a19f760_0, 0;
    %load/vec4 v0x55f01a1a0520_0;
    %assign/vec4 v0x55f01a19f800_0, 0;
    %load/vec4 v0x55f01a19fe80_0;
    %assign/vec4 v0x55f01a19f1c0_0, 0;
    %load/vec4 v0x55f01a1a0360_0;
    %assign/vec4 v0x55f01a19f6a0_0, 0;
    %load/vec4 v0x55f01a1a06c0_0;
    %assign/vec4 v0x55f01a19f970_0, 0;
    %load/vec4 v0x55f01a1a07a0_0;
    %assign/vec4 v0x55f01a19fa40_0, 0;
    %load/vec4 v0x55f01a1a0600_0;
    %assign/vec4 v0x55f01a19f8a0_0, 0;
    %load/vec4 v0x55f01a1a0020_0;
    %assign/vec4 v0x55f01a19f390_0, 0;
    %load/vec4 v0x55f01a1a00e0_0;
    %assign/vec4 v0x55f01a19f430_0, 0;
    %load/vec4 v0x55f01a19fd00_0;
    %assign/vec4 v0x55f01a19f030_0, 0;
    %load/vec4 v0x55f01a19fb30_0;
    %assign/vec4 v0x55f01a19ef40_0, 0;
    %load/vec4 v0x55f01a19fdc0_0;
    %assign/vec4 v0x55f01a19f120_0, 0;
    %load/vec4 v0x55f01a19ff60_0;
    %assign/vec4 v0x55f01a19f2d0_0, 0;
    %load/vec4 v0x55f01a1a01a0_0;
    %assign/vec4 v0x55f01a19f4d0_0, 0;
    %load/vec4 v0x55f01a19fe80_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55f01a1a0280_0, v0x55f01a1a0360_0, v0x55f01a1a06c0_0, v0x55f01a1a07a0_0, S<0,vec4,s32>, v0x55f01a19fe80_0, v0x55f01a1a01a0_0, v0x55f01a1a0600_0, v0x55f01a1a0020_0 {1 0 0};
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55f01a197cc0;
T_35 ;
    %wait E_0x55f01a197fa0;
    %load/vec4 v0x55f01a198200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1986f0_0, 0, 32;
    %jmp T_35.5;
T_35.0 ;
    %load/vec4 v0x55f01a198120_0;
    %load/vec4 v0x55f01a1982c0_0;
    %add;
    %store/vec4 v0x55f01a1986f0_0, 0, 32;
    %jmp T_35.5;
T_35.1 ;
    %load/vec4 v0x55f01a198120_0;
    %load/vec4 v0x55f01a1982c0_0;
    %sub;
    %store/vec4 v0x55f01a1986f0_0, 0, 32;
    %jmp T_35.5;
T_35.2 ;
    %load/vec4 v0x55f01a198120_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f01a1986f0_0, 0, 32;
    %jmp T_35.5;
T_35.3 ;
    %load/vec4 v0x55f01a198120_0;
    %store/vec4 v0x55f01a1986f0_0, 0, 32;
    %jmp T_35.5;
T_35.5 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55f01a197980;
T_36 ;
    %wait E_0x55f01a197c60;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55f01a19a0e0_0, v0x55f01a199f40_0 {0 0 0};
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55f01a19a690;
T_37 ;
    %wait E_0x55f01a197ec0;
    %load/vec4 v0x55f01a19b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a19b3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f01a19b490_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a19b7d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f01a19ba80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f01a19b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19b630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19b9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f01a19b570_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55f01a19ab80_0;
    %assign/vec4 v0x55f01a19b3b0_0, 0;
    %load/vec4 v0x55f01a19ac70_0;
    %assign/vec4 v0x55f01a19b490_0, 0;
    %load/vec4 v0x55f01a19aff0_0;
    %assign/vec4 v0x55f01a19b7d0_0, 0;
    %load/vec4 v0x55f01a19b170_0;
    %assign/vec4 v0x55f01a19ba80_0, 0;
    %load/vec4 v0x55f01a19af50_0;
    %assign/vec4 v0x55f01a19b6f0_0, 0;
    %load/vec4 v0x55f01a19b250_0;
    %assign/vec4 v0x55f01a19bb60_0, 0;
    %load/vec4 v0x55f01a19ae10_0;
    %assign/vec4 v0x55f01a19b630_0, 0;
    %load/vec4 v0x55f01a19b0b0_0;
    %assign/vec4 v0x55f01a19b9c0_0, 0;
    %load/vec4 v0x55f01a19ad70_0;
    %assign/vec4 v0x55f01a19b570_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55f01a19ab80_0, v0x55f01a19ac70_0, v0x55f01a19aff0_0, v0x55f01a19b170_0, v0x55f01a19af50_0, v0x55f01a19b0b0_0, v0x55f01a19ad70_0 {0 0 0};
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55f01a1ad9c0;
T_38 ;
    %wait E_0x55f01a1adda0;
    %load/vec4 v0x55f01a1ae5f0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_38.2, 5;
    %load/vec4 v0x55f01a1ae5f0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %ix/getv 4, v0x55f01a1ae5f0_0;
    %load/vec4a v0x55f01a1ae880, 4;
    %store/vec4 v0x55f01a1b1240_0, 0, 32;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1b1240_0, 0, 32;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55f01a1ad9c0;
T_39 ;
    %wait E_0x55f01a1add20;
    %load/vec4 v0x55f01a1b1150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55f01a1ae5f0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.4, 5;
    %load/vec4 v0x55f01a1ae5f0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x55f01a1b1300_0;
    %ix/getv 3, v0x55f01a1ae5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f01a1ae880, 0, 4;
T_39.2 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55f01a1ad9c0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f01a1ae7e0_0, 0, 32;
T_40.0 ;
    %load/vec4 v0x55f01a1ae7e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f01a1ae7e0_0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %load/vec4 v0x55f01a1ae7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f01a1ae7e0_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f01a1ae880, 4, 0;
    %end;
    .thread T_40;
    .scope S_0x55f01a1ad560;
T_41 ;
    %wait E_0x55f01a197ec0;
    %load/vec4 v0x55f01a1b17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55f01a1b1640_0, v0x55f01a1b1cd0_0 {0 0 0};
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55f01a165560;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1b7240_0, 0, 1;
T_42.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55f01a1b7240_0;
    %inv;
    %store/vec4 v0x55f01a1b7240_0, 0, 1;
    %jmp T_42.0;
    %end;
    .thread T_42;
    .scope S_0x55f01a165560;
T_43 ;
    %vpi_call/w 24 25 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 26 "$display", "  Simple CPU Pipeline Test" {0 0 0};
    %vpi_call/w 24 27 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f01a1b72e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f01a1b72e0_0, 0, 1;
    %vpi_call/w 24 33 "$display", "Time: %0t | Reset Released\012", $time {0 0 0};
    %vpi_call/w 24 36 "$display", "Program (First 5 Instructions):" {0 0 0};
    %vpi_call/w 24 37 "$display", "mem[0]: SVPC x40, 1   (x40 = PC+1 = 1)" {0 0 0};
    %vpi_call/w 24 38 "$display", "mem[1]: INC  x1, x0, 5 (x1 = 0 + 5 = 5)" {0 0 0};
    %vpi_call/w 24 39 "$display", "mem[2]: INC  x2, x0, 3 (x2 = 0 + 3 = 3)" {0 0 0};
    %vpi_call/w 24 40 "$display", "mem[3]: ADD  x3, x1, x2 (x3 = x1 + x2 = 5 + 3 = 8)" {0 0 0};
    %vpi_call/w 24 41 "$display", "mem[4]: NOP" {0 0 0};
    %vpi_call/w 24 42 "$display", "\012" {0 0 0};
    %vpi_call/w 24 47 "$display", "Running program...\012" {0 0 0};
    %delay 500000, 0;
    %delay 200000, 0;
    %vpi_call/w 24 54 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 55 "$display", "Register Values After Execution:" {0 0 0};
    %vpi_call/w 24 56 "$display", "========================================" {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %vpi_call/w 24 57 "$display", "x1  (reg 1)  = %0d (expected: 5)", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %vpi_call/w 24 58 "$display", "x2  (reg 2)  = %0d (expected: 3)", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %vpi_call/w 24 59 "$display", "x3  (reg 3)  = %0d (expected: 8)", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %vpi_call/w 24 60 "$display", "x40 (reg 40) = %0d (expected: 1)", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 24 61 "$display", "\012" {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %vpi_call/w 24 65 "$display", "\342\234\223 x1  = 5  (PASS)" {0 0 0};
    %jmp T_43.1;
T_43.0 ;
    %vpi_call/w 24 67 "$display", "\342\234\227 x1  != 5  (FAIL) - got %d", &A<v0x55f01a1a4100, 1> {0 0 0};
T_43.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_43.2, 4;
    %vpi_call/w 24 71 "$display", "\342\234\223 x2  = 3  (PASS)" {0 0 0};
    %jmp T_43.3;
T_43.2 ;
    %vpi_call/w 24 73 "$display", "\342\234\227 x2  != 3  (FAIL) - got %d", &A<v0x55f01a1a4100, 2> {0 0 0};
T_43.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_43.4, 4;
    %vpi_call/w 24 77 "$display", "\342\234\223 x3  = 8  (PASS)" {0 0 0};
    %jmp T_43.5;
T_43.4 ;
    %vpi_call/w 24 79 "$display", "\342\234\227 x3  != 8  (FAIL) - got %d", &A<v0x55f01a1a4100, 3> {0 0 0};
T_43.5 ;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f01a1a4100, 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.6, 4;
    %vpi_call/w 24 83 "$display", "\342\234\223 x40 = 1  (PASS)" {0 0 0};
    %jmp T_43.7;
T_43.6 ;
    %vpi_call/w 24 85 "$display", "\342\234\227 x40 != 1  (FAIL) - got %d", &A<v0x55f01a1a4100, 40> {0 0 0};
T_43.7 ;
    %vpi_call/w 24 88 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 24 89 "$display", "Test Complete" {0 0 0};
    %vpi_call/w 24 90 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 24 92 "$finish" {0 0 0};
    %end;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_cpu_simple.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
