
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000294    0.543947 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.017106    0.216771    0.771706    1.315653 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.216771    0.000159    1.315812 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005858    0.316394    0.237119    1.552930 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.316394    0.000119    1.553049 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004730    0.187105    0.156931    1.709980 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.187105    0.000096    1.710077 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.710077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000294    0.543947 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643947   clock uncertainty
                                  0.000000    0.643947   clock reconvergence pessimism
                                  0.117820    0.761767   library hold time
                                              0.761767   data required time
---------------------------------------------------------------------------------------------
                                              0.761767   data required time
                                             -1.710077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948310   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000439    0.545300 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015633    0.204444    0.762061    1.307361 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.204444    0.000213    1.307574 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005384    0.262060    0.214557    1.522131 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.262060    0.000059    1.522190 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004636    0.221944    0.189033    1.711223 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.221944    0.000057    1.711280 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.711280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000439    0.545300 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645300   clock uncertainty
                                  0.000000    0.645300   clock reconvergence pessimism
                                  0.110895    0.756195   library hold time
                                              0.756195   data required time
---------------------------------------------------------------------------------------------
                                              0.756195   data required time
                                             -1.711280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.955085   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000264    0.543917 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.031334    0.567433    1.135152    1.679069 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.567433    0.000357    1.679426 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004449    0.208359    0.135283    1.814709 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.208359    0.000089    1.814798 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.814798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000264    0.543917 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643917   clock uncertainty
                                  0.000000    0.643917   clock reconvergence pessimism
                                  0.113439    0.757356   library hold time
                                              0.757356   data required time
---------------------------------------------------------------------------------------------
                                              0.757356   data required time
                                             -1.814798   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057443   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000179    0.543832 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027912    0.311285    0.838870    1.382702 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.311286    0.000381    1.383083 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005479    0.284746    0.296783    1.679866 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.284746    0.000108    1.679974 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004199    0.172570    0.146201    1.826175 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.172570    0.000081    1.826256 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.826256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000179    0.543832 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643832   clock uncertainty
                                  0.000000    0.643832   clock reconvergence pessimism
                                  0.120816    0.764648   library hold time
                                              0.764648   data required time
---------------------------------------------------------------------------------------------
                                              0.764648   data required time
                                             -1.826256   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061608   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000411    0.545272 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.022966    0.267636    0.808961    1.354233 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.267638    0.000477    1.354710 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004112    0.157057    0.415065    1.769775 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.157057    0.000047    1.769822 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006300    0.142160    0.371758    2.141580 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.142160    0.000096    2.141677 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.141677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000411    0.545272 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645272   clock uncertainty
                                  0.000000    0.645272   clock reconvergence pessimism
                                  0.127321    0.772593   library hold time
                                              0.772593   data required time
---------------------------------------------------------------------------------------------
                                              0.772593   data required time
                                             -2.141677   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369084   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000364    0.544017 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005887    0.187589    0.887736    1.431753 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.187589    0.000076    1.431830 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006143    0.169348    0.152828    1.584658 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.169348    0.000069    1.584726 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.017351    0.456148    0.321379    1.906106 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.456148    0.000203    1.906309 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005357    0.196289    0.135582    2.041891 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.196289    0.000111    2.042002 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006202    0.128476    0.299562    2.341564 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.128476    0.000133    2.341697 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.341697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000389    0.545251 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645251   clock uncertainty
                                  0.000000    0.645251   clock reconvergence pessimism
                                  0.130175    0.775425   library hold time
                                              0.775425   data required time
---------------------------------------------------------------------------------------------
                                              0.775425   data required time
                                             -2.341697   data arrival time
---------------------------------------------------------------------------------------------
                                              1.566272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420590    0.001240    5.582521 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.582521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000389    0.545251 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645251   clock uncertainty
                                  0.000000    0.645251   clock reconvergence pessimism
                                  0.369480    1.014731   library removal time
                                              1.014731   data required time
---------------------------------------------------------------------------------------------
                                              1.014731   data required time
                                             -5.582521   data arrival time
---------------------------------------------------------------------------------------------
                                              4.567791   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420592    0.001346    5.582627 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.582627   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000411    0.545272 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645272   clock uncertainty
                                  0.000000    0.645272   clock reconvergence pessimism
                                  0.369480    1.014752   library removal time
                                              1.014752   data required time
---------------------------------------------------------------------------------------------
                                              1.014752   data required time
                                             -5.582627   data arrival time
---------------------------------------------------------------------------------------------
                                              4.567875   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420615    0.002232    5.583513 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638    0.310552 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310    0.544861 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000439    0.545300 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645300   clock uncertainty
                                  0.000000    0.645300   clock reconvergence pessimism
                                  0.369482    1.014782   library removal time
                                              1.014782   data required time
---------------------------------------------------------------------------------------------
                                              1.014782   data required time
                                             -5.583513   data arrival time
---------------------------------------------------------------------------------------------
                                              4.568731   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420591    0.001319    5.582600 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.582600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000294    0.543947 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643947   clock uncertainty
                                  0.000000    0.643947   clock reconvergence pessimism
                                  0.369279    1.013226   library removal time
                                              1.013226   data required time
---------------------------------------------------------------------------------------------
                                              1.013226   data required time
                                             -5.582600   data arrival time
---------------------------------------------------------------------------------------------
                                              4.569375   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420620    0.002383    5.583665 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000338    0.543991 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643991   clock uncertainty
                                  0.000000    0.643991   clock reconvergence pessimism
                                  0.369281    1.013272   library removal time
                                              1.013272   data required time
---------------------------------------------------------------------------------------------
                                              1.013272   data required time
                                             -5.583665   data arrival time
---------------------------------------------------------------------------------------------
                                              4.570393   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420621    0.002416    5.583697 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000364    0.544017 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.644017   clock uncertainty
                                  0.000000    0.644017   clock reconvergence pessimism
                                  0.369281    1.013298   library removal time
                                              1.013298   data required time
---------------------------------------------------------------------------------------------
                                              1.013298   data required time
                                             -5.583697   data arrival time
---------------------------------------------------------------------------------------------
                                              4.570399   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420620    0.002379    5.583660 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000220    0.543872 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643872   clock uncertainty
                                  0.000000    0.643872   clock reconvergence pessimism
                                  0.369281    1.013153   library removal time
                                              1.013153   data required time
---------------------------------------------------------------------------------------------
                                              1.013153   data required time
                                             -5.583660   data arrival time
---------------------------------------------------------------------------------------------
                                              4.570507   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420623    0.002478    5.583759 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000179    0.543832 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643832   clock uncertainty
                                  0.000000    0.643832   clock reconvergence pessimism
                                  0.369281    1.013113   library removal time
                                              1.013113   data required time
---------------------------------------------------------------------------------------------
                                              1.013113   data required time
                                             -5.583759   data arrival time
---------------------------------------------------------------------------------------------
                                              4.570646   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420628    0.002622    5.583904 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023970    0.131612    0.060006    0.060006 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000    0.060006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249908    0.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000413    0.310327 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326    0.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000264    0.543917 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643917   clock uncertainty
                                  0.000000    0.643917   clock reconvergence pessimism
                                  0.369282    1.013198   library removal time
                                              1.013198   data required time
---------------------------------------------------------------------------------------------
                                              1.013198   data required time
                                             -5.583904   data arrival time
---------------------------------------------------------------------------------------------
                                              4.570705   slack (MET)



