<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1047" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1047{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1047{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1047{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1047{left:105px;bottom:1054px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_1047{left:201px;bottom:1054px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t6_1047{left:77px;bottom:1034px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t7_1047{left:174px;bottom:1034px;letter-spacing:-0.14px;}
#t8_1047{left:77px;bottom:1011px;letter-spacing:-0.1px;}
#t9_1047{left:174px;bottom:1011px;letter-spacing:-0.11px;}
#ta_1047{left:186px;bottom:990px;letter-spacing:-0.1px;}
#tb_1047{left:186px;bottom:973px;letter-spacing:-0.11px;}
#tc_1047{left:186px;bottom:956px;letter-spacing:-0.11px;}
#td_1047{left:186px;bottom:940px;letter-spacing:-0.11px;}
#te_1047{left:174px;bottom:918px;letter-spacing:-0.11px;}
#tf_1047{left:174px;bottom:901px;letter-spacing:-0.1px;}
#tg_1047{left:77px;bottom:878px;}
#th_1047{left:174px;bottom:878px;letter-spacing:-0.12px;}
#ti_1047{left:77px;bottom:855px;letter-spacing:-0.09px;}
#tj_1047{left:174px;bottom:855px;letter-spacing:-0.14px;}
#tk_1047{left:186px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tl_1047{left:186px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tm_1047{left:186px;bottom:800px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tn_1047{left:186px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.03px;}
#to_1047{left:186px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tp_1047{left:186px;bottom:750px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tq_1047{left:186px;bottom:733px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tr_1047{left:186px;bottom:716px;letter-spacing:-0.14px;word-spacing:0.06px;}
#ts_1047{left:186px;bottom:700px;letter-spacing:-0.12px;}
#tt_1047{left:174px;bottom:678px;letter-spacing:-0.11px;}
#tu_1047{left:77px;bottom:655px;letter-spacing:-0.11px;}
#tv_1047{left:174px;bottom:655px;letter-spacing:-0.11px;}
#tw_1047{left:186px;bottom:634px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tx_1047{left:186px;bottom:617px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ty_1047{left:186px;bottom:600px;letter-spacing:-0.11px;}
#tz_1047{left:174px;bottom:579px;letter-spacing:-0.11px;}
#t10_1047{left:77px;bottom:556px;letter-spacing:-0.15px;}
#t11_1047{left:174px;bottom:556px;letter-spacing:-0.12px;}
#t12_1047{left:77px;bottom:533px;letter-spacing:-0.14px;}
#t13_1047{left:174px;bottom:533px;letter-spacing:-0.12px;}
#t14_1047{left:77px;bottom:510px;letter-spacing:-0.15px;}
#t15_1047{left:174px;bottom:510px;letter-spacing:-0.12px;}
#t16_1047{left:186px;bottom:489px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t17_1047{left:186px;bottom:472px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t18_1047{left:186px;bottom:455px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t19_1047{left:186px;bottom:438px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_1047{left:186px;bottom:422px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1b_1047{left:186px;bottom:405px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_1047{left:174px;bottom:383px;letter-spacing:-0.11px;}
#t1d_1047{left:77px;bottom:360px;letter-spacing:-0.14px;}
#t1e_1047{left:174px;bottom:360px;letter-spacing:-0.12px;}
#t1f_1047{left:174px;bottom:339px;letter-spacing:-0.11px;}
#t1g_1047{left:174px;bottom:322px;letter-spacing:-0.1px;}
#t1h_1047{left:77px;bottom:299px;letter-spacing:-0.14px;}
#t1i_1047{left:174px;bottom:299px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_1047{left:174px;bottom:278px;letter-spacing:-0.1px;}
#t1k_1047{left:77px;bottom:255px;letter-spacing:-0.15px;}
#t1l_1047{left:174px;bottom:255px;letter-spacing:-0.13px;}
#t1m_1047{left:174px;bottom:234px;letter-spacing:-0.11px;}
#t1n_1047{left:174px;bottom:217px;letter-spacing:-0.1px;}
#t1o_1047{left:77px;bottom:194px;letter-spacing:-0.17px;}
#t1p_1047{left:174px;bottom:194px;letter-spacing:-0.11px;}
#t1q_1047{left:174px;bottom:173px;letter-spacing:-0.1px;}

.s1_1047{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1047{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1047{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1047{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s5_1047{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1047" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1047Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1047" style="-webkit-user-select: none;"><object width="935" height="1210" data="1047/1047.svg" type="image/svg+xml" id="pdf1047" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1047" class="t s1_1047">Vol. 3C </span><span id="t2_1047" class="t s1_1047">28-19 </span>
<span id="t3_1047" class="t s2_1047">VM EXITS </span>
<span id="t4_1047" class="t s3_1047">Table 28-11. </span><span id="t5_1047" class="t s3_1047">Format of the VM-Exit Instruction-Information Field as Used for LLDT, LTR, SLDT, and STR </span>
<span id="t6_1047" class="t s4_1047">Bit Position(s) </span><span id="t7_1047" class="t s4_1047">Content </span>
<span id="t8_1047" class="t s5_1047">1:0 </span><span id="t9_1047" class="t s5_1047">Scaling: </span>
<span id="ta_1047" class="t s5_1047">0: no scaling </span>
<span id="tb_1047" class="t s5_1047">1: scale by 2 </span>
<span id="tc_1047" class="t s5_1047">2: scale by 4 </span>
<span id="td_1047" class="t s5_1047">3: scale by 8 (used only on processors that support Intel 64 architecture) </span>
<span id="te_1047" class="t s5_1047">Undefined for register instructions (bit 10 is set) and for memory instructions with no index register (bit 10 is clear </span>
<span id="tf_1047" class="t s5_1047">and bit 22 is set). </span>
<span id="tg_1047" class="t s5_1047">2 </span><span id="th_1047" class="t s5_1047">Undefined. </span>
<span id="ti_1047" class="t s5_1047">6:3 </span><span id="tj_1047" class="t s5_1047">Reg1: </span>
<span id="tk_1047" class="t s5_1047">0 = RAX </span>
<span id="tl_1047" class="t s5_1047">1 = RCX </span>
<span id="tm_1047" class="t s5_1047">2 = RDX </span>
<span id="tn_1047" class="t s5_1047">3 = RBX </span>
<span id="to_1047" class="t s5_1047">4 = RSP </span>
<span id="tp_1047" class="t s5_1047">5 = RBP </span>
<span id="tq_1047" class="t s5_1047">6 = RSI </span>
<span id="tr_1047" class="t s5_1047">7 = RDI </span>
<span id="ts_1047" class="t s5_1047">8–15 represent R8–R15, respectively (used only on processors that support Intel 64 architecture) </span>
<span id="tt_1047" class="t s5_1047">Undefined for memory instructions (bit 10 is clear). </span>
<span id="tu_1047" class="t s5_1047">9:7 </span><span id="tv_1047" class="t s5_1047">Address size: </span>
<span id="tw_1047" class="t s5_1047">0: 16-bit </span>
<span id="tx_1047" class="t s5_1047">1: 32-bit </span>
<span id="ty_1047" class="t s5_1047">2: 64-bit (used only on processors that support Intel 64 architecture) </span>
<span id="tz_1047" class="t s5_1047">Other values not used. Undefined for register instructions (bit 10 is set). </span>
<span id="t10_1047" class="t s5_1047">10 </span><span id="t11_1047" class="t s5_1047">Mem/Reg (0 = memory; 1 = register). </span>
<span id="t12_1047" class="t s5_1047">14:11 </span><span id="t13_1047" class="t s5_1047">Undefined. </span>
<span id="t14_1047" class="t s5_1047">17:15 </span><span id="t15_1047" class="t s5_1047">Segment register: </span>
<span id="t16_1047" class="t s5_1047">0: ES </span>
<span id="t17_1047" class="t s5_1047">1: CS </span>
<span id="t18_1047" class="t s5_1047">2: SS </span>
<span id="t19_1047" class="t s5_1047">3: DS </span>
<span id="t1a_1047" class="t s5_1047">4: FS </span>
<span id="t1b_1047" class="t s5_1047">5: GS </span>
<span id="t1c_1047" class="t s5_1047">Other values not used. Undefined for register instructions (bit 10 is set). </span>
<span id="t1d_1047" class="t s5_1047">21:18 </span><span id="t1e_1047" class="t s5_1047">IndexReg (encoded as Reg1 above) </span>
<span id="t1f_1047" class="t s5_1047">Undefined for register instructions (bit 10 is set) and for memory instructions with no index register (bit 10 is clear </span>
<span id="t1g_1047" class="t s5_1047">and bit 22 is set). </span>
<span id="t1h_1047" class="t s5_1047">22 </span><span id="t1i_1047" class="t s5_1047">IndexReg invalid (0 = valid; 1 = invalid) </span>
<span id="t1j_1047" class="t s5_1047">Undefined for register instructions (bit 10 is set). </span>
<span id="t1k_1047" class="t s5_1047">26:23 </span><span id="t1l_1047" class="t s5_1047">BaseReg (encoded as Reg1 above) </span>
<span id="t1m_1047" class="t s5_1047">Undefined for register instructions (bit 10 is set) and for memory instructions with no base register (bit 10 is clear </span>
<span id="t1n_1047" class="t s5_1047">and bit 27 is set). </span>
<span id="t1o_1047" class="t s5_1047">27 </span><span id="t1p_1047" class="t s5_1047">BaseReg invalid (0 = valid; 1 = invalid) </span>
<span id="t1q_1047" class="t s5_1047">Undefined for register instructions (bit 10 is set). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
