FIRRTL version 1.1.0
circuit Core :
  module Control :
    input clock : Clock
    input reset : UInt<1>
    input io_opcode : UInt<7>
    input io_funct3 : UInt<3>
    input io_funct7 : UInt<7>
    output io_signals_regWrite : UInt<1>
    output io_signals_memRead : UInt<1>
    output io_signals_memWrite : UInt<1>
    output io_signals_memToReg : UInt<1>
    output io_signals_aluSrc : UInt<1>
    output io_signals_branch : UInt<1>
    output io_signals_jump : UInt<1>
    output io_signals_aluOp : UInt<4>

    node _io_signals_T = eq(io_opcode, UInt<7>("h33")) @[Control.scala 30:16]
    node _io_signals_sig_aluOp_T = eq(io_funct3, UInt<1>("h0")) @[Control.scala 35:20]
    node _io_signals_sig_aluOp_T_1 = bits(io_funct7, 5, 5) @[Control.scala 35:40]
    node _io_signals_sig_aluOp_T_2 = eq(_io_signals_sig_aluOp_T_1, UInt<1>("h0")) @[Control.scala 35:44]
    node _io_signals_sig_aluOp_T_3 = and(_io_signals_sig_aluOp_T, _io_signals_sig_aluOp_T_2) @[Control.scala 35:28]
    node _io_signals_sig_aluOp_T_4 = eq(io_funct3, UInt<1>("h0")) @[Control.scala 36:20]
    node _io_signals_sig_aluOp_T_5 = bits(io_funct7, 5, 5) @[Control.scala 36:40]
    node _io_signals_sig_aluOp_T_6 = eq(_io_signals_sig_aluOp_T_5, UInt<1>("h1")) @[Control.scala 36:44]
    node _io_signals_sig_aluOp_T_7 = and(_io_signals_sig_aluOp_T_4, _io_signals_sig_aluOp_T_6) @[Control.scala 36:28]
    node _io_signals_sig_aluOp_T_8 = eq(io_funct3, UInt<1>("h1")) @[Control.scala 37:20]
    node _io_signals_sig_aluOp_T_9 = eq(io_funct3, UInt<2>("h2")) @[Control.scala 38:20]
    node _io_signals_sig_aluOp_T_10 = eq(io_funct3, UInt<2>("h3")) @[Control.scala 39:20]
    node _io_signals_sig_aluOp_T_11 = eq(io_funct3, UInt<3>("h4")) @[Control.scala 40:20]
    node _io_signals_sig_aluOp_T_12 = eq(io_funct3, UInt<3>("h5")) @[Control.scala 41:20]
    node _io_signals_sig_aluOp_T_13 = bits(io_funct7, 5, 5) @[Control.scala 41:40]
    node _io_signals_sig_aluOp_T_14 = eq(_io_signals_sig_aluOp_T_13, UInt<1>("h0")) @[Control.scala 41:44]
    node _io_signals_sig_aluOp_T_15 = and(_io_signals_sig_aluOp_T_12, _io_signals_sig_aluOp_T_14) @[Control.scala 41:28]
    node _io_signals_sig_aluOp_T_16 = eq(io_funct3, UInt<3>("h5")) @[Control.scala 42:20]
    node _io_signals_sig_aluOp_T_17 = bits(io_funct7, 5, 5) @[Control.scala 42:40]
    node _io_signals_sig_aluOp_T_18 = eq(_io_signals_sig_aluOp_T_17, UInt<1>("h1")) @[Control.scala 42:44]
    node _io_signals_sig_aluOp_T_19 = and(_io_signals_sig_aluOp_T_16, _io_signals_sig_aluOp_T_18) @[Control.scala 42:28]
    node _io_signals_sig_aluOp_T_20 = eq(io_funct3, UInt<3>("h6")) @[Control.scala 43:20]
    node _io_signals_sig_aluOp_T_21 = eq(io_funct3, UInt<3>("h7")) @[Control.scala 44:20]
    node _io_signals_sig_aluOp_T_22 = mux(_io_signals_sig_aluOp_T_21, UInt<4>("h2"), UInt<4>("h0")) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_23 = mux(_io_signals_sig_aluOp_T_20, UInt<4>("h3"), _io_signals_sig_aluOp_T_22) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_24 = mux(_io_signals_sig_aluOp_T_19, UInt<4>("h7"), _io_signals_sig_aluOp_T_23) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_25 = mux(_io_signals_sig_aluOp_T_15, UInt<4>("h6"), _io_signals_sig_aluOp_T_24) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_26 = mux(_io_signals_sig_aluOp_T_11, UInt<4>("h4"), _io_signals_sig_aluOp_T_25) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_27 = mux(_io_signals_sig_aluOp_T_10, UInt<4>("h9"), _io_signals_sig_aluOp_T_26) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_28 = mux(_io_signals_sig_aluOp_T_9, UInt<4>("h8"), _io_signals_sig_aluOp_T_27) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_29 = mux(_io_signals_sig_aluOp_T_8, UInt<4>("h5"), _io_signals_sig_aluOp_T_28) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_30 = mux(_io_signals_sig_aluOp_T_7, UInt<4>("h1"), _io_signals_sig_aluOp_T_29) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_31 = mux(_io_signals_sig_aluOp_T_3, UInt<4>("h0"), _io_signals_sig_aluOp_T_30) @[Mux.scala 101:16]
    node _io_signals_T_1 = eq(io_opcode, UInt<7>("h13")) @[Control.scala 50:16]
    node _io_signals_sig_aluOp_T_32 = eq(io_funct3, UInt<1>("h0")) @[Control.scala 56:20]
    node _io_signals_sig_aluOp_T_33 = eq(io_funct3, UInt<1>("h1")) @[Control.scala 57:20]
    node _io_signals_sig_aluOp_T_34 = eq(io_funct3, UInt<2>("h2")) @[Control.scala 58:20]
    node _io_signals_sig_aluOp_T_35 = eq(io_funct3, UInt<2>("h3")) @[Control.scala 59:20]
    node _io_signals_sig_aluOp_T_36 = eq(io_funct3, UInt<3>("h4")) @[Control.scala 60:20]
    node _io_signals_sig_aluOp_T_37 = eq(io_funct3, UInt<3>("h5")) @[Control.scala 61:20]
    node _io_signals_sig_aluOp_T_38 = bits(io_funct7, 5, 5) @[Control.scala 61:40]
    node _io_signals_sig_aluOp_T_39 = eq(_io_signals_sig_aluOp_T_38, UInt<1>("h0")) @[Control.scala 61:44]
    node _io_signals_sig_aluOp_T_40 = and(_io_signals_sig_aluOp_T_37, _io_signals_sig_aluOp_T_39) @[Control.scala 61:28]
    node _io_signals_sig_aluOp_T_41 = eq(io_funct3, UInt<3>("h5")) @[Control.scala 62:20]
    node _io_signals_sig_aluOp_T_42 = bits(io_funct7, 5, 5) @[Control.scala 62:40]
    node _io_signals_sig_aluOp_T_43 = eq(_io_signals_sig_aluOp_T_42, UInt<1>("h1")) @[Control.scala 62:44]
    node _io_signals_sig_aluOp_T_44 = and(_io_signals_sig_aluOp_T_41, _io_signals_sig_aluOp_T_43) @[Control.scala 62:28]
    node _io_signals_sig_aluOp_T_45 = eq(io_funct3, UInt<3>("h6")) @[Control.scala 63:20]
    node _io_signals_sig_aluOp_T_46 = eq(io_funct3, UInt<3>("h7")) @[Control.scala 64:20]
    node _io_signals_sig_aluOp_T_47 = mux(_io_signals_sig_aluOp_T_46, UInt<4>("h2"), UInt<4>("h0")) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_48 = mux(_io_signals_sig_aluOp_T_45, UInt<4>("h3"), _io_signals_sig_aluOp_T_47) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_49 = mux(_io_signals_sig_aluOp_T_44, UInt<4>("h7"), _io_signals_sig_aluOp_T_48) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_50 = mux(_io_signals_sig_aluOp_T_40, UInt<4>("h6"), _io_signals_sig_aluOp_T_49) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_51 = mux(_io_signals_sig_aluOp_T_36, UInt<4>("h4"), _io_signals_sig_aluOp_T_50) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_52 = mux(_io_signals_sig_aluOp_T_35, UInt<4>("h9"), _io_signals_sig_aluOp_T_51) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_53 = mux(_io_signals_sig_aluOp_T_34, UInt<4>("h8"), _io_signals_sig_aluOp_T_52) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_54 = mux(_io_signals_sig_aluOp_T_33, UInt<4>("h5"), _io_signals_sig_aluOp_T_53) @[Mux.scala 101:16]
    node _io_signals_sig_aluOp_T_55 = mux(_io_signals_sig_aluOp_T_32, UInt<4>("h0"), _io_signals_sig_aluOp_T_54) @[Mux.scala 101:16]
    node _io_signals_T_2 = eq(io_opcode, UInt<7>("h37")) @[Control.scala 70:16]
    node _io_signals_T_3 = eq(io_opcode, UInt<7>("h17")) @[Control.scala 79:16]
    node _io_signals_T_4 = eq(io_opcode, UInt<7>("h6f")) @[Control.scala 88:16]
    node _io_signals_T_5 = eq(io_opcode, UInt<7>("h67")) @[Control.scala 97:16]
    node _io_signals_T_6 = eq(io_opcode, UInt<7>("h63")) @[Control.scala 107:16]
    node _io_signals_T_7 = eq(io_opcode, UInt<7>("h3")) @[Control.scala 115:16]
    node _io_signals_T_8 = eq(io_opcode, UInt<7>("h23")) @[Control.scala 126:16]
    node defaultSignals_regWrite = UInt<1>("h0") @[Control.scala 17:28 18:27]
    node io_signals_sig_8_regWrite = defaultSignals_regWrite @[Control.scala 127:21 128:11]
    node _io_signals_T_9_regWrite = mux(_io_signals_T_8, io_signals_sig_8_regWrite, defaultSignals_regWrite) @[Mux.scala 101:16]
    node defaultSignals_memRead = UInt<1>("h0") @[Control.scala 17:28 19:27]
    node io_signals_sig_8_memRead = defaultSignals_memRead @[Control.scala 127:21 128:11]
    node _io_signals_T_9_memRead = mux(_io_signals_T_8, io_signals_sig_8_memRead, defaultSignals_memRead) @[Mux.scala 101:16]
    node io_signals_sig_8_memWrite = UInt<1>("h1") @[Control.scala 127:21 129:20]
    node defaultSignals_memWrite = UInt<1>("h0") @[Control.scala 17:28 20:27]
    node _io_signals_T_9_memWrite = mux(_io_signals_T_8, io_signals_sig_8_memWrite, defaultSignals_memWrite) @[Mux.scala 101:16]
    node defaultSignals_memToReg = UInt<1>("h0") @[Control.scala 17:28 21:27]
    node io_signals_sig_8_memToReg = defaultSignals_memToReg @[Control.scala 127:21 128:11]
    node _io_signals_T_9_memToReg = mux(_io_signals_T_8, io_signals_sig_8_memToReg, defaultSignals_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_8_aluSrc = UInt<1>("h1") @[Control.scala 127:21 130:20]
    node defaultSignals_aluSrc = UInt<1>("h0") @[Control.scala 17:28 22:27]
    node _io_signals_T_9_aluSrc = mux(_io_signals_T_8, io_signals_sig_8_aluSrc, defaultSignals_aluSrc) @[Mux.scala 101:16]
    node defaultSignals_branch = UInt<1>("h0") @[Control.scala 17:28 23:27]
    node io_signals_sig_8_branch = defaultSignals_branch @[Control.scala 127:21 128:11]
    node _io_signals_T_9_branch = mux(_io_signals_T_8, io_signals_sig_8_branch, defaultSignals_branch) @[Mux.scala 101:16]
    node defaultSignals_jump = UInt<1>("h0") @[Control.scala 17:28 24:27]
    node io_signals_sig_8_jump = defaultSignals_jump @[Control.scala 127:21 128:11]
    node _io_signals_T_9_jump = mux(_io_signals_T_8, io_signals_sig_8_jump, defaultSignals_jump) @[Mux.scala 101:16]
    node defaultSignals_aluOp = UInt<4>("h0") @[Control.scala 17:28 25:27]
    node io_signals_sig_8_aluOp = defaultSignals_aluOp @[Control.scala 127:21 128:11]
    node _io_signals_T_9_aluOp = mux(_io_signals_T_8, io_signals_sig_8_aluOp, defaultSignals_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_7_regWrite = UInt<1>("h1") @[Control.scala 116:21 118:20]
    node _io_signals_T_10_regWrite = mux(_io_signals_T_7, io_signals_sig_7_regWrite, _io_signals_T_9_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_7_memRead = UInt<1>("h1") @[Control.scala 116:21 119:20]
    node _io_signals_T_10_memRead = mux(_io_signals_T_7, io_signals_sig_7_memRead, _io_signals_T_9_memRead) @[Mux.scala 101:16]
    node io_signals_sig_7_memWrite = defaultSignals_memWrite @[Control.scala 116:21 117:11]
    node _io_signals_T_10_memWrite = mux(_io_signals_T_7, io_signals_sig_7_memWrite, _io_signals_T_9_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_7_memToReg = UInt<1>("h1") @[Control.scala 116:21 120:20]
    node _io_signals_T_10_memToReg = mux(_io_signals_T_7, io_signals_sig_7_memToReg, _io_signals_T_9_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_7_aluSrc = UInt<1>("h1") @[Control.scala 116:21 121:20]
    node _io_signals_T_10_aluSrc = mux(_io_signals_T_7, io_signals_sig_7_aluSrc, _io_signals_T_9_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_7_branch = defaultSignals_branch @[Control.scala 116:21 117:11]
    node _io_signals_T_10_branch = mux(_io_signals_T_7, io_signals_sig_7_branch, _io_signals_T_9_branch) @[Mux.scala 101:16]
    node io_signals_sig_7_jump = defaultSignals_jump @[Control.scala 116:21 117:11]
    node _io_signals_T_10_jump = mux(_io_signals_T_7, io_signals_sig_7_jump, _io_signals_T_9_jump) @[Mux.scala 101:16]
    node io_signals_sig_7_aluOp = defaultSignals_aluOp @[Control.scala 116:21 117:11]
    node _io_signals_T_10_aluOp = mux(_io_signals_T_7, io_signals_sig_7_aluOp, _io_signals_T_9_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_6_regWrite = defaultSignals_regWrite @[Control.scala 108:21 109:11]
    node _io_signals_T_11_regWrite = mux(_io_signals_T_6, io_signals_sig_6_regWrite, _io_signals_T_10_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_6_memRead = defaultSignals_memRead @[Control.scala 108:21 109:11]
    node _io_signals_T_11_memRead = mux(_io_signals_T_6, io_signals_sig_6_memRead, _io_signals_T_10_memRead) @[Mux.scala 101:16]
    node io_signals_sig_6_memWrite = defaultSignals_memWrite @[Control.scala 108:21 109:11]
    node _io_signals_T_11_memWrite = mux(_io_signals_T_6, io_signals_sig_6_memWrite, _io_signals_T_10_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_6_memToReg = defaultSignals_memToReg @[Control.scala 108:21 109:11]
    node _io_signals_T_11_memToReg = mux(_io_signals_T_6, io_signals_sig_6_memToReg, _io_signals_T_10_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_6_aluSrc = defaultSignals_aluSrc @[Control.scala 108:21 109:11]
    node _io_signals_T_11_aluSrc = mux(_io_signals_T_6, io_signals_sig_6_aluSrc, _io_signals_T_10_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_6_branch = UInt<1>("h1") @[Control.scala 108:21 110:18]
    node _io_signals_T_11_branch = mux(_io_signals_T_6, io_signals_sig_6_branch, _io_signals_T_10_branch) @[Mux.scala 101:16]
    node io_signals_sig_6_jump = defaultSignals_jump @[Control.scala 108:21 109:11]
    node _io_signals_T_11_jump = mux(_io_signals_T_6, io_signals_sig_6_jump, _io_signals_T_10_jump) @[Mux.scala 101:16]
    node io_signals_sig_6_aluOp = defaultSignals_aluOp @[Control.scala 108:21 109:11]
    node _io_signals_T_11_aluOp = mux(_io_signals_T_6, io_signals_sig_6_aluOp, _io_signals_T_10_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_5_regWrite = UInt<1>("h1") @[Control.scala 100:20 98:21]
    node _io_signals_T_12_regWrite = mux(_io_signals_T_5, io_signals_sig_5_regWrite, _io_signals_T_11_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_5_memRead = defaultSignals_memRead @[Control.scala 98:21 99:11]
    node _io_signals_T_12_memRead = mux(_io_signals_T_5, io_signals_sig_5_memRead, _io_signals_T_11_memRead) @[Mux.scala 101:16]
    node io_signals_sig_5_memWrite = defaultSignals_memWrite @[Control.scala 98:21 99:11]
    node _io_signals_T_12_memWrite = mux(_io_signals_T_5, io_signals_sig_5_memWrite, _io_signals_T_11_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_5_memToReg = defaultSignals_memToReg @[Control.scala 98:21 99:11]
    node _io_signals_T_12_memToReg = mux(_io_signals_T_5, io_signals_sig_5_memToReg, _io_signals_T_11_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_5_aluSrc = UInt<1>("h1") @[Control.scala 101:20 98:21]
    node _io_signals_T_12_aluSrc = mux(_io_signals_T_5, io_signals_sig_5_aluSrc, _io_signals_T_11_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_5_branch = defaultSignals_branch @[Control.scala 98:21 99:11]
    node _io_signals_T_12_branch = mux(_io_signals_T_5, io_signals_sig_5_branch, _io_signals_T_11_branch) @[Mux.scala 101:16]
    node io_signals_sig_5_jump = UInt<1>("h1") @[Control.scala 102:20 98:21]
    node _io_signals_T_12_jump = mux(_io_signals_T_5, io_signals_sig_5_jump, _io_signals_T_11_jump) @[Mux.scala 101:16]
    node io_signals_sig_5_aluOp = defaultSignals_aluOp @[Control.scala 98:21 99:11]
    node _io_signals_T_12_aluOp = mux(_io_signals_T_5, io_signals_sig_5_aluOp, _io_signals_T_11_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_4_regWrite = UInt<1>("h1") @[Control.scala 89:21 91:20]
    node _io_signals_T_13_regWrite = mux(_io_signals_T_4, io_signals_sig_4_regWrite, _io_signals_T_12_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_4_memRead = defaultSignals_memRead @[Control.scala 89:21 90:11]
    node _io_signals_T_13_memRead = mux(_io_signals_T_4, io_signals_sig_4_memRead, _io_signals_T_12_memRead) @[Mux.scala 101:16]
    node io_signals_sig_4_memWrite = defaultSignals_memWrite @[Control.scala 89:21 90:11]
    node _io_signals_T_13_memWrite = mux(_io_signals_T_4, io_signals_sig_4_memWrite, _io_signals_T_12_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_4_memToReg = defaultSignals_memToReg @[Control.scala 89:21 90:11]
    node _io_signals_T_13_memToReg = mux(_io_signals_T_4, io_signals_sig_4_memToReg, _io_signals_T_12_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_4_aluSrc = defaultSignals_aluSrc @[Control.scala 89:21 90:11]
    node _io_signals_T_13_aluSrc = mux(_io_signals_T_4, io_signals_sig_4_aluSrc, _io_signals_T_12_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_4_branch = defaultSignals_branch @[Control.scala 89:21 90:11]
    node _io_signals_T_13_branch = mux(_io_signals_T_4, io_signals_sig_4_branch, _io_signals_T_12_branch) @[Mux.scala 101:16]
    node io_signals_sig_4_jump = UInt<1>("h1") @[Control.scala 89:21 92:20]
    node _io_signals_T_13_jump = mux(_io_signals_T_4, io_signals_sig_4_jump, _io_signals_T_12_jump) @[Mux.scala 101:16]
    node io_signals_sig_4_aluOp = defaultSignals_aluOp @[Control.scala 89:21 90:11]
    node _io_signals_T_13_aluOp = mux(_io_signals_T_4, io_signals_sig_4_aluOp, _io_signals_T_12_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_3_regWrite = UInt<1>("h1") @[Control.scala 80:21 82:20]
    node _io_signals_T_14_regWrite = mux(_io_signals_T_3, io_signals_sig_3_regWrite, _io_signals_T_13_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_3_memRead = defaultSignals_memRead @[Control.scala 80:21 81:11]
    node _io_signals_T_14_memRead = mux(_io_signals_T_3, io_signals_sig_3_memRead, _io_signals_T_13_memRead) @[Mux.scala 101:16]
    node io_signals_sig_3_memWrite = defaultSignals_memWrite @[Control.scala 80:21 81:11]
    node _io_signals_T_14_memWrite = mux(_io_signals_T_3, io_signals_sig_3_memWrite, _io_signals_T_13_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_3_memToReg = defaultSignals_memToReg @[Control.scala 80:21 81:11]
    node _io_signals_T_14_memToReg = mux(_io_signals_T_3, io_signals_sig_3_memToReg, _io_signals_T_13_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_3_aluSrc = UInt<1>("h1") @[Control.scala 80:21 83:20]
    node _io_signals_T_14_aluSrc = mux(_io_signals_T_3, io_signals_sig_3_aluSrc, _io_signals_T_13_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_3_branch = defaultSignals_branch @[Control.scala 80:21 81:11]
    node _io_signals_T_14_branch = mux(_io_signals_T_3, io_signals_sig_3_branch, _io_signals_T_13_branch) @[Mux.scala 101:16]
    node io_signals_sig_3_jump = defaultSignals_jump @[Control.scala 80:21 81:11]
    node _io_signals_T_14_jump = mux(_io_signals_T_3, io_signals_sig_3_jump, _io_signals_T_13_jump) @[Mux.scala 101:16]
    node io_signals_sig_3_aluOp = defaultSignals_aluOp @[Control.scala 80:21 81:11]
    node _io_signals_T_14_aluOp = mux(_io_signals_T_3, io_signals_sig_3_aluOp, _io_signals_T_13_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_2_regWrite = UInt<1>("h1") @[Control.scala 71:21 73:20]
    node _io_signals_T_15_regWrite = mux(_io_signals_T_2, io_signals_sig_2_regWrite, _io_signals_T_14_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_2_memRead = defaultSignals_memRead @[Control.scala 71:21 72:11]
    node _io_signals_T_15_memRead = mux(_io_signals_T_2, io_signals_sig_2_memRead, _io_signals_T_14_memRead) @[Mux.scala 101:16]
    node io_signals_sig_2_memWrite = defaultSignals_memWrite @[Control.scala 71:21 72:11]
    node _io_signals_T_15_memWrite = mux(_io_signals_T_2, io_signals_sig_2_memWrite, _io_signals_T_14_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_2_memToReg = defaultSignals_memToReg @[Control.scala 71:21 72:11]
    node _io_signals_T_15_memToReg = mux(_io_signals_T_2, io_signals_sig_2_memToReg, _io_signals_T_14_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_2_aluSrc = UInt<1>("h1") @[Control.scala 71:21 74:20]
    node _io_signals_T_15_aluSrc = mux(_io_signals_T_2, io_signals_sig_2_aluSrc, _io_signals_T_14_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_2_branch = defaultSignals_branch @[Control.scala 71:21 72:11]
    node _io_signals_T_15_branch = mux(_io_signals_T_2, io_signals_sig_2_branch, _io_signals_T_14_branch) @[Mux.scala 101:16]
    node io_signals_sig_2_jump = defaultSignals_jump @[Control.scala 71:21 72:11]
    node _io_signals_T_15_jump = mux(_io_signals_T_2, io_signals_sig_2_jump, _io_signals_T_14_jump) @[Mux.scala 101:16]
    node io_signals_sig_2_aluOp = defaultSignals_aluOp @[Control.scala 71:21 72:11]
    node _io_signals_T_15_aluOp = mux(_io_signals_T_2, io_signals_sig_2_aluOp, _io_signals_T_14_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_1_regWrite = UInt<1>("h1") @[Control.scala 51:21 53:20]
    node _io_signals_T_16_regWrite = mux(_io_signals_T_1, io_signals_sig_1_regWrite, _io_signals_T_15_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_1_memRead = defaultSignals_memRead @[Control.scala 51:21 52:11]
    node _io_signals_T_16_memRead = mux(_io_signals_T_1, io_signals_sig_1_memRead, _io_signals_T_15_memRead) @[Mux.scala 101:16]
    node io_signals_sig_1_memWrite = defaultSignals_memWrite @[Control.scala 51:21 52:11]
    node _io_signals_T_16_memWrite = mux(_io_signals_T_1, io_signals_sig_1_memWrite, _io_signals_T_15_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_1_memToReg = defaultSignals_memToReg @[Control.scala 51:21 52:11]
    node _io_signals_T_16_memToReg = mux(_io_signals_T_1, io_signals_sig_1_memToReg, _io_signals_T_15_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_1_aluSrc = UInt<1>("h1") @[Control.scala 51:21 54:20]
    node _io_signals_T_16_aluSrc = mux(_io_signals_T_1, io_signals_sig_1_aluSrc, _io_signals_T_15_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_1_branch = defaultSignals_branch @[Control.scala 51:21 52:11]
    node _io_signals_T_16_branch = mux(_io_signals_T_1, io_signals_sig_1_branch, _io_signals_T_15_branch) @[Mux.scala 101:16]
    node io_signals_sig_1_jump = defaultSignals_jump @[Control.scala 51:21 52:11]
    node _io_signals_T_16_jump = mux(_io_signals_T_1, io_signals_sig_1_jump, _io_signals_T_15_jump) @[Mux.scala 101:16]
    node io_signals_sig_1_aluOp = _io_signals_sig_aluOp_T_55 @[Control.scala 51:21 55:17]
    node _io_signals_T_16_aluOp = mux(_io_signals_T_1, io_signals_sig_1_aluOp, _io_signals_T_15_aluOp) @[Mux.scala 101:16]
    node io_signals_sig_regWrite = UInt<1>("h1") @[Control.scala 31:21 33:20]
    node _io_signals_T_17_regWrite = mux(_io_signals_T, io_signals_sig_regWrite, _io_signals_T_16_regWrite) @[Mux.scala 101:16]
    node io_signals_sig_memRead = defaultSignals_memRead @[Control.scala 31:21 32:11]
    node _io_signals_T_17_memRead = mux(_io_signals_T, io_signals_sig_memRead, _io_signals_T_16_memRead) @[Mux.scala 101:16]
    node io_signals_sig_memWrite = defaultSignals_memWrite @[Control.scala 31:21 32:11]
    node _io_signals_T_17_memWrite = mux(_io_signals_T, io_signals_sig_memWrite, _io_signals_T_16_memWrite) @[Mux.scala 101:16]
    node io_signals_sig_memToReg = defaultSignals_memToReg @[Control.scala 31:21 32:11]
    node _io_signals_T_17_memToReg = mux(_io_signals_T, io_signals_sig_memToReg, _io_signals_T_16_memToReg) @[Mux.scala 101:16]
    node io_signals_sig_aluSrc = defaultSignals_aluSrc @[Control.scala 31:21 32:11]
    node _io_signals_T_17_aluSrc = mux(_io_signals_T, io_signals_sig_aluSrc, _io_signals_T_16_aluSrc) @[Mux.scala 101:16]
    node io_signals_sig_branch = defaultSignals_branch @[Control.scala 31:21 32:11]
    node _io_signals_T_17_branch = mux(_io_signals_T, io_signals_sig_branch, _io_signals_T_16_branch) @[Mux.scala 101:16]
    node io_signals_sig_jump = defaultSignals_jump @[Control.scala 31:21 32:11]
    node _io_signals_T_17_jump = mux(_io_signals_T, io_signals_sig_jump, _io_signals_T_16_jump) @[Mux.scala 101:16]
    node io_signals_sig_aluOp = _io_signals_sig_aluOp_T_31 @[Control.scala 31:21 34:17]
    node _io_signals_T_17_aluOp = mux(_io_signals_T, io_signals_sig_aluOp, _io_signals_T_16_aluOp) @[Mux.scala 101:16]
    io_signals_regWrite <= _io_signals_T_17_regWrite @[Control.scala 28:14]
    io_signals_memRead <= _io_signals_T_17_memRead @[Control.scala 28:14]
    io_signals_memWrite <= _io_signals_T_17_memWrite @[Control.scala 28:14]
    io_signals_memToReg <= _io_signals_T_17_memToReg @[Control.scala 28:14]
    io_signals_aluSrc <= _io_signals_T_17_aluSrc @[Control.scala 28:14]
    io_signals_branch <= _io_signals_T_17_branch @[Control.scala 28:14]
    io_signals_jump <= _io_signals_T_17_jump @[Control.scala 28:14]
    io_signals_aluOp <= _io_signals_T_17_aluOp @[Control.scala 28:14]

  module RegFile :
    input clock : Clock
    input reset : UInt<1>
    input io_readAddr1 : UInt<5>
    input io_readAddr2 : UInt<5>
    output io_readData1 : UInt<32>
    output io_readData2 : UInt<32>
    input io_writeAddr : UInt<5>
    input io_writeData : UInt<32>
    input io_writeEn : UInt<1>

    reg regs_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[RegFile.scala 22:21]
    reg regs_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[RegFile.scala 22:21]
    reg regs_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[RegFile.scala 22:21]
    reg regs_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[RegFile.scala 22:21]
    reg regs_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[RegFile.scala 22:21]
    reg regs_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[RegFile.scala 22:21]
    reg regs_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[RegFile.scala 22:21]
    reg regs_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[RegFile.scala 22:21]
    reg regs_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[RegFile.scala 22:21]
    reg regs_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[RegFile.scala 22:21]
    reg regs_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[RegFile.scala 22:21]
    reg regs_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[RegFile.scala 22:21]
    reg regs_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[RegFile.scala 22:21]
    reg regs_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[RegFile.scala 22:21]
    reg regs_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[RegFile.scala 22:21]
    reg regs_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[RegFile.scala 22:21]
    reg regs_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[RegFile.scala 22:21]
    reg regs_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[RegFile.scala 22:21]
    reg regs_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[RegFile.scala 22:21]
    reg regs_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[RegFile.scala 22:21]
    reg regs_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[RegFile.scala 22:21]
    reg regs_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[RegFile.scala 22:21]
    reg regs_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[RegFile.scala 22:21]
    reg regs_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[RegFile.scala 22:21]
    reg regs_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[RegFile.scala 22:21]
    reg regs_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[RegFile.scala 22:21]
    reg regs_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[RegFile.scala 22:21]
    reg regs_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[RegFile.scala 22:21]
    reg regs_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[RegFile.scala 22:21]
    reg regs_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[RegFile.scala 22:21]
    reg regs_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[RegFile.scala 22:21]
    reg regs_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[RegFile.scala 22:21]
    node _io_readData1_T = eq(io_readAddr1, UInt<1>("h0")) @[RegFile.scala 25:36]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_readAddr1), regs_0) @[RegFile.scala 25:{22,22}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_readAddr1), regs_1, _GEN_0) @[RegFile.scala 25:{22,22}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_readAddr1), regs_2, _GEN_1) @[RegFile.scala 25:{22,22}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_readAddr1), regs_3, _GEN_2) @[RegFile.scala 25:{22,22}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_readAddr1), regs_4, _GEN_3) @[RegFile.scala 25:{22,22}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_readAddr1), regs_5, _GEN_4) @[RegFile.scala 25:{22,22}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_readAddr1), regs_6, _GEN_5) @[RegFile.scala 25:{22,22}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_readAddr1), regs_7, _GEN_6) @[RegFile.scala 25:{22,22}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_readAddr1), regs_8, _GEN_7) @[RegFile.scala 25:{22,22}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_readAddr1), regs_9, _GEN_8) @[RegFile.scala 25:{22,22}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_readAddr1), regs_10, _GEN_9) @[RegFile.scala 25:{22,22}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_readAddr1), regs_11, _GEN_10) @[RegFile.scala 25:{22,22}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_readAddr1), regs_12, _GEN_11) @[RegFile.scala 25:{22,22}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_readAddr1), regs_13, _GEN_12) @[RegFile.scala 25:{22,22}]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_readAddr1), regs_14, _GEN_13) @[RegFile.scala 25:{22,22}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_readAddr1), regs_15, _GEN_14) @[RegFile.scala 25:{22,22}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_readAddr1), regs_16, _GEN_15) @[RegFile.scala 25:{22,22}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_readAddr1), regs_17, _GEN_16) @[RegFile.scala 25:{22,22}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_readAddr1), regs_18, _GEN_17) @[RegFile.scala 25:{22,22}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_readAddr1), regs_19, _GEN_18) @[RegFile.scala 25:{22,22}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_readAddr1), regs_20, _GEN_19) @[RegFile.scala 25:{22,22}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_readAddr1), regs_21, _GEN_20) @[RegFile.scala 25:{22,22}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_readAddr1), regs_22, _GEN_21) @[RegFile.scala 25:{22,22}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_readAddr1), regs_23, _GEN_22) @[RegFile.scala 25:{22,22}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_readAddr1), regs_24, _GEN_23) @[RegFile.scala 25:{22,22}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_readAddr1), regs_25, _GEN_24) @[RegFile.scala 25:{22,22}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_readAddr1), regs_26, _GEN_25) @[RegFile.scala 25:{22,22}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_readAddr1), regs_27, _GEN_26) @[RegFile.scala 25:{22,22}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_readAddr1), regs_28, _GEN_27) @[RegFile.scala 25:{22,22}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_readAddr1), regs_29, _GEN_28) @[RegFile.scala 25:{22,22}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_readAddr1), regs_30, _GEN_29) @[RegFile.scala 25:{22,22}]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_readAddr1), regs_31, _GEN_30) @[RegFile.scala 25:{22,22}]
    node _regs_io_readAddr1 = _GEN_31 @[RegFile.scala 25:22]
    node _io_readData1_T_1 = mux(_io_readData1_T, UInt<1>("h0"), _regs_io_readAddr1) @[RegFile.scala 25:22]
    node _io_readData2_T = eq(io_readAddr2, UInt<1>("h0")) @[RegFile.scala 26:36]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_readAddr2), regs_0) @[RegFile.scala 26:{22,22}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_readAddr2), regs_1, _GEN_32) @[RegFile.scala 26:{22,22}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_readAddr2), regs_2, _GEN_33) @[RegFile.scala 26:{22,22}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_readAddr2), regs_3, _GEN_34) @[RegFile.scala 26:{22,22}]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_readAddr2), regs_4, _GEN_35) @[RegFile.scala 26:{22,22}]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_readAddr2), regs_5, _GEN_36) @[RegFile.scala 26:{22,22}]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_readAddr2), regs_6, _GEN_37) @[RegFile.scala 26:{22,22}]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_readAddr2), regs_7, _GEN_38) @[RegFile.scala 26:{22,22}]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_readAddr2), regs_8, _GEN_39) @[RegFile.scala 26:{22,22}]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_readAddr2), regs_9, _GEN_40) @[RegFile.scala 26:{22,22}]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_readAddr2), regs_10, _GEN_41) @[RegFile.scala 26:{22,22}]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_readAddr2), regs_11, _GEN_42) @[RegFile.scala 26:{22,22}]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_readAddr2), regs_12, _GEN_43) @[RegFile.scala 26:{22,22}]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_readAddr2), regs_13, _GEN_44) @[RegFile.scala 26:{22,22}]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_readAddr2), regs_14, _GEN_45) @[RegFile.scala 26:{22,22}]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_readAddr2), regs_15, _GEN_46) @[RegFile.scala 26:{22,22}]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_readAddr2), regs_16, _GEN_47) @[RegFile.scala 26:{22,22}]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_readAddr2), regs_17, _GEN_48) @[RegFile.scala 26:{22,22}]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_readAddr2), regs_18, _GEN_49) @[RegFile.scala 26:{22,22}]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_readAddr2), regs_19, _GEN_50) @[RegFile.scala 26:{22,22}]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_readAddr2), regs_20, _GEN_51) @[RegFile.scala 26:{22,22}]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_readAddr2), regs_21, _GEN_52) @[RegFile.scala 26:{22,22}]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_readAddr2), regs_22, _GEN_53) @[RegFile.scala 26:{22,22}]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_readAddr2), regs_23, _GEN_54) @[RegFile.scala 26:{22,22}]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_readAddr2), regs_24, _GEN_55) @[RegFile.scala 26:{22,22}]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_readAddr2), regs_25, _GEN_56) @[RegFile.scala 26:{22,22}]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_readAddr2), regs_26, _GEN_57) @[RegFile.scala 26:{22,22}]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_readAddr2), regs_27, _GEN_58) @[RegFile.scala 26:{22,22}]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_readAddr2), regs_28, _GEN_59) @[RegFile.scala 26:{22,22}]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_readAddr2), regs_29, _GEN_60) @[RegFile.scala 26:{22,22}]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_readAddr2), regs_30, _GEN_61) @[RegFile.scala 26:{22,22}]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_readAddr2), regs_31, _GEN_62) @[RegFile.scala 26:{22,22}]
    node _regs_io_readAddr2 = _GEN_63 @[RegFile.scala 26:22]
    node _io_readData2_T_1 = mux(_io_readData2_T, UInt<1>("h0"), _regs_io_readAddr2) @[RegFile.scala 26:22]
    node _T = neq(io_writeAddr, UInt<1>("h0")) @[RegFile.scala 29:35]
    node _T_1 = and(io_writeEn, _T) @[RegFile.scala 29:19]
    node _regs_io_writeAddr = io_writeData @[RegFile.scala 30:{24,24}]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_writeAddr), _regs_io_writeAddr, regs_0) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_writeAddr), _regs_io_writeAddr, regs_1) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_writeAddr), _regs_io_writeAddr, regs_2) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_writeAddr), _regs_io_writeAddr, regs_3) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_writeAddr), _regs_io_writeAddr, regs_4) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_writeAddr), _regs_io_writeAddr, regs_5) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_writeAddr), _regs_io_writeAddr, regs_6) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_writeAddr), _regs_io_writeAddr, regs_7) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_writeAddr), _regs_io_writeAddr, regs_8) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_writeAddr), _regs_io_writeAddr, regs_9) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_writeAddr), _regs_io_writeAddr, regs_10) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_writeAddr), _regs_io_writeAddr, regs_11) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_writeAddr), _regs_io_writeAddr, regs_12) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_writeAddr), _regs_io_writeAddr, regs_13) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_writeAddr), _regs_io_writeAddr, regs_14) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_writeAddr), _regs_io_writeAddr, regs_15) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_writeAddr), _regs_io_writeAddr, regs_16) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_writeAddr), _regs_io_writeAddr, regs_17) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_writeAddr), _regs_io_writeAddr, regs_18) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_writeAddr), _regs_io_writeAddr, regs_19) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_writeAddr), _regs_io_writeAddr, regs_20) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_writeAddr), _regs_io_writeAddr, regs_21) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_writeAddr), _regs_io_writeAddr, regs_22) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_writeAddr), _regs_io_writeAddr, regs_23) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_writeAddr), _regs_io_writeAddr, regs_24) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_writeAddr), _regs_io_writeAddr, regs_25) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_writeAddr), _regs_io_writeAddr, regs_26) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_writeAddr), _regs_io_writeAddr, regs_27) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_writeAddr), _regs_io_writeAddr, regs_28) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_writeAddr), _regs_io_writeAddr, regs_29) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_writeAddr), _regs_io_writeAddr, regs_30) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_writeAddr), _regs_io_writeAddr, regs_31) @[RegFile.scala 22:21 30:{24,24}]
    node _GEN_96 = mux(_T_1, _GEN_64, regs_0) @[RegFile.scala 22:21 29:44]
    node _GEN_97 = mux(_T_1, _GEN_65, regs_1) @[RegFile.scala 22:21 29:44]
    node _GEN_98 = mux(_T_1, _GEN_66, regs_2) @[RegFile.scala 22:21 29:44]
    node _GEN_99 = mux(_T_1, _GEN_67, regs_3) @[RegFile.scala 22:21 29:44]
    node _GEN_100 = mux(_T_1, _GEN_68, regs_4) @[RegFile.scala 22:21 29:44]
    node _GEN_101 = mux(_T_1, _GEN_69, regs_5) @[RegFile.scala 22:21 29:44]
    node _GEN_102 = mux(_T_1, _GEN_70, regs_6) @[RegFile.scala 22:21 29:44]
    node _GEN_103 = mux(_T_1, _GEN_71, regs_7) @[RegFile.scala 22:21 29:44]
    node _GEN_104 = mux(_T_1, _GEN_72, regs_8) @[RegFile.scala 22:21 29:44]
    node _GEN_105 = mux(_T_1, _GEN_73, regs_9) @[RegFile.scala 22:21 29:44]
    node _GEN_106 = mux(_T_1, _GEN_74, regs_10) @[RegFile.scala 22:21 29:44]
    node _GEN_107 = mux(_T_1, _GEN_75, regs_11) @[RegFile.scala 22:21 29:44]
    node _GEN_108 = mux(_T_1, _GEN_76, regs_12) @[RegFile.scala 22:21 29:44]
    node _GEN_109 = mux(_T_1, _GEN_77, regs_13) @[RegFile.scala 22:21 29:44]
    node _GEN_110 = mux(_T_1, _GEN_78, regs_14) @[RegFile.scala 22:21 29:44]
    node _GEN_111 = mux(_T_1, _GEN_79, regs_15) @[RegFile.scala 22:21 29:44]
    node _GEN_112 = mux(_T_1, _GEN_80, regs_16) @[RegFile.scala 22:21 29:44]
    node _GEN_113 = mux(_T_1, _GEN_81, regs_17) @[RegFile.scala 22:21 29:44]
    node _GEN_114 = mux(_T_1, _GEN_82, regs_18) @[RegFile.scala 22:21 29:44]
    node _GEN_115 = mux(_T_1, _GEN_83, regs_19) @[RegFile.scala 22:21 29:44]
    node _GEN_116 = mux(_T_1, _GEN_84, regs_20) @[RegFile.scala 22:21 29:44]
    node _GEN_117 = mux(_T_1, _GEN_85, regs_21) @[RegFile.scala 22:21 29:44]
    node _GEN_118 = mux(_T_1, _GEN_86, regs_22) @[RegFile.scala 22:21 29:44]
    node _GEN_119 = mux(_T_1, _GEN_87, regs_23) @[RegFile.scala 22:21 29:44]
    node _GEN_120 = mux(_T_1, _GEN_88, regs_24) @[RegFile.scala 22:21 29:44]
    node _GEN_121 = mux(_T_1, _GEN_89, regs_25) @[RegFile.scala 22:21 29:44]
    node _GEN_122 = mux(_T_1, _GEN_90, regs_26) @[RegFile.scala 22:21 29:44]
    node _GEN_123 = mux(_T_1, _GEN_91, regs_27) @[RegFile.scala 22:21 29:44]
    node _GEN_124 = mux(_T_1, _GEN_92, regs_28) @[RegFile.scala 22:21 29:44]
    node _GEN_125 = mux(_T_1, _GEN_93, regs_29) @[RegFile.scala 22:21 29:44]
    node _GEN_126 = mux(_T_1, _GEN_94, regs_30) @[RegFile.scala 22:21 29:44]
    node _GEN_127 = mux(_T_1, _GEN_95, regs_31) @[RegFile.scala 22:21 29:44]
    node _regs_WIRE_0 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_1 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_2 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_3 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_4 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_5 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_6 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_7 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_8 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_9 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_10 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_11 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_12 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_13 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_14 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_15 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_16 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_17 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_18 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_19 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_20 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_21 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_22 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_23 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_24 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_25 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_26 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_27 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_28 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_29 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_30 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    node _regs_WIRE_31 = UInt<32>("h0") @[RegFile.scala 22:{29,29}]
    io_readData1 <= _io_readData1_T_1 @[RegFile.scala 25:16]
    io_readData2 <= _io_readData2_T_1 @[RegFile.scala 26:16]
    regs_0 <= mux(reset, _regs_WIRE_0, _GEN_96) @[RegFile.scala 22:{21,21}]
    regs_1 <= mux(reset, _regs_WIRE_1, _GEN_97) @[RegFile.scala 22:{21,21}]
    regs_2 <= mux(reset, _regs_WIRE_2, _GEN_98) @[RegFile.scala 22:{21,21}]
    regs_3 <= mux(reset, _regs_WIRE_3, _GEN_99) @[RegFile.scala 22:{21,21}]
    regs_4 <= mux(reset, _regs_WIRE_4, _GEN_100) @[RegFile.scala 22:{21,21}]
    regs_5 <= mux(reset, _regs_WIRE_5, _GEN_101) @[RegFile.scala 22:{21,21}]
    regs_6 <= mux(reset, _regs_WIRE_6, _GEN_102) @[RegFile.scala 22:{21,21}]
    regs_7 <= mux(reset, _regs_WIRE_7, _GEN_103) @[RegFile.scala 22:{21,21}]
    regs_8 <= mux(reset, _regs_WIRE_8, _GEN_104) @[RegFile.scala 22:{21,21}]
    regs_9 <= mux(reset, _regs_WIRE_9, _GEN_105) @[RegFile.scala 22:{21,21}]
    regs_10 <= mux(reset, _regs_WIRE_10, _GEN_106) @[RegFile.scala 22:{21,21}]
    regs_11 <= mux(reset, _regs_WIRE_11, _GEN_107) @[RegFile.scala 22:{21,21}]
    regs_12 <= mux(reset, _regs_WIRE_12, _GEN_108) @[RegFile.scala 22:{21,21}]
    regs_13 <= mux(reset, _regs_WIRE_13, _GEN_109) @[RegFile.scala 22:{21,21}]
    regs_14 <= mux(reset, _regs_WIRE_14, _GEN_110) @[RegFile.scala 22:{21,21}]
    regs_15 <= mux(reset, _regs_WIRE_15, _GEN_111) @[RegFile.scala 22:{21,21}]
    regs_16 <= mux(reset, _regs_WIRE_16, _GEN_112) @[RegFile.scala 22:{21,21}]
    regs_17 <= mux(reset, _regs_WIRE_17, _GEN_113) @[RegFile.scala 22:{21,21}]
    regs_18 <= mux(reset, _regs_WIRE_18, _GEN_114) @[RegFile.scala 22:{21,21}]
    regs_19 <= mux(reset, _regs_WIRE_19, _GEN_115) @[RegFile.scala 22:{21,21}]
    regs_20 <= mux(reset, _regs_WIRE_20, _GEN_116) @[RegFile.scala 22:{21,21}]
    regs_21 <= mux(reset, _regs_WIRE_21, _GEN_117) @[RegFile.scala 22:{21,21}]
    regs_22 <= mux(reset, _regs_WIRE_22, _GEN_118) @[RegFile.scala 22:{21,21}]
    regs_23 <= mux(reset, _regs_WIRE_23, _GEN_119) @[RegFile.scala 22:{21,21}]
    regs_24 <= mux(reset, _regs_WIRE_24, _GEN_120) @[RegFile.scala 22:{21,21}]
    regs_25 <= mux(reset, _regs_WIRE_25, _GEN_121) @[RegFile.scala 22:{21,21}]
    regs_26 <= mux(reset, _regs_WIRE_26, _GEN_122) @[RegFile.scala 22:{21,21}]
    regs_27 <= mux(reset, _regs_WIRE_27, _GEN_123) @[RegFile.scala 22:{21,21}]
    regs_28 <= mux(reset, _regs_WIRE_28, _GEN_124) @[RegFile.scala 22:{21,21}]
    regs_29 <= mux(reset, _regs_WIRE_29, _GEN_125) @[RegFile.scala 22:{21,21}]
    regs_30 <= mux(reset, _regs_WIRE_30, _GEN_126) @[RegFile.scala 22:{21,21}]
    regs_31 <= mux(reset, _regs_WIRE_31, _GEN_127) @[RegFile.scala 22:{21,21}]

  module Alu :
    input clock : Clock
    input reset : UInt<1>
    input io_op : UInt<4>
    input io_in1 : UInt<32>
    input io_in2 : UInt<32>
    output io_out : UInt<32>
    output io_zero : UInt<1>

    node shamt = bits(io_in2, 4, 0) @[Alu.scala 17:21]
    node _io_out_T = eq(io_op, UInt<4>("h0")) @[Alu.scala 21:12]
    node _io_out_T_1 = add(io_in1, io_in2) @[Alu.scala 21:39]
    node _io_out_T_2 = tail(_io_out_T_1, 1) @[Alu.scala 21:39]
    node _io_out_T_3 = eq(io_op, UInt<4>("h1")) @[Alu.scala 22:12]
    node _io_out_T_4 = sub(io_in1, io_in2) @[Alu.scala 22:39]
    node _io_out_T_5 = tail(_io_out_T_4, 1) @[Alu.scala 22:39]
    node _io_out_T_6 = eq(io_op, UInt<4>("h2")) @[Alu.scala 23:12]
    node _io_out_T_7 = and(io_in1, io_in2) @[Alu.scala 23:39]
    node _io_out_T_8 = eq(io_op, UInt<4>("h3")) @[Alu.scala 24:12]
    node _io_out_T_9 = or(io_in1, io_in2) @[Alu.scala 24:39]
    node _io_out_T_10 = eq(io_op, UInt<4>("h4")) @[Alu.scala 25:12]
    node _io_out_T_11 = xor(io_in1, io_in2) @[Alu.scala 25:39]
    node _io_out_T_12 = eq(io_op, UInt<4>("h5")) @[Alu.scala 26:12]
    node _io_out_T_13 = dshl(io_in1, shamt) @[Alu.scala 26:39]
    node _io_out_T_14 = eq(io_op, UInt<4>("h6")) @[Alu.scala 27:12]
    node _io_out_T_15 = dshr(io_in1, shamt) @[Alu.scala 27:39]
    node _io_out_T_16 = eq(io_op, UInt<4>("h7")) @[Alu.scala 28:12]
    node _io_out_T_17 = asSInt(io_in1) @[Alu.scala 28:39]
    node _io_out_T_18 = dshr(_io_out_T_17, shamt) @[Alu.scala 28:46]
    node _io_out_T_19 = asUInt(_io_out_T_18) @[Alu.scala 28:56]
    node _io_out_T_20 = eq(io_op, UInt<4>("h8")) @[Alu.scala 29:12]
    node _io_out_T_21 = asSInt(io_in1) @[Alu.scala 29:39]
    node _io_out_T_22 = asSInt(io_in2) @[Alu.scala 29:55]
    node _io_out_T_23 = lt(_io_out_T_21, _io_out_T_22) @[Alu.scala 29:46]
    node _io_out_T_24 = eq(io_op, UInt<4>("h9")) @[Alu.scala 30:12]
    node _io_out_T_25 = lt(io_in1, io_in2) @[Alu.scala 30:39]
    node _io_out_T_26 = mux(_io_out_T_24, _io_out_T_25, UInt<1>("h0")) @[Mux.scala 101:16]
    node _io_out_T_27 = mux(_io_out_T_20, _io_out_T_23, _io_out_T_26) @[Mux.scala 101:16]
    node _io_out_T_28 = mux(_io_out_T_16, _io_out_T_19, _io_out_T_27) @[Mux.scala 101:16]
    node _io_out_T_29 = mux(_io_out_T_14, _io_out_T_15, _io_out_T_28) @[Mux.scala 101:16]
    node _io_out_T_30 = mux(_io_out_T_12, _io_out_T_13, _io_out_T_29) @[Mux.scala 101:16]
    node _io_out_T_31 = mux(_io_out_T_10, _io_out_T_11, _io_out_T_30) @[Mux.scala 101:16]
    node _io_out_T_32 = mux(_io_out_T_8, _io_out_T_9, _io_out_T_31) @[Mux.scala 101:16]
    node _io_out_T_33 = mux(_io_out_T_6, _io_out_T_7, _io_out_T_32) @[Mux.scala 101:16]
    node _io_out_T_34 = mux(_io_out_T_3, _io_out_T_5, _io_out_T_33) @[Mux.scala 101:16]
    node _io_out_T_35 = mux(_io_out_T, _io_out_T_2, _io_out_T_34) @[Mux.scala 101:16]
    node _io_zero_T = eq(io_out, UInt<1>("h0")) @[Alu.scala 34:22]
    io_out <= bits(_io_out_T_35, 31, 0) @[Alu.scala 20:10]
    io_zero <= _io_zero_T @[Alu.scala 34:11]

  module Core :
    input clock : Clock
    input reset : UInt<1>
    output io_instrAddr : UInt<32>
    input io_instrData : UInt<32>
    output io_dataAddr : UInt<32>
    output io_dataWrite : UInt<32>
    input io_dataRead : UInt<32>
    output io_dataWen : UInt<1>
    output io_dataRen : UInt<1>
    output io_dataMask : UInt<4>
    output io_pcDebug : UInt<32>

    inst control of Control @[Core.scala 31:23]
    inst regFile of RegFile @[Core.scala 36:23]
    inst alu of Alu @[Core.scala 42:19]
    reg pcReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pcReg) @[Core.scala 25:22]
    node datapath_instr_bits = io_instrData @[Core.scala 23:22 29:23]
    node _control_io_opcode_T = bits(datapath_instr_bits, 6, 0) @[Bundle.scala 9:20]
    node _control_io_funct3_T = bits(datapath_instr_bits, 14, 12) @[Bundle.scala 13:20]
    node _control_io_funct7_T = bits(datapath_instr_bits, 31, 25) @[Bundle.scala 14:20]
    node _regFile_io_readAddr1_T = bits(datapath_instr_bits, 19, 15) @[Bundle.scala 11:20]
    node _regFile_io_readAddr2_T = bits(datapath_instr_bits, 24, 20) @[Bundle.scala 12:20]
    node _aluIn1_T = bits(datapath_instr_bits, 6, 0) @[Bundle.scala 9:20]
    node _aluIn1_T_1 = eq(_aluIn1_T, UInt<7>("h17")) @[Core.scala 46:28]
    node datapath_pc = pcReg @[Core.scala 23:22 26:15]
    node datapath_regRead1 = regFile.io_readData1 @[Core.scala 23:22 39:21]
    node aluIn1 = mux(_aluIn1_T_1, datapath_pc, datapath_regRead1) @[Mux.scala 101:16]
    node _aluIn2_T = bits(datapath_instr_bits, 31, 31) @[Bundle.scala 16:32]
    node _aluIn2_T_1 = bits(_aluIn2_T, 0, 0) @[Bitwise.scala 77:15]
    node _aluIn2_T_2 = mux(_aluIn2_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _aluIn2_T_3 = bits(datapath_instr_bits, 31, 20) @[Bundle.scala 16:43]
    node _aluIn2_T_4 = cat(_aluIn2_T_2, _aluIn2_T_3) @[Cat.scala 33:92]
    node _aluIn2_T_5 = asSInt(_aluIn2_T_4) @[Bundle.scala 16:53]
    node _aluIn2_T_6 = asUInt(_aluIn2_T_5) @[Core.scala 50:26]
    node datapath_regRead2 = regFile.io_readData2 @[Core.scala 23:22 40:21]
    node aluIn2 = mux(control.io_signals_aluSrc, _aluIn2_T_6, datapath_regRead2) @[Core.scala 49:19]
    node _finalAluIn2_T = bits(datapath_instr_bits, 6, 0) @[Bundle.scala 9:20]
    node _finalAluIn2_T_1 = eq(_finalAluIn2_T, UInt<7>("h37")) @[Core.scala 54:47]
    node _finalAluIn2_T_2 = bits(datapath_instr_bits, 31, 12) @[Bundle.scala 19:23]
    node _finalAluIn2_T_3 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 77:12]
    node _finalAluIn2_T_4 = cat(_finalAluIn2_T_2, _finalAluIn2_T_3) @[Cat.scala 33:92]
    node _finalAluIn2_T_5 = asSInt(_finalAluIn2_T_4) @[Bundle.scala 19:48]
    node _finalAluIn2_T_6 = asUInt(_finalAluIn2_T_5) @[Core.scala 55:26]
    node finalAluIn2 = mux(_finalAluIn2_T_1, _finalAluIn2_T_6, aluIn2) @[Core.scala 54:24]
    node _datapath_regWriteData_T = add(datapath_pc, UInt<3>("h4")) @[Core.scala 74:20]
    node _datapath_regWriteData_T_1 = tail(_datapath_regWriteData_T, 1) @[Core.scala 74:20]
    node datapath_aluResult = alu.io_out @[Core.scala 23:22 61:22]
    node _datapath_regWriteData_T_2 = mux(control.io_signals_jump, _datapath_regWriteData_T_1, datapath_aluResult) @[Core.scala 73:8]
    node datapath_memData = io_dataRead @[Core.scala 23:22 69:20]
    node _datapath_regWriteData_T_3 = mux(control.io_signals_memToReg, datapath_memData, _datapath_regWriteData_T_2) @[Core.scala 71:31]
    node _datapath_regWriteAddr_T = bits(datapath_instr_bits, 11, 7) @[Bundle.scala 10:20]
    node _branchTarget_T = bits(datapath_instr_bits, 31, 31) @[Bundle.scala 18:32]
    node _branchTarget_T_1 = bits(_branchTarget_T, 0, 0) @[Bitwise.scala 77:15]
    node _branchTarget_T_2 = mux(_branchTarget_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
    node _branchTarget_T_3 = bits(datapath_instr_bits, 31, 31) @[Bundle.scala 18:43]
    node _branchTarget_T_4 = bits(datapath_instr_bits, 7, 7) @[Bundle.scala 18:53]
    node _branchTarget_T_5 = bits(datapath_instr_bits, 30, 25) @[Bundle.scala 18:62]
    node _branchTarget_T_6 = bits(datapath_instr_bits, 11, 8) @[Bundle.scala 18:76]
    node branchTarget_lo_hi = cat(_branchTarget_T_5, _branchTarget_T_6) @[Cat.scala 33:92]
    node branchTarget_lo = cat(branchTarget_lo_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    node branchTarget_hi_hi = cat(_branchTarget_T_2, _branchTarget_T_3) @[Cat.scala 33:92]
    node branchTarget_hi = cat(branchTarget_hi_hi, _branchTarget_T_4) @[Cat.scala 33:92]
    node _branchTarget_T_7 = cat(branchTarget_hi, branchTarget_lo) @[Cat.scala 33:92]
    node _branchTarget_T_8 = asSInt(_branchTarget_T_7) @[Bundle.scala 18:95]
    node _branchTarget_T_9 = asUInt(_branchTarget_T_8) @[Core.scala 84:57]
    node _branchTarget_T_10 = add(datapath_pc, _branchTarget_T_9) @[Core.scala 84:34]
    node branchTarget = tail(_branchTarget_T_10, 1) @[Core.scala 84:34]
    node _jumpTarget_T = bits(datapath_instr_bits, 6, 0) @[Bundle.scala 9:20]
    node _jumpTarget_T_1 = eq(_jumpTarget_T, UInt<7>("h67")) @[Core.scala 86:27]
    node _jumpTarget_T_2 = bits(datapath_instr_bits, 31, 31) @[Bundle.scala 16:32]
    node _jumpTarget_T_3 = bits(_jumpTarget_T_2, 0, 0) @[Bitwise.scala 77:15]
    node _jumpTarget_T_4 = mux(_jumpTarget_T_3, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _jumpTarget_T_5 = bits(datapath_instr_bits, 31, 20) @[Bundle.scala 16:43]
    node _jumpTarget_T_6 = cat(_jumpTarget_T_4, _jumpTarget_T_5) @[Cat.scala 33:92]
    node _jumpTarget_T_7 = asSInt(_jumpTarget_T_6) @[Bundle.scala 16:53]
    node _jumpTarget_T_8 = asUInt(_jumpTarget_T_7) @[Core.scala 87:47]
    node _jumpTarget_T_9 = add(datapath_regRead1, _jumpTarget_T_8) @[Core.scala 87:24]
    node _jumpTarget_T_10 = tail(_jumpTarget_T_9, 1) @[Core.scala 87:24]
    node _jumpTarget_T_11 = not(UInt<32>("h1")) @[Core.scala 87:57]
    node _jumpTarget_T_12 = and(_jumpTarget_T_10, _jumpTarget_T_11) @[Core.scala 87:55]
    node _jumpTarget_T_13 = bits(datapath_instr_bits, 31, 31) @[Bundle.scala 20:32]
    node _jumpTarget_T_14 = bits(_jumpTarget_T_13, 0, 0) @[Bitwise.scala 77:15]
    node _jumpTarget_T_15 = mux(_jumpTarget_T_14, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 77:12]
    node _jumpTarget_T_16 = bits(datapath_instr_bits, 31, 31) @[Bundle.scala 20:43]
    node _jumpTarget_T_17 = bits(datapath_instr_bits, 19, 12) @[Bundle.scala 20:53]
    node _jumpTarget_T_18 = bits(datapath_instr_bits, 20, 20) @[Bundle.scala 20:67]
    node _jumpTarget_T_19 = bits(datapath_instr_bits, 30, 21) @[Bundle.scala 20:77]
    node jumpTarget_lo_hi = cat(_jumpTarget_T_18, _jumpTarget_T_19) @[Cat.scala 33:92]
    node jumpTarget_lo = cat(jumpTarget_lo_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    node jumpTarget_hi_hi = cat(_jumpTarget_T_15, _jumpTarget_T_16) @[Cat.scala 33:92]
    node jumpTarget_hi = cat(jumpTarget_hi_hi, _jumpTarget_T_17) @[Cat.scala 33:92]
    node _jumpTarget_T_20 = cat(jumpTarget_hi, jumpTarget_lo) @[Cat.scala 33:92]
    node _jumpTarget_T_21 = asSInt(_jumpTarget_T_20) @[Bundle.scala 20:97]
    node _jumpTarget_T_22 = asUInt(_jumpTarget_T_21) @[Core.scala 88:40]
    node _jumpTarget_T_23 = add(datapath_pc, _jumpTarget_T_22) @[Core.scala 88:17]
    node _jumpTarget_T_24 = tail(_jumpTarget_T_23, 1) @[Core.scala 88:17]
    node jumpTarget = mux(_jumpTarget_T_1, _jumpTarget_T_12, _jumpTarget_T_24) @[Core.scala 85:23]
    node _nextPc_T = add(datapath_pc, UInt<3>("h4")) @[Core.scala 91:36]
    node _nextPc_T_1 = tail(_nextPc_T, 1) @[Core.scala 91:36]
    node _nextPc_T_2 = and(control.io_signals_branch, alu.io_zero) @[Core.scala 93:32]
    node _nextPc_T_3 = mux(_nextPc_T_2, branchTarget, _nextPc_T_1) @[Mux.scala 101:16]
    node nextPc = mux(control.io_signals_jump, jumpTarget, _nextPc_T_3) @[Mux.scala 101:16]
    node datapath_regWriteData = _datapath_regWriteData_T_3 @[Core.scala 23:22 71:25]
    node datapath_regWriteAddr = _datapath_regWriteAddr_T @[Core.scala 23:22 78:25]
    node datapath_nextPc = nextPc @[Core.scala 23:22 97:19]
    io_instrAddr <= datapath_pc @[Core.scala 28:16]
    io_dataAddr <= datapath_aluResult @[Core.scala 63:16]
    io_dataWrite <= datapath_regRead2 @[Core.scala 64:16]
    io_dataWen <= control.io_signals_memWrite @[Core.scala 65:16]
    io_dataRen <= control.io_signals_memRead @[Core.scala 66:16]
    io_dataMask <= UInt<4>("hf") @[Core.scala 67:16]
    io_pcDebug <= datapath_pc @[Core.scala 99:14]
    pcReg <= mux(reset, UInt<32>("h80000000"), nextPc) @[Core.scala 25:{22,22} 96:9]
    control.clock <= clock
    control.reset <= reset
    control.io_opcode <= _control_io_opcode_T @[Core.scala 32:21]
    control.io_funct3 <= _control_io_funct3_T @[Core.scala 33:21]
    control.io_funct7 <= _control_io_funct7_T @[Core.scala 34:21]
    regFile.clock <= clock
    regFile.reset <= reset
    regFile.io_readAddr1 <= _regFile_io_readAddr1_T @[Core.scala 37:24]
    regFile.io_readAddr2 <= _regFile_io_readAddr2_T @[Core.scala 38:24]
    regFile.io_writeAddr <= datapath_regWriteAddr @[Core.scala 80:24]
    regFile.io_writeData <= datapath_regWriteData @[Core.scala 81:24]
    regFile.io_writeEn <= control.io_signals_regWrite @[Core.scala 82:24]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_op <= control.io_signals_aluOp @[Core.scala 43:13]
    alu.io_in1 <= aluIn1 @[Core.scala 59:14]
    alu.io_in2 <= finalAluIn2 @[Core.scala 60:14]
