# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/serial/cavium-uart.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Universal Asynchronous Receiver/Transmitter (UART)

maintainers:
  - David Daney <david.daney@cavium.com>
description: |
  - compatible: "cavium,octeon-3860-uart"

    Compatibility with all cn3XXX, cn5XXX and cn6XXX SOCs.

  - reg: The base address of the UART register bank.

  - interrupts: A single interrupt specifier.

  - current-speed: Optional, the current bit rate in bits per second.

  Example:
  	uart1: serial@1180000000c00 {
  		compatible = "cavium,octeon-3860-uart","ns16550";
  		reg = <0x11800 0x00000c00 0x0 0x400>;
  		current-speed = <115200>;
  		interrupts = <0 35>;
  	};
             

properties:
  compatible:
    items:
      - const: cavium,octeon-3860-uart
      - const: ns16550
    minItems: 2
    maxItems: 2
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  clock-frequency: {}
  current-speed: {}
  reg-shift: {}
  interrupts: {}
examples:
  - |
    uart1: serial@1180000000c00 {
      compatible = "cavium,octeon-3860-uart","ns16550";
      reg = <0x11800 0x00000c00 0x0 0x400>;
      current-speed = <115200>;
      interrupts = <0 35>;
    };
historical: |+
  * Universal Asynchronous Receiver/Transmitter (UART)

  - compatible: "cavium,octeon-3860-uart"

    Compatibility with all cn3XXX, cn5XXX and cn6XXX SOCs.

  - reg: The base address of the UART register bank.

  - interrupts: A single interrupt specifier.

  - current-speed: Optional, the current bit rate in bits per second.

...
