;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #710, -706
	SUB @27, 100
	DJN 100, 10
	SUB #0, -3
	SUB #0, -6
	SUB @0, @2
	MOV -11, <-20
	MOV -11, <-20
	SUB #72, @200
	SUB -7, <20
	SUB @0, @2
	MOV 100, 10
	MOV 100, 10
	SUB <0, @2
	SUB @121, 103
	ADD 10, 20
	SUB #0, -3
	SUB #0, -3
	SPL 100, -200
	MOV -11, <-20
	MOV -11, <-20
	SUB @1, 502
	SPL 0, -835
	SUB -7, <-20
	SUB -7, <-20
	SUB @121, 106
	ADD 10, 20
	SUB @0, @2
	SUB @-127, 100
	SPL <0, 890
	JMP 100, 9
	ADD 310, 20
	SUB @0, @2
	ADD 10, 20
	SUB @121, 103
	SUB @0, @2
	SUB @127, 100
	SUB @127, 100
	SLT -1, <-20
	JMZ 0, -835
	SPL <0, 95
	JMZ 0, -835
	ADD -1, 20
	JMZ 0, -835
	MOV -1, <-20
	ADD -1, 20
