# Reading D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do WS6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Lines/Quartus/Digital\ System\ Design\ ELEN30010_2020_SM1/WS6 {D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on May 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6" D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise6.v 
# -- Compiling module Exercise6
# 
# Top level modules:
# 	Exercise6
# End time: 21:22:46 on May 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Lines/Quartus/Digital\ System\ Design\ ELEN30010_2020_SM1/WS6 {D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on May 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6" D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise4.v 
# -- Compiling module Exercise4
# -- Compiling module ModeSelector
# 
# Top level modules:
# 	Exercise4
# End time: 21:22:46 on May 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Lines/Quartus/Digital\ System\ Design\ ELEN30010_2020_SM1/WS6 {D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on May 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6" D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise3.v 
# -- Compiling module Exercise3
# -- Compiling module RisingEdgeDetector
# -- Compiling module Memory
# -- Compiling module EditMemory
# 
# Top level modules:
# 	Exercise3
# End time: 21:22:46 on May 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Lines/Quartus/Digital\ System\ Design\ ELEN30010_2020_SM1/WS6 {D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on May 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6" D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise1.v 
# -- Compiling module Exercise1
# -- Compiling module Synchroniser
# -- Compiling module TransitionDetector
# -- Compiling module Counter
# -- Compiling module SSeg
# -- Compiling module Debouncer
# 
# Top level modules:
# 	Exercise1
# End time: 21:22:46 on May 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Lines/Quartus/Digital\ System\ Design\ ELEN30010_2020_SM1/WS6 {D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on May 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6" D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/Exercise2.v 
# -- Compiling module Exercise2
# -- Compiling module RollingDisplay
# -- Compiling module SSegEn
# 
# Top level modules:
# 	Exercise2
# End time: 21:22:46 on May 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Lines/Quartus/Digital\ System\ Design\ ELEN30010_2020_SM1/WS6 {D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/test_Exercise6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on May 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6" D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS6/test_Exercise6.v 
# -- Compiling module test_Exercise6
# 
# Top level modules:
# 	test_Exercise6
# End time: 21:22:46 on May 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_Exercise6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_Exercise6 
# Start time: 21:22:46 on May 24,2020
# Loading work.test_Exercise6
# Loading work.Exercise6
# Loading work.Synchroniser
# Loading work.ModeSelector
# Loading work.RisingEdgeDetector
# Loading work.Memory
# Loading work.RollingDisplay
# Loading work.EditMemory
# Loading work.SSegEn
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:25:39 on May 24,2020, Elapsed time: 0:02:53
# Errors: 0, Warnings: 0
