#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ec4630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ec47c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1eb72d0 .functor NOT 1, L_0x1f12330, C4<0>, C4<0>, C4<0>;
L_0x1f12110 .functor XOR 2, L_0x1f11fb0, L_0x1f12070, C4<00>, C4<00>;
L_0x1f12220 .functor XOR 2, L_0x1f12110, L_0x1f12180, C4<00>, C4<00>;
v0x1f0dc10_0 .net *"_ivl_10", 1 0, L_0x1f12180;  1 drivers
v0x1f0dd10_0 .net *"_ivl_12", 1 0, L_0x1f12220;  1 drivers
v0x1f0ddf0_0 .net *"_ivl_2", 1 0, L_0x1f10fd0;  1 drivers
v0x1f0deb0_0 .net *"_ivl_4", 1 0, L_0x1f11fb0;  1 drivers
v0x1f0df90_0 .net *"_ivl_6", 1 0, L_0x1f12070;  1 drivers
v0x1f0e0c0_0 .net *"_ivl_8", 1 0, L_0x1f12110;  1 drivers
v0x1f0e1a0_0 .net "a", 0 0, v0x1f0ad40_0;  1 drivers
v0x1f0e240_0 .net "b", 0 0, v0x1f0ade0_0;  1 drivers
v0x1f0e2e0_0 .net "c", 0 0, v0x1f0ae80_0;  1 drivers
v0x1f0e380_0 .var "clk", 0 0;
v0x1f0e420_0 .net "d", 0 0, v0x1f0afc0_0;  1 drivers
v0x1f0e4c0_0 .net "out_pos_dut", 0 0, L_0x1f11e30;  1 drivers
v0x1f0e560_0 .net "out_pos_ref", 0 0, L_0x1f0fa90;  1 drivers
v0x1f0e600_0 .net "out_sop_dut", 0 0, L_0x1f109f0;  1 drivers
v0x1f0e6a0_0 .net "out_sop_ref", 0 0, L_0x1ee54f0;  1 drivers
v0x1f0e740_0 .var/2u "stats1", 223 0;
v0x1f0e7e0_0 .var/2u "strobe", 0 0;
v0x1f0e880_0 .net "tb_match", 0 0, L_0x1f12330;  1 drivers
v0x1f0e950_0 .net "tb_mismatch", 0 0, L_0x1eb72d0;  1 drivers
v0x1f0e9f0_0 .net "wavedrom_enable", 0 0, v0x1f0b290_0;  1 drivers
v0x1f0eac0_0 .net "wavedrom_title", 511 0, v0x1f0b330_0;  1 drivers
L_0x1f10fd0 .concat [ 1 1 0 0], L_0x1f0fa90, L_0x1ee54f0;
L_0x1f11fb0 .concat [ 1 1 0 0], L_0x1f0fa90, L_0x1ee54f0;
L_0x1f12070 .concat [ 1 1 0 0], L_0x1f11e30, L_0x1f109f0;
L_0x1f12180 .concat [ 1 1 0 0], L_0x1f0fa90, L_0x1ee54f0;
L_0x1f12330 .cmp/eeq 2, L_0x1f10fd0, L_0x1f12220;
S_0x1ec4950 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ec47c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1eb76b0 .functor AND 1, v0x1f0ae80_0, v0x1f0afc0_0, C4<1>, C4<1>;
L_0x1eb7a90 .functor NOT 1, v0x1f0ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1eb7e70 .functor NOT 1, v0x1f0ade0_0, C4<0>, C4<0>, C4<0>;
L_0x1eb80f0 .functor AND 1, L_0x1eb7a90, L_0x1eb7e70, C4<1>, C4<1>;
L_0x1ecf250 .functor AND 1, L_0x1eb80f0, v0x1f0ae80_0, C4<1>, C4<1>;
L_0x1ee54f0 .functor OR 1, L_0x1eb76b0, L_0x1ecf250, C4<0>, C4<0>;
L_0x1f0ef10 .functor NOT 1, v0x1f0ade0_0, C4<0>, C4<0>, C4<0>;
L_0x1f0ef80 .functor OR 1, L_0x1f0ef10, v0x1f0afc0_0, C4<0>, C4<0>;
L_0x1f0f090 .functor AND 1, v0x1f0ae80_0, L_0x1f0ef80, C4<1>, C4<1>;
L_0x1f0f150 .functor NOT 1, v0x1f0ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1f0f220 .functor OR 1, L_0x1f0f150, v0x1f0ade0_0, C4<0>, C4<0>;
L_0x1f0f290 .functor AND 1, L_0x1f0f090, L_0x1f0f220, C4<1>, C4<1>;
L_0x1f0f410 .functor NOT 1, v0x1f0ade0_0, C4<0>, C4<0>, C4<0>;
L_0x1f0f480 .functor OR 1, L_0x1f0f410, v0x1f0afc0_0, C4<0>, C4<0>;
L_0x1f0f3a0 .functor AND 1, v0x1f0ae80_0, L_0x1f0f480, C4<1>, C4<1>;
L_0x1f0f610 .functor NOT 1, v0x1f0ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1f0f710 .functor OR 1, L_0x1f0f610, v0x1f0afc0_0, C4<0>, C4<0>;
L_0x1f0f7d0 .functor AND 1, L_0x1f0f3a0, L_0x1f0f710, C4<1>, C4<1>;
L_0x1f0f980 .functor XNOR 1, L_0x1f0f290, L_0x1f0f7d0, C4<0>, C4<0>;
v0x1eb6c00_0 .net *"_ivl_0", 0 0, L_0x1eb76b0;  1 drivers
v0x1eb7000_0 .net *"_ivl_12", 0 0, L_0x1f0ef10;  1 drivers
v0x1eb73e0_0 .net *"_ivl_14", 0 0, L_0x1f0ef80;  1 drivers
v0x1eb77c0_0 .net *"_ivl_16", 0 0, L_0x1f0f090;  1 drivers
v0x1eb7ba0_0 .net *"_ivl_18", 0 0, L_0x1f0f150;  1 drivers
v0x1eb7f80_0 .net *"_ivl_2", 0 0, L_0x1eb7a90;  1 drivers
v0x1eb8200_0 .net *"_ivl_20", 0 0, L_0x1f0f220;  1 drivers
v0x1f092b0_0 .net *"_ivl_24", 0 0, L_0x1f0f410;  1 drivers
v0x1f09390_0 .net *"_ivl_26", 0 0, L_0x1f0f480;  1 drivers
v0x1f09470_0 .net *"_ivl_28", 0 0, L_0x1f0f3a0;  1 drivers
v0x1f09550_0 .net *"_ivl_30", 0 0, L_0x1f0f610;  1 drivers
v0x1f09630_0 .net *"_ivl_32", 0 0, L_0x1f0f710;  1 drivers
v0x1f09710_0 .net *"_ivl_36", 0 0, L_0x1f0f980;  1 drivers
L_0x7fcbd67d3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f097d0_0 .net *"_ivl_38", 0 0, L_0x7fcbd67d3018;  1 drivers
v0x1f098b0_0 .net *"_ivl_4", 0 0, L_0x1eb7e70;  1 drivers
v0x1f09990_0 .net *"_ivl_6", 0 0, L_0x1eb80f0;  1 drivers
v0x1f09a70_0 .net *"_ivl_8", 0 0, L_0x1ecf250;  1 drivers
v0x1f09b50_0 .net "a", 0 0, v0x1f0ad40_0;  alias, 1 drivers
v0x1f09c10_0 .net "b", 0 0, v0x1f0ade0_0;  alias, 1 drivers
v0x1f09cd0_0 .net "c", 0 0, v0x1f0ae80_0;  alias, 1 drivers
v0x1f09d90_0 .net "d", 0 0, v0x1f0afc0_0;  alias, 1 drivers
v0x1f09e50_0 .net "out_pos", 0 0, L_0x1f0fa90;  alias, 1 drivers
v0x1f09f10_0 .net "out_sop", 0 0, L_0x1ee54f0;  alias, 1 drivers
v0x1f09fd0_0 .net "pos0", 0 0, L_0x1f0f290;  1 drivers
v0x1f0a090_0 .net "pos1", 0 0, L_0x1f0f7d0;  1 drivers
L_0x1f0fa90 .functor MUXZ 1, L_0x7fcbd67d3018, L_0x1f0f290, L_0x1f0f980, C4<>;
S_0x1f0a210 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ec47c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f0ad40_0 .var "a", 0 0;
v0x1f0ade0_0 .var "b", 0 0;
v0x1f0ae80_0 .var "c", 0 0;
v0x1f0af20_0 .net "clk", 0 0, v0x1f0e380_0;  1 drivers
v0x1f0afc0_0 .var "d", 0 0;
v0x1f0b0b0_0 .var/2u "fail", 0 0;
v0x1f0b150_0 .var/2u "fail1", 0 0;
v0x1f0b1f0_0 .net "tb_match", 0 0, L_0x1f12330;  alias, 1 drivers
v0x1f0b290_0 .var "wavedrom_enable", 0 0;
v0x1f0b330_0 .var "wavedrom_title", 511 0;
E_0x1ec2fa0/0 .event negedge, v0x1f0af20_0;
E_0x1ec2fa0/1 .event posedge, v0x1f0af20_0;
E_0x1ec2fa0 .event/or E_0x1ec2fa0/0, E_0x1ec2fa0/1;
S_0x1f0a540 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f0a210;
 .timescale -12 -12;
v0x1f0a780_0 .var/2s "i", 31 0;
E_0x1ec2e40 .event posedge, v0x1f0af20_0;
S_0x1f0a880 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f0a210;
 .timescale -12 -12;
v0x1f0aa80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f0ab60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f0a210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f0b510 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ec47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f0fc40 .functor NOT 1, v0x1f0ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1f0fcd0 .functor NOT 1, v0x1f0ade0_0, C4<0>, C4<0>, C4<0>;
L_0x1f0fe70 .functor AND 1, L_0x1f0fc40, L_0x1f0fcd0, C4<1>, C4<1>;
L_0x1f0ff80 .functor AND 1, L_0x1f0fe70, v0x1f0ae80_0, C4<1>, C4<1>;
L_0x1f10180 .functor NOT 1, v0x1f0afc0_0, C4<0>, C4<0>, C4<0>;
L_0x1f10300 .functor AND 1, L_0x1f0ff80, L_0x1f10180, C4<1>, C4<1>;
L_0x1f10450 .functor NOT 1, v0x1f0ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1f105d0 .functor AND 1, L_0x1f10450, v0x1f0ade0_0, C4<1>, C4<1>;
L_0x1f106e0 .functor AND 1, L_0x1f105d0, v0x1f0ae80_0, C4<1>, C4<1>;
L_0x1f107a0 .functor AND 1, L_0x1f106e0, v0x1f0afc0_0, C4<1>, C4<1>;
L_0x1f108c0 .functor OR 1, L_0x1f10300, L_0x1f107a0, C4<0>, C4<0>;
L_0x1f10980 .functor AND 1, v0x1f0ad40_0, v0x1f0ade0_0, C4<1>, C4<1>;
L_0x1f10a60 .functor AND 1, L_0x1f10980, v0x1f0ae80_0, C4<1>, C4<1>;
L_0x1f10b20 .functor AND 1, L_0x1f10a60, v0x1f0afc0_0, C4<1>, C4<1>;
L_0x1f109f0 .functor OR 1, L_0x1f108c0, L_0x1f10b20, C4<0>, C4<0>;
L_0x1f10d50 .functor OR 1, v0x1f0ad40_0, v0x1f0ade0_0, C4<0>, C4<0>;
L_0x1f10e50 .functor NOT 1, v0x1f0ae80_0, C4<0>, C4<0>, C4<0>;
L_0x1f10ec0 .functor OR 1, L_0x1f10d50, L_0x1f10e50, C4<0>, C4<0>;
L_0x1f11070 .functor NOT 1, v0x1f0ade0_0, C4<0>, C4<0>, C4<0>;
L_0x1f110e0 .functor OR 1, v0x1f0ad40_0, L_0x1f11070, C4<0>, C4<0>;
L_0x1f11250 .functor NOT 1, v0x1f0afc0_0, C4<0>, C4<0>, C4<0>;
L_0x1f112c0 .functor OR 1, L_0x1f110e0, L_0x1f11250, C4<0>, C4<0>;
L_0x1f11490 .functor AND 1, L_0x1f10ec0, L_0x1f112c0, C4<1>, C4<1>;
L_0x1f115a0 .functor NOT 1, v0x1f0ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1f116e0 .functor NOT 1, v0x1f0ade0_0, C4<0>, C4<0>, C4<0>;
L_0x1f11750 .functor OR 1, L_0x1f115a0, L_0x1f116e0, C4<0>, C4<0>;
L_0x1f11940 .functor NOT 1, v0x1f0ae80_0, C4<0>, C4<0>, C4<0>;
L_0x1f119b0 .functor OR 1, L_0x1f11750, L_0x1f11940, C4<0>, C4<0>;
L_0x1f11bb0 .functor NOT 1, v0x1f0afc0_0, C4<0>, C4<0>, C4<0>;
L_0x1f11c20 .functor OR 1, L_0x1f119b0, L_0x1f11bb0, C4<0>, C4<0>;
L_0x1f11e30 .functor AND 1, L_0x1f11490, L_0x1f11c20, C4<1>, C4<1>;
v0x1f0b6d0_0 .net *"_ivl_0", 0 0, L_0x1f0fc40;  1 drivers
v0x1f0b7b0_0 .net *"_ivl_10", 0 0, L_0x1f10300;  1 drivers
v0x1f0b890_0 .net *"_ivl_12", 0 0, L_0x1f10450;  1 drivers
v0x1f0b980_0 .net *"_ivl_14", 0 0, L_0x1f105d0;  1 drivers
v0x1f0ba60_0 .net *"_ivl_16", 0 0, L_0x1f106e0;  1 drivers
v0x1f0bb90_0 .net *"_ivl_18", 0 0, L_0x1f107a0;  1 drivers
v0x1f0bc70_0 .net *"_ivl_2", 0 0, L_0x1f0fcd0;  1 drivers
v0x1f0bd50_0 .net *"_ivl_20", 0 0, L_0x1f108c0;  1 drivers
v0x1f0be30_0 .net *"_ivl_22", 0 0, L_0x1f10980;  1 drivers
v0x1f0bfa0_0 .net *"_ivl_24", 0 0, L_0x1f10a60;  1 drivers
v0x1f0c080_0 .net *"_ivl_26", 0 0, L_0x1f10b20;  1 drivers
v0x1f0c160_0 .net *"_ivl_30", 0 0, L_0x1f10d50;  1 drivers
v0x1f0c240_0 .net *"_ivl_32", 0 0, L_0x1f10e50;  1 drivers
v0x1f0c320_0 .net *"_ivl_34", 0 0, L_0x1f10ec0;  1 drivers
v0x1f0c400_0 .net *"_ivl_36", 0 0, L_0x1f11070;  1 drivers
v0x1f0c4e0_0 .net *"_ivl_38", 0 0, L_0x1f110e0;  1 drivers
v0x1f0c5c0_0 .net *"_ivl_4", 0 0, L_0x1f0fe70;  1 drivers
v0x1f0c7b0_0 .net *"_ivl_40", 0 0, L_0x1f11250;  1 drivers
v0x1f0c890_0 .net *"_ivl_42", 0 0, L_0x1f112c0;  1 drivers
v0x1f0c970_0 .net *"_ivl_44", 0 0, L_0x1f11490;  1 drivers
v0x1f0ca50_0 .net *"_ivl_46", 0 0, L_0x1f115a0;  1 drivers
v0x1f0cb30_0 .net *"_ivl_48", 0 0, L_0x1f116e0;  1 drivers
v0x1f0cc10_0 .net *"_ivl_50", 0 0, L_0x1f11750;  1 drivers
v0x1f0ccf0_0 .net *"_ivl_52", 0 0, L_0x1f11940;  1 drivers
v0x1f0cdd0_0 .net *"_ivl_54", 0 0, L_0x1f119b0;  1 drivers
v0x1f0ceb0_0 .net *"_ivl_56", 0 0, L_0x1f11bb0;  1 drivers
v0x1f0cf90_0 .net *"_ivl_58", 0 0, L_0x1f11c20;  1 drivers
v0x1f0d070_0 .net *"_ivl_6", 0 0, L_0x1f0ff80;  1 drivers
v0x1f0d150_0 .net *"_ivl_8", 0 0, L_0x1f10180;  1 drivers
v0x1f0d230_0 .net "a", 0 0, v0x1f0ad40_0;  alias, 1 drivers
v0x1f0d2d0_0 .net "b", 0 0, v0x1f0ade0_0;  alias, 1 drivers
v0x1f0d3c0_0 .net "c", 0 0, v0x1f0ae80_0;  alias, 1 drivers
v0x1f0d4b0_0 .net "d", 0 0, v0x1f0afc0_0;  alias, 1 drivers
v0x1f0d7b0_0 .net "out_pos", 0 0, L_0x1f11e30;  alias, 1 drivers
v0x1f0d870_0 .net "out_sop", 0 0, L_0x1f109f0;  alias, 1 drivers
S_0x1f0d9f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ec47c0;
 .timescale -12 -12;
E_0x1eac9f0 .event anyedge, v0x1f0e7e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f0e7e0_0;
    %nor/r;
    %assign/vec4 v0x1f0e7e0_0, 0;
    %wait E_0x1eac9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f0a210;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0b150_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f0a210;
T_4 ;
    %wait E_0x1ec2fa0;
    %load/vec4 v0x1f0b1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0b0b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f0a210;
T_5 ;
    %wait E_0x1ec2e40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %wait E_0x1ec2e40;
    %load/vec4 v0x1f0b0b0_0;
    %store/vec4 v0x1f0b150_0, 0, 1;
    %fork t_1, S_0x1f0a540;
    %jmp t_0;
    .scope S_0x1f0a540;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f0a780_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f0a780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ec2e40;
    %load/vec4 v0x1f0a780_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f0a780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f0a780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f0a210;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ec2fa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f0afc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f0ade0_0, 0;
    %assign/vec4 v0x1f0ad40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f0b0b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f0b150_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ec47c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0e380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0e7e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ec47c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f0e380_0;
    %inv;
    %store/vec4 v0x1f0e380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ec47c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f0af20_0, v0x1f0e950_0, v0x1f0e1a0_0, v0x1f0e240_0, v0x1f0e2e0_0, v0x1f0e420_0, v0x1f0e6a0_0, v0x1f0e600_0, v0x1f0e560_0, v0x1f0e4c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ec47c0;
T_9 ;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ec47c0;
T_10 ;
    %wait E_0x1ec2fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f0e740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f0e740_0, 4, 32;
    %load/vec4 v0x1f0e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f0e740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f0e740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f0e740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f0e6a0_0;
    %load/vec4 v0x1f0e6a0_0;
    %load/vec4 v0x1f0e600_0;
    %xor;
    %load/vec4 v0x1f0e6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f0e740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f0e740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f0e560_0;
    %load/vec4 v0x1f0e560_0;
    %load/vec4 v0x1f0e4c0_0;
    %xor;
    %load/vec4 v0x1f0e560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f0e740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f0e740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f0e740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response23/top_module.sv";
