INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wells/Desktop/Major CS/Digital Logic/Mini_Piano/Mini_Piano.srcs/sources_1/new/Light_seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Light_seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wells/Desktop/Major CS/Digital Logic/Mini_Piano/Mini_Piano.srcs/sim_1/new/Light_seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Light_seg_tb
