digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: System";
shape=box;
style="rounded, filled";
tooltip="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;&#10;\memories&#61;system.far_mem_ctrl.dram system.far_mem_ctrl2.dram system.loc_mem_ctrlrs00.dram system.loc_mem_ctrlrs01.dram system.loc_mem_ctrlrs02.dram system.loc_mem_ctrlrs03.dram system.loc_mem_ctrlrs04.dram system.loc_mem_ctrlrs05.dram system.loc_mem_ctrlrs06.dram system.loc_mem_ctrlrs07.dram system.loc_mem_ctrlrs08.dram system.loc_mem_ctrlrs09.dram system.loc_mem_ctrlrs10.dram system.loc_mem_ctrlrs11.dram system.loc_mem_ctrlrs12.dram system.loc_mem_ctrlrs13.dram system.loc_mem_ctrlrs14.dram system.loc_mem_ctrlrs15.dram system.loc_mem_ctrlrs16.dram system.loc_mem_ctrlrs17.dram system.loc_mem_ctrlrs18.dram system.loc_mem_ctrlrs19.dram system.loc_mem_ctrlrs20.dram system.loc_mem_ctrlrs21.dram system.loc_mem_ctrlrs22.dram system.loc_mem_ctrlrs23.dram system.loc_mem_ctrlrs24.dram system.loc_mem_ctrlrs25.dram system.loc_mem_ctrlrs26.dram system.loc_mem_ctrlrs27.dram system.loc_mem_ctrlrs28.dram system.loc_mem_ctrlrs29.dram system.loc_mem_ctrlrs30.dram system.loc_mem_ctrlrs31.dram system.mem_ctrl0 system.mem_ctrl1&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;system.workload";
subgraph cluster_system_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: StubWorkload";
shape=box;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\entry&#61;0&#10;\eventq_index&#61;0&#10;\remote_gdb_port&#61;7000&#10;\wait_for_remote_gdb&#61;false";
}

subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=box;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;system.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;200&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.clk_domain.voltage_domain";
subgraph cluster_system_clk_domain_voltage_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

}

subgraph cluster_system_generators00 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators00 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators00.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators00_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators00_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators01 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators01 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators01.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators01_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators01_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators02 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators02 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators02.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators02_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators02_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators03 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators03 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators03.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators03_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators03_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators04 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators04 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators04.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators04_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators04_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators05 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators05 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators05.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators05_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators05_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators06 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators06 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators06.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators06_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators06_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators07 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators07 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators07.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators07_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators07_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators08 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators08 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators08.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators08_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators08_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators09 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators09 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators09.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators09_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators09_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators10 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators10 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators10.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators10_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators10_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators11 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators11 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators11.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators11_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators11_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators12 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators12 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators12.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators12_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators12_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators13 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators13 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators13.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators13_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators13_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators14 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators14 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators14.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators14_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators14_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators15 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators15 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators15.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators15_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators15_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators16 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators16 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators16.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators16_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators16_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators17 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators17 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators17.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators17_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators17_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators18 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators18 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators18.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators18_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators18_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators19 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators19 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators19.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators19_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators19_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators20 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators20 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators20.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators20_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators20_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators21 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators21 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators21.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators21_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators21_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators22 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators22 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators22.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators22_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators22_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators23 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators23 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators23.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators23_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators23_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators24 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators24 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators24.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators24_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators24_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators25 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators25 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators25.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators25_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators25_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators26 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators26 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators26.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators26_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators26_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators27 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators27 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators27.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators27_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators27_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators28 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators28 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators28.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators28_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators28_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators29 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators29 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators29.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators29_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators29_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators30 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators30 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators30.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators30_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators30_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators31 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators31 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators31.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators31_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators31_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators32 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators32 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators32.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators32_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators32_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators33 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators33 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators33.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators33_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators33_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators34 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators34 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators34.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators34_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators34_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators35 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators35 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators35.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators35_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators35_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators36 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators36 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators36.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators36_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators36_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators37 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators37 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators37.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators37_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators37_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators38 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators38 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators38.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators38_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators38_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators39 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators39 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators39.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators39_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators39_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators40 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators40 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators40.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators40_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators40_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators41 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators41 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators41.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators41_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators41_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators42 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators42 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators42.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators42_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators42_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators43 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators43 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators43.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators43_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators43_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators44 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators44 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators44.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators44_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators44_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators45 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators45 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators45.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators45_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators45_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators46 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators46 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators46.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators46_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators46_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators47 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators47 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators47.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators47_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators47_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators48 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators48 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators48.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators48_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators48_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators49 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators49 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators49.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators49_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators49_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators50 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators50 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators50.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators50_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators50_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators51 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators51 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators51.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators51_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators51_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators52 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators52 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators52.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators52_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators52_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators53 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators53 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators53.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators53_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators53_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators54 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators54 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators54.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators54_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators54_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators55 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators55 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators55.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators55_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators55_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators56 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators56 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators56.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators56_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators56_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators57 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators57 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators57.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators57_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators57_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators58 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators58 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators58.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators58_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators58_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators59 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators59 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators59.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators59_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators59_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators60 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators60 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators60.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators60_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators60_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators61 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators61 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators61.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators61_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators61_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators62 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators62 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators62.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators62_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators62_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators63 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators63 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators63.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators63_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators63_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds00 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds00 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds00.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
system_scheds00_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_scheds00_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_scheds00_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds01 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds01 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds01.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds01_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds02 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds02 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds02.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds02_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds03 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds03 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds03.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds03_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds04 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds04 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds04.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds04_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds05 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds05 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds05.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds05_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds06 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds06 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds06.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds06_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds07 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds07 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds07.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds07_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds08 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds08 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds08.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds08_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds09 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds09 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds09.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds09_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds10 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds10 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds10.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds10_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds11 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds11 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds11.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds11_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds12 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds12 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds12.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds12_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds13 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds13 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds13.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds13_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds14 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds14 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds14.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds14_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds15 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds15 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds15.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds15_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds16 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds16 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds16.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds16_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds17 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds17 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds17.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds17_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds18 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds18 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds18.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds18_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds19 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds19 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds19.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds19_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds20 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds20 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds20.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds20_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds21 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds21 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds21.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds21_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds22 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds22 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds22.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds22_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds23 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds23 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds23.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds23_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds24 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds24 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds24.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds24_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds25 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds25 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds25.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds25_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds26 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds26 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds26.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds26_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds27 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds27 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds27.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds27_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds28 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds28 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds28.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds28_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds29 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds29 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds29.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds29_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds30 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds30 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds30.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds30_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds31 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds31 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds31.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;0&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
subgraph cluster_system_scheds31_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrl0 {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrl0 \n: PolicyManager";
shape=box;
style="rounded, filled";
tooltip="addr_size&#61;64&#10;\always_dirty&#61;false&#10;\always_hit&#61;false&#10;\block_size&#61;64&#10;\cache_warmup_ratio&#61;0.7&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\crb_max_size&#61;32&#10;\dram_cache_size&#61;536870912&#10;\eventq_index&#61;0&#10;\far_burst_size&#61;64&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\loc_burst_size&#61;64&#10;\loc_mem_policy&#61;CascadeLakeNoPartWrs&#10;\null&#61;false&#10;\orb_max_size&#61;256&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrl0.power_state&#10;\range&#61;0:3221225472&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tRCD_RD&#61;14160&#10;\tRL&#61;14160&#10;\tRP&#61;14160";
system_mem_ctrl0_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
system_mem_ctrl0_loc_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=loc_req_port, shape=box, style="rounded, filled"];
system_mem_ctrl0_far_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=far_req_port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrl0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrl1 {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrl1 \n: PolicyManager";
shape=box;
style="rounded, filled";
tooltip="addr_size&#61;64&#10;\always_dirty&#61;false&#10;\always_hit&#61;false&#10;\block_size&#61;64&#10;\cache_warmup_ratio&#61;0.7&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\crb_max_size&#61;32&#10;\dram_cache_size&#61;536870912&#10;\eventq_index&#61;0&#10;\far_burst_size&#61;64&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\loc_burst_size&#61;64&#10;\loc_mem_policy&#61;CascadeLakeNoPartWrs&#10;\null&#61;false&#10;\orb_max_size&#61;256&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrl1.power_state&#10;\range&#61;3221225472:6442450944&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tRCD_RD&#61;14160&#10;\tRL&#61;14160&#10;\tRP&#61;14160";
system_mem_ctrl1_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
system_mem_ctrl1_loc_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=loc_req_port, shape=box, style="rounded, filled"];
system_mem_ctrl1_far_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=far_req_port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrl1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_membusPolManLocMem {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membusPolManLocMem \n: L2XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;90000&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membusPolManLocMem.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.membusPolManLocMem.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;64";
system_membusPolManLocMem_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_membusPolManLocMem_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_membusPolManLocMem_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_membusPolManLocMem_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_loc_mem_ctrlrs00 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs00 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs00.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs00.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs00_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs00_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs00_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs00.dram.power_state&#10;\range&#61;0:6442450944:0:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs00_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs01 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs01 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs01.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs01.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs01_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs01_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs01_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs01.dram.power_state&#10;\range&#61;0:6442450944:1:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs01_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs02 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs02 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs02.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs02.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs02_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs02_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs02_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs02.dram.power_state&#10;\range&#61;0:6442450944:2:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs02_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs03 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs03 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs03.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs03.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs03_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs03_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs03_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs03.dram.power_state&#10;\range&#61;0:6442450944:3:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs03_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs04 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs04 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs04.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs04.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs04_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs04_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs04_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs04.dram.power_state&#10;\range&#61;0:6442450944:4:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs04_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs05 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs05 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs05.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs05.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs05_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs05_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs05_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs05.dram.power_state&#10;\range&#61;0:6442450944:5:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs05_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs06 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs06 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs06.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs06.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs06_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs06_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs06_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs06.dram.power_state&#10;\range&#61;0:6442450944:6:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs06_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs07 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs07 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs07.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs07.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs07_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs07_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs07_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs07.dram.power_state&#10;\range&#61;0:6442450944:7:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs07_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs08 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs08 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs08.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs08.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs08_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs08_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs08_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs08.dram.power_state&#10;\range&#61;0:6442450944:8:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs08_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs09 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs09 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs09.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs09.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs09_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs09_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs09_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs09.dram.power_state&#10;\range&#61;0:6442450944:9:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs09_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs10 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs10 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs10.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs10.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs10_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs10_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs10_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs10.dram.power_state&#10;\range&#61;0:6442450944:10:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs10_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs11 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs11 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs11.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs11.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs11_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs11_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs11_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs11.dram.power_state&#10;\range&#61;0:6442450944:11:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs11_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs12 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs12 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs12.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs12.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs12_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs12_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs12_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs12.dram.power_state&#10;\range&#61;0:6442450944:12:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs12_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs13 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs13 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs13.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs13.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs13_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs13_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs13_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs13.dram.power_state&#10;\range&#61;0:6442450944:13:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs13_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs14 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs14 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs14.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs14.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs14_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs14_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs14_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs14.dram.power_state&#10;\range&#61;0:6442450944:14:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs14_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs15 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs15 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs15.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs15.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs15_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs15_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs15_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs15.dram.power_state&#10;\range&#61;0:6442450944:15:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs15_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs16 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs16 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs16.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs16.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs16_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs16_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs16_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs16.dram.power_state&#10;\range&#61;0:6442450944:16:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs16_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs17 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs17 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs17.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs17.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs17_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs17_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs17_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs17.dram.power_state&#10;\range&#61;0:6442450944:17:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs17_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs18 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs18 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs18.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs18.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs18_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs18_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs18_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs18.dram.power_state&#10;\range&#61;0:6442450944:18:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs18_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs19 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs19 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs19.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs19.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs19_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs19_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs19_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs19.dram.power_state&#10;\range&#61;0:6442450944:19:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs19_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs20 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs20 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs20.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs20.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs20_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs20_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs20_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs20.dram.power_state&#10;\range&#61;0:6442450944:20:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs20_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs21 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs21 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs21.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs21.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs21_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs21_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs21_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs21.dram.power_state&#10;\range&#61;0:6442450944:21:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs21_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs22 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs22 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs22.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs22.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs22_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs22_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs22_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs22.dram.power_state&#10;\range&#61;0:6442450944:22:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs22_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs23 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs23 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs23.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs23.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs23_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs23_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs23_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs23.dram.power_state&#10;\range&#61;0:6442450944:23:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs23_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs24 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs24 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs24.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs24.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs24_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs24_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs24_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs24.dram.power_state&#10;\range&#61;0:6442450944:24:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs24_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs25 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs25 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs25.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs25.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs25_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs25_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs25_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs25.dram.power_state&#10;\range&#61;0:6442450944:25:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs25_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs26 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs26 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs26.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs26.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs26_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs26_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs26_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs26.dram.power_state&#10;\range&#61;0:6442450944:26:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs26_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs27 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs27 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs27.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs27.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs27_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs27_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs27_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs27.dram.power_state&#10;\range&#61;0:6442450944:27:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs27_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs28 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs28 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs28.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs28.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs28_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs28_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs28_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs28.dram.power_state&#10;\range&#61;0:6442450944:28:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs28_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs29 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs29 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs29.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs29.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs29_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs29_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs29_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs29.dram.power_state&#10;\range&#61;0:6442450944:29:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs29_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs30 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs30 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs30.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs30.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs30_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs30_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs30_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs30.dram.power_state&#10;\range&#61;0:6442450944:30:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs30_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs31 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs31 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs31.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs31.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs31_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs31_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs31_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs31.dram.power_state&#10;\range&#61;0:6442450944:31:64:128:256:512:1024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs31_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_far_mem_ctrl {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="far_mem_ctrl \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.far_mem_ctrl.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_far_mem_ctrl_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_far_mem_ctrl_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_far_mem_ctrl_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: NVM_2400_1x64";
shape=box;
style="rounded, filled";
tooltip="addr_mapping&#61;RoRaBaCoCh&#10;\banks_per_rank&#61;16&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\device_bus_width&#61;64&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;549755813888&#10;\devices_per_rank&#61;1&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_pending_reads&#61;64&#10;\max_pending_writes&#61;128&#10;\null&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl.dram.power_state&#10;\range&#61;0:3221225472&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;128&#10;\tBURST&#61;3332&#10;\tCK&#61;833&#10;\tCS&#61;1666&#10;\tREAD&#61;150000&#10;\tRTW&#61;1666&#10;\tSEND&#61;14160&#10;\tWRITE&#61;500000&#10;\tWTR&#61;1666&#10;\two_cycle_rdwr&#61;true&#10;\write_buffer_size&#61;128";
subgraph cluster_system_far_mem_ctrl_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_far_mem_ctrl2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="far_mem_ctrl2 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.far_mem_ctrl2.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl2.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_far_mem_ctrl2_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_far_mem_ctrl2_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_far_mem_ctrl2_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: NVM_2400_1x64";
shape=box;
style="rounded, filled";
tooltip="addr_mapping&#61;RoRaBaCoCh&#10;\banks_per_rank&#61;16&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\device_bus_width&#61;64&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;549755813888&#10;\devices_per_rank&#61;1&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_pending_reads&#61;64&#10;\max_pending_writes&#61;128&#10;\null&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl2.dram.power_state&#10;\range&#61;3221225472:6442450944&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tBURST&#61;3332&#10;\tCK&#61;833&#10;\tCS&#61;1666&#10;\tREAD&#61;150000&#10;\tRTW&#61;1666&#10;\tSEND&#61;14160&#10;\tWRITE&#61;500000&#10;\tWTR&#61;1666&#10;\two_cycle_rdwr&#61;true&#10;\write_buffer_size&#61;128";
subgraph cluster_system_far_mem_ctrl2_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: L2XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;90000&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;64";
system_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

system_scheds00_cpu_side -> system_membusPolManLocMem_mem_side_ports  [dir=back];
system_scheds00_mem_side -> system_loc_mem_ctrlrs00_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs01_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs02_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs03_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs04_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs05_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs06_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs07_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs08_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs09_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs10_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs11_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs12_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs13_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs14_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs15_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs16_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs17_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs18_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs19_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs20_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs21_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs22_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs23_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs24_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs25_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs26_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs27_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs28_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs29_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs30_port  [dir=forward];
system_scheds00_mem_side -> system_loc_mem_ctrlrs31_port  [dir=forward];
system_mem_ctrl0_far_req_port -> system_far_mem_ctrl_port  [dir=forward];
system_mem_ctrl1_far_req_port -> system_far_mem_ctrl2_port  [dir=forward];
system_membusPolManLocMem_cpu_side_ports -> system_mem_ctrl0_loc_req_port  [dir=back];
system_membusPolManLocMem_cpu_side_ports -> system_mem_ctrl1_loc_req_port  [dir=back];
system_membus_cpu_side_ports -> system_generators00_port  [dir=back];
system_membus_cpu_side_ports -> system_generators01_port  [dir=back];
system_membus_cpu_side_ports -> system_generators02_port  [dir=back];
system_membus_cpu_side_ports -> system_generators03_port  [dir=back];
system_membus_cpu_side_ports -> system_generators04_port  [dir=back];
system_membus_cpu_side_ports -> system_generators05_port  [dir=back];
system_membus_cpu_side_ports -> system_generators06_port  [dir=back];
system_membus_cpu_side_ports -> system_generators07_port  [dir=back];
system_membus_cpu_side_ports -> system_generators08_port  [dir=back];
system_membus_cpu_side_ports -> system_generators09_port  [dir=back];
system_membus_cpu_side_ports -> system_generators10_port  [dir=back];
system_membus_cpu_side_ports -> system_generators11_port  [dir=back];
system_membus_cpu_side_ports -> system_generators12_port  [dir=back];
system_membus_cpu_side_ports -> system_generators13_port  [dir=back];
system_membus_cpu_side_ports -> system_generators14_port  [dir=back];
system_membus_cpu_side_ports -> system_generators15_port  [dir=back];
system_membus_cpu_side_ports -> system_generators16_port  [dir=back];
system_membus_cpu_side_ports -> system_generators17_port  [dir=back];
system_membus_cpu_side_ports -> system_generators18_port  [dir=back];
system_membus_cpu_side_ports -> system_generators19_port  [dir=back];
system_membus_cpu_side_ports -> system_generators20_port  [dir=back];
system_membus_cpu_side_ports -> system_generators21_port  [dir=back];
system_membus_cpu_side_ports -> system_generators22_port  [dir=back];
system_membus_cpu_side_ports -> system_generators23_port  [dir=back];
system_membus_cpu_side_ports -> system_generators24_port  [dir=back];
system_membus_cpu_side_ports -> system_generators25_port  [dir=back];
system_membus_cpu_side_ports -> system_generators26_port  [dir=back];
system_membus_cpu_side_ports -> system_generators27_port  [dir=back];
system_membus_cpu_side_ports -> system_generators28_port  [dir=back];
system_membus_cpu_side_ports -> system_generators29_port  [dir=back];
system_membus_cpu_side_ports -> system_generators30_port  [dir=back];
system_membus_cpu_side_ports -> system_generators31_port  [dir=back];
system_membus_cpu_side_ports -> system_generators32_port  [dir=back];
system_membus_cpu_side_ports -> system_generators33_port  [dir=back];
system_membus_cpu_side_ports -> system_generators34_port  [dir=back];
system_membus_cpu_side_ports -> system_generators35_port  [dir=back];
system_membus_cpu_side_ports -> system_generators36_port  [dir=back];
system_membus_cpu_side_ports -> system_generators37_port  [dir=back];
system_membus_cpu_side_ports -> system_generators38_port  [dir=back];
system_membus_cpu_side_ports -> system_generators39_port  [dir=back];
system_membus_cpu_side_ports -> system_generators40_port  [dir=back];
system_membus_cpu_side_ports -> system_generators41_port  [dir=back];
system_membus_cpu_side_ports -> system_generators42_port  [dir=back];
system_membus_cpu_side_ports -> system_generators43_port  [dir=back];
system_membus_cpu_side_ports -> system_generators44_port  [dir=back];
system_membus_cpu_side_ports -> system_generators45_port  [dir=back];
system_membus_cpu_side_ports -> system_generators46_port  [dir=back];
system_membus_cpu_side_ports -> system_generators47_port  [dir=back];
system_membus_cpu_side_ports -> system_generators48_port  [dir=back];
system_membus_cpu_side_ports -> system_generators49_port  [dir=back];
system_membus_cpu_side_ports -> system_generators50_port  [dir=back];
system_membus_cpu_side_ports -> system_generators51_port  [dir=back];
system_membus_cpu_side_ports -> system_generators52_port  [dir=back];
system_membus_cpu_side_ports -> system_generators53_port  [dir=back];
system_membus_cpu_side_ports -> system_generators54_port  [dir=back];
system_membus_cpu_side_ports -> system_generators55_port  [dir=back];
system_membus_cpu_side_ports -> system_generators56_port  [dir=back];
system_membus_cpu_side_ports -> system_generators57_port  [dir=back];
system_membus_cpu_side_ports -> system_generators58_port  [dir=back];
system_membus_cpu_side_ports -> system_generators59_port  [dir=back];
system_membus_cpu_side_ports -> system_generators60_port  [dir=back];
system_membus_cpu_side_ports -> system_generators61_port  [dir=back];
system_membus_cpu_side_ports -> system_generators62_port  [dir=back];
system_membus_cpu_side_ports -> system_generators63_port  [dir=back];
system_membus_mem_side_ports -> system_mem_ctrl0_port  [dir=forward];
system_membus_mem_side_ports -> system_mem_ctrl1_port  [dir=forward];
}
