
---------- Begin Simulation Statistics ----------
final_tick                               926048420653500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40318                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831096                       # Number of bytes of host memory used
host_op_rate                                    67835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.03                       # Real time elapsed on the host
host_tick_rate                               35549616                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008817                       # Number of seconds simulated
sim_ticks                                  8817371000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        84044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4865920                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       565875                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5916602                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2753768                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4865920                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2112152                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5939925                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       267504                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15903761                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11803539                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       565875                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        988315                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18575336                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14793523                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.137322                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.292851                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10389247     70.23%     70.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1224501      8.28%     78.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       807169      5.46%     83.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       509228      3.44%     87.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       258918      1.75%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       321397      2.17%     91.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       153942      1.04%     92.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       140806      0.95%     93.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       988315      6.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14793523                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.763472                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.763472                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6234281                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42583719                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3903343                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6377152                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         566858                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        550334                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3186853                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370628                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1023982                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3369                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5939925                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4549929                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12225399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        173315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28599555                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1133716                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.336831                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4839716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2753770                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.621775                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17631973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.632748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.329101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9430936     53.49%     53.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           664635      3.77%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           812961      4.61%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           925419      5.25%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           448793      2.55%     69.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           417089      2.37%     72.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           938581      5.32%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           106842      0.61%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3886717     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17631973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18392                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18605                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       640633                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3555699                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.722979                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4551463                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1022872                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2383749                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3908509                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        61422                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1499243                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35400371                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3528591                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1303295                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30384258                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         566858                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5991                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        96654                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       115028                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1468                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2037128                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       925160                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1468                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       442620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       198013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29284428                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29523524                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723234                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21179504                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.674170                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29661951                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39769607                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24918825                       # number of integer regfile writes
system.switch_cpus.ipc                       0.567063                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.567063                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       125206      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26756325     84.44%     84.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13824      0.04%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3707004     11.70%     96.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1047381      3.31%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19379      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18438      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31687557                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38455                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76283                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36807                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        48916                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              485092                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015309                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          439204     90.54%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          45102      9.30%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           148      0.03%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          614      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           24      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32008988                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     81517290                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29486717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53928113                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35400371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31687557                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18575335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       101398                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18746608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17631973                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.797165                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.278645                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9201597     52.19%     52.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1013656      5.75%     57.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1521993      8.63%     66.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1501814      8.52%     75.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1509711      8.56%     83.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1171265      6.64%     90.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       935404      5.31%     95.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       595384      3.38%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       181149      1.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17631973                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.796884                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4549929                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       465773                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       569848                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3908509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1499243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12520456                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17634722                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6010896                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843696                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          85841                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4307265                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        154388                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      98073047                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40036736                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49389580                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6406048                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            296                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         566858                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        340901                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28545817                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22830                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56421262                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1318590                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             49205538                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73659739                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        24926                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594326                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          24926                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              92322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4913                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79131                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         92322                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       268706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       268706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 268706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6223616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6223616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6223616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92331                       # Request fanout histogram
system.membus.reqLayer2.occupancy           217231500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          493586750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8817371000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22330                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          360035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                892026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20164160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20167488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           85741                       # Total snoops (count)
system.tol2bus.snoopTraffic                    314432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           383443                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246536                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 358517     93.50%     93.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24926      6.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             383443                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314578000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446469000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       205369                       # number of demand (read+write) hits
system.l2.demand_hits::total                   205369                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       205369                       # number of overall hits
system.l2.overall_hits::total                  205369                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        92279                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92333                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        92279                       # number of overall misses
system.l2.overall_misses::total                 92333                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7983606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7987531000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3925000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7983606000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7987531000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297702                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297702                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.310027                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310152                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.310027                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310152                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        78500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86515.957043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86507.868259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        78500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86515.957043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86507.868259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4913                       # number of writebacks
system.l2.writebacks::total                      4913                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        92279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        92279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92329                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3425000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7060836000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7064261000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3425000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7060836000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7064261000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.310027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.310139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.310027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.310139                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        68500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76516.173777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76511.832685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        68500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76516.173777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76511.832685                       # average overall mshr miss latency
system.l2.replacements                          85741                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17417                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17417                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17417                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        23229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         23229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       510000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        510000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.016187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 56666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       420000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       420000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.016187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 46666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        78500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75480.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3425000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3425000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        68500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        68500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       204822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            204822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        92270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           92272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7983096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7983096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.310577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.310582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86518.868538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86516.993237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        92270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        92270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7060416000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7060416000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.310577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.310575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76519.085293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76519.085293                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7705.663967                       # Cycle average of tags in use
system.l2.tags.total_refs                      503952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     85741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.877608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      71.622184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.107847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.420854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.227061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7630.286020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.931431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940633                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2656                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1282585                       # Number of tag accesses
system.l2.tags.data_accesses                  1282585                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5905728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5909184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       314432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          314432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        92277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             14517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       362920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    669783317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             670175271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       362920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           377437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35660516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35660516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35660516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            14517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       362920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    669783317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            705835787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     91628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000864060500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              183900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4913                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    649                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   101                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              289                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1543367750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  458390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3262330250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16834.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35584.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    57268                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.183763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.548859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.575870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19887     55.83%     55.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6693     18.79%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3400      9.54%     84.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2724      7.65%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1669      4.69%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          846      2.37%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          295      0.83%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           76      0.21%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     314.302405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    256.044078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    374.282723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           127     43.64%     43.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          143     49.14%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           18      6.19%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.34%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           291                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.450172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.429666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.842876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              222     76.29%     76.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      4.12%     80.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52     17.87%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           291                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5867392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  306368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5908928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               314432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       665.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    670.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8817239000                       # Total gap between requests
system.mem_ctrls.avgGap                      90675.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5864192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       306368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 362919.967867973377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 665072616.316133260727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34745957.723679773510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        92277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4913                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1368500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3260961750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 200441802750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27370.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35338.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40798250.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            125685420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66773025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322599480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13143960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     695772480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3079634760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        792466560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5096075685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.958632                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2031484500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    294320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6491556500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            128769900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             68412465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           331981440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           11844180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     695772480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3049437870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        817896480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5104114815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.870370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2098151250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    294320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6424889750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8817361000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4549843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4549852                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4549843                       # number of overall hits
system.cpu.icache.overall_hits::total         4549852                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           86                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           86                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6319500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6319500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6319500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6319500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4549929                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4549940                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4549929                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4549940                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73482.558140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71812.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73482.558140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71812.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4000500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4000500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        80010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        80010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        80010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        80010                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4549843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4549852                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           86                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6319500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6319500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4549929                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4549940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73482.558140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71812.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4000500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4000500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        80010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        80010                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000488                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9099932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9099932                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3232881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3232881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3232881                       # number of overall hits
system.cpu.dcache.overall_hits::total         3232881                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       372543                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         372545                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       372543                       # number of overall misses
system.cpu.dcache.overall_misses::total        372545                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13316114500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13316114500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13316114500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13316114500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3605424                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3605426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3605424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3605426                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.103328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103329                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.103328                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103329                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35743.832256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35743.640366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35743.832256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35743.640366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2585629                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1280                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            109030                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.714840                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.290323                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17417                       # number of writebacks
system.cpu.dcache.writebacks::total             17417                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        74895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        74895                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74895                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297648                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10619127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10619127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10619127000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10619127000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.082556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082556                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.082556                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082556                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 35676.796081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35676.796081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 35676.796081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35676.796081                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296624                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2658795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2658795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       371985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        371987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  13308422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13308422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3030780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3030782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.122736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.122736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35776.771913                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35776.579558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        74893                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        74893                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10612011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10612011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.098025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35719.612107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35719.612107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13784.946237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13784.946237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7116000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7116000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12798.561151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12798.561151                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926048420653500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3522395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296624                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.874949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7508500                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7508500                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926110168971500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44028                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831228                       # Number of bytes of host memory used
host_op_rate                                    71475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   908.51                       # Real time elapsed on the host
host_tick_rate                               67966824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061748                       # Number of seconds simulated
sim_ticks                                 61748318000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       635837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1271685                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13863813                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1570956                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15407538                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6743576                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13863813                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7120237                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15478030                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       916757                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45792344                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         32990114                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1570959                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2443121                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50181801                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    115632667                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.416061                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.425289                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    101501028     87.78%     87.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4247721      3.67%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3075307      2.66%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1694728      1.47%     95.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1222607      1.06%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       758807      0.66%     97.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       427107      0.37%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       262241      0.23%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2443121      2.11%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    115632667                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982690                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505971     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110279                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.116554                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.116554                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      95702330                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      119780540                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8449216                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15478830                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1574905                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2290700                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8693709                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518834                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3298346                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469616                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15478030                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10256424                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             110751110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        390347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               83993549                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         3149810                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.125332                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11169943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6743579                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.680128                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    123495981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.072019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.532764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        101437387     82.14%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1725028      1.40%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1591373      1.29%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1852721      1.50%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1318855      1.07%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1039460      0.84%     88.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2129477      1.72%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           538911      0.44%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11862769      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    123495981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             22976                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23075                       # number of floating regfile writes
system.switch_cpus.idleCycles                     655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1915592                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8644310                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.658166                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12504625                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3296598                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6612131                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11139840                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       203631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4803539                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98291930                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9208027                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3662140                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81281309                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9332021                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1574905                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9399193                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       158818                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       416109                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11685                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6067                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5600743                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2893099                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6067                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1385990                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       529602                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84844883                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79393549                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676146                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57367496                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.642880                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               79874758                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        111924425                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67163865                       # number of integer regfile writes
system.switch_cpus.ipc                       0.242922                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.242922                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       825333      0.97%      0.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70843407     83.40%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47616      0.06%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9757524     11.49%     95.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3422508      4.03%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24025      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23032      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       84943445                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           47860                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        94959                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45913                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        58852                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1097794                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012924                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1034192     94.21%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     94.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          62391      5.68%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           408      0.04%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          715      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           88      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       85168046                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    294712790                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79347636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    148420277                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98291930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          84943445                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     50181693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       327080                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     57958901                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    123495981                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.687824                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.663584                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    100086509     81.04%     81.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4005999      3.24%     84.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4471394      3.62%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3435170      2.78%     90.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3373249      2.73%     93.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3403443      2.76%     96.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2492371      2.02%     98.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1598057      1.29%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       629789      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    123495981                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.687820                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10256428                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1103446                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1067060                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11139840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4803539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32021737                       # number of misc regfile reads
system.switch_cpus.numCycles                123496636                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        26107542                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106124                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         172567                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9786229                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            884                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        327278                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     280028569                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112234696                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    140817004                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16064956                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       68963640                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1574905                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      69962349                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         78710940                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28173                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    165700402                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7496342                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            211481626                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204543503                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       190001                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         190001                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61748318000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             258084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       396085                       # Transaction distribution
system.membus.trans_dist::CleanEvict           239750                       # Transaction distribution
system.membus.trans_dist::ReadExReq            377766                       # Transaction distribution
system.membus.trans_dist::ReadExResp           377766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        258084                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1907535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1907535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1907535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     66043840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     66043840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66043840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            635850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  635850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              635850                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3066043000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3531488250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  61748318000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61748318000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  61748318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61748318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912707                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          853712                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97159296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97159680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          764927                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25349440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1766423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.107564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309829                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1576420     89.24%     89.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190003     10.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1766423                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1518116000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502238000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61748318000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       365648                       # number of demand (read+write) hits
system.l2.demand_hits::total                   365648                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       365648                       # number of overall hits
system.l2.overall_hits::total                  365648                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       635842                       # number of demand (read+write) misses
system.l2.demand_misses::total                 635848                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       635842                       # number of overall misses
system.l2.overall_misses::total                635848                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  62741450500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62742012500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       562000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  62741450500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62742012500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001496                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001496                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.634896                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.634898                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.634896                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.634898                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98674.592902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98674.545646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98674.592902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98674.545646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              396085                       # number of writebacks
system.l2.writebacks::total                    396085                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       635842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            635848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       635842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           635848                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       502000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  56383010500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56383512500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       502000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  56383010500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56383512500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.634896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.634898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.634896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.634898                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88674.561448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88674.514192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88674.561448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88674.514192                       # average overall mshr miss latency
system.l2.replacements                         764927                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       516622                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           516622                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       516622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       516622                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        60909                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         60909                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       106811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                106811                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       377766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              377766                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  37684865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37684865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.779579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99757.164488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99757.164488                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       377766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         377766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  33907205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33907205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.779579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.779579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89757.164488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89757.164488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       502000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       502000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       258837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            258837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       258076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          258076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25056585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25056585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.499264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.499264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97089.948310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97089.948310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       258076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       258076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22475805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22475805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.499264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.499264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87089.870813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87089.870813                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61748318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     2009222                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    773119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.598852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     655.412911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.011498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7536.575591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.080006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.919992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          916                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2303                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4770899                       # Number of tag accesses
system.l2.tags.data_accesses                  4770899                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61748318000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     40694016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40694400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25349440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25349440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       635844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              635850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       396085                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396085                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    659030356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             659036575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      410528429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            410528429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      410528429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    659030356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1069565004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    395937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    634652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000508106500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1589514                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             371894                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      635850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396085                       # Number of write requests accepted
system.mem_ctrls.readBursts                    635850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396085                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24609                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18148129250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3173290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30047966750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28595.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47345.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    90246                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                635850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396085                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  471541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       869885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.827586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.604049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.414463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       770774     88.61%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87695     10.08%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5160      0.59%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3043      0.35%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1788      0.21%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          771      0.09%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          314      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          114      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          226      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       869885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.012667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.474627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.194428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          23121     94.78%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           291      1.19%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           109      0.45%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           64      0.26%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          111      0.46%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          134      0.55%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          160      0.66%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          132      0.54%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           91      0.37%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           62      0.25%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           39      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           25      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           15      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           10      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            8      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24395                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.229965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.686483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21540     88.30%     88.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              853      3.50%     91.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1322      5.42%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              614      2.52%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.24%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24395                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40618112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25339520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40694400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25349440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       657.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       410.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    659.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    410.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61748072000                       # Total gap between requests
system.mem_ctrls.avgGap                      59837.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     40617728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25339520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6218.792874649638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 657794889.247023701668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 410367777.143338501453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       635844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       396085                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       255250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  30047711500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1513804595000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42541.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47256.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3821918.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3051243300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1621774275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2222839080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1014152040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4874095200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26757205050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1178971200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40720280145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        659.455698                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2837090250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2061800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56849427750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3159728460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1679439300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2308619040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1052602560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4874095200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26837198850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1111608000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41023291410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        664.362897                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2659174750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2061800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57027343250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    70565679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14806258                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14806267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14806258                       # number of overall hits
system.cpu.icache.overall_hits::total        14806267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7053000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7053000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7053000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7053000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14806353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14806364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14806353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14806364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74242.105263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72711.340206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74242.105263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72711.340206                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4571500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4571500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81633.928571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81633.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81633.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81633.928571                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14806258                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14806267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7053000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7053000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14806353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14806364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74242.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72711.340206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4571500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4571500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81633.928571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81633.928571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004252                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14806325                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          255281.465517                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004100                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29612786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29612786                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12139820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12139820                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12139820                       # number of overall hits
system.cpu.dcache.overall_hits::total        12139820                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1582682                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1582684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1582682                       # number of overall misses
system.cpu.dcache.overall_misses::total       1582684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  91890620499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91890620499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  91890620499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91890620499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13722502                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13722504                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13722502                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13722504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.115335                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115335                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.115335                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115335                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58060.065445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58059.992076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58060.065445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58059.992076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8576709                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1964                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            288662                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              51                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.711943                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    38.509804                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       534039                       # number of writebacks
system.cpu.dcache.writebacks::total            534039                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       283544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       283544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       283544                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       283544                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299138                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299138                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  78968934999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78968934999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  78968934999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78968934999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094672                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60785.640170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60785.640170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60785.640170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60785.640170                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298116                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10139226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10139226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1097547                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1097549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51645450000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51645450000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11236773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11236775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.097675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47055.342505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47055.256758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       283541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       283541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       814006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       814006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  39208946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39208946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48167.883898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48167.883898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  40245170499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40245170499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82956.641964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82956.641964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  39759988499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39759988499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81957.051893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81957.051893                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926110168971500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.077980                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13438960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.344505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.077979                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28744148                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28744148                       # Number of data accesses

---------- End Simulation Statistics   ----------
