<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="ipv4_top" language="c" hwCtrl="ap_ctrl_none" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="s_axis_rx_data" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_rx_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="m_axis_rx_meta" src_type="stream&lt;ipv4Meta, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_rx_meta" hw_bitwidth="48" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="m_axis_rx_data" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_rx_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="s_axis_tx_meta" src_type="stream&lt;ipv4Meta, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tx_meta" hw_bitwidth="48" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="s_axis_tx_data" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tx_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="m_axis_tx_data" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tx_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="local_ipv4_address" src_type="ap_uint&lt;32&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="local_ipv4_address" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="1"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="protocol" src_type="ap_uint&lt;8&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="protocol" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="1"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
