$date
	Sat Oct  5 10:56:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq1010_tb $end
$var wire 1 ! z $end
$var wire 2 " state [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ w $end
$scope module mod $end
$var wire 1 # clk $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 $ w $end
$var wire 1 ! z $end
$var wire 2 ' state [1:0] $end
$scope module ff0 $end
$var wire 1 # clk $end
$var wire 1 % d $end
$var reg 1 ( q $end
$upscope $end
$scope module ff1 $end
$var wire 1 # clk $end
$var wire 1 & d $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
b0 '
0&
0%
0$
0#
b0 "
0!
$end
#10
1#
#20
0#
#30
b1 "
b1 '
1(
1%
1$
1#
#40
1&
0%
0$
0#
#50
b11 "
b11 '
1)
0&
1%
1$
1#
#60
1&
1!
0%
0$
0#
#70
0&
0!
1%
1$
1#
#80
1&
1!
0%
0$
0#
#90
0&
0!
1%
1$
1#
#100
0#
#110
b1 "
b1 '
0)
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
#210
1#
#220
0#
#230
1#
#240
0#
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
