Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Lab8_TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab8_TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab8_TopModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Lab8_TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\decoder3_to_8.v" into library work
Parsing module <decoder3_to_8>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v" into library work
Parsing module <alu16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\IR.v" into library work
Parsing module <IR>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Integer_Datapath.v" into library work
Parsing module <Integer_Datapath>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\ipcore_dir\ram_256x16c.v" into library work
Parsing module <ram_256x16c>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Hex_to_7Seg.v" into library work
Parsing module <hex_to_7seg>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" into library work
Parsing module <CU>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\CPU_EU.v" into library work
Parsing module <CPU_EU>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\RISC_Processor.v" into library work
Parsing module <RISC_Processor>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\mem_dump_counter.v" into library work
Parsing module <mem_dump_counter>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\display_controller.v" into library work
Parsing module <display_controller>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\clk_500Hz.v" into library work
Parsing module <clk_500Hz>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Lab8_TopModule.v" into library work
Parsing module <Lab8_TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab8_TopModule>.

Elaborating module <clk_500Hz>.

Elaborating module <debounce>.

Elaborating module <RISC_Processor>.

Elaborating module <CU>.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 102: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 114: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 117: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 141: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 145: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 146: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 153: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 157: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 158: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 165: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 169: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 170: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 177: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 181: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 182: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 189: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 193: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 194: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 201: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 205: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 206: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 213: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 217: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 218: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 225: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 229: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 230: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 237: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 241: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 242: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 249: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 253: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 254: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 261: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 265: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 266: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 275: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 277: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 278: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 287: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 289: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 290: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 299: Signal <ps_C> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 301: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 302: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 309: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 313: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 314: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 325: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 326: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <CPU_EU>.

Elaborating module <Integer_Datapath>.

Elaborating module <register_file>.

Elaborating module <decoder3_to_8>.

Elaborating module <reg16>.

Elaborating module <alu16>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v" Line 32: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v" Line 47: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab8\PC.v" Line 43: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <IR>.

Elaborating module <ram>.

Elaborating module <ram_256x16c>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachery Takkesh\Desktop\Lab8\ipcore_dir\ram_256x16c.v" Line 39: Empty module <ram_256x16c> remains a black box.

Elaborating module <display_controller>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hex_to_7seg>.
WARNING:HDLCompiler:189 - "C:\Users\Zachery Takkesh\Desktop\Lab8\Lab8_TopModule.v" Line 68: Size mismatch in connection of port <R>. Formal port size is 16-bit while actual signal size is 8-bit.

Elaborating module <mem_dump_counter>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab8\mem_dump_counter.v" Line 27: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab8_TopModule>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Lab8_TopModule.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Lab8_TopModule> synthesized.

Synthesizing Unit <clk_500Hz>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\clk_500Hz.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_2_o_add_1_OUT> created at line 45.
    Found 32-bit comparator greater for signal <n0002> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_500Hz> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\debounce.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <RISC_Processor>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\RISC_Processor.v".
    Summary:
	no macro.
Unit <RISC_Processor> synthesized.

Synthesizing Unit <CU>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v".
        RESET = 0
        FETCH = 1
        DECODE = 2
        ADD = 3
        SUB = 4
        CMP = 5
        MOV = 6
        INC = 7
        DEC = 8
        SHL = 9
        SHR = 10
        LOAD = 11
        STO = 12
        LDI = 13
        JE = 14
        JNE = 15
        JC = 16
        JMP = 17
        HALT = 18
        ILLEGAL_OP = 31
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <ps_C>.
    Found 1-bit register for signal <ps_Z>.
    Found 1-bit register for signal <ps_N>.
    Found 32x16-bit Read Only RAM for signal <_n0199>
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <adr_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_ld>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_inc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ir_ld>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mw_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rw_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_C>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_Z>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_N>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred  37 Latch(s).
	inferred  39 Multiplexer(s).
Unit <CU> synthesized.

Synthesizing Unit <CPU_EU>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\CPU_EU.v".
    Found 16-bit adder for signal <pc_add> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <CPU_EU> synthesized.

Synthesizing Unit <Integer_Datapath>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Integer_Datapath.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Integer_Datapath> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Register_file.v".
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <decoder3_to_8>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\decoder3_to_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder3_to_8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 40
    Found 1-bit tristate buffer for signal <DA<14>> created at line 40
    Found 1-bit tristate buffer for signal <DA<13>> created at line 40
    Found 1-bit tristate buffer for signal <DA<12>> created at line 40
    Found 1-bit tristate buffer for signal <DA<11>> created at line 40
    Found 1-bit tristate buffer for signal <DA<10>> created at line 40
    Found 1-bit tristate buffer for signal <DA<9>> created at line 40
    Found 1-bit tristate buffer for signal <DA<8>> created at line 40
    Found 1-bit tristate buffer for signal <DA<7>> created at line 40
    Found 1-bit tristate buffer for signal <DA<6>> created at line 40
    Found 1-bit tristate buffer for signal <DA<5>> created at line 40
    Found 1-bit tristate buffer for signal <DA<4>> created at line 40
    Found 1-bit tristate buffer for signal <DA<3>> created at line 40
    Found 1-bit tristate buffer for signal <DA<2>> created at line 40
    Found 1-bit tristate buffer for signal <DA<1>> created at line 40
    Found 1-bit tristate buffer for signal <DA<0>> created at line 40
    Found 1-bit tristate buffer for signal <DB<15>> created at line 41
    Found 1-bit tristate buffer for signal <DB<14>> created at line 41
    Found 1-bit tristate buffer for signal <DB<13>> created at line 41
    Found 1-bit tristate buffer for signal <DB<12>> created at line 41
    Found 1-bit tristate buffer for signal <DB<11>> created at line 41
    Found 1-bit tristate buffer for signal <DB<10>> created at line 41
    Found 1-bit tristate buffer for signal <DB<9>> created at line 41
    Found 1-bit tristate buffer for signal <DB<8>> created at line 41
    Found 1-bit tristate buffer for signal <DB<7>> created at line 41
    Found 1-bit tristate buffer for signal <DB<6>> created at line 41
    Found 1-bit tristate buffer for signal <DB<5>> created at line 41
    Found 1-bit tristate buffer for signal <DB<4>> created at line 41
    Found 1-bit tristate buffer for signal <DB<3>> created at line 41
    Found 1-bit tristate buffer for signal <DB<2>> created at line 41
    Found 1-bit tristate buffer for signal <DB<1>> created at line 41
    Found 1-bit tristate buffer for signal <DB<0>> created at line 41
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <alu16>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v".
    Found 17-bit subtractor for signal <GND_80_o_GND_80_o_sub_2_OUT> created at line 32.
    Found 17-bit subtractor for signal <GND_80_o_GND_80_o_sub_4_OUT> created at line 34.
    Found 17-bit adder for signal <n0033> created at line 31.
    Found 17-bit adder for signal <n0036> created at line 33.
    Found 17-bit subtractor for signal <GND_80_o_GND_80_o_sub_9_OUT> created at line 47.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 28.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu16> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\PC.v".
    Found 16-bit register for signal <pc_out>.
    Found 16-bit adder for signal <pc_out[15]_GND_81_o_add_1_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <IR>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\IR.v".
    Found 16-bit register for signal <ir_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IR> synthesized.

Synthesizing Unit <ram>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\ram.v".
    Summary:
	no macro.
Unit <ram> synthesized.

Synthesizing Unit <display_controller>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\display_controller.v".
    Summary:
	no macro.
Unit <display_controller> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\pixel_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_86_o_add_1_OUT> created at line 45.
    Found 32-bit comparator greater for signal <n0002> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\pixel_controller.v".
    Found 3-bit register for signal <pState>.
    Found finite state machine <FSM_0> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\ad_mux.v".
    Found 4-bit 8-to-1 multiplexer for signal <ad_out> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hex_to_7seg>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Hex_to_7Seg.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_7seg> synthesized.

Synthesizing Unit <mem_dump_counter>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\mem_dump_counter.v".
    Found 16-bit register for signal <mem_counter>.
    Found 16-bit adder for signal <mem_counter[15]_GND_90_o_add_1_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <mem_dump_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 32x16-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 3
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Registers                                            : 39
 1-bit register                                        : 25
 16-bit register                                       : 11
 32-bit register                                       : 2
 5-bit register                                        : 1
# Latches                                              : 37
 1-bit latch                                           : 37
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram_256x16c.ngc>.
Loading core <ram_256x16c> for timing and area information for instance <uut>.
WARNING:Xst:1710 - FF/Latch <alu_op_3> (without init value) has a constant value of 0 in block <control_unit>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CU>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0199> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CU> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_7seg> synthesized (advanced).

Synthesizing (advanced) Unit <mem_dump_counter>.
The following registers are absorbed into counter <mem_counter>: 1 register on signal <mem_counter>.
Unit <mem_dump_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 32x16-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 254
 Flip-Flops                                            : 254
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <alu_op_3> (without init value) has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pState[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
WARNING:Xst:2677 - Node <dump_count0/mem_counter_8> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <dump_count0/mem_counter_9> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <dump_count0/mem_counter_10> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <dump_count0/mem_counter_11> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <dump_count0/mem_counter_12> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <dump_count0/mem_counter_13> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <dump_count0/mem_counter_14> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <dump_count0/mem_counter_15> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2040 - Unit register_file: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <IR> ...

Optimizing unit <Lab8_TopModule> ...

Optimizing unit <clk_500Hz> ...

Optimizing unit <pixel_clk> ...

Optimizing unit <debounce> ...

Optimizing unit <register_file> ...

Optimizing unit <alu16> ...

Optimizing unit <PC> ...

Optimizing unit <CU> ...
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_15> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_14> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_13> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_12> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_11> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_10> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_9> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:2677 - Node <cpu0/execution_unit/pc0/pc_out_8> of sequential type is unconnected in block <Lab8_TopModule>.
WARNING:Xst:1710 - FF/Latch <controller0/clk0/i_17> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_18> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_19> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_20> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_21> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_22> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_23> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_24> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_25> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_26> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_27> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_28> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_29> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_30> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_31> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_17> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_18> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_19> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_20> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_21> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_22> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_23> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_24> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_25> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_26> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_27> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_28> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_29> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_30> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_31> (without init value) has a constant value of 0 in block <Lab8_TopModule>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk0/i_0> in Unit <Lab8_TopModule> is equivalent to the following FF/Latch, which will be removed : <controller0/clk0/i_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab8_TopModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 231
 Flip-Flops                                            : 231

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab8_TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 726
#      GND                         : 2
#      INV                         : 12
#      LUT1                        : 46
#      LUT2                        : 48
#      LUT3                        : 9
#      LUT4                        : 12
#      LUT5                        : 107
#      LUT6                        : 199
#      MUXCY                       : 132
#      MUXF7                       : 32
#      VCC                         : 2
#      XORCY                       : 125
# FlipFlops/Latches                : 267
#      FDC                         : 86
#      FDCE                        : 144
#      FDP                         : 1
#      LD                          : 36
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 4
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             259  out of  126800     0%  
 Number of Slice LUTs:                  433  out of  63400     0%  
    Number used as Logic:               433  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    545
   Number with an unused Flip Flop:     286  out of    545    52%  
   Number with an unused LUT:           112  out of    545    20%  
   Number of fully used LUT-FF pairs:   147  out of    545    26%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    210    13%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+---------------------------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)                             | Load  |
-------------------------------------------------------------------+---------------------------------------------------+-------+
controller0/clk0/clk_out                                           | NONE(controller0/controller0/pState_FSM_FFd7)     | 8     |
mem_dump_shot(shot_RAM1/D_out:O)                                   | NONE(*)(dump_count0/mem_counter_0)                | 8     |
clk                                                                | BUFGP                                             | 36    |
clk0/clk_out                                                       | BUFG                                              | 20    |
RISC_shot(shot_RISC0/D_out:O)                                      | BUFG(*)(cpu0/execution_unit/idp0/reg0/reg0/Dout_0)| 160   |
cpu0/control_unit/Mram__n019915(cpu0/control_unit/Mram__n0199151:O)| BUFG(*)(cpu0/control_unit/pc_ld)                  | 36    |
-------------------------------------------------------------------+---------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.141ns (Maximum Frequency: 194.507MHz)
   Minimum input arrival time before clock: 1.545ns
   Maximum output required time after clock: 4.508ns
   Maximum combinational path delay: 3.051ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'controller0/clk0/clk_out'
  Clock period: 0.671ns (frequency: 1489.425MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.671ns (Levels of Logic = 0)
  Source:            controller0/controller0/pState_FSM_FFd8 (FF)
  Destination:       controller0/controller0/pState_FSM_FFd7 (FF)
  Source Clock:      controller0/clk0/clk_out rising
  Destination Clock: controller0/clk0/clk_out rising

  Data Path: controller0/controller0/pState_FSM_FFd8 to controller0/controller0/pState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.361   0.302  controller0/controller0/pState_FSM_FFd8 (controller0/controller0/pState_FSM_FFd8)
     FDC:D                     0.008          controller0/controller0/pState_FSM_FFd7
    ----------------------------------------
    Total                      0.671ns (0.369ns logic, 0.302ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem_dump_shot'
  Clock period: 1.627ns (frequency: 614.817MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               1.627ns (Levels of Logic = 9)
  Source:            dump_count0/mem_counter_0 (FF)
  Destination:       dump_count0/mem_counter_7 (FF)
  Source Clock:      mem_dump_shot rising
  Destination Clock: mem_dump_shot rising

  Data Path: dump_count0/mem_counter_0 to dump_count0/mem_counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.284  dump_count0/mem_counter_0 (dump_count0/mem_counter_0)
     INV:I->O              1   0.113   0.000  dump_count0/Mcount_mem_counter_lut<0>_INV_0 (dump_count0/Mcount_mem_counter_lut<0>)
     MUXCY:S->O            1   0.353   0.000  dump_count0/Mcount_mem_counter_cy<0> (dump_count0/Mcount_mem_counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  dump_count0/Mcount_mem_counter_cy<1> (dump_count0/Mcount_mem_counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  dump_count0/Mcount_mem_counter_cy<2> (dump_count0/Mcount_mem_counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dump_count0/Mcount_mem_counter_cy<3> (dump_count0/Mcount_mem_counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dump_count0/Mcount_mem_counter_cy<4> (dump_count0/Mcount_mem_counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dump_count0/Mcount_mem_counter_cy<5> (dump_count0/Mcount_mem_counter_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  dump_count0/Mcount_mem_counter_cy<6> (dump_count0/Mcount_mem_counter_cy<6>)
     XORCY:CI->O           1   0.370   0.000  dump_count0/Mcount_mem_counter_xor<7> (Result<7>)
     FDC:D                     0.008          dump_count0/mem_counter_7
    ----------------------------------------
    Total                      1.627ns (1.343ns logic, 0.284ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.141ns (frequency: 194.507MHz)
  Total number of paths / destination ports: 10694 / 51
-------------------------------------------------------------------------
Delay:               5.141ns (Levels of Logic = 20)
  Source:            ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    7   1.846   0.323  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<0>)
     end scope: 'ram0/uut:douta<0>'
     LUT6:I5->O            1   0.097   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_lut<0> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<0> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<1> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<2> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<3> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<4> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<5> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<6> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<7> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<8> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<9> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<10> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<11> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<12> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<13> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<14> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<14>)
     XORCY:CI->O           2   0.370   0.561  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_xor<15> (cpu0/execution_unit/idp0/alu0/GND_80_o_GND_80_o_sub_4_OUT<15>)
     LUT6:I2->O            1   0.097   0.000  cpu0/execution_unit/idp0/alu0/Alu_Op<3>61_G (N81)
     MUXF7:I1->O           9   0.279   0.316  cpu0/execution_unit/idp0/alu0/Alu_Op<3>61 (cpu0/N)
     begin scope: 'ram0/uut:dina<15>'
     RAMB18E1:DIBDI11          0.577          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      5.141ns (3.941ns logic, 1.200ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clk_out'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 0)
  Source:            shot_RAM1/q8 (FF)
  Destination:       shot_RAM1/q9 (FF)
  Source Clock:      clk0/clk_out rising
  Destination Clock: clk0/clk_out rising

  Data Path: shot_RAM1/q8 to shot_RAM1/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  shot_RAM1/q8 (shot_RAM1/q8)
     FDC:D                     0.008          shot_RAM1/q9
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RISC_shot'
  Clock period: 4.091ns (frequency: 244.439MHz)
  Total number of paths / destination ports: 74124 / 136
-------------------------------------------------------------------------
Delay:               4.091ns (Levels of Logic = 11)
  Source:            cpu0/execution_unit/idp0/reg0/reg1/Dout_0 (FF)
  Destination:       cpu0/execution_unit/pc0/pc_out_5 (FF)
  Source Clock:      RISC_shot rising
  Destination Clock: RISC_shot rising

  Data Path: cpu0/execution_unit/idp0/reg0/reg1/Dout_0 to cpu0/execution_unit/pc0/pc_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.697  cpu0/execution_unit/idp0/reg0/reg1/Dout_0 (cpu0/execution_unit/idp0/reg0/reg1/Dout_0)
     LUT6:I0->O            5   0.097   0.530  cpu0/execution_unit/idp0/Mmux_Mux_Out11 (cpu0/execution_unit/idp0/Mmux_Mux_Out1)
     LUT5:I2->O            1   0.097   0.000  cpu0/execution_unit/idp0/Mmux_Mux_Out134 (cpu0/execution_unit/idp0/Mmux_Mux_Out132)
     MUXCY:S->O            1   0.353   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<0> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<1> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<2> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<3> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<4> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_cy<4>)
     XORCY:CI->O           2   0.370   0.383  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_2_OUT_xor<5> (cpu0/execution_unit/idp0/alu0/GND_80_o_GND_80_o_sub_2_OUT<5>)
     LUT6:I4->O            2   0.097   0.516  cpu0/execution_unit/idp0/alu0/Alu_Op<3>_610 (cpu0/execution_unit/idp0/alu0/Alu_Op<3>_610)
     LUT5:I2->O            1   0.097   0.295  cpu0/execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<5>1 (cpu0/execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<5>1)
     LUT5:I4->O            1   0.097   0.000  cpu0/execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<5>2 (cpu0/execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<5>)
     FDC:D                     0.008          cpu0/execution_unit/pc0/pc_out_5
    ----------------------------------------
    Total                      4.091ns (1.669ns logic, 2.422ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu0/control_unit/Mram__n019915'
  Clock period: 4.881ns (frequency: 204.881MHz)
  Total number of paths / destination ports: 7684 / 3
-------------------------------------------------------------------------
Delay:               4.881ns (Levels of Logic = 13)
  Source:            cpu0/control_unit/R_Adr_1 (LATCH)
  Destination:       cpu0/control_unit/ns_Z (LATCH)
  Source Clock:      cpu0/control_unit/Mram__n019915 falling
  Destination Clock: cpu0/control_unit/Mram__n019915 falling

  Data Path: cpu0/control_unit/R_Adr_1 to cpu0/control_unit/ns_Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.472   0.800  cpu0/control_unit/R_Adr_1 (cpu0/control_unit/R_Adr_1)
     LUT6:I0->O            1   0.097   0.000  cpu0/execution_unit/idp0/reg0/R<0>LogicTrst3_G (N23)
     MUXF7:I1->O           5   0.279   0.398  cpu0/execution_unit/idp0/reg0/R<0>LogicTrst3 (cpu0/execution_unit/reg_out<0>)
     LUT6:I4->O            1   0.097   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_lut<0> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<0> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<1> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<2> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<3> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<4> (cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_cy<4>)
     XORCY:CI->O           2   0.370   0.383  cpu0/execution_unit/idp0/alu0/Msub_GND_80_o_GND_80_o_sub_4_OUT_xor<5> (cpu0/execution_unit/idp0/alu0/GND_80_o_GND_80_o_sub_4_OUT<5>)
     LUT6:I4->O            2   0.097   0.561  cpu0/execution_unit/idp0/alu0/Alu_Op<3>_720 (cpu0/execution_unit/idp0/alu0/Alu_Op<3>_720)
     LUT4:I0->O            1   0.097   0.295  cpu0/control_unit/Mmux_state[4]_GND_5_o_Mux_80_o14 (cpu0/control_unit/Mmux_state[4]_GND_5_o_Mux_80_o13)
     LUT6:I5->O            1   0.097   0.295  cpu0/control_unit/Mmux_state[4]_GND_5_o_Mux_80_o15 (cpu0/control_unit/Mmux_state[4]_GND_5_o_Mux_80_o14)
     LUT6:I5->O            1   0.097   0.000  cpu0/control_unit/Mmux_state[4]_GND_5_o_Mux_80_o110 (cpu0/control_unit/state[4]_GND_5_o_Mux_80_o)
     LD:D                     -0.028          cpu0/control_unit/ns_Z
    ----------------------------------------
    Total                      4.881ns (2.148ns logic, 2.733ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller0/clk0/clk_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.767ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       controller0/controller0/pState_FSM_FFd7 (FF)
  Destination Clock: controller0/clk0/clk_out rising

  Data Path: reset to controller0/controller0/pState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           231   0.001   0.417  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          controller0/controller0/pState_FSM_FFd7
    ----------------------------------------
    Total                      0.767ns (0.350ns logic, 0.417ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_dump_shot'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.767ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       dump_count0/mem_counter_0 (FF)
  Destination Clock: mem_dump_shot rising

  Data Path: reset to dump_count0/mem_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           231   0.001   0.417  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          dump_count0/mem_counter_0
    ----------------------------------------
    Total                      0.767ns (0.350ns logic, 0.417ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 3)
  Source:            dump_mem (PAD)
  Destination:       ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: dump_mem to ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.715  dump_mem_IBUF (dump_mem_IBUF)
     LUT5:I0->O            3   0.097   0.289  Mmux_madr81 (madr<7>)
     begin scope: 'ram0/uut:addra<7>'
     RAMB18E1:ADDRARDADDR12        0.442          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      1.545ns (0.540ns logic, 1.005ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0/clk_out'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              0.767ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       shot_RAM1/q9 (FF)
  Destination Clock: clk0/clk_out rising

  Data Path: reset to shot_RAM1/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           231   0.001   0.417  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          shot_RAM1/q0
    ----------------------------------------
    Total                      0.767ns (0.350ns logic, 0.417ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RISC_shot'
  Total number of paths / destination ports: 160 / 160
-------------------------------------------------------------------------
Offset:              0.767ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       cpu0/execution_unit/idp0/reg0/reg0/Dout_0 (FF)
  Destination Clock: RISC_shot rising

  Data Path: reset to cpu0/execution_unit/idp0/reg0/reg0/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           231   0.001   0.417  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.349          cpu0/execution_unit/idp0/reg0/reg7/Dout_0
    ----------------------------------------
    Total                      0.767ns (0.350ns logic, 0.417ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controller0/clk0/clk_out'
  Total number of paths / destination ports: 176 / 15
-------------------------------------------------------------------------
Offset:              2.602ns (Levels of Logic = 4)
  Source:            controller0/controller0/pState_FSM_FFd4 (FF)
  Destination:       e (PAD)
  Source Clock:      controller0/clk0/clk_out rising

  Data Path: controller0/controller0/pState_FSM_FFd4 to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.706  controller0/controller0/pState_FSM_FFd4 (controller0/controller0/pState_FSM_FFd4)
     LUT6:I1->O            5   0.097   0.398  controller0/mux0/Mmux_ad_out<2>1 (controller0/mux0/Mmux_ad_out<2>)
     LUT2:I0->O            3   0.097   0.566  controller0/mux0/Mmux_ad_out<2>3 (controller0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  controller0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.602ns (0.652ns logic, 1.950ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu0/control_unit/Mram__n019915'
  Total number of paths / destination ports: 344 / 15
-------------------------------------------------------------------------
Offset:              4.508ns (Levels of Logic = 7)
  Source:            cpu0/control_unit/R_Adr_1 (LATCH)
  Destination:       e (PAD)
  Source Clock:      cpu0/control_unit/Mram__n019915 falling

  Data Path: cpu0/control_unit/R_Adr_1 to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.472   0.800  cpu0/control_unit/R_Adr_1 (cpu0/control_unit/R_Adr_1)
     LUT6:I0->O            1   0.097   0.000  cpu0/execution_unit/idp0/reg0/R<2>LogicTrst3_G (N27)
     MUXF7:I1->O           4   0.279   0.525  cpu0/execution_unit/idp0/reg0/R<2>LogicTrst3 (cpu0/execution_unit/reg_out<2>)
     LUT5:I2->O            3   0.097   0.703  Mmux_madr31 (madr<2>)
     LUT6:I0->O            5   0.097   0.398  controller0/mux0/Mmux_ad_out<2>1 (controller0/mux0/Mmux_ad_out<2>)
     LUT2:I0->O            3   0.097   0.566  controller0/mux0/Mmux_ad_out<2>3 (controller0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  controller0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      4.508ns (1.236ns logic, 3.272ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RISC_shot'
  Total number of paths / destination ports: 504 / 7
-------------------------------------------------------------------------
Offset:              4.158ns (Levels of Logic = 7)
  Source:            cpu0/execution_unit/idp0/reg0/reg6/Dout_2 (FF)
  Destination:       e (PAD)
  Source Clock:      RISC_shot rising

  Data Path: cpu0/execution_unit/idp0/reg0/reg6/Dout_2 to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  cpu0/execution_unit/idp0/reg0/reg6/Dout_2 (cpu0/execution_unit/idp0/reg0/reg6/Dout_2)
     LUT6:I2->O            1   0.097   0.000  cpu0/execution_unit/idp0/reg0/R<2>LogicTrst3_G (N27)
     MUXF7:I1->O           4   0.279   0.525  cpu0/execution_unit/idp0/reg0/R<2>LogicTrst3 (cpu0/execution_unit/reg_out<2>)
     LUT5:I2->O            3   0.097   0.703  Mmux_madr31 (madr<2>)
     LUT6:I0->O            5   0.097   0.398  controller0/mux0/Mmux_ad_out<2>1 (controller0/mux0/Mmux_ad_out<2>)
     LUT2:I0->O            3   0.097   0.566  controller0/mux0/Mmux_ad_out<2>3 (controller0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  controller0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      4.158ns (1.125ns logic, 3.033ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_dump_shot'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              2.995ns (Levels of Logic = 5)
  Source:            dump_count0/mem_counter_2 (FF)
  Destination:       e (PAD)
  Source Clock:      mem_dump_shot rising

  Data Path: dump_count0/mem_counter_2 to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.299  dump_count0/mem_counter_2 (dump_count0/mem_counter_2)
     LUT5:I4->O            3   0.097   0.703  Mmux_madr31 (madr<2>)
     LUT6:I0->O            5   0.097   0.398  controller0/mux0/Mmux_ad_out<2>1 (controller0/mux0/Mmux_ad_out<2>)
     LUT2:I0->O            3   0.097   0.566  controller0/mux0/Mmux_ad_out<2>3 (controller0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  controller0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.995ns (0.749ns logic, 2.246ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              4.018ns (Levels of Logic = 5)
  Source:            ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       e (PAD)
  Source Clock:      clk rising

  Data Path: ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO2    7   1.846   0.721  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<10>)
     end scope: 'ram0/uut:douta<10>'
     LUT6:I0->O            5   0.097   0.314  controller0/mux0/Mmux_ad_out<2>2 (controller0/mux0/Mmux_ad_out<2>1)
     LUT2:I1->O            3   0.097   0.566  controller0/mux0/Mmux_ad_out<2>3 (controller0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  controller0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      4.018ns (2.137ns logic, 1.881ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Delay:               3.051ns (Levels of Logic = 6)
  Source:            dump_mem (PAD)
  Destination:       e (PAD)

  Data Path: dump_mem to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.716  dump_mem_IBUF (dump_mem_IBUF)
     LUT5:I0->O            3   0.097   0.703  Mmux_madr31 (madr<2>)
     LUT6:I0->O            5   0.097   0.398  controller0/mux0/Mmux_ad_out<2>1 (controller0/mux0/Mmux_ad_out<2>)
     LUT2:I0->O            3   0.097   0.566  controller0/mux0/Mmux_ad_out<2>3 (controller0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  controller0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      3.051ns (0.389ns logic, 2.662ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RISC_shot
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
RISC_shot                      |    4.091|         |         |         |
clk                            |    4.575|         |         |         |
cpu0/control_unit/Mram__n019915|         |    4.320|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
RISC_shot                      |    4.703|         |         |         |
clk                            |    5.141|         |         |         |
cpu0/control_unit/Mram__n019915|         |    5.018|         |         |
mem_dump_shot                  |    1.489|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clk_out   |    0.653|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller0/clk0/clk_out
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
controller0/clk0/clk_out|    0.671|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu0/control_unit/Mram__n019915
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
RISC_shot                      |         |         |    4.736|         |
clk                            |         |         |    5.220|         |
cpu0/control_unit/Mram__n019915|         |         |    4.881|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem_dump_shot
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mem_dump_shot  |    1.627|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.45 secs
 
--> 

Total memory usage is 398712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  142 (   0 filtered)
Number of infos    :    4 (   0 filtered)

