

================================================================
== Vivado HLS Report for 'conv3'
================================================================
* Date:           Tue Jul  9 15:58:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  199322|  199322|  199322|  199322|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1           |  198810|  198810|     39762|          -|          -|     5|    no    |
        | + Loop 1.1        |   39760|   39760|      7952|          -|          -|     5|    no    |
        |  ++ conv3_w       |    7950|    7950|       530|          -|          -|    15|    no    |
        |   +++ conv3_w1    |     528|     528|        66|          -|          -|     8|    no    |
        |    ++++ conv3_w2  |      64|      64|         4|          -|          -|    16|    no    |
        |- Loop 2           |     510|     510|        34|          -|          -|    15|    no    |
        | + Loop 2.1        |      32|      32|         4|          -|          -|     8|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    150|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |       32|      -|      8|     15|    -|
|Multiplexer      |        -|      -|      -|     34|    -|
|Register         |        -|      -|    162|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       32|      1|    170|    199|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       26|      1|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |lenet_mac_muladd_eOg_U19  |lenet_mac_muladd_eOg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------+--------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |    Module    | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+--------------+---------+---+----+-----+-------+-----+------+-------------+
    |K3_B_V_U  |conv3_K3_B_V  |        0|  8|  15|    0|    120|    8|     1|          960|
    |K3_W_V_U  |conv3_K3_W_V  |       32|  0|   0|    0|  48000|    8|     1|       384000|
    +----------+--------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |              |       32|  8|  15|    0|  48120|   16|     2|       384960|
    +----------+--------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_1_fu_288_p2  |     +    |      0|  0|   6|           6|           6|
    |add_ln1116_2_fu_438_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln1116_fu_262_p2    |     +    |      0|  0|   6|           6|           6|
    |add_ln1117_1_fu_400_p2  |     +    |      0|  0|   8|          64|          64|
    |add_ln1117_2_fu_406_p2  |     +    |      0|  0|   8|          64|          64|
    |add_ln1117_3_fu_427_p2  |     +    |      0|  0|   8|          17|          17|
    |add_ln1117_4_fu_433_p2  |     +    |      0|  0|   8|          17|          17|
    |add_ln1117_fu_379_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln148_fu_236_p2     |     +    |      0|  0|   4|           3|           1|
    |add_ln150_fu_274_p2     |     +    |      0|  0|   4|           3|           1|
    |add_ln152_fu_307_p2     |     +    |      0|  0|   6|           4|           1|
    |add_ln154_fu_331_p2     |     +    |      0|  0|   6|           4|           1|
    |add_ln156_fu_365_p2     |     +    |      0|  0|   7|           5|           1|
    |add_ln158_fu_337_p2     |     +    |      0|  0|   7|           7|           7|
    |add_ln171_fu_482_p2     |     +    |      0|  0|   6|           4|           1|
    |add_ln173_fu_506_p2     |     +    |      0|  0|   6|           4|           1|
    |add_ln175_fu_512_p2     |     +    |      0|  0|   7|           7|           7|
    |add_ln703_fu_527_p2     |     +    |      0|  0|  16|          16|          16|
    |icmp_ln148_fu_230_p2    |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln150_fu_268_p2    |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln152_fu_301_p2    |   icmp   |      0|  0|   2|           4|           2|
    |icmp_ln154_fu_325_p2    |   icmp   |      0|  0|   2|           4|           5|
    |icmp_ln156_fu_359_p2    |   icmp   |      0|  0|   3|           5|           6|
    |icmp_ln171_fu_476_p2    |   icmp   |      0|  0|   2|           4|           2|
    |icmp_ln173_fu_500_p2    |   icmp   |      0|  0|   2|           4|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 150|         280|         259|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   6|         15|    1|         15|
    |c_0_0_0_reg_196     |   3|          2|    5|         10|
    |k4_0_0_0_reg_218    |   3|          2|    4|          8|
    |k_0_0_0_reg_185     |   3|          2|    4|          8|
    |out_0_0_V_address0  |   4|          6|    7|         42|
    |out_0_0_V_d0        |   3|          4|   16|         64|
    |set3_0_0_0_reg_207  |   3|          2|    4|          8|
    |set_0_0_0_reg_174   |   3|          2|    4|          8|
    |x_0_0_0_reg_152     |   3|          2|    3|          6|
    |y_0_0_0_reg_163     |   3|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  34|         39|   51|        175|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln1116_2_reg_636      |  10|   0|   10|          0|
    |add_ln1116_reg_569        |   6|   0|    6|          0|
    |add_ln1117_4_reg_631      |  17|   0|   17|          0|
    |add_ln148_reg_559         |   3|   0|    3|          0|
    |add_ln150_reg_577         |   3|   0|    3|          0|
    |add_ln152_reg_595         |   4|   0|    4|          0|
    |add_ln154_reg_608         |   4|   0|    4|          0|
    |add_ln156_reg_626         |   5|   0|    5|          0|
    |add_ln171_reg_659         |   4|   0|    4|          0|
    |add_ln173_reg_672         |   4|   0|    4|          0|
    |ap_CS_fsm                 |  14|   0|   14|          0|
    |c_0_0_0_reg_196           |   5|   0|    5|          0|
    |k4_0_0_0_reg_218          |   4|   0|    4|          0|
    |k_0_0_0_reg_185           |   4|   0|    4|          0|
    |out_0_0_V_addr_1_reg_687  |   4|   0|    7|          3|
    |out_0_0_V_addr_2_reg_618  |   7|   0|    7|          0|
    |out_0_0_V_addr_reg_677    |   7|   0|    7|          0|
    |set3_0_0_0_reg_207        |   4|   0|    4|          0|
    |set_0_0_0_reg_174         |   4|   0|    4|          0|
    |shl_ln1_reg_600           |   4|   0|    7|          3|
    |shl_ln_reg_664            |   4|   0|    7|          3|
    |tmp_19_cast_reg_587       |   6|   0|   10|          4|
    |trunc_ln_reg_651          |  16|   0|   16|          0|
    |x_0_0_0_reg_152           |   3|   0|    3|          0|
    |y_0_0_0_reg_163           |   3|   0|    3|          0|
    |zext_ln1116_2_reg_582     |   3|   0|   17|         14|
    |zext_ln1265_reg_613       |   7|   0|   12|          5|
    |zext_ln158_reg_564        |   3|   0|   64|         61|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 162|   0|  255|         93|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     conv3    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     conv3    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     conv3    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     conv3    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     conv3    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     conv3    | return value |
|out_0_0_V_address0  | out |    7|  ap_memory |   out_0_0_V  |     array    |
|out_0_0_V_ce0       | out |    1|  ap_memory |   out_0_0_V  |     array    |
|out_0_0_V_we0       | out |    1|  ap_memory |   out_0_0_V  |     array    |
|out_0_0_V_d0        | out |   16|  ap_memory |   out_0_0_V  |     array    |
|out_0_0_V_q0        |  in |   16|  ap_memory |   out_0_0_V  |     array    |
|P2_out_V_address0   | out |    9|  ap_memory |   P2_out_V   |     array    |
|P2_out_V_ce0        | out |    1|  ap_memory |   P2_out_V   |     array    |
|P2_out_V_q0         |  in |   16|  ap_memory |   P2_out_V   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

