###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID item0110.item.uni-bremen.de)
#  Generated on:      Fri Aug  9 21:59:11 2024
#  Design:            ibex_core
#  Command:           report_ccopt_skew_groups -file ./reports/design_ibex_core/cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

------------------------------------------------------------------
Skew Group     Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------
clk_i/mysdc       1             1919                    1
------------------------------------------------------------------

Skew Group Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Skew Group     ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
----------------------------------------------------------------------------------------------------------------------------------------------------------------
default:both.early    clk_i/mysdc        -        0.056     0.640     0.536        0.058       ignored                  -         0.584              -
default:both.late     clk_i/mysdc    none         0.456     1.040     0.936        0.058       explicit            *0.150         0.584    93% {0.862, 1.012}
----------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------
Timing Corner         Skew Group     Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------
default:both.early    clk_i/mysdc    0.056       1       0.640       2
-    min fetch_enable_q_reg/CP
-    max cs_registers_i/minstret_counter_i_counter_q_reg[60]/CP
default:both.late     clk_i/mysdc    0.456       3       1.040       4
-    min fetch_enable_q_reg/CP
-    max cs_registers_i/minstret_counter_i_counter_q_reg[60]/CP
-------------------------------------------------------------------------

Timing for timing corner default:both.early, min clock_path:
============================================================

PathID    : 1
Path type : skew group clk_i/mysdc (path 1 of 1)
Start     : clk_i
End       : fetch_enable_q_reg/CP
Delay     : 0.056

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.000   0.004  0.171  (300.020,128.520)  -           35    
fetch_enable_q_reg/CP
-     DFCNQD1BWP12T40M1P  rise   0.056   0.056   0.101  -      (39.270,165.340)   297.570   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.early, max clock_path:
============================================================

PathID    : 2
Path type : skew group clk_i/mysdc (path 1 of 1)
Start     : clk_i
End       : cs_registers_i/minstret_counter_i_counter_q_reg[56]/CP
Delay     : 0.640

-----------------------------------------------------------------------------------------------------------------
Name  Lib cell                   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------------------
clk_i
-     -                          rise   -       0.000   0.004  0.171  (300.020,128.520)  -           35    
core_clock_gate_i/g16__2398/A1
-     AN2XD16BWP12T40M1P         rise   0.057   0.057   0.101  -      (45.430,143.640)   269.710   -       
core_clock_gate_i/g16__2398/Z
-     AN2XD16BWP12T40M1P         rise   0.085   0.142   0.026  0.011  (41.510,143.780)     4.060      2    
CTS_ccl_a_buf_00278/I
-     BUFFXD1BWP12T40M1P         rise   0.001   0.143   0.026  -      (95.410,148.400)    58.520   -       
CTS_ccl_a_buf_00278/Z
-     BUFFXD1BWP12T40M1P         rise   0.060   0.204   0.041  0.002  (95.830,148.960)     0.980      2    
CTS_ccl_a_buf_00277/I
-     BUFFXD2BWP12T40M1P         rise   0.000   0.204   0.041  -      (97.650,151.760)     4.620   -       
CTS_ccl_a_buf_00277/Z
-     BUFFXD2BWP12T40M1P         rise   0.073   0.277   0.062  0.010  (98.070,152.320)     0.980      3    
CTS_ccl_a_buf_00276/I
-     BUFFD6BWP12T40M1P          rise   0.000   0.277   0.062  -      (99.750,165.200)    14.560   -       
CTS_ccl_a_buf_00276/Z
-     BUFFD6BWP12T40M1P          rise   0.091   0.369   0.088  0.040  (100.870,165.060)    1.260     17    
cs_registers_i/RC_CG_HIER_INST1/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P         rise   0.009   0.378   0.089  -      (91.210,244.300)    88.900   -       
cs_registers_i/RC_CG_HIER_INST1/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P         rise   0.128   0.506   0.082  0.006  (90.370,244.720)     1.260      2    
cs_registers_i/CTS_ccl_a_buf_00270/I
-     BUFFXD2BWP12T40M1P         rise   0.000   0.506   0.082  -      (95.270,244.440)     5.180   -       
cs_registers_i/CTS_ccl_a_buf_00270/Z
-     BUFFXD2BWP12T40M1P         rise   0.128   0.635   0.143  0.024  (95.690,243.880)     0.980     18    
cs_registers_i/minstret_counter_i_counter_q_reg[56]/CP
-     DFCNQOPTSBHXD8BWP12T40M1P  rise   0.005   0.640   0.143  -      (159.950,249.340)   69.720   -       
-----------------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.late, min clock_path:
===========================================================

PathID    : 3
Path type : skew group clk_i/mysdc (path 1 of 1)
Start     : clk_i
End       : fetch_enable_q_reg/CP
Delay     : 0.456

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.400   0.004  0.171  (300.020,128.520)  -           35    
fetch_enable_q_reg/CP
-     DFCNQD1BWP12T40M1P  rise   0.056   0.456   0.101  -      (39.270,165.340)   297.570   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.late, max clock_path:
===========================================================

PathID    : 4
Path type : skew group clk_i/mysdc (path 1 of 1)
Start     : clk_i
End       : cs_registers_i/minstret_counter_i_counter_q_reg[56]/CP
Delay     : 1.040

-----------------------------------------------------------------------------------------------------------------
Name  Lib cell                   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------------------
clk_i
-     -                          rise   -       0.400   0.004  0.171  (300.020,128.520)  -           35    
core_clock_gate_i/g16__2398/A1
-     AN2XD16BWP12T40M1P         rise   0.057   0.457   0.101  -      (45.430,143.640)   269.710   -       
core_clock_gate_i/g16__2398/Z
-     AN2XD16BWP12T40M1P         rise   0.085   0.542   0.026  0.011  (41.510,143.780)     4.060      2    
CTS_ccl_a_buf_00278/I
-     BUFFXD1BWP12T40M1P         rise   0.001   0.543   0.026  -      (95.410,148.400)    58.520   -       
CTS_ccl_a_buf_00278/Z
-     BUFFXD1BWP12T40M1P         rise   0.060   0.604   0.041  0.002  (95.830,148.960)     0.980      2    
CTS_ccl_a_buf_00277/I
-     BUFFXD2BWP12T40M1P         rise   0.000   0.604   0.041  -      (97.650,151.760)     4.620   -       
CTS_ccl_a_buf_00277/Z
-     BUFFXD2BWP12T40M1P         rise   0.073   0.677   0.062  0.010  (98.070,152.320)     0.980      3    
CTS_ccl_a_buf_00276/I
-     BUFFD6BWP12T40M1P          rise   0.000   0.677   0.062  -      (99.750,165.200)    14.560   -       
CTS_ccl_a_buf_00276/Z
-     BUFFD6BWP12T40M1P          rise   0.091   0.769   0.088  0.040  (100.870,165.060)    1.260     17    
cs_registers_i/RC_CG_HIER_INST1/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P         rise   0.009   0.778   0.089  -      (91.210,244.300)    88.900   -       
cs_registers_i/RC_CG_HIER_INST1/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P         rise   0.128   0.906   0.082  0.006  (90.370,244.720)     1.260      2    
cs_registers_i/CTS_ccl_a_buf_00270/I
-     BUFFXD2BWP12T40M1P         rise   0.001   0.907   0.082  -      (95.270,244.440)     5.180   -       
cs_registers_i/CTS_ccl_a_buf_00270/Z
-     BUFFXD2BWP12T40M1P         rise   0.128   1.035   0.143  0.024  (95.690,243.880)     0.980     18    
cs_registers_i/minstret_counter_i_counter_q_reg[56]/CP
-     DFCNQOPTSBHXD8BWP12T40M1P  rise   0.005   1.040   0.143  -      (159.950,249.340)   69.720   -       
-----------------------------------------------------------------------------------------------------------------

