// Seed: 1394878173
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5
    , id_12,
    output uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    output wire id_10
);
  wire [1 : ""] id_13;
endmodule
module module_1 #(
    parameter id_4 = 32'd95,
    parameter id_6 = 32'd70,
    parameter id_9 = 32'd34
) (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    input wire _id_4,
    input wand id_5,
    input supply1 _id_6,
    output tri1 id_7,
    output uwire id_8,
    output tri _id_9
);
  logic [id_6 : id_4  ==  id_9] id_11;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7,
      id_1,
      id_2,
      id_7,
      id_8,
      id_5,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
