[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17278       tick       2062486        929449        872856       2062486 
      2  17278       tick       4250393       2069998       2053506       4250393 
      3  17278       tick       4245517       2068102       2051720       4245517 
      4  17278       tick       4247934       2069648       2053688       4247934 
      5  17278       tick       4248535       2068476       2048854       4248535 
      6  17278       tick       4255222       2071112       2050357       4255222 
      7  17278       tick       4243903       2067120       2049488       4243903 
      8  17278       tick       4250018       2069955       2054663       4250018 
      9  17278       tick       4249226       2068502       2053714       4249226 
     10  17278       tick       4251433       2071048       2052517       4251433 
     11  17278       tick       4250837       2069838       2052782       4250837 
     12  17278       tick       4251976       2069678       2054756       4251976 
     13  17278       tick       4247819       2069306       2051706       4247819 
     14  17278       tick       4248462       2068351       2050385       4248462 
     15  17278       tick       4253666       2070619       2051499       4253666 
     16  17278       tick       4250636       2069503       2047902       4250636 
     17  17278       tick       4235809       2061361       2040984       4235809 
     18  17278       tick       4245247       2067114       2051641       4245247 
     19  17278       tick       4253166       2069257       2054186       4253166 
     20  17278       exit       3625393       1765075       1747510       3625393 
