diff --git a/arch/arm64/boot/dts/rockchip/rk3588-base.dtsi b/arch/arm64/boot/dts/rockchip/rk3588-base.dtsi
index ad34951..1ffbf13 100644
--- a/arch/arm64/boot/dts/rockchip/rk3588-base.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3588-base.dtsi
@@ -1522,7 +1522,7 @@ hdmi0_out: port@1 {
 	};
 
 	hdmi1: hdmi@fdea0000 {
-		compatible = "rockchip,rk3588-dw-hdmi";
+		compatible = "rockchip,rk3588-dw-hdmi-qp";
 		reg = <0x0 0xfdea0000 0x0 0x20000>;
 		interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH 0>,
 			     <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH 0>,
@@ -1534,27 +1534,19 @@ hdmi1: hdmi@fdea0000 {
 			 <&cru CLK_HDMITX1_EARC>,
 			 <&cru CLK_HDMITX1_REF>,
 			 <&cru MCLK_I2S6_8CH_TX>,
-			 <&cru DCLK_VOP0>,
-			 <&cru DCLK_VOP1>,
-			 <&cru DCLK_VOP2>,
-			 <&cru DCLK_VOP3>,
 			 <&cru HCLK_VO1>;
 		clock-names = "pclk",
 			      "hpd",
 			      "earc",
-			      "hdmitx_ref",
+			      "ref",
 			      "aud",
-			      "dclk_vp0",
-			      "dclk_vp1",
-			      "dclk_vp2",
-			      "dclk_vp3",
 		              "hclk_vo1";
 
 		resets = <&cru SRST_HDMITX1_REF>, <&cru SRST_HDMIHDP1>;
 		reset-names = "ref", "hdp";
 		power-domains = <&power RK3588_PD_VO1>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&hdmim2_tx1_cec &hdmim0_tx1_hpd &hdmim1_tx1_scl &hdmim1_tx1_sda>;
+		pinctrl-0 = <&hdmim2_tx1_cec &hdmim1_tx1_hpd &hdmim1_tx1_scl &hdmim1_tx1_sda>;
 		reg-io-width = <4>;
 		rockchip,grf = <&sys_grf>;
 		rockchip,vo1_grf = <&vo1_grf>;
