\doxysubsubsubsection{USART3 Clock Source}
\hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source}{}\label{group___r_c_c_ex___u_s_a_r_t3___clock___source}\index{USART3 Clock Source@{USART3 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga62af493f9ff89147905aa00531380a91}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga1275a7c4534a87c8892c5fc795316393}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a}\index{USART3 Clock Source@{USART3 Clock Source}!RCC\_USART3CLKSOURCE\_HSI@{RCC\_USART3CLKSOURCE\_HSI}}
\index{RCC\_USART3CLKSOURCE\_HSI@{RCC\_USART3CLKSOURCE\_HSI}!USART3 Clock Source@{USART3 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_HSI}{RCC\_USART3CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a} 
\#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}}}

\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a}\index{USART3 Clock Source@{USART3 Clock Source}!RCC\_USART3CLKSOURCE\_LSE@{RCC\_USART3CLKSOURCE\_LSE}}
\index{RCC\_USART3CLKSOURCE\_LSE@{RCC\_USART3CLKSOURCE\_LSE}!USART3 Clock Source@{USART3 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_LSE}{RCC\_USART3CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a} 
\#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}})}

\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga62af493f9ff89147905aa00531380a91}\index{USART3 Clock Source@{USART3 Clock Source}!RCC\_USART3CLKSOURCE\_PCLK1@{RCC\_USART3CLKSOURCE\_PCLK1}}
\index{RCC\_USART3CLKSOURCE\_PCLK1@{RCC\_USART3CLKSOURCE\_PCLK1}!USART3 Clock Source@{USART3 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_PCLK1}{RCC\_USART3CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga62af493f9ff89147905aa00531380a91} 
\#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1~0x00000000U}

\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga1275a7c4534a87c8892c5fc795316393}\index{USART3 Clock Source@{USART3 Clock Source}!RCC\_USART3CLKSOURCE\_SYSCLK@{RCC\_USART3CLKSOURCE\_SYSCLK}}
\index{RCC\_USART3CLKSOURCE\_SYSCLK@{RCC\_USART3CLKSOURCE\_SYSCLK}!USART3 Clock Source@{USART3 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_SYSCLK}{RCC\_USART3CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga1275a7c4534a87c8892c5fc795316393} 
\#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}}}

