// Seed: 112283450
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_6, id_7;
  wire id_8;
  assign id_6 = 1;
  assign id_1 = ~1;
endmodule
module module_1 #(
    parameter id_14 = 32'd47,
    parameter id_5  = 32'd53
) (
    output wand id_0
    , id_13,
    input supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    output wire _id_5,
    output supply0 id_6
    , _id_14,
    input wire id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10,
    input wor id_11
);
  logic [id_5 : 1] id_15;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_15,
      id_13,
      id_15
  );
  assign modCall_1.id_7 = 0;
  wire id_16;
  ;
  logic id_17;
  wire  id_18;
  assign id_17[id_14] = 1 + id_9;
endmodule
