// Seed: 823312002
module module_0;
  logic [7:0][-1 'b0 : -1] id_1;
  parameter id_2 = 1 - 1;
  assign id_1[1'd0] = id_2[-1];
  assign module_1.id_5 = 0;
  parameter id_3 = 1'b0;
  wire [!  (  -1  ) : -1] id_4;
  string id_5, id_6;
  assign id_6 = "";
  assign id_4 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    output wor id_11,
    output supply0 id_12
);
  always force id_11 = id_3;
  logic id_14;
  ;
  wire id_15;
  module_0 modCall_1 ();
endmodule
