 
****************************************
Report : clock timing
        -type summary
Design : top
Version: T-2022.03-SP3
Date   : Fri Dec  6 17:23:34 2024
****************************************

  Clock: core_clk
----------------------------------------------------------------------------
  Maximum setup launch latency:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                             0.20      wr-+

  Minimum setup capture latency:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                             0.20      wr-+

  Minimum hold launch latency:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                             0.20      br-+

  Maximum hold capture latency:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                             0.20      br-+

  Maximum active transition:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                             0.08      wr-+

  Minimum active transition:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                             0.08      wr-+

  Maximum setup skew:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                                       wr-+
      CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1         0.00      wr-+

  Maximum hold skew:
      CIM_mem_top_0_output_mem_top_1_CIM_package_1_valid_in_reg_reg/CLK
                                                                       br-+
      CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1         0.00      br-+
----------------------------------------------------------------------------

1
