<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us"><head><meta xmlns="http://www.w3.org/1999/xhtml" name="description" content="Registers in the LWHPS2FPGA AXI Bridge Module. Base Address: 0xFF400000 ID Register Group Register Offset Width Access Reset Value Description periph_id_4 0x1FD0 32 RO 0x4 Peripheral ID4 Register ..."><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta name="copyright" content="(C) Copyright 2005"><meta name="DC.rights.owner" content="(C) Copyright 2005"><meta name="DC.Type" content="reference"><meta name="DC.Title" content="LWHPS2FPGA AXI Bridge Module Address Map"><meta name="abstract" content="Registers in the LWHPS2FPGA AXI Bridge Module."><meta xmlns="http://www.w3.org/1999/xhtml" name="description" content="Registers in the LWHPS2FPGA AXI Bridge Module."><meta name="DC.Relation" scheme="URI" content="../reg_default_component/addressblock_hps.html"><meta name="DC.Relation" scheme="URI" content="../reg_default_component/addressblock_hps.html"><meta name="DC.Relation" scheme="URI" content="../reg_default_component/addressblock_lwhps2fpgaregs.html"><meta name="DC.Relation" scheme="URI" content="../reg_default_component/addressblock_lwhps2fpgaregs_lwhps2fpgaregs_idgrp.html"><meta name="DC.Relation" scheme="URI" content="../reg_default_component/addressblock_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp.html"><meta name="DC.Relation" scheme="URI" content="../reg_default_component/addressblock_lwhps2fpgaregs_lwhps2fpgaregs_slavegrp.html"><meta name="DC.Format" content="XHTML"><meta name="DC.Identifier" content="reference_addressblock_lwhps2fpgaregs_summary"><meta name="DC.Language" content="en-US"><link rel="stylesheet" type="text/css" href="hps-Dateien/commonltr.css"><!----><title>LWHPS2FPGA AXI Bridge Module Address Map</title><meta xmlns="http://www.w3.org/1999/xhtml" http-equiv="Content-Type" content="text/html; charset=UTF-8"><!----><link xmlns="http://www.w3.org/1999/xhtml" rel="stylesheet" type="text/css" href="hps-Dateien/commonltr.css"><!----><link xmlns="http://www.w3.org/1999/xhtml" rel="stylesheet" type="text/css" href="hps-Dateien/webhelp_topic.css"><!----><link rel="stylesheet" type="text/css" href="hps-Dateien/hps.css"><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript"><!--
          
          var prefix = "../index.html";
          
          --></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" src="hps-Dateien/jquery-1.js"><!----></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" src="hps-Dateien/jquery_003.js"><!----></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" src="hps-Dateien/jquery-ui.js"><!----></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" charset="utf-8" src="addressblock_lwhps2fpgaregs_summary_data/webhelp_topic.js"><!----></script></head>
<body onload="highlightSearchTerm()" id="reference_addressblock_lwhps2fpgaregs_summary">
<table style="display: none;" class="nav"><tbody><tr><td colspan="2"><div id="permalink"><a target="_blank" href="http://www.altera.com/literature/hb/cyclone-v/hps.html?q=/literature/hb/cyclone-v/reg_default_component/addressblock_lwhps2fpgaregs_summary.html">Link to this page</a></div><div id="printlink"><a href="javascript:window.print();">Print this page</a></div></td></tr><tr><td><div style="display: none;" class="navheader">
  
  </div></td><td width="75%"></td></tr></tbody></table>
<h1 class="title topictitle1">LWHPS2FPGA AXI Bridge Module Address Map</h1>
<div class="body refbody"><div class="abstract"><span class="shortdesc"><span class="ph" id="desc_addressblock_lwhps2fpgaregs_lwhps2fpgaregs">Registers in the LWHPS2FPGA AXI Bridge Module.</span></span>
</div>
<div class="section"><p class="p">Base Address: <samp class="ph codeph">0xFF400000</samp></p>
</div>
<div class="section"><h2 class="title sectiontitle">ID Register Group</h2>
<div class="tablenoborder"><table summary="" class="table regmap" frame="border" rules="all" border="1" cellpadding="4" cellspacing="0"><thead class="thead" align="left"><tr class="row"><th class="entry" id="d522289e30" valign="top" width="27.586206896551722%">Register</th>
<th class="entry" id="d522289e32" align="center" valign="top" width="10.344827586206897%">Offset</th>
<th class="entry" id="d522289e34" align="center" valign="top" width="6.896551724137931%">Width</th>
<th class="entry" id="d522289e36" align="center" valign="top" width="6.896551724137931%">Access</th>
<th class="entry" id="d522289e38" align="center" valign="top" width="13.793103448275861%">Reset Value</th>
<th class="entry" id="d522289e40" valign="top" width="34.48275862068966%">Description</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_4.html" title="JEP106 continuation code">periph_id_4</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FD0</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x4</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_4">Peripheral ID4 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_0.html" title="Peripheral ID0">periph_id_0</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FE0</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x1</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_0">Peripheral ID0 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_1.html" title="Peripheral ID1">periph_id_1</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FE4</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0xB3</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_1">Peripheral ID1 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_2.html" title="Peripheral ID2">periph_id_2</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FE8</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x6B</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_2">Peripheral ID2 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_3.html" title="Peripheral ID3">periph_id_3</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FEC</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_periph_id_3">Peripheral ID3 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_0.html" title="Component ID0">comp_id_0</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FF0</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0xD</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_0">Component ID0 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_1.html" title="Component ID1">comp_id_1</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FF4</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0xF0</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_1">Component ID1 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_2.html" title="Component ID2">comp_id_2</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FF8</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x5</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_2">Component ID2 Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e30 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_3.html" title="Component ID3">comp_id_3</a></samp></td>
<td class="entry" headers="d522289e32 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x1FFC</samp></td>
<td class="entry" headers="d522289e34 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e36 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RO</samp></td>
<td class="entry" headers="d522289e38 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0xB1</samp></td>
<td class="entry" headers="d522289e40 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_idgrp_comp_id_3">Component ID3 Register</span></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section"><h2 class="title sectiontitle">FPGA2HPS AXI Bridge Registers</h2>
<div class="tablenoborder"><table summary="" class="table regmap" frame="border" rules="all" border="1" cellpadding="4" cellspacing="0"><thead class="thead" align="left"><tr class="row"><th class="entry" id="d522289e281" valign="top" width="27.586206896551722%">Register</th>
<th class="entry" id="d522289e283" align="center" valign="top" width="10.344827586206897%">Offset</th>
<th class="entry" id="d522289e285" align="center" valign="top" width="6.896551724137931%">Width</th>
<th class="entry" id="d522289e287" align="center" valign="top" width="6.896551724137931%">Access</th>
<th class="entry" id="d522289e289" align="center" valign="top" width="13.793103448275861%">Reset Value</th>
<th class="entry" id="d522289e291" valign="top" width="34.48275862068966%">Description</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry" headers="d522289e281 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_fpga2hpsregs_fn_mod_bm_iss.html" title="Sets the issuing capability of the preceding switch arbitration scheme to multiple or single outstanding transactions.">fn_mod_bm_iss</a></samp></td>
<td class="entry" headers="d522289e283 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x2008</samp></td>
<td class="entry" headers="d522289e285 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e287 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e289 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e291 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_fpga2hpsregs_fn_mod_bm_iss">Bus Matrix Issuing Functionality Modification Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e281 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_fpga2hpsregs_ahb_cntl.html" title="Sets the block issuing capability to one outstanding transaction.">ahb_cntl</a></samp></td>
<td class="entry" headers="d522289e283 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x2044</samp></td>
<td class="entry" headers="d522289e285 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e287 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e289 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e291 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_fpga2hpsregs_ahb_cntl">AHB Control Register</span></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section"><h2 class="title sectiontitle">HPS2FPGA AXI Bridge Registers</h2>
<div class="tablenoborder"><table summary="" class="table regmap" frame="border" rules="all" border="1" cellpadding="4" cellspacing="0"><thead class="thead" align="left"><tr class="row"><th class="entry" id="d522289e357" valign="top" width="27.586206896551722%">Register</th>
<th class="entry" id="d522289e359" align="center" valign="top" width="10.344827586206897%">Offset</th>
<th class="entry" id="d522289e361" align="center" valign="top" width="6.896551724137931%">Width</th>
<th class="entry" id="d522289e363" align="center" valign="top" width="6.896551724137931%">Access</th>
<th class="entry" id="d522289e365" align="center" valign="top" width="13.793103448275861%">Reset Value</th>
<th class="entry" id="d522289e367" valign="top" width="34.48275862068966%">Description</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry" headers="d522289e357 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_hps2fpgaregs_fn_mod_bm_iss.html" title="Sets the issuing capability of the preceding switch arbitration scheme to multiple or single outstanding transactions.">fn_mod_bm_iss</a></samp></td>
<td class="entry" headers="d522289e359 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x3008</samp></td>
<td class="entry" headers="d522289e361 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e363 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e365 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e367 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_hps2fpgaregs_fn_mod_bm_iss">Bus Matrix Issuing Functionality Modification Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e357 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_hps2fpgaregs_ahb_cntl.html" title="Sets the block issuing capability to one outstanding transaction.">ahb_cntl</a></samp></td>
<td class="entry" headers="d522289e359 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x3044</samp></td>
<td class="entry" headers="d522289e361 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e363 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e365 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e367 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_hps2fpgaregs_ahb_cntl">AHB Control Register</span></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section"><h2 class="title sectiontitle">32-bit Master</h2>
<div class="tablenoborder"><table summary="" class="table regmap" frame="border" rules="all" border="1" cellpadding="4" cellspacing="0"><thead class="thead" align="left"><tr class="row"><th class="entry" id="d522289e433" valign="top" width="27.586206896551722%">Register</th>
<th class="entry" id="d522289e435" align="center" valign="top" width="10.344827586206897%">Offset</th>
<th class="entry" id="d522289e437" align="center" valign="top" width="6.896551724137931%">Width</th>
<th class="entry" id="d522289e439" align="center" valign="top" width="6.896551724137931%">Access</th>
<th class="entry" id="d522289e441" align="center" valign="top" width="13.793103448275861%">Reset Value</th>
<th class="entry" id="d522289e443" valign="top" width="34.48275862068966%">Description</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry" headers="d522289e433 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_b32_fn_mod_bm_iss.html" title="Sets the issuing capability of the preceding switch arbitration scheme to multiple or single outstanding transactions.">fn_mod_bm_iss</a></samp></td>
<td class="entry" headers="d522289e435 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x5008</samp></td>
<td class="entry" headers="d522289e437 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e439 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e441 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e443 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_b32_fn_mod_bm_iss">Bus Matrix Issuing Functionality Modification Register</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e433 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_b32_wr_tidemark.html" title="Controls the release of the transaction in the write data FIFO.">wr_tidemark</a></samp></td>
<td class="entry" headers="d522289e435 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x5040</samp></td>
<td class="entry" headers="d522289e437 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e439 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e441 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x4</samp></td>
<td class="entry" headers="d522289e443 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_b32_wr_tidemark">Write Tidemark</span></td>
</tr>
<tr class="row"><td class="entry" headers="d522289e433 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_b32_fn_mod.html" title="Sets the block issuing capability to multiple or single outstanding transactions.">fn_mod</a></samp></td>
<td class="entry" headers="d522289e435 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x5108</samp></td>
<td class="entry" headers="d522289e437 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e439 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e441 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e443 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp_lwhps2fpgaregs_mastergrp_b32_fn_mod">Issuing Functionality Modification Register</span></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section"><h2 class="title sectiontitle">L3 Slave Register Group</h2>
<div class="tablenoborder"><table summary="" class="table regmap" frame="border" rules="all" border="1" cellpadding="4" cellspacing="0"><thead class="thead" align="left"><tr class="row"><th class="entry" id="d522289e534" valign="top" width="27.586206896551722%">Register</th>
<th class="entry" id="d522289e536" align="center" valign="top" width="10.344827586206897%">Offset</th>
<th class="entry" id="d522289e538" align="center" valign="top" width="6.896551724137931%">Width</th>
<th class="entry" id="d522289e540" align="center" valign="top" width="6.896551724137931%">Access</th>
<th class="entry" id="d522289e542" align="center" valign="top" width="13.793103448275861%">Reset Value</th>
<th class="entry" id="d522289e544" valign="top" width="34.48275862068966%">Description</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry" headers="d522289e534 " valign="top" width="27.586206896551722%"><samp class="ph codeph"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/register_lwhps2fpgaregs_lwhps2fpgaregs_slavegrp_lwhps2fpgaregs_slavegrp_b32_fn_mod.html" title="Sets the block issuing capability to multiple or single outstanding transactions.">fn_mod</a></samp></td>
<td class="entry" headers="d522289e536 " align="center" valign="top" width="10.344827586206897%"><samp class="ph codeph">0x45108</samp></td>
<td class="entry" headers="d522289e538 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">32</samp></td>
<td class="entry" headers="d522289e540 " align="center" valign="top" width="6.896551724137931%"><samp class="ph codeph">RW</samp></td>
<td class="entry" headers="d522289e542 " align="center" valign="top" width="13.793103448275861%"><samp class="ph codeph">0x0</samp></td>
<td class="entry" headers="d522289e544 " valign="top" width="34.48275862068966%"><span class="ph" id="reference_addressblock_lwhps2fpgaregs_summary__desc_register_lwhps2fpgaregs_lwhps2fpgaregs_slavegrp_lwhps2fpgaregs_slavegrp_b32_fn_mod">Issuing Functionality Modification Register</span></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="related-links">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_lwhps2fpgaregs.html">LWHPS2FPGA AXI Bridge Module Summary</a></strong><br>
<span class="ph">Registers in the LWHPS2FPGA AXI Bridge Module.</span></li>
<li class="link ulchildlink"><strong><a href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_lwhps2fpgaregs_lwhps2fpgaregs_idgrp.html">ID Register Group Register Descriptions</a></strong><br>
<span class="ph">Contains registers that identify the ARM NIC-301 IP Core.</span></li>
<li class="link ulchildlink"><strong><a href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_lwhps2fpgaregs_lwhps2fpgaregs_mastergrp.html">Master Register Group Register Descriptions</a></strong><br>
<span class="ph">Registers associated with master interfaces.</span></li>
<li class="link ulchildlink"><strong><a href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_lwhps2fpgaregs_lwhps2fpgaregs_slavegrp.html">Slave Register Group Register Descriptions</a></strong><br>
<span class="ph">Registers associated with slave interfaces.</span></li>
</ul>
</div>
<div style="border-top: 1px solid #EEE;"><!-- --></div><div style="display: none;" class="navfooter"><!---->
<span class="navparent"><a class="link" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_hps.html" title="Address map for the HHP HPS system-domain"><span class="navheader_label">Parent topic</span><span class="navheader_separator">: </span><span class="navheader_linktext">hps</span></a></span>  
<span class="navparent"><a class="link" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_hps.html" title="Address map for the HHP HPS system-domain"><span class="navheader_label">Parent topic</span><span class="navheader_separator">: </span><span class="navheader_linktext">hps</span></a></span>  </div>

</body></html>