{'feedback_value': {'CDeps': [[]],
                    'CLines': [[]],
                    'Clocked': False,
                    'DDeps': [['r_reg'], ['r_reg']],
                    'DLines': ['17:D', '27:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f407bca6550>,
                                    <pyverilog.vparser.ast.Assign object at 0x7f407b918810>]},
 'q': {'CDeps': [[]],
       'CLines': [[]],
       'Clocked': False,
       'DDeps': [['r_reg', 'r_reg', 'r_reg', 'r_reg', 'r_reg'], ['r_reg']],
       'DLines': ['16:D', '26:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f407bca6ad0>,
                       <pyverilog.vparser.ast.Assign object at 0x7f407b918c90>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['r_reg', 'r_reg', 'r_reg', 'r_reg']],
            'DLines': ['15:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f407bca3ed0>]},
 'r_reg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
           'CLines': [[None, None, '20:C'], [None, None, '20:C']],
           'Clocked': True,
           'DDeps': [['r_next'], []],
           'DLines': ['23:D', '21:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f407b918b10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f407bd2a310>]}}
