-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "05/23/2015 06:53:55"

-- 
-- Device: Altera EP4CE10E22I7 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	spec IS
    PORT (
	VGA_R1 : OUT std_logic;
	inclk0 : IN std_logic;
	reset_n : IN std_logic;
	TAPE_IN : IN std_logic;
	PS2_KBCLK : INOUT std_logic;
	PS2_KBDAT : INOUT std_logic;
	D : INOUT std_logic_vector(7 DOWNTO 0);
	VGA_R2 : OUT std_logic;
	VGA_G1 : OUT std_logic;
	VGA_G2 : OUT std_logic;
	VGA_B2 : OUT std_logic;
	VGA_B1 : OUT std_logic;
	VGA_VSYNC : OUT std_logic;
	VGA_HSYNC : OUT std_logic;
	CS : OUT std_logic;
	WE : OUT std_logic;
	OE : OUT std_logic;
	TAPE_OUT : OUT std_logic;
	AUDIO_OUT_L : OUT std_logic;
	AUDIO_OUT_R : OUT std_logic;
	A : OUT std_logic_vector(18 DOWNTO 0)
	);
END spec;

-- Design Ports Information
-- VGA_R1	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- VGA_R2	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- VGA_G1	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- VGA_G2	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- VGA_B2	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- VGA_B1	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- VGA_VSYNC	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- VGA_HSYNC	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CS	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- WE	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- OE	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- TAPE_OUT	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- AUDIO_OUT_L	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- AUDIO_OUT_R	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[18]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[17]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[16]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[15]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[14]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[13]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[12]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[11]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[10]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[9]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[8]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[7]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[6]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[5]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[4]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[3]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[2]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[1]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- A[0]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PS2_KBCLK	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PS2_KBDAT	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[7]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[6]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[5]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[4]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[3]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[2]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[1]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- D[0]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- inclk0	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- reset_n	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- TAPE_IN	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF spec IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_VGA_R1 : std_logic;
SIGNAL ww_inclk0 : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_TAPE_IN : std_logic;
SIGNAL ww_VGA_R2 : std_logic;
SIGNAL ww_VGA_G1 : std_logic;
SIGNAL ww_VGA_G2 : std_logic;
SIGNAL ww_VGA_B2 : std_logic;
SIGNAL ww_VGA_B1 : std_logic;
SIGNAL ww_VGA_VSYNC : std_logic;
SIGNAL ww_VGA_HSYNC : std_logic;
SIGNAL ww_CS : std_logic;
SIGNAL ww_WE : std_logic;
SIGNAL ww_OE : std_logic;
SIGNAL ww_TAPE_OUT : std_logic;
SIGNAL ww_AUDIO_OUT_L : std_logic;
SIGNAL ww_AUDIO_OUT_R : std_logic;
SIGNAL ww_A : std_logic_vector(18 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst10|21~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|clk_cpu~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|vcnt[9]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|reset_n~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|Z80|WR_n~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inclk0~input_o\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|Add1~0_combout\ : std_logic;
SIGNAL \inst|clk_cnt[1]~0_combout\ : std_logic;
SIGNAL \inst|clk_cpu~feeder_combout\ : std_logic;
SIGNAL \inst|clk_cpu~q\ : std_logic;
SIGNAL \inst|clk_cpu~clkctrl_outclk\ : std_logic;
SIGNAL \PS2_KBDAT~input_o\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|ps2_data_s~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|ps2_data_s~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[10]~feeder_combout\ : std_logic;
SIGNAL \PS2_KBCLK~input_o\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|ps2_clk_s~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|ps2_clk_s~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector0~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_rx_rising_edge_marker~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~8_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Equal3~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector2~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~12_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|WideOr0~combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~18\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~19_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~20\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~21_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~22\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~23_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~24\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~25_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~26\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~27_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~28\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~29_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~30\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~31_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~32\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~33_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~34\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[11]~35_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Equal2~2_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Equal2~1_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~13\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~15_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~16\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~17_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Equal2~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Add0~1_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|bit_count[2]~6_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Equal0~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|bit_count[0]~2_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|bit_count[0]~7_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|bit_count[1]~5_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Add0~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|bit_count[3]~4_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Equal1~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector5~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector2~1_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~9\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~10_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~11\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~12_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~13\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~14_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~15\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~17_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~18\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~19_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~20\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~21_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~22\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count[7]~23_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Equal3~1_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector4~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector6~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector7~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector8~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector1~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|Selector1~1_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|always5~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[8]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[7]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[6]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[5]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[4]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[3]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|rx_scan_code[7]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|rx_scan_code[4]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|rx_scan_code[6]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|Equal0~0_combout\ : std_logic;
SIGNAL \inst|zxkey|numlock~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|q[2]~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|Equal0~1_combout\ : std_logic;
SIGNAL \inst|zxkey|Equal1~0_combout\ : std_logic;
SIGNAL \inst|zxkey|Equal1~1_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector2~0_combout\ : std_logic;
SIGNAL \inst|zxkey|state.0001~q\ : std_logic;
SIGNAL \inst|zxkey|state.0010~q\ : std_logic;
SIGNAL \inst|zxkey|Selector4~2_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector4~3_combout\ : std_logic;
SIGNAL \inst|zxkey|state.0100~q\ : std_logic;
SIGNAL \inst|zxkey|state.0101~feeder_combout\ : std_logic;
SIGNAL \inst|zxkey|state.0101~q\ : std_logic;
SIGNAL \inst|zxkey|state.1010~q\ : std_logic;
SIGNAL \inst|zxkey|Selector1~0_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector1~1_combout\ : std_logic;
SIGNAL \inst|zxkey|state.0000~q\ : std_logic;
SIGNAL \inst|zxkey|Selector11~0_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector21~5_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector34~0_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector0~0_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector0~1_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2rden~q\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m2_next_state~0_combout\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|m2_state~q\ : std_logic;
SIGNAL \inst|zxkey|Selector6~0_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector6~1_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector6~2_combout\ : std_logic;
SIGNAL \inst|zxkey|state.0110~q\ : std_logic;
SIGNAL \inst|zxkey|Selector7~0_combout\ : std_logic;
SIGNAL \inst|zxkey|state.0111~q\ : std_logic;
SIGNAL \inst|zxkey|state.1000~q\ : std_logic;
SIGNAL \inst|zxkey|Selector9~0_combout\ : std_logic;
SIGNAL \inst|zxkey|state.1001~q\ : std_logic;
SIGNAL \inst|zxkey|Selector34~1_combout\ : std_logic;
SIGNAL \inst|zxkey|res_key~0_combout\ : std_logic;
SIGNAL \inst|zxkey|res_key~q\ : std_logic;
SIGNAL \reset_n~input_o\ : std_logic;
SIGNAL \inst|reset_n~combout\ : std_logic;
SIGNAL \inst|reset_n~clkctrl_outclk\ : std_logic;
SIGNAL \inst|Z80|u0|Auto_Wait_t1~q\ : std_logic;
SIGNAL \inst|Z80|u0|Auto_Wait_t2~q\ : std_logic;
SIGNAL \inst|Z80|u0|process_7~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[7]~feeder_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[0]~10_combout\ : std_logic;
SIGNAL \inst|Z80|Equal3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal3~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux92~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux110~2_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[0]~11\ : std_logic;
SIGNAL \inst|Z80|u0|R[1]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[4]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~118_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux127~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux231~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal4~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal5~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|IMode[0]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|IMode[1]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal5~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux116~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_State~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_State[1]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux110~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_State~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux115~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux115~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux115~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_State[1]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_State~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal56~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal56~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal56~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_Ind~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_Ind~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_Ind~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_Ind~q\ : std_logic;
SIGNAL \inst|Z80|u0|process_1~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal3~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal3~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~89_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal4~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|process_0~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|NextIs_XY_Fetch~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_Addr_To[1]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux212~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux212~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux212~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux193~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux212~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux212~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux263~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux71~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux263~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux263~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~108_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~130_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~131_combout\ : std_logic;
SIGNAL \inst|Z80|Equal2~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~357_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux101~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~367_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~366_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~368_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~369_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~370_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux94~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~327_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~328_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~406_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~364_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~365_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~128_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~371_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~372_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~373_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux94~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~88_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux218~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux221~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~270_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux127~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux281~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_ALU_r~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_ALU_r~q\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Equal9~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~124_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux100~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux233~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux233~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux233~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux233~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux233~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux286~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux122~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux122~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux122~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux122~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux122~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux231~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux286~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux286~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux286~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux286~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~148_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux121~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux121~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux121~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux121~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux121~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux110~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~117_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux232~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux131~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux284~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALU_Op_r~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux218~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~145_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~93_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~356_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux7~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~90_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~353_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux68~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~354_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~266_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~248_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~404_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~355_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~350_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~351_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~352_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux68~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux255~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux266~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux266~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux7~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux266~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux266~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux266~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux266~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Read_To_Reg_r~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~87_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux101~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Read_To_Reg_r~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~284_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux238~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux295~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~414_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~358_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~359_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~360_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~238_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~361_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~405_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~362_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~363_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux254~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Read_To_Reg_r~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Mux73~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~320_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux7~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux47~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~397_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|No_BTR~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~337_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~344_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~403_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~345_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~346_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~338_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~339_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~154_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~340_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~341_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~342_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~343_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux69~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux69~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~347_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~348_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~349_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux69~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux69~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux69~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux69~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux257~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux69~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux256~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Read_To_Reg_r~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~43_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~60_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP[12]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux296~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux252~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal4~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux291~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux291~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Halt_FF~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Halt_FF~q\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux299~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~147_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux299~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux299~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~70_combout\ : std_logic;
SIGNAL \inst|Z80|DI_Reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~75_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux261~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Inc_PC~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~241_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~242_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~239_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~412_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~240_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~121_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux74~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Inc_PC~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Inc_PC~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux297~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~80_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~309_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~311_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~273_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~306_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~310_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux222~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~307_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~413_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~308_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux222~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~399_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~398_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~296_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~297_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~298_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~299_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux43~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~400_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~300_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~303_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~301_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~302_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~304_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux62~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~401_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~209_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~402_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~305_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux62~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~268_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux12~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~293_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~294_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~291_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~295_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~278_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~229_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~276_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~277_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~279_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~280_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~281_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~282_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~283_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~285_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~286_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~287_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~288_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~289_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~290_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~292_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux62~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux62~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux278~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux278~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrB[1]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~232_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~158_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~235_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~213_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~236_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~237_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~234_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~233_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux276~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux276~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux89~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux276~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux276~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Alternate~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Alternate~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Alternate~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Alternate~q\ : std_logic;
SIGNAL \inst|Z80|u0|Equal15~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA[0]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_1~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA_r~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA[2]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA[2]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA[1]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA[1]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegWEL~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegWEL~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux275~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_3~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegWEH~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegWEL~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA_r~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA[0]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrA[0]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~92_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~396_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~271_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~274_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~275_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~272_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux223~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux223~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~269_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux250~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux250~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux250~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux7~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~254_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~255_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~256_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~263_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~264_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~265_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~259_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~260_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~261_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~262_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~267_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~395_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~257_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~258_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux63~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux250~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux250~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrB_r~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrB[0]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux31~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux31~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux31~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux31~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_1~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrB_r~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrB[2]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux31~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[3]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux15~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[3]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[0]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[0]~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|process_1~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_1~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux265~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux22~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux127~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux127~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux127~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux127~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux77~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~123_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~122_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~125_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~127_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~103_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~126_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~129_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux77~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_Addr_To~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrC~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrC~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux47~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux47~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegAddrC~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux47~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux47~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux47~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux267~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux80~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux80~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux80~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux80~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux267~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux267~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux267~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~47_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~60_combout\ : std_logic;
SIGNAL \inst|Z80|Equal1~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux300~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr[14]~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr[14]~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr[0]~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~71_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~72_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~73_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~76_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~77_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~74_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~78_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~1\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[1]~48_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux14~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux14~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][1]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux14~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux14~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux14~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~107_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~325_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux248~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux248~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux248~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux221~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux248~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~331_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~335_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~334_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~336_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~326_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~329_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~330_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~332_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~333_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~323_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~324_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~321_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~230_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~322_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux61~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux248~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux248~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux304~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux47~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~319_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~313_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~312_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~314_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux147~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~317_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~318_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~316_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~315_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux64~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux30~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux30~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux30~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux30~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux30~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegWEH~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][1]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux6~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux6~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux6~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux6~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux6~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[1]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~110_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~231_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux45~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux299~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux87~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux274~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux23~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux23~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux23~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux23~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux23~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux16~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux16~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][7]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][7]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux16~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux16~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux16~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux0~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux0~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux0~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux0~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux0~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[7]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][6]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux17~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux17~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][6]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][6]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux17~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux17~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux17~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~1\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~3\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~5\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~7\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~9\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~11\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~13\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~15\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~17\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~19\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~21\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux20~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux20~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux20~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux20~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux20~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux4~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux4~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux4~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux4~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux4~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux21~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux21~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux21~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux21~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux21~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~19\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[2]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[2]~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux5~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux5~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux5~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux5~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux5~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~21\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux12~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux12~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux12~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux12~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux12~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[3]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux29~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux29~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux29~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux29~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux29~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~1\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~3\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[2]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[2]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][2]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux13~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux13~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux13~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux13~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux13~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~5\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[3]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux28~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux28~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux28~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux28~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux28~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux273~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux37~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux37~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux37~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux37~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux37~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux38~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux38~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux38~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux38~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux38~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP[6]~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux44~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux44~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux44~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux44~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux44~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux45~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux45~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux45~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux45~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux45~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP[12]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegWEH~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP[12]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP[6]~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~1\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~34_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~35_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~3\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~33_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~5\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~31_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~7\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux27~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux27~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][4]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux27~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux27~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux27~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux11~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux11~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux11~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux11~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux11~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~7\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[4]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[4]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux43~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux43~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux43~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux43~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux43~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~9\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux26~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux26~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux26~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux26~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux26~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux10~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux10~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux10~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux10~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux10~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux2~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux2~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux2~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux2~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux2~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[5]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][4]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[1][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux19~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux19~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[6][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[4][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux19~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux19~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux19~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[4]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~23\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[4]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][4]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux3~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux3~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux3~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux3~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~25\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[5]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[5][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux18~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux18~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux18~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux18~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux18~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[2]~15\ : std_logic;
SIGNAL \inst|Z80|u0|R[3]~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Ap[3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|I_RRD~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~39_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~41_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[3]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[6]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux101~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~105_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[3]~_wirecell_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[7]~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux202~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[0]~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[0]~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[3]~17\ : std_logic;
SIGNAL \inst|Z80|u0|R[4]~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Ap[4]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[4]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[4]~_wirecell_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[4]~19\ : std_logic;
SIGNAL \inst|Z80|u0|R[5]~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~_wirecell_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[5]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~58_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux35~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux35~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux35~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux35~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux35~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~23\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP[12]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~25\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux34~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux34~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux34~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux34~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux34~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB[4]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~64_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~83_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal17~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux298~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~84_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~108_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux32~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~219_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA[2]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA[2]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA[2]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA[2]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA[2]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Ap[2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[2]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~31_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~42_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux12~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~80_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~106_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux102~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux102~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~76_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~77_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~78_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~79_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~81_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~82_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~65_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~66_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~67_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~68_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|B_i~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|B_i~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|B_i~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|B_i~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|comb~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add0~1_cout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[0]~1\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[1]~3\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[2]~5\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[3]~7\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add0~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~107_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~69_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux289~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux288~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~70_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~71_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~72_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~73_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~74_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~75_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|process_1~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[1]~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[1]~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux33~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux12~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux14~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[1]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux14~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux37~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~243_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~221_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux37~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux37~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux37~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~102_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~31_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~33_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~1\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~3\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~5\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~7\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux33~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux33~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux33~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux33~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux33~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~27\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][6]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux25~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][6]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux25~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux25~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux25~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux25~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~9\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~11\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[6]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[6]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][6]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux9~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux9~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux9~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux9~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux9~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[5]~21\ : std_logic;
SIGNAL \inst|Z80|u0|R[6]~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[6]~_wirecell_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[6]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~39_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~40_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~41_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~1\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~3\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~5\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~7\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~9\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~11\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~13\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[7]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|LessThan3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Equal3~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[7]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[7]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[5]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux33~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~86_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux33~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|B_i~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|B_i~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add1~1_cout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[4]~9\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[5]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux10~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux10~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~224_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~98_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~99_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~85_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~89_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~100_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~101_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~103_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~96_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~109_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~95_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F[3]~97_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~56_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~57_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~59_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~60_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~61_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~244_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux33~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux7~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux33~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux33~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux33~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[5]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[5]~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[5]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[5]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][5]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux42~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux42~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux42~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux42~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux42~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~11\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux41~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux41~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux41~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux41~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux41~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~13\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[1][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[0][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux40~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[2][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux40~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[5][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[6][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux40~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][7]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[7][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux40~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux40~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~15\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~17\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~19\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~21\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~91_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~216_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~215_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux12~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[3]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux12~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~87_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[3]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[3]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux35~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~88_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~90_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~92_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~93_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~214_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux35~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux35~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux35~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux35~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~94_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[3]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[3]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[3]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[3]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[0][3]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux36~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux36~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux36~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux36~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux36~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux39~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux39~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux39~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux39~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux39~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~1\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~3\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~5\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~7\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~9\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~11\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~13\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~15\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~17\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~19\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~21\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~52_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr[14]~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux103~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~33_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~34_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~13\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~15\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~17\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~19\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~21\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~19\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~35_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~23\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~21\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~23\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~23\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~31_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~51_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~31_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~23\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~25\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~25\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~25\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~50_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~25\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~27\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~27\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~51_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~50_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~52_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux295~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Arith16_r~q\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Z16_r~q\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|B_i~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[5]~11\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[6]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux9~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux9~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux13~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[2]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux13~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[4]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux11~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux11~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[0]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux15~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux15~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_v[6]~13\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add1~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux8~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux8~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~217_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Equal3~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~218_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Equal3~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~220_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux21~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux21~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux21~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~225_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~222_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux22~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux22~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[2]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[2]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add3~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[4]~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[4]~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~9\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~11\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add5~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[7]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[7]~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[7]~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add4~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add6~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[6]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|DAA_Q[6]~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux24~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~53_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~54_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~55_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~45_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~46_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~47_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~48_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~49_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~65_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~223_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~227_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux32~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux32~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux32~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux32~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[6]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[6]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[6]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~27\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[6]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[7][6]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux1~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux1~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux1~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux1~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux1~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~29\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[7]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[3][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux32~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux32~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux32~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux32~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux32~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~27\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~29\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~48_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~61_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~29\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~29\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~27\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux24~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux24~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux24~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux24~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux24~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~29\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux23~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux23~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux23~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux23~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux23~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux23~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~46_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~47_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~48_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~49_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~62_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[7]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[7]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[7]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~13\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[7]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[3][7]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux8~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux8~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux8~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux8~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux8~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~15\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[0]~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[0]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][0]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux7~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux7~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux7~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux7~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux7~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~17\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIH[1]~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][1]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsH[2][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux22~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux22~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux22~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux22~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux22~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~34_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~35_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~39_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[1]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[1]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[1]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add8~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|RegDIL[1]~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|RegsL[4][1]~q\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux46~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux46~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux46~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux46~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Regs|Mux46~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~46_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~59_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~67_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~68_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~69_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~3\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~1\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~45_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~58_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~64_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~65_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~66_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~5\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~43_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~44_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~3\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~61_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~62_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~63_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~7\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~41_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~42_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~58_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~5\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~59_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~60_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~9\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~7\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~39_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~40_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~55_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~56_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~57_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~11\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~57_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~52_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~9\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~53_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~54_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~11\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~56_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~49_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~50_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~51_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~13\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~15\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~34_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~54_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[1]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~40_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~41_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~42_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~43_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~17\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~33_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~53_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~39_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~31_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~33_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~63_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux36~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~226_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux36~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux36~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux36~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[2]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[2]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux293~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux292~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF2~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF2~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF2~0_combout\ : std_logic;
SIGNAL \inst|Add1~1\ : std_logic;
SIGNAL \inst|Add1~2_combout\ : std_logic;
SIGNAL \inst|Add1~3\ : std_logic;
SIGNAL \inst|Add1~4_combout\ : std_logic;
SIGNAL \inst|Add1~5\ : std_logic;
SIGNAL \inst|Add1~6_combout\ : std_logic;
SIGNAL \inst|Add1~7\ : std_logic;
SIGNAL \inst|Add1~8_combout\ : std_logic;
SIGNAL \inst|Add1~9\ : std_logic;
SIGNAL \inst|Add1~10_combout\ : std_logic;
SIGNAL \inst|Add1~11\ : std_logic;
SIGNAL \inst|Add1~12_combout\ : std_logic;
SIGNAL \inst|hcnt~1_combout\ : std_logic;
SIGNAL \inst|Add1~13\ : std_logic;
SIGNAL \inst|Add1~14_combout\ : std_logic;
SIGNAL \inst|hcnt~0_combout\ : std_logic;
SIGNAL \inst|Equal3~1_combout\ : std_logic;
SIGNAL \inst|Add1~15\ : std_logic;
SIGNAL \inst|Add1~16_combout\ : std_logic;
SIGNAL \inst|hcnt~2_combout\ : std_logic;
SIGNAL \inst|Equal3~0_combout\ : std_logic;
SIGNAL \inst|process_2~0_combout\ : std_logic;
SIGNAL \inst|Equal5~1_combout\ : std_logic;
SIGNAL \inst|Equal5~0_combout\ : std_logic;
SIGNAL \inst|Equal5~2_combout\ : std_logic;
SIGNAL \inst|Equal4~1_combout\ : std_logic;
SIGNAL \inst|vcnt[8]~24\ : std_logic;
SIGNAL \inst|vcnt[9]~25_combout\ : std_logic;
SIGNAL \inst|Equal4~0_combout\ : std_logic;
SIGNAL \inst|Equal4~2_combout\ : std_logic;
SIGNAL \inst|vcnt[0]~27_combout\ : std_logic;
SIGNAL \inst|vcnt[1]~9_combout\ : std_logic;
SIGNAL \inst|vcnt[1]~10\ : std_logic;
SIGNAL \inst|vcnt[2]~11_combout\ : std_logic;
SIGNAL \inst|vcnt[2]~12\ : std_logic;
SIGNAL \inst|vcnt[3]~13_combout\ : std_logic;
SIGNAL \inst|vcnt[3]~14\ : std_logic;
SIGNAL \inst|vcnt[4]~15_combout\ : std_logic;
SIGNAL \inst|vcnt[4]~16\ : std_logic;
SIGNAL \inst|vcnt[5]~17_combout\ : std_logic;
SIGNAL \inst|vcnt[5]~18\ : std_logic;
SIGNAL \inst|vcnt[6]~19_combout\ : std_logic;
SIGNAL \inst|vcnt[6]~20\ : std_logic;
SIGNAL \inst|vcnt[7]~21_combout\ : std_logic;
SIGNAL \inst|vcnt[7]~22\ : std_logic;
SIGNAL \inst|vcnt[8]~23_combout\ : std_logic;
SIGNAL \inst|process_2~1_combout\ : std_logic;
SIGNAL \inst|process_2~3_combout\ : std_logic;
SIGNAL \inst|process_2~2_combout\ : std_logic;
SIGNAL \inst|process_2~4_combout\ : std_logic;
SIGNAL \inst|int~q\ : std_logic;
SIGNAL \inst|cpu_int_n~feeder_combout\ : std_logic;
SIGNAL \inst|Equal2~0_combout\ : std_logic;
SIGNAL \inst|Equal2~1_combout\ : std_logic;
SIGNAL \inst|Equal2~2_combout\ : std_logic;
SIGNAL \inst|cpu_int_n~q\ : std_logic;
SIGNAL \inst|Z80|u0|INT_s~q\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF1~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF1~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF1~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF1~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF1~q\ : std_logic;
SIGNAL \inst|Z80|u0|IntCycle~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntCycle~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF2~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntE_FF2~q\ : std_logic;
SIGNAL \inst|Z80|u0|F~39_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~40_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux20~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Overflow_v~combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|F_Out~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux28~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~41_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~42_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~44_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~45_combout\ : std_logic;
SIGNAL \inst|Z80|u0|No_BTR~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|No_BTR~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|No_BTR~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|No_BTR~q\ : std_logic;
SIGNAL \inst|Z80|u0|BTR_r~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BTR_r~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BTR_r~q\ : std_logic;
SIGNAL \inst|Z80|u0|PC[13]~79_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add2~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add4~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add3~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~35_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~55_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[0]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~44_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~45_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~46_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PC~47_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~40_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~41_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~42_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~43_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~44_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~64_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux7~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~228_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux38~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux38~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux38~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux38~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[0]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[0]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add7~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|SP~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux30~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add4~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux30~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux30~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux30~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~59_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Add2~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~104_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~61_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux282~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux282~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux282~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|PreserveC_r~q\ : std_logic;
SIGNAL \inst|Z80|u0|F~56_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~57_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~58_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~62_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~63_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux45~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux45~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux45~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~133_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~132_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~134_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~135_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~144_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~386_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~146_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~141_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~142_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~143_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~136_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~137_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~138_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~139_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~140_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux76~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux76~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux263~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux264~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|NextIs_XY_Fetch~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux262~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~99_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux211~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux211~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux262~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux75~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux262~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux262~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux262~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|NextIs_XY_Fetch~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntCycle~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntCycle~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IntCycle~q\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~409_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~407_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~408_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~374_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~375_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~380_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~381_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~382_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~378_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~376_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~377_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~379_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux70~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux70~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux257~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux257~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux257~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Read_To_Reg_r~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux215~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux215~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux215~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Read_To_Reg_r~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Read_To_Reg_r~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[3]~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~33_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~34_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[1]~_wirecell_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[1]~13\ : std_logic;
SIGNAL \inst|Z80|u0|R[2]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[2]~_wirecell_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux262~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux269~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux269~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux269~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux269~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[4]~56_combout\ : std_logic;
SIGNAL \inst|Z80|u0|NextIs_XY_Fetch~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[4]~57_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[4]~58_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[4]~60_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~1\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~3\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~81_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~82_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~83_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~84_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~5\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~77_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~78_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~79_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~80_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~7\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~73_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~74_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~75_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~76_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~9\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~69_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~70_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~71_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~72_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~11\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~65_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~66_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~67_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~68_combout\ : std_logic;
SIGNAL \inst|Z80|u0|R[7]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~13\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~61_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~62_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~63_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~64_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~93_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~15\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~50_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~51_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~52_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~53_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~54_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~17\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~45_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~46_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~47_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~48_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~49_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~19\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~40_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~41_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~42_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~43_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~44_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~21\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~35_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~39_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~23\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~24_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~31_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~33_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~34_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\ : std_logic;
SIGNAL \D[5]~input_o\ : std_logic;
SIGNAL \inst10|21~0_combout\ : std_logic;
SIGNAL \inst10|21~q\ : std_logic;
SIGNAL \inst10|21~clkctrl_outclk\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~383_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux301~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux301~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux301~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux301~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux301~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux294~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~385_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~114_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~115_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~111_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~113_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux78~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~116_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~119_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux253~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~120_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux78~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~105_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~101_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~102_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~104_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~106_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~384_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~109_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux78~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~98_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~97_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~100_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~112_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux78~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux265~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux265~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux265~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~95_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~96_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~91_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~410_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~94_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux225~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux225~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux265~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux265~6_combout\ : std_logic;
SIGNAL \inst|Z80|IORQ_n~0_combout\ : std_logic;
SIGNAL \inst|Z80|IORQ_n~1_combout\ : std_logic;
SIGNAL \inst|Z80|IORQ_n~q\ : std_logic;
SIGNAL \inst|port_fe_sel~0_combout\ : std_logic;
SIGNAL \inst|process_15~0_combout\ : std_logic;
SIGNAL \inst|port_fe_sel~1_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[5]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[3]~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[3]~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[3]~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[3]~14_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[5]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[3]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~12_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[3]~3_combout\ : std_logic;
SIGNAL \inst|Z80|WR_n~0_combout\ : std_logic;
SIGNAL \inst|Z80|WR_n~q\ : std_logic;
SIGNAL \inst12|Address[3]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[0]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~20_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[0]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[1]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~18_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[1]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[2]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~16_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[2]~4_combout\ : std_logic;
SIGNAL \inst12|Mux4~18_combout\ : std_logic;
SIGNAL \inst12|Mux4~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~12_combout\ : std_logic;
SIGNAL \inst|port_fe_sel~2_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~33_combout\ : std_logic;
SIGNAL \inst12|Equal13~1_combout\ : std_logic;
SIGNAL \inst12|Equal13~2_combout\ : std_logic;
SIGNAL \inst12|Equal13~3_combout\ : std_logic;
SIGNAL \inst12|Mux4~16_combout\ : std_logic;
SIGNAL \inst12|Mux4~17_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~5_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~89_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~13_combout\ : std_logic;
SIGNAL \inst12|Mux4~13_combout\ : std_logic;
SIGNAL \inst12|Mux4~14_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~35_combout\ : std_logic;
SIGNAL \inst12|Mux4~11_combout\ : std_logic;
SIGNAL \inst12|Mux4~12_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~36_combout\ : std_logic;
SIGNAL \inst12|Mux4~33_combout\ : std_logic;
SIGNAL \inst12|Mux4~15_combout\ : std_logic;
SIGNAL \inst12|Mux4~9_combout\ : std_logic;
SIGNAL \inst12|Mux4~10_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~37_combout\ : std_logic;
SIGNAL \inst12|Mux4~8_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~15_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[5]~34_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[5]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal3~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux92~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|F~38_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|I[7]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~25\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~27\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~29\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~30_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~24_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~27_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~28_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~88_combout\ : std_logic;
SIGNAL \inst12|Mux4~35_combout\ : std_logic;
SIGNAL \inst12|Mux4~29_combout\ : std_logic;
SIGNAL \inst12|Mux4~30_combout\ : std_logic;
SIGNAL \inst12|Mux4~31_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~57_combout\ : std_logic;
SIGNAL \inst12|Mux4~36_combout\ : std_logic;
SIGNAL \inst12|Mux4~32_combout\ : std_logic;
SIGNAL \inst12|Mux4~27_combout\ : std_logic;
SIGNAL \inst12|Mux4~28_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~58_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~20_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~18_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector11~1_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector11~2_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector11~3_combout\ : std_logic;
SIGNAL \inst|zxkey|ex_code~q\ : std_logic;
SIGNAL \inst|zxkey|always0~1_combout\ : std_logic;
SIGNAL \inst|zxkey|always0~0_combout\ : std_logic;
SIGNAL \inst|zxkey|always0~2_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr1~1_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr3~1_combout\ : std_logic;
SIGNAL \inst|zxkey|numlock~1_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr1~2_combout\ : std_logic;
SIGNAL \inst|zxkey|zx_kb[1]~0_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr1~3_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr1~4_combout\ : std_logic;
SIGNAL \inst|zxkey|press_release~1_combout\ : std_logic;
SIGNAL \inst|zxkey|zx_kb[1]~1_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][1]~40_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][1]~41_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector21~4_combout\ : std_logic;
SIGNAL \inst|zxkey|press_release~0_combout\ : std_logic;
SIGNAL \inst|zxkey|press_release~2_combout\ : std_logic;
SIGNAL \inst|zxkey|press_release~q\ : std_logic;
SIGNAL \inst|zxkey|Selector21~7_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector21~6_combout\ : std_logic;
SIGNAL \inst|zxkey|strobe~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~24_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][1]~39_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][1]~42_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][1]~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~32_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~26_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][1]~43_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][1]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~12_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix~33_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~19_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][1]~34_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][1]~35_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][1]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][4]~5_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~1_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~2_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~0_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~3_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~4_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~7_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~5_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~0_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~6_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~8_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr19~9_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][1]~32_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][1]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~10_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr25~1_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~17_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr25~0_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr25~2_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][1]~38_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][1]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][1]~36_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][1]~37_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][1]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~11_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~21_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~33_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][1]~44_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][1]~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~29_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix~45_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][1]~46_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][1]~47_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][1]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~13_combout\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~14_combout\ : std_logic;
SIGNAL \inst12|Equal13~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~22_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ : std_logic;
SIGNAL \D[1]~input_o\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~24_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~19_combout\ : std_logic;
SIGNAL \inst12|Mux4~22_combout\ : std_logic;
SIGNAL \inst12|Mux4~23_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~59_combout\ : std_logic;
SIGNAL \inst12|Mux4~20_combout\ : std_logic;
SIGNAL \inst12|Mux4~21_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~60_combout\ : std_logic;
SIGNAL \inst12|Mux4~34_combout\ : std_logic;
SIGNAL \inst12|Mux4~24_combout\ : std_logic;
SIGNAL \inst12|Period_C[1]~feeder_combout\ : std_logic;
SIGNAL \inst12|Mux4~25_combout\ : std_logic;
SIGNAL \inst12|Mux4~26_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~61_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~62_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~63_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[1]~64_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[1]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux244~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux290~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux290~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~55_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[4]~59_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~85_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~86_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~87_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~88_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout\ : std_logic;
SIGNAL \inst12|Period_C[10]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~25_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~26_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~22_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~39_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~20_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][2]~8_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][2]~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~23_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector36~3_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector36~4_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector36~5_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector36~2_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector36~9_combout\ : std_logic;
SIGNAL \inst|zxkey|numlock~2_combout\ : std_logic;
SIGNAL \inst|zxkey|numlock~q\ : std_logic;
SIGNAL \inst|zxkey|Selector36~6_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector36~7_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector36~8_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][2]~9_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][2]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~1_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~40_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][2]~13_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][2]~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~25_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix~10_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][2]~11_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][2]~12_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][2]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~2_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~27_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~28_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][2]~14_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][2]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][2]~15_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][2]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~3_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~16_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][2]~1_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr18~0_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][2]~2_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][3]~0_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][2]~3_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][2]~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~18_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][2]~4_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][2]~6_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][2]~7_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][2]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~0_combout\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~4_combout\ : std_logic;
SIGNAL \D[2]~input_o\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~30_combout\ : std_logic;
SIGNAL \inst12|Period_B[2]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~17_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~18_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~21_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~22_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~23_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~24_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~31_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[2]~32_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[2]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[2]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~86_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux268~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux268~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux268~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add5~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TmpAddr~49_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~18_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~8_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11_combout\ : std_logic;
SIGNAL \D[3]~input_o\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~31_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][3]~56_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][3]~57_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][3]~58_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][3]~59_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][3]~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~34_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][3]~55_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][3]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~16_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~35_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][3]~63_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][3]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][3]~60_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][3]~61_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][3]~62_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][3]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~17_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~42_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][3]~64_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][3]~q\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~41_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][3]~65_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][3]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~18_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix~48_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][3]~49_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][3]~50_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][3]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][3]~51_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][3]~52_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][3]~53_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][3]~54_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][3]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~15_combout\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~29_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~32_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~65_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~66_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~30_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~67_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~68_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~69_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~70_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~71_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[3]~72_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[3]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Alternate~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|XY_State[0]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ISet[0]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ISet[0]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ISet[0]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~40_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[5]~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Ap[0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~35_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ACC[0]~_wirecell_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~89_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~90_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~91_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~92_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout\ : std_logic;
SIGNAL \D[4]~input_o\ : std_logic;
SIGNAL \inst|cpu_di_bus[4]~73_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~36_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][4]~66_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][4]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix~67_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][4]~68_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][4]~69_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][4]~q\ : std_logic;
SIGNAL \inst|cpu_di_bus~82_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][4]~80_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][4]~q\ : std_logic;
SIGNAL \inst|zxkey|WideOr31~0_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~38_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][4]~78_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][4]~79_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][4]~q\ : std_logic;
SIGNAL \inst|cpu_di_bus~85_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~43_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][4]~73_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][4]~q\ : std_logic;
SIGNAL \inst|zxkey|Selector37~0_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][4]~74_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][4]~75_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][4]~76_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][4]~77_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][4]~q\ : std_logic;
SIGNAL \inst|cpu_di_bus~84_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~37_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][4]~72_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][4]~q\ : std_logic;
SIGNAL \inst|zxkey|Selector35~6_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector35~7_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector35~4_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector35~5_combout\ : std_logic;
SIGNAL \inst|zxkey|Selector35~8_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][4]~70_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][4]~71_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][4]~q\ : std_logic;
SIGNAL \inst|cpu_di_bus~83_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~86_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[4]~7_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~74_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~75_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~76_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~79_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~77_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~78_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~80_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~81_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~87_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[4]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~52_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~50_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~51_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~53_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~54_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusB~55_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux34~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~245_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux34~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux34~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux34~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[4]~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Save_Mux[4]~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[4]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~28_combout\ : std_logic;
SIGNAL \inst|page_reg_disable~q\ : std_logic;
SIGNAL \inst|process_15~1_combout\ : std_logic;
SIGNAL \inst|process_15~2_combout\ : std_logic;
SIGNAL \inst|page_rom_sel~q\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~46_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~47_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~48_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~49_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~50_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~51_combout\ : std_logic;
SIGNAL \D[0]~input_o\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~31_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][0]~30_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[6][0]~q\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~2_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~3_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~4_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~5_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~7_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~6_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~8_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~1_combout\ : std_logic;
SIGNAL \inst|zxkey|WideOr32~9_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][0]~31_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[7][0]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~8_combout\ : std_logic;
SIGNAL \inst|zxkey|Decoder1~30_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][0]~29_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[5][0]~q\ : std_logic;
SIGNAL \inst|zxkey|WideOr30~0_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][0]~25_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][0]~26_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][0]~27_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][0]~28_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[4][0]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~7_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][0]~16_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[0][0]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][0]~17_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][0]~18_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[1][0]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~5_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][0]~19_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][0]~20_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][0]~21_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[2][0]~q\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][0]~22_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][0]~23_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][0]~24_combout\ : std_logic;
SIGNAL \inst|zxkey|keymatrix[3][0]~q\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~6_combout\ : std_logic;
SIGNAL \inst|zxkey|zx_kb_out~9_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~54_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~52_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~53_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~55_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[0]~56_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[0]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[0]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|IMode[1]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|IMode[1]~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux276~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux276~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux276~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux277~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_1~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_1~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IncDecZ~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal24~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal24~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal24~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal24~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal24~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal24~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IncDecZ~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IncDecZ~q\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux258~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux258~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux53~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux71~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux71~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~168_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux71~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux71~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux71~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux71~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux258~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux125~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~252_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~249_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~250_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~251_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~253_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux73~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux73~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux73~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|MCycles[0]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux208~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux208~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux208~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux208~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~12_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~247_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~246_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux72~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|MCycles[1]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux207~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal54~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_7~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_7~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|MCycle[2]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Pre_XY_F_M~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Pre_XY_F_M[2]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add10~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add10~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|MCycle[1]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add10~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Pre_XY_F_M~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add10~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add10~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|MCycle[2]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux205~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux205~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux205~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~181_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~182_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~152_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~183_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux204~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux204~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux270~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~21_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~8_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~9_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~10_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~11_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~13_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~14_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~15_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~18_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~22_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~19_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux83~20_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux270~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux270~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal0~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux272~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~150_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~149_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~151_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~153_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux205~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux205~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux272~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~169_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~170_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~171_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~176_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~173_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~174_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~175_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~177_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~172_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux85~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~178_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~179_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~180_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux85~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~164_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~156_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~389_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~165_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~390_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~166_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~162_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~388_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~161_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~160_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~163_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux85~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~387_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~411_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~155_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~157_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~159_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~391_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~167_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux85~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux272~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux272~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~202_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~201_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~203_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~207_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~204_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~205_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~196_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~206_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~208_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux84~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~199_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~198_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~200_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~195_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~197_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux84~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~394_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~211_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~210_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~212_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux84~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~192_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~193_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~194_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~392_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~393_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~184_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~185_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~190_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~191_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~187_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~188_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~186_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Q_t~189_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux84~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux84~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux271~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux271~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal0~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal0~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TState[1]~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add12~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TState[2]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ISet[0]~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ISet[1]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ISet[1]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|mcode|Mux258~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|process_0~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A[14]~17_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Add1~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~26_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~27_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~28_combout\ : std_logic;
SIGNAL \inst|Z80|u0|A~29_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout\ : std_logic;
SIGNAL \D[6]~input_o\ : std_logic;
SIGNAL \inst|cpu_di_bus[6]~9_combout\ : std_logic;
SIGNAL \TAPE_IN~input_o\ : std_logic;
SIGNAL \inst|Z80|u0|DO[6]~6_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~25_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~26_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[6]~1_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~12_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~13_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~10_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~11_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~15_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus~16_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[6]~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[6]~feeder_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Equal4~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Pre_XY_F_M~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|MCycle[0]~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|MCycle[0]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|Auto_Wait~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|TState[0]~4_combout\ : std_logic;
SIGNAL \inst|Z80|Equal1~0_combout\ : std_logic;
SIGNAL \inst|Z80|RD_n~3_combout\ : std_logic;
SIGNAL \inst|Z80|MREQ_n~0_combout\ : std_logic;
SIGNAL \inst|Z80|MREQ_n~1_combout\ : std_logic;
SIGNAL \inst|Z80|MREQ_n~q\ : std_logic;
SIGNAL \D[7]~input_o\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[7]~45_combout\ : std_logic;
SIGNAL \inst|AY_D_OUT[7]~6_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[7]~39_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[7]~40_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[7]~41_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[7]~42_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[7]~43_combout\ : std_logic;
SIGNAL \inst|cpu_di_bus[7]~44_combout\ : std_logic;
SIGNAL \inst|Z80|u0|IR[7]~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~34_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~35_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~36_combout\ : std_logic;
SIGNAL \inst|Z80|u0|BusA~37_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux31~0_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux7~4_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux31~1_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux23~7_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux31~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|alu|Mux31~3_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO[7]~5_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~23_combout\ : std_logic;
SIGNAL \inst|Z80|u0|DO~24_combout\ : std_logic;
SIGNAL \inst|vid_sel~0_combout\ : std_logic;
SIGNAL \inst|ram_data~0_combout\ : std_logic;
SIGNAL \inst|Equal10~0_combout\ : std_logic;
SIGNAL \inst|Equal11~0_combout\ : std_logic;
SIGNAL \inst|process_9~0_combout\ : std_logic;
SIGNAL \inst|screen~q\ : std_logic;
SIGNAL \inst|screen1~feeder_combout\ : std_logic;
SIGNAL \inst|screen1~q\ : std_logic;
SIGNAL \inst|vid_1_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|process_8~7_combout\ : std_logic;
SIGNAL \inst|process_8~0_combout\ : std_logic;
SIGNAL \inst|process_8~3_combout\ : std_logic;
SIGNAL \inst|process_8~4_combout\ : std_logic;
SIGNAL \inst|process_8~5_combout\ : std_logic;
SIGNAL \inst|process_8~1_combout\ : std_logic;
SIGNAL \inst|process_8~2_combout\ : std_logic;
SIGNAL \inst|process_8~6_combout\ : std_logic;
SIGNAL \inst|process_8~8_combout\ : std_logic;
SIGNAL \inst|blank~q\ : std_logic;
SIGNAL \inst|rb~0_combout\ : std_logic;
SIGNAL \inst|Equal9~0_combout\ : std_logic;
SIGNAL \inst|vid_0_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|Mux0~0_combout\ : std_logic;
SIGNAL \inst|Mux0~1_combout\ : std_logic;
SIGNAL \inst|vid_0_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|vid_b_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|Mux0~2_combout\ : std_logic;
SIGNAL \inst|vid_0_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|vid_b_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|Mux0~3_combout\ : std_logic;
SIGNAL \inst|vid_1_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst|vcnt[9]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|flash[0]~12_combout\ : std_logic;
SIGNAL \inst|flash[1]~4_combout\ : std_logic;
SIGNAL \inst|flash[1]~5\ : std_logic;
SIGNAL \inst|flash[2]~6_combout\ : std_logic;
SIGNAL \inst|flash[2]~7\ : std_logic;
SIGNAL \inst|flash[3]~8_combout\ : std_logic;
SIGNAL \inst|flash[3]~9\ : std_logic;
SIGNAL \inst|flash[4]~10_combout\ : std_logic;
SIGNAL \inst|bb~0_combout\ : std_logic;
SIGNAL \inst|bb~1_combout\ : std_logic;
SIGNAL \inst|vid_c_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|rb~1_combout\ : std_logic;
SIGNAL \inst|rb~q\ : std_logic;
SIGNAL \inst|Z80|WR_n~clkctrl_outclk\ : std_logic;
SIGNAL \inst|port_fe[1]~feeder_combout\ : std_logic;
SIGNAL \inst|r~0_combout\ : std_logic;
SIGNAL \inst|r~1_combout\ : std_logic;
SIGNAL \inst|r~q\ : std_logic;
SIGNAL \inst|vid_1_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|vid_c_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|gb~0_combout\ : std_logic;
SIGNAL \inst|gb~q\ : std_logic;
SIGNAL \inst|port_fe[2]~feeder_combout\ : std_logic;
SIGNAL \inst|g~0_combout\ : std_logic;
SIGNAL \inst|g~1_combout\ : std_logic;
SIGNAL \inst|g~q\ : std_logic;
SIGNAL \inst|port_fe[0]~feeder_combout\ : std_logic;
SIGNAL \inst|vid_1_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|vid_1_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|b~0_combout\ : std_logic;
SIGNAL \inst|b~1_combout\ : std_logic;
SIGNAL \inst|b~q\ : std_logic;
SIGNAL \inst|bb~2_combout\ : std_logic;
SIGNAL \inst|bb~q\ : std_logic;
SIGNAL \inst|vsync~0_combout\ : std_logic;
SIGNAL \inst|vsync~q\ : std_logic;
SIGNAL \inst|hsync~0_combout\ : std_logic;
SIGNAL \inst|hsync~1_combout\ : std_logic;
SIGNAL \inst|hsync~q\ : std_logic;
SIGNAL \inst|Z80|RD_n~2_combout\ : std_logic;
SIGNAL \inst|Z80|RD_n~q\ : std_logic;
SIGNAL \inst|ram_rd_req~0_combout\ : std_logic;
SIGNAL \inst|port_fe[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst12|ClockDiv[0]~2_combout\ : std_logic;
SIGNAL \inst10|22~0_combout\ : std_logic;
SIGNAL \inst10|22~q\ : std_logic;
SIGNAL \inst10|23~0_combout\ : std_logic;
SIGNAL \inst10|23~q\ : std_logic;
SIGNAL \inst12|Add0~1_combout\ : std_logic;
SIGNAL \inst12|Add0~0_combout\ : std_logic;
SIGNAL \inst12|process_2~0_combout\ : std_logic;
SIGNAL \inst12|NoiseShift~3_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[1]~1_combout\ : std_logic;
SIGNAL \inst12|Add8~1\ : std_logic;
SIGNAL \inst12|Add8~2_combout\ : std_logic;
SIGNAL \inst12|Add8~0_combout\ : std_logic;
SIGNAL \inst12|Equal24~0_combout\ : std_logic;
SIGNAL \inst12|Equal24~1_combout\ : std_logic;
SIGNAL \inst12|Add7~1_combout\ : std_logic;
SIGNAL \inst12|Add7~3_combout\ : std_logic;
SIGNAL \inst12|Equal25~0_combout\ : std_logic;
SIGNAL \inst12|Add7~0_combout\ : std_logic;
SIGNAL \inst12|Add7~2\ : std_logic;
SIGNAL \inst12|Add7~4_combout\ : std_logic;
SIGNAL \inst12|Add7~6_combout\ : std_logic;
SIGNAL \inst12|Add7~5\ : std_logic;
SIGNAL \inst12|Add7~7_combout\ : std_logic;
SIGNAL \inst12|Add8~3\ : std_logic;
SIGNAL \inst12|Add8~4_combout\ : std_logic;
SIGNAL \inst12|Add7~9_combout\ : std_logic;
SIGNAL \inst12|Counter_N[2]~feeder_combout\ : std_logic;
SIGNAL \inst12|Add7~8\ : std_logic;
SIGNAL \inst12|Add7~10_combout\ : std_logic;
SIGNAL \inst12|Add8~5\ : std_logic;
SIGNAL \inst12|Add8~6_combout\ : std_logic;
SIGNAL \inst12|Add7~12_combout\ : std_logic;
SIGNAL \inst12|Counter_N[3]~feeder_combout\ : std_logic;
SIGNAL \inst12|Add7~11\ : std_logic;
SIGNAL \inst12|Add7~13_combout\ : std_logic;
SIGNAL \inst12|Add8~7\ : std_logic;
SIGNAL \inst12|Add8~8_combout\ : std_logic;
SIGNAL \inst12|Add7~15_combout\ : std_logic;
SIGNAL \inst12|Equal26~0_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[1]~2_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[15]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[14]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[13]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[12]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[11]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[10]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[8]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[4]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift[3]~feeder_combout\ : std_logic;
SIGNAL \inst12|NoiseShift~0_combout\ : std_logic;
SIGNAL \inst12|Freq_N~0_combout\ : std_logic;
SIGNAL \inst12|Freq_N~q\ : std_logic;
SIGNAL \inst12|Equal19~1_combout\ : std_logic;
SIGNAL \inst12|Equal19~0_combout\ : std_logic;
SIGNAL \inst12|Equal19~2_combout\ : std_logic;
SIGNAL \inst12|Add3~0_combout\ : std_logic;
SIGNAL \inst12|Add3~1_combout\ : std_logic;
SIGNAL \inst12|Add4~0_combout\ : std_logic;
SIGNAL \inst12|Add3~3_combout\ : std_logic;
SIGNAL \inst12|Add3~2\ : std_logic;
SIGNAL \inst12|Add3~4_combout\ : std_logic;
SIGNAL \inst12|Add4~1\ : std_logic;
SIGNAL \inst12|Add4~2_combout\ : std_logic;
SIGNAL \inst12|Add3~6_combout\ : std_logic;
SIGNAL \inst12|Add3~5\ : std_logic;
SIGNAL \inst12|Add3~7_combout\ : std_logic;
SIGNAL \inst12|Add4~3\ : std_logic;
SIGNAL \inst12|Add4~4_combout\ : std_logic;
SIGNAL \inst12|Add3~9_combout\ : std_logic;
SIGNAL \inst12|Add3~8\ : std_logic;
SIGNAL \inst12|Add3~10_combout\ : std_logic;
SIGNAL \inst12|Add4~5\ : std_logic;
SIGNAL \inst12|Add4~6_combout\ : std_logic;
SIGNAL \inst12|Add3~12_combout\ : std_logic;
SIGNAL \inst12|Equal18~2_combout\ : std_logic;
SIGNAL \inst12|Add4~7\ : std_logic;
SIGNAL \inst12|Add4~9\ : std_logic;
SIGNAL \inst12|Add4~11\ : std_logic;
SIGNAL \inst12|Add4~13\ : std_logic;
SIGNAL \inst12|Add4~14_combout\ : std_logic;
SIGNAL \inst12|Add3~11\ : std_logic;
SIGNAL \inst12|Add3~13_combout\ : std_logic;
SIGNAL \inst12|Add4~8_combout\ : std_logic;
SIGNAL \inst12|Add3~15_combout\ : std_logic;
SIGNAL \inst12|Add3~14\ : std_logic;
SIGNAL \inst12|Add3~16_combout\ : std_logic;
SIGNAL \inst12|Add4~10_combout\ : std_logic;
SIGNAL \inst12|Add3~18_combout\ : std_logic;
SIGNAL \inst12|Add3~17\ : std_logic;
SIGNAL \inst12|Add3~20\ : std_logic;
SIGNAL \inst12|Add3~22_combout\ : std_logic;
SIGNAL \inst12|Add3~24_combout\ : std_logic;
SIGNAL \inst12|Equal18~1_combout\ : std_logic;
SIGNAL \inst12|Add4~15\ : std_logic;
SIGNAL \inst12|Add4~16_combout\ : std_logic;
SIGNAL \inst12|Add3~23\ : std_logic;
SIGNAL \inst12|Add3~25_combout\ : std_logic;
SIGNAL \inst12|Add3~27_combout\ : std_logic;
SIGNAL \inst12|Add4~17\ : std_logic;
SIGNAL \inst12|Add4~19\ : std_logic;
SIGNAL \inst12|Add4~20_combout\ : std_logic;
SIGNAL \inst12|Add3~26\ : std_logic;
SIGNAL \inst12|Add3~28_combout\ : std_logic;
SIGNAL \inst12|Add4~18_combout\ : std_logic;
SIGNAL \inst12|Add3~30_combout\ : std_logic;
SIGNAL \inst12|Add3~29\ : std_logic;
SIGNAL \inst12|Add3~31_combout\ : std_logic;
SIGNAL \inst12|Add3~33_combout\ : std_logic;
SIGNAL \inst12|Add4~21\ : std_logic;
SIGNAL \inst12|Add4~22_combout\ : std_logic;
SIGNAL \inst12|Add3~32\ : std_logic;
SIGNAL \inst12|Add3~34_combout\ : std_logic;
SIGNAL \inst12|Add3~36_combout\ : std_logic;
SIGNAL \inst12|Equal18~0_combout\ : std_logic;
SIGNAL \inst12|Equal18~3_combout\ : std_logic;
SIGNAL \inst12|Add3~19_combout\ : std_logic;
SIGNAL \inst12|Add4~12_combout\ : std_logic;
SIGNAL \inst12|Add3~21_combout\ : std_logic;
SIGNAL \inst12|Freq_B~1_combout\ : std_logic;
SIGNAL \inst12|Freq_B~2_combout\ : std_logic;
SIGNAL \inst12|Freq_B~0_combout\ : std_logic;
SIGNAL \inst12|Freq_B~3_combout\ : std_logic;
SIGNAL \inst12|Freq_B~4_combout\ : std_logic;
SIGNAL \inst12|Freq_B~q\ : std_logic;
SIGNAL \inst12|process_5~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~0_combout\ : std_logic;
SIGNAL \inst12|Reset_Req~0_combout\ : std_logic;
SIGNAL \inst12|Reset_Req~q\ : std_logic;
SIGNAL \inst12|process_4~9_combout\ : std_logic;
SIGNAL \inst12|Add0~2_combout\ : std_logic;
SIGNAL \inst12|process_4~10_combout\ : std_logic;
SIGNAL \inst12|Reset_Ack~q\ : std_logic;
SIGNAL \inst12|Add10~1\ : std_logic;
SIGNAL \inst12|Add10~3\ : std_logic;
SIGNAL \inst12|Add10~5\ : std_logic;
SIGNAL \inst12|Add10~7\ : std_logic;
SIGNAL \inst12|Add10~9\ : std_logic;
SIGNAL \inst12|Add10~11\ : std_logic;
SIGNAL \inst12|Add10~13\ : std_logic;
SIGNAL \inst12|Add10~15\ : std_logic;
SIGNAL \inst12|Add10~17\ : std_logic;
SIGNAL \inst12|Add10~19\ : std_logic;
SIGNAL \inst12|Add10~21\ : std_logic;
SIGNAL \inst12|Add10~23\ : std_logic;
SIGNAL \inst12|Add10~25\ : std_logic;
SIGNAL \inst12|Add10~26_combout\ : std_logic;
SIGNAL \inst12|Equal29~1_combout\ : std_logic;
SIGNAL \inst12|Equal29~2_combout\ : std_logic;
SIGNAL \inst12|Equal29~3_combout\ : std_logic;
SIGNAL \inst12|Equal29~0_combout\ : std_logic;
SIGNAL \inst12|Equal29~4_combout\ : std_logic;
SIGNAL \inst12|Add9~0_combout\ : std_logic;
SIGNAL \inst12|Add10~18_combout\ : std_logic;
SIGNAL \inst12|Add9~54_combout\ : std_logic;
SIGNAL \inst12|Add10~2_combout\ : std_logic;
SIGNAL \inst12|Add9~46_combout\ : std_logic;
SIGNAL \inst12|process_4~0_combout\ : std_logic;
SIGNAL \inst12|Add9~1_combout\ : std_logic;
SIGNAL \inst12|Add10~0_combout\ : std_logic;
SIGNAL \inst12|Add9~44_combout\ : std_logic;
SIGNAL \inst12|Add9~45_combout\ : std_logic;
SIGNAL \inst12|Add9~2\ : std_logic;
SIGNAL \inst12|Add9~3_combout\ : std_logic;
SIGNAL \inst12|Add9~47_combout\ : std_logic;
SIGNAL \inst12|Add9~4\ : std_logic;
SIGNAL \inst12|Add9~5_combout\ : std_logic;
SIGNAL \inst12|Add10~4_combout\ : std_logic;
SIGNAL \inst12|Add9~48_combout\ : std_logic;
SIGNAL \inst12|Add9~49_combout\ : std_logic;
SIGNAL \inst12|Add9~6\ : std_logic;
SIGNAL \inst12|Add9~7_combout\ : std_logic;
SIGNAL \inst12|Add10~6_combout\ : std_logic;
SIGNAL \inst12|Add9~50_combout\ : std_logic;
SIGNAL \inst12|Add9~51_combout\ : std_logic;
SIGNAL \inst12|Add9~8\ : std_logic;
SIGNAL \inst12|Add9~9_combout\ : std_logic;
SIGNAL \inst12|Add10~8_combout\ : std_logic;
SIGNAL \inst12|Add9~56_combout\ : std_logic;
SIGNAL \inst12|Add9~57_combout\ : std_logic;
SIGNAL \inst12|Add9~10\ : std_logic;
SIGNAL \inst12|Add9~11_combout\ : std_logic;
SIGNAL \inst12|Add10~10_combout\ : std_logic;
SIGNAL \inst12|Add9~58_combout\ : std_logic;
SIGNAL \inst12|Add9~59_combout\ : std_logic;
SIGNAL \inst12|Add9~12\ : std_logic;
SIGNAL \inst12|Add9~13_combout\ : std_logic;
SIGNAL \inst12|Add10~12_combout\ : std_logic;
SIGNAL \inst12|Add9~60_combout\ : std_logic;
SIGNAL \inst12|Add9~61_combout\ : std_logic;
SIGNAL \inst12|Add9~14\ : std_logic;
SIGNAL \inst12|Add9~15_combout\ : std_logic;
SIGNAL \inst12|Add10~14_combout\ : std_logic;
SIGNAL \inst12|Add9~62_combout\ : std_logic;
SIGNAL \inst12|Add9~63_combout\ : std_logic;
SIGNAL \inst12|Add9~16\ : std_logic;
SIGNAL \inst12|Add9~17_combout\ : std_logic;
SIGNAL \inst12|Add10~16_combout\ : std_logic;
SIGNAL \inst12|Add9~52_combout\ : std_logic;
SIGNAL \inst12|Add9~53_combout\ : std_logic;
SIGNAL \inst12|Add9~18\ : std_logic;
SIGNAL \inst12|Add9~19_combout\ : std_logic;
SIGNAL \inst12|Add9~55_combout\ : std_logic;
SIGNAL \inst12|Add9~20\ : std_logic;
SIGNAL \inst12|Add9~21_combout\ : std_logic;
SIGNAL \inst12|Add10~20_combout\ : std_logic;
SIGNAL \inst12|Add9~40_combout\ : std_logic;
SIGNAL \inst12|Add9~41_combout\ : std_logic;
SIGNAL \inst12|Add9~22\ : std_logic;
SIGNAL \inst12|Add9~23_combout\ : std_logic;
SIGNAL \inst12|Add10~22_combout\ : std_logic;
SIGNAL \inst12|Add9~42_combout\ : std_logic;
SIGNAL \inst12|Add9~43_combout\ : std_logic;
SIGNAL \inst12|Add9~24\ : std_logic;
SIGNAL \inst12|Add9~25_combout\ : std_logic;
SIGNAL \inst12|Add10~24_combout\ : std_logic;
SIGNAL \inst12|Add9~38_combout\ : std_logic;
SIGNAL \inst12|Add9~39_combout\ : std_logic;
SIGNAL \inst12|Add9~26\ : std_logic;
SIGNAL \inst12|Add9~27_combout\ : std_logic;
SIGNAL \inst12|Add9~29_combout\ : std_logic;
SIGNAL \inst12|Add9~28\ : std_logic;
SIGNAL \inst12|Add9~32\ : std_logic;
SIGNAL \inst12|Add9~35_combout\ : std_logic;
SIGNAL \inst12|Add10~27\ : std_logic;
SIGNAL \inst12|Add10~29\ : std_logic;
SIGNAL \inst12|Add10~30_combout\ : std_logic;
SIGNAL \inst12|Add9~34_combout\ : std_logic;
SIGNAL \inst12|Add9~37_combout\ : std_logic;
SIGNAL \inst12|Equal28~0_combout\ : std_logic;
SIGNAL \inst12|Equal28~2_combout\ : std_logic;
SIGNAL \inst12|Equal28~1_combout\ : std_logic;
SIGNAL \inst12|Equal28~3_combout\ : std_logic;
SIGNAL \inst12|Equal28~4_combout\ : std_logic;
SIGNAL \inst12|process_4~1_combout\ : std_logic;
SIGNAL \inst12|Add9~31_combout\ : std_logic;
SIGNAL \inst12|Add10~28_combout\ : std_logic;
SIGNAL \inst12|Add9~30_combout\ : std_logic;
SIGNAL \inst12|Add9~33_combout\ : std_logic;
SIGNAL \inst12|Add11~10_combout\ : std_logic;
SIGNAL \inst12|Add11~24_combout\ : std_logic;
SIGNAL \inst12|Add11~11\ : std_logic;
SIGNAL \inst12|Add11~13\ : std_logic;
SIGNAL \inst12|Add11~14_combout\ : std_logic;
SIGNAL \inst12|Add11~22_combout\ : std_logic;
SIGNAL \inst12|Add11~15\ : std_logic;
SIGNAL \inst12|Add11~16_combout\ : std_logic;
SIGNAL \inst12|Add11~21_combout\ : std_logic;
SIGNAL \inst12|Add11~17\ : std_logic;
SIGNAL \inst12|Add11~18_combout\ : std_logic;
SIGNAL \inst12|Add11~20_combout\ : std_logic;
SIGNAL \inst12|process_4~2_combout\ : std_logic;
SIGNAL \inst12|process_4~3_combout\ : std_logic;
SIGNAL \inst12|process_4~4_combout\ : std_logic;
SIGNAL \inst12|process_4~5_combout\ : std_logic;
SIGNAL \inst12|process_4~6_combout\ : std_logic;
SIGNAL \inst12|process_4~7_combout\ : std_logic;
SIGNAL \inst12|Add11~12_combout\ : std_logic;
SIGNAL \inst12|Add11~23_combout\ : std_logic;
SIGNAL \inst12|process_4~8_combout\ : std_logic;
SIGNAL \inst12|Volume_E~0_combout\ : std_logic;
SIGNAL \inst12|Volume_E~3_combout\ : std_logic;
SIGNAL \inst12|Volume_E~2_combout\ : std_logic;
SIGNAL \inst12|Volume_E~1_combout\ : std_logic;
SIGNAL \inst12|OUT_B~1_combout\ : std_logic;
SIGNAL \inst12|OUT_B~2_combout\ : std_logic;
SIGNAL \inst12|Equal16~1_combout\ : std_logic;
SIGNAL \inst12|Equal16~2_combout\ : std_logic;
SIGNAL \inst12|Equal16~0_combout\ : std_logic;
SIGNAL \inst12|Add1~0_combout\ : std_logic;
SIGNAL \inst12|Add2~1\ : std_logic;
SIGNAL \inst12|Add2~3\ : std_logic;
SIGNAL \inst12|Add2~5\ : std_logic;
SIGNAL \inst12|Add2~7\ : std_logic;
SIGNAL \inst12|Add2~8_combout\ : std_logic;
SIGNAL \inst12|Add2~4_combout\ : std_logic;
SIGNAL \inst12|Add2~0_combout\ : std_logic;
SIGNAL \inst12|Add1~1_combout\ : std_logic;
SIGNAL \inst12|Add1~3_combout\ : std_logic;
SIGNAL \inst12|Add1~2\ : std_logic;
SIGNAL \inst12|Add1~4_combout\ : std_logic;
SIGNAL \inst12|Add2~2_combout\ : std_logic;
SIGNAL \inst12|Add1~6_combout\ : std_logic;
SIGNAL \inst12|Add1~5\ : std_logic;
SIGNAL \inst12|Add1~7_combout\ : std_logic;
SIGNAL \inst12|Add1~9_combout\ : std_logic;
SIGNAL \inst12|Add1~8\ : std_logic;
SIGNAL \inst12|Add1~10_combout\ : std_logic;
SIGNAL \inst12|Add2~6_combout\ : std_logic;
SIGNAL \inst12|Add1~12_combout\ : std_logic;
SIGNAL \inst12|Add1~11\ : std_logic;
SIGNAL \inst12|Add1~13_combout\ : std_logic;
SIGNAL \inst12|Add1~15_combout\ : std_logic;
SIGNAL \inst12|Add1~14\ : std_logic;
SIGNAL \inst12|Add1~16_combout\ : std_logic;
SIGNAL \inst12|Add2~9\ : std_logic;
SIGNAL \inst12|Add2~10_combout\ : std_logic;
SIGNAL \inst12|Add1~18_combout\ : std_logic;
SIGNAL \inst12|Add2~11\ : std_logic;
SIGNAL \inst12|Add2~12_combout\ : std_logic;
SIGNAL \inst12|Add1~17\ : std_logic;
SIGNAL \inst12|Add1~19_combout\ : std_logic;
SIGNAL \inst12|Add1~21_combout\ : std_logic;
SIGNAL \inst12|Add1~20\ : std_logic;
SIGNAL \inst12|Add1~22_combout\ : std_logic;
SIGNAL \inst12|Add2~13\ : std_logic;
SIGNAL \inst12|Add2~14_combout\ : std_logic;
SIGNAL \inst12|Add1~24_combout\ : std_logic;
SIGNAL \inst12|Equal15~1_combout\ : std_logic;
SIGNAL \inst12|Equal15~2_combout\ : std_logic;
SIGNAL \inst12|Add2~15\ : std_logic;
SIGNAL \inst12|Add2~17\ : std_logic;
SIGNAL \inst12|Add2~18_combout\ : std_logic;
SIGNAL \inst12|Add2~16_combout\ : std_logic;
SIGNAL \inst12|Add1~23\ : std_logic;
SIGNAL \inst12|Add1~25_combout\ : std_logic;
SIGNAL \inst12|Add1~27_combout\ : std_logic;
SIGNAL \inst12|Add1~26\ : std_logic;
SIGNAL \inst12|Add1~28_combout\ : std_logic;
SIGNAL \inst12|Add1~30_combout\ : std_logic;
SIGNAL \inst12|Add1~29\ : std_logic;
SIGNAL \inst12|Add1~31_combout\ : std_logic;
SIGNAL \inst12|Add2~19\ : std_logic;
SIGNAL \inst12|Add2~20_combout\ : std_logic;
SIGNAL \inst12|Add1~33_combout\ : std_logic;
SIGNAL \inst12|Equal15~0_combout\ : std_logic;
SIGNAL \inst12|Equal15~3_combout\ : std_logic;
SIGNAL \inst12|Add2~21\ : std_logic;
SIGNAL \inst12|Add2~22_combout\ : std_logic;
SIGNAL \inst12|Add1~32\ : std_logic;
SIGNAL \inst12|Add1~34_combout\ : std_logic;
SIGNAL \inst12|Add1~36_combout\ : std_logic;
SIGNAL \inst12|Freq_A~2_combout\ : std_logic;
SIGNAL \inst12|Freq_A~3_combout\ : std_logic;
SIGNAL \inst12|Freq_A~1_combout\ : std_logic;
SIGNAL \inst12|Freq_A~0_combout\ : std_logic;
SIGNAL \inst12|Freq_A~4_combout\ : std_logic;
SIGNAL \inst12|Freq_A~q\ : std_logic;
SIGNAL \inst12|process_5~1_combout\ : std_logic;
SIGNAL \inst12|OUT_A~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~1_combout\ : std_logic;
SIGNAL \inst12|Volume_E~4_combout\ : std_logic;
SIGNAL \inst12|Volume_E~5_combout\ : std_logic;
SIGNAL \inst12|Mux94~0_combout\ : std_logic;
SIGNAL \inst12|Mux86~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~2_combout\ : std_logic;
SIGNAL \inst12|Mux101~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~3_combout\ : std_logic;
SIGNAL \inst12|Mux95~0_combout\ : std_logic;
SIGNAL \inst12|Mux87~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~3_combout\ : std_logic;
SIGNAL \inst12|Mux102~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~4_combout\ : std_logic;
SIGNAL \inst12|Mux96~0_combout\ : std_logic;
SIGNAL \inst12|Mux103~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~5_combout\ : std_logic;
SIGNAL \inst12|Mux88~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~4_combout\ : std_logic;
SIGNAL \inst12|Mux89~0_combout\ : std_logic;
SIGNAL \inst12|Mux97~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~5_combout\ : std_logic;
SIGNAL \inst12|Mux104~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~6_combout\ : std_logic;
SIGNAL \inst12|Mux98~0_combout\ : std_logic;
SIGNAL \inst12|Mux105~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~7_combout\ : std_logic;
SIGNAL \inst12|Mux90~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~6_combout\ : std_logic;
SIGNAL \inst12|Mux99~0_combout\ : std_logic;
SIGNAL \inst12|Mux106~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~8_combout\ : std_logic;
SIGNAL \inst12|Mux91~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~7_combout\ : std_logic;
SIGNAL \inst12|Mux107~0_combout\ : std_logic;
SIGNAL \inst12|Mux116~0_combout\ : std_logic;
SIGNAL \inst12|OUT_B~9_combout\ : std_logic;
SIGNAL \inst12|Mux92~0_combout\ : std_logic;
SIGNAL \inst12|OUT_A~8_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[0]~1\ : std_logic;
SIGNAL \inst12|AUDIO_L[1]~3\ : std_logic;
SIGNAL \inst12|AUDIO_L[2]~5\ : std_logic;
SIGNAL \inst12|AUDIO_L[3]~7\ : std_logic;
SIGNAL \inst12|AUDIO_L[4]~9\ : std_logic;
SIGNAL \inst12|AUDIO_L[5]~11\ : std_logic;
SIGNAL \inst12|AUDIO_L[6]~13\ : std_logic;
SIGNAL \inst12|AUDIO_L[7]~14_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[6]~12_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[5]~10_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[4]~8_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[3]~6_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[2]~4_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[1]~2_combout\ : std_logic;
SIGNAL \inst12|AUDIO_L[0]~0_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[0]~10_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[0]~11\ : std_logic;
SIGNAL \inst6|SigmaLatch[1]~12_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[1]~13\ : std_logic;
SIGNAL \inst6|SigmaLatch[2]~14_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[2]~15\ : std_logic;
SIGNAL \inst6|SigmaLatch[3]~16_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[3]~17\ : std_logic;
SIGNAL \inst6|SigmaLatch[4]~18_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[4]~19\ : std_logic;
SIGNAL \inst6|SigmaLatch[5]~20_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[5]~21\ : std_logic;
SIGNAL \inst6|SigmaLatch[6]~22_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[6]~23\ : std_logic;
SIGNAL \inst6|SigmaLatch[7]~24_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[7]~25\ : std_logic;
SIGNAL \inst6|SigmaLatch[8]~26_combout\ : std_logic;
SIGNAL \inst6|SigmaLatch[8]~27\ : std_logic;
SIGNAL \inst6|SigmaLatch[9]~28_combout\ : std_logic;
SIGNAL \inst6|DACout~feeder_combout\ : std_logic;
SIGNAL \inst6|DACout~q\ : std_logic;
SIGNAL \inst12|OUT_C~0_combout\ : std_logic;
SIGNAL \inst12|Add5~1_combout\ : std_logic;
SIGNAL \inst12|Equal22~1_combout\ : std_logic;
SIGNAL \inst12|Equal22~2_combout\ : std_logic;
SIGNAL \inst12|Equal22~0_combout\ : std_logic;
SIGNAL \inst12|Add6~1\ : std_logic;
SIGNAL \inst12|Add6~3\ : std_logic;
SIGNAL \inst12|Add6~5\ : std_logic;
SIGNAL \inst12|Add6~7\ : std_logic;
SIGNAL \inst12|Add6~9\ : std_logic;
SIGNAL \inst12|Add6~11\ : std_logic;
SIGNAL \inst12|Add6~13\ : std_logic;
SIGNAL \inst12|Add6~15\ : std_logic;
SIGNAL \inst12|Add6~16_combout\ : std_logic;
SIGNAL \inst12|Add6~12_combout\ : std_logic;
SIGNAL \inst12|Add6~10_combout\ : std_logic;
SIGNAL \inst12|Add6~6_combout\ : std_logic;
SIGNAL \inst12|Add5~2\ : std_logic;
SIGNAL \inst12|Add5~4_combout\ : std_logic;
SIGNAL \inst12|Add6~2_combout\ : std_logic;
SIGNAL \inst12|Add5~6_combout\ : std_logic;
SIGNAL \inst12|Add5~5\ : std_logic;
SIGNAL \inst12|Add5~7_combout\ : std_logic;
SIGNAL \inst12|Add6~4_combout\ : std_logic;
SIGNAL \inst12|Add5~9_combout\ : std_logic;
SIGNAL \inst12|Add5~8\ : std_logic;
SIGNAL \inst12|Add5~10_combout\ : std_logic;
SIGNAL \inst12|Add5~12_combout\ : std_logic;
SIGNAL \inst12|Add5~11\ : std_logic;
SIGNAL \inst12|Add5~13_combout\ : std_logic;
SIGNAL \inst12|Add6~8_combout\ : std_logic;
SIGNAL \inst12|Add5~15_combout\ : std_logic;
SIGNAL \inst12|Add5~14\ : std_logic;
SIGNAL \inst12|Add5~16_combout\ : std_logic;
SIGNAL \inst12|Add5~18_combout\ : std_logic;
SIGNAL \inst12|Add5~17\ : std_logic;
SIGNAL \inst12|Add5~19_combout\ : std_logic;
SIGNAL \inst12|Add5~21_combout\ : std_logic;
SIGNAL \inst12|Add5~20\ : std_logic;
SIGNAL \inst12|Add5~22_combout\ : std_logic;
SIGNAL \inst12|Add6~14_combout\ : std_logic;
SIGNAL \inst12|Add5~24_combout\ : std_logic;
SIGNAL \inst12|Add5~23\ : std_logic;
SIGNAL \inst12|Add5~25_combout\ : std_logic;
SIGNAL \inst12|Add5~27_combout\ : std_logic;
SIGNAL \inst12|Add6~17\ : std_logic;
SIGNAL \inst12|Add6~18_combout\ : std_logic;
SIGNAL \inst12|Add5~26\ : std_logic;
SIGNAL \inst12|Add5~28_combout\ : std_logic;
SIGNAL \inst12|Add5~30_combout\ : std_logic;
SIGNAL \inst12|Add6~19\ : std_logic;
SIGNAL \inst12|Add6~20_combout\ : std_logic;
SIGNAL \inst12|Add5~29\ : std_logic;
SIGNAL \inst12|Add5~31_combout\ : std_logic;
SIGNAL \inst12|Add5~33_combout\ : std_logic;
SIGNAL \inst12|Add6~21\ : std_logic;
SIGNAL \inst12|Add6~22_combout\ : std_logic;
SIGNAL \inst12|Add5~32\ : std_logic;
SIGNAL \inst12|Add5~34_combout\ : std_logic;
SIGNAL \inst12|Add5~36_combout\ : std_logic;
SIGNAL \inst12|Equal21~0_combout\ : std_logic;
SIGNAL \inst12|Equal21~1_combout\ : std_logic;
SIGNAL \inst12|Equal21~2_combout\ : std_logic;
SIGNAL \inst12|Equal21~3_combout\ : std_logic;
SIGNAL \inst12|Add5~0_combout\ : std_logic;
SIGNAL \inst12|Add6~0_combout\ : std_logic;
SIGNAL \inst12|Add5~3_combout\ : std_logic;
SIGNAL \inst12|Freq_C~0_combout\ : std_logic;
SIGNAL \inst12|Freq_C~1_combout\ : std_logic;
SIGNAL \inst12|Freq_C~2_combout\ : std_logic;
SIGNAL \inst12|Freq_C~3_combout\ : std_logic;
SIGNAL \inst12|Freq_C~4_combout\ : std_logic;
SIGNAL \inst12|Freq_C~q\ : std_logic;
SIGNAL \inst12|process_5~2_combout\ : std_logic;
SIGNAL \inst12|OUT_C~1_combout\ : std_logic;
SIGNAL \inst12|Mux109~0_combout\ : std_logic;
SIGNAL \inst12|OUT_C~2_combout\ : std_logic;
SIGNAL \inst12|Mux110~0_combout\ : std_logic;
SIGNAL \inst12|OUT_C~3_combout\ : std_logic;
SIGNAL \inst12|Mux111~0_combout\ : std_logic;
SIGNAL \inst12|OUT_C~4_combout\ : std_logic;
SIGNAL \inst12|Mux112~0_combout\ : std_logic;
SIGNAL \inst12|OUT_C~5_combout\ : std_logic;
SIGNAL \inst12|Mux113~0_combout\ : std_logic;
SIGNAL \inst12|OUT_C~6_combout\ : std_logic;
SIGNAL \inst12|Mux114~0_combout\ : std_logic;
SIGNAL \inst12|OUT_C~7_combout\ : std_logic;
SIGNAL \inst12|Mux115~0_combout\ : std_logic;
SIGNAL \inst12|OUT_C~8_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[0]~1\ : std_logic;
SIGNAL \inst12|AUDIO_R[1]~3\ : std_logic;
SIGNAL \inst12|AUDIO_R[2]~5\ : std_logic;
SIGNAL \inst12|AUDIO_R[3]~7\ : std_logic;
SIGNAL \inst12|AUDIO_R[4]~9\ : std_logic;
SIGNAL \inst12|AUDIO_R[5]~11\ : std_logic;
SIGNAL \inst12|AUDIO_R[6]~13\ : std_logic;
SIGNAL \inst12|AUDIO_R[7]~14_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[6]~12_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[5]~10_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[4]~8_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[3]~6_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[2]~4_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[1]~2_combout\ : std_logic;
SIGNAL \inst12|AUDIO_R[0]~0_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[0]~10_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[0]~11\ : std_logic;
SIGNAL \inst14|SigmaLatch[1]~12_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[1]~13\ : std_logic;
SIGNAL \inst14|SigmaLatch[2]~14_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[2]~15\ : std_logic;
SIGNAL \inst14|SigmaLatch[3]~16_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[3]~17\ : std_logic;
SIGNAL \inst14|SigmaLatch[4]~18_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[4]~19\ : std_logic;
SIGNAL \inst14|SigmaLatch[5]~20_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[5]~21\ : std_logic;
SIGNAL \inst14|SigmaLatch[6]~22_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[6]~23\ : std_logic;
SIGNAL \inst14|SigmaLatch[7]~24_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[7]~25\ : std_logic;
SIGNAL \inst14|SigmaLatch[8]~26_combout\ : std_logic;
SIGNAL \inst14|SigmaLatch[8]~27\ : std_logic;
SIGNAL \inst14|SigmaLatch[9]~28_combout\ : std_logic;
SIGNAL \inst14|DACout~q\ : std_logic;
SIGNAL \inst|ram_adr[16]~0_combout\ : std_logic;
SIGNAL \inst|ram_adr[15]~1_combout\ : std_logic;
SIGNAL \inst|page_shadow_scr~q\ : std_logic;
SIGNAL \inst|ram_adr[15]~2_combout\ : std_logic;
SIGNAL \inst|ram_adr[14]~3_combout\ : std_logic;
SIGNAL \inst|ram_adr[13]~4_combout\ : std_logic;
SIGNAL \inst|ram_adr[12]~5_combout\ : std_logic;
SIGNAL \inst|ram_adr[11]~6_combout\ : std_logic;
SIGNAL \inst|ram_adr[10]~7_combout\ : std_logic;
SIGNAL \inst|ram_adr[9]~8_combout\ : std_logic;
SIGNAL \inst|ram_adr[9]~9_combout\ : std_logic;
SIGNAL \inst|ram_adr[8]~10_combout\ : std_logic;
SIGNAL \inst|ram_adr[8]~11_combout\ : std_logic;
SIGNAL \inst|ram_adr[7]~12_combout\ : std_logic;
SIGNAL \inst|ram_adr[6]~13_combout\ : std_logic;
SIGNAL \inst|ram_adr[5]~14_combout\ : std_logic;
SIGNAL \inst|ram_adr[4]~15_combout\ : std_logic;
SIGNAL \inst|ram_adr[3]~16_combout\ : std_logic;
SIGNAL \inst|ram_adr[2]~17_combout\ : std_logic;
SIGNAL \inst|ram_adr[1]~18_combout\ : std_logic;
SIGNAL \inst|ram_adr[0]~19_combout\ : std_logic;
SIGNAL \inst|vid_c_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|IR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|Read_To_Reg_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|Z80|u0|DO\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|A\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|flash\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|SigmaLatch\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|Z80|u0|MCycle\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|Z80|u0|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst14|SigmaLatch\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|Z80|u0|R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|MCycles\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|zxkey|ps2_keyboard|timer_60usec_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|Z80|u0|SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|zxkey|ps2_keyboard|timer_5usec_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|ACC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|hcnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|Z80|u0|Ap\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|port_fe\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|ALU_Op_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|page_ram_sel\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|Z80|u0|I\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|vid_b_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|TState\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|Z80|u0|ISet\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|Z80|u0|XY_State\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|Z80|u0|TmpAddr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|vid_0_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|F\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|IStatus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|Z80|u0|RegAddrC\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|Z80|DI_Reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|Fp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|vid_1_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|Pre_XY_F_M\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst12|Period_B\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|Address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst12|Enable\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst12|Period_E\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst12|Period_C\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|Period_A\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|Volume_C\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst12|Period_N\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst12|Volume_A\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst12|Volume_B\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst12|Shape\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|clk_cnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|zxkey|ps2_keyboard|rx_scan_code\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|BusB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|BusA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst12|OUT_B\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst12|OUT_A\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst12|OUT_C\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|Z80|u0|RegAddrA_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|zxkey|ps2_keyboard|bit_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|Z80|u0|RegBusA_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|Z80|u0|RegAddrB_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|zxkey|zx_kb\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|zxkey|ps2_keyboard|q\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst12|Volume_E\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst12|Counter_B\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|ClockDiv\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst12|NoiseShift\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst12|Counter_N\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst12|EnvWave\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst12|EnvCounter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst12|Counter_A\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|Counter_C\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|ALT_INV_reset_n~clkctrl_outclk\ : std_logic;
SIGNAL \inst|ALT_INV_vcnt[9]~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\ : std_logic;
SIGNAL \inst|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \inst|Z80|u0|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst|ALT_INV_ram_rd_req~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_ram_data~0_combout\ : std_logic;

BEGIN

VGA_R1 <= ww_VGA_R1;
ww_inclk0 <= inclk0;
ww_reset_n <= reset_n;
ww_TAPE_IN <= TAPE_IN;
VGA_R2 <= ww_VGA_R2;
VGA_G1 <= ww_VGA_G1;
VGA_G2 <= ww_VGA_G2;
VGA_B2 <= ww_VGA_B2;
VGA_B1 <= ww_VGA_B1;
VGA_VSYNC <= ww_VGA_VSYNC;
VGA_HSYNC <= ww_VGA_HSYNC;
CS <= ww_CS;
WE <= ww_WE;
OE <= ww_OE;
TAPE_OUT <= ww_TAPE_OUT;
AUDIO_OUT_L <= ww_AUDIO_OUT_L;
AUDIO_OUT_R <= ww_AUDIO_OUT_R;
A <= ww_A;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \inclk0~input_o\);

\inst1|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|Z80|u0|A\(12) & \inst|Z80|u0|A\(11) & \inst|Z80|u0|A\(10) & \inst|Z80|u0|A\(9) & \inst|Z80|u0|A\(8) & \inst|Z80|u0|A\(7) & \inst|Z80|u0|A\(6) & 
\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(4) & \inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2) & \inst|Z80|u0|A\(1) & \inst|Z80|u0|A\(0));

\inst|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst10|21~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst10|21~q\);

\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|altpll_component|auto_generated|wire_pll1_clk\(0));

\inst|clk_cpu~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|clk_cpu~q\);

\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|altpll_component|auto_generated|wire_pll1_clk\(1));

\inst|vcnt[9]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|vcnt\(9));

\inst|reset_n~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|reset_n~combout\);

\inst|Z80|WR_n~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|Z80|WR_n~q\);
\inst|ALT_INV_reset_n~clkctrl_outclk\ <= NOT \inst|reset_n~clkctrl_outclk\;
\inst|ALT_INV_vcnt[9]~clkctrl_outclk\ <= NOT \inst|vcnt[9]~clkctrl_outclk\;
\inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\ <= NOT \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\;
\inst|ALT_INV_Equal2~2_combout\ <= NOT \inst|Equal2~2_combout\;
\inst|Z80|u0|ALT_INV_Equal0~2_combout\ <= NOT \inst|Z80|u0|Equal0~2_combout\;
\inst|ALT_INV_ram_rd_req~0_combout\ <= NOT \inst|ram_rd_req~0_combout\;
\inst|ALT_INV_ram_data~0_combout\ <= NOT \inst|ram_data~0_combout\;

-- Location: IOOBUF_X18_Y0_N16
\VGA_R1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|rb~q\,
	devoe => ww_devoe,
	o => ww_VGA_R1);

-- Location: IOOBUF_X18_Y0_N23
\VGA_R2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|r~q\,
	devoe => ww_devoe,
	o => ww_VGA_R2);

-- Location: IOOBUF_X25_Y0_N2
\VGA_G1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|gb~q\,
	devoe => ww_devoe,
	o => ww_VGA_G1);

-- Location: IOOBUF_X23_Y0_N9
\VGA_G2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|g~q\,
	devoe => ww_devoe,
	o => ww_VGA_G2);

-- Location: IOOBUF_X30_Y0_N23
\VGA_B2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|b~q\,
	devoe => ww_devoe,
	o => ww_VGA_B2);

-- Location: IOOBUF_X30_Y0_N9
\VGA_B1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|bb~q\,
	devoe => ww_devoe,
	o => ww_VGA_B1);

-- Location: IOOBUF_X0_Y23_N9
\VGA_VSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|vsync~q\,
	devoe => ww_devoe,
	o => ww_VGA_VSYNC);

-- Location: IOOBUF_X0_Y23_N2
\VGA_HSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|hsync~q\,
	devoe => ww_devoe,
	o => ww_VGA_HSYNC);

-- Location: IOOBUF_X0_Y7_N2
\CS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS);

-- Location: IOOBUF_X0_Y6_N16
\WE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_data~0_combout\,
	devoe => ww_devoe,
	o => ww_WE);

-- Location: IOOBUF_X0_Y6_N23
\OE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALT_INV_ram_rd_req~0_combout\,
	devoe => ww_devoe,
	o => ww_OE);

-- Location: IOOBUF_X34_Y3_N23
\TAPE_OUT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|port_fe\(3),
	devoe => ww_devoe,
	o => ww_TAPE_OUT);

-- Location: IOOBUF_X32_Y0_N16
\AUDIO_OUT_L~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|DACout~q\,
	devoe => ww_devoe,
	o => ww_AUDIO_OUT_L);

-- Location: IOOBUF_X32_Y0_N9
\AUDIO_OUT_R~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst14|DACout~q\,
	devoe => ww_devoe,
	o => ww_AUDIO_OUT_R);

-- Location: IOOBUF_X0_Y9_N9
\A[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_A(18));

-- Location: IOOBUF_X0_Y8_N16
\A[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_A(17));

-- Location: IOOBUF_X1_Y24_N9
\A[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_A(16));

-- Location: IOOBUF_X1_Y24_N2
\A[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[15]~2_combout\,
	devoe => ww_devoe,
	o => ww_A(15));

-- Location: IOOBUF_X3_Y24_N23
\A[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[14]~3_combout\,
	devoe => ww_devoe,
	o => ww_A(14));

-- Location: IOOBUF_X5_Y24_N9
\A[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[13]~4_combout\,
	devoe => ww_devoe,
	o => ww_A(13));

-- Location: IOOBUF_X7_Y24_N9
\A[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[12]~5_combout\,
	devoe => ww_devoe,
	o => ww_A(12));

-- Location: IOOBUF_X7_Y24_N2
\A[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[11]~6_combout\,
	devoe => ww_devoe,
	o => ww_A(11));

-- Location: IOOBUF_X9_Y24_N9
\A[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[10]~7_combout\,
	devoe => ww_devoe,
	o => ww_A(10));

-- Location: IOOBUF_X11_Y24_N16
\A[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_A(9));

-- Location: IOOBUF_X13_Y24_N23
\A[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[8]~11_combout\,
	devoe => ww_devoe,
	o => ww_A(8));

-- Location: IOOBUF_X13_Y24_N16
\A[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[7]~12_combout\,
	devoe => ww_devoe,
	o => ww_A(7));

-- Location: IOOBUF_X16_Y24_N23
\A[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[6]~13_combout\,
	devoe => ww_devoe,
	o => ww_A(6));

-- Location: IOOBUF_X16_Y24_N16
\A[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[5]~14_combout\,
	devoe => ww_devoe,
	o => ww_A(5));

-- Location: IOOBUF_X16_Y24_N9
\A[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[4]~15_combout\,
	devoe => ww_devoe,
	o => ww_A(4));

-- Location: IOOBUF_X16_Y24_N2
\A[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[3]~16_combout\,
	devoe => ww_devoe,
	o => ww_A(3));

-- Location: IOOBUF_X18_Y24_N23
\A[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[2]~17_combout\,
	devoe => ww_devoe,
	o => ww_A(2));

-- Location: IOOBUF_X18_Y24_N16
\A[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[1]~18_combout\,
	devoe => ww_devoe,
	o => ww_A(1));

-- Location: IOOBUF_X23_Y24_N16
\A[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ram_adr[0]~19_combout\,
	devoe => ww_devoe,
	o => ww_A(0));

-- Location: IOOBUF_X34_Y2_N16
\PS2_KBCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => PS2_KBCLK);

-- Location: IOOBUF_X34_Y2_N23
\PS2_KBDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => PS2_KBDAT);

-- Location: IOOBUF_X30_Y24_N2
\D[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(7),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(7));

-- Location: IOOBUF_X30_Y24_N23
\D[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(6),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(6));

-- Location: IOOBUF_X28_Y24_N2
\D[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(5),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(5));

-- Location: IOOBUF_X28_Y24_N9
\D[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(4),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(4));

-- Location: IOOBUF_X28_Y24_N16
\D[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(3),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(3));

-- Location: IOOBUF_X28_Y24_N23
\D[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(2),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(2));

-- Location: IOOBUF_X23_Y24_N2
\D[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(1),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(1));

-- Location: IOOBUF_X23_Y24_N9
\D[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Z80|u0|DO\(0),
	oe => \inst|ALT_INV_ram_data~0_combout\,
	devoe => ww_devoe,
	o => D(0));

-- Location: IOIBUF_X0_Y11_N8
\inclk0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inclk0,
	o => \inclk0~input_o\);

-- Location: PLL_1
\inst1|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 13,
	c0_initial => 1,
	c0_low => 12,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 3,
	c1_initial => 1,
	c1_low => 2,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 7,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 7,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 7,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3078,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 357,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst1|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst1|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst1|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst1|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y11_N6
\inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~0_combout\ = \inst|hcnt\(0) $ (VCC)
-- \inst|Add1~1\ = CARRY(\inst|hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|hcnt\(0),
	datad => VCC,
	combout => \inst|Add1~0_combout\,
	cout => \inst|Add1~1\);

-- Location: FF_X25_Y11_N29
\inst|hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Add1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(0));

-- Location: LCCOMB_X1_Y11_N18
\inst|clk_cnt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clk_cnt[1]~0_combout\ = \inst|clk_cnt\(1) $ (\inst|hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|clk_cnt\(1),
	datad => \inst|hcnt\(0),
	combout => \inst|clk_cnt[1]~0_combout\);

-- Location: FF_X1_Y11_N19
\inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|clk_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|clk_cnt\(1));

-- Location: LCCOMB_X1_Y11_N14
\inst|clk_cpu~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clk_cpu~feeder_combout\ = \inst|clk_cnt\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|clk_cnt\(1),
	combout => \inst|clk_cpu~feeder_combout\);

-- Location: FF_X1_Y11_N15
\inst|clk_cpu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|clk_cpu~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|clk_cpu~q\);

-- Location: CLKCTRL_G1
\inst|clk_cpu~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|clk_cpu~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|clk_cpu~clkctrl_outclk\);

-- Location: IOIBUF_X34_Y2_N22
\PS2_KBDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_KBDAT,
	o => \PS2_KBDAT~input_o\);

-- Location: LCCOMB_X31_Y6_N16
\inst|zxkey|ps2_keyboard|ps2_data_s~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|ps2_data_s~feeder_combout\ = \PS2_KBDAT~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PS2_KBDAT~input_o\,
	combout => \inst|zxkey|ps2_keyboard|ps2_data_s~feeder_combout\);

-- Location: FF_X31_Y6_N17
\inst|zxkey|ps2_keyboard|ps2_data_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|ps2_data_s~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|ps2_data_s~q\);

-- Location: LCCOMB_X30_Y8_N26
\inst|zxkey|ps2_keyboard|q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[10]~feeder_combout\ = \inst|zxkey|ps2_keyboard|ps2_data_s~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|ps2_data_s~q\,
	combout => \inst|zxkey|ps2_keyboard|q[10]~feeder_combout\);

-- Location: IOIBUF_X34_Y2_N15
\PS2_KBCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_KBCLK,
	o => \PS2_KBCLK~input_o\);

-- Location: LCCOMB_X31_Y6_N0
\inst|zxkey|ps2_keyboard|ps2_clk_s~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|ps2_clk_s~feeder_combout\ = \PS2_KBCLK~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PS2_KBCLK~input_o\,
	combout => \inst|zxkey|ps2_keyboard|ps2_clk_s~feeder_combout\);

-- Location: FF_X31_Y6_N1
\inst|zxkey|ps2_keyboard|ps2_clk_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|ps2_clk_s~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\);

-- Location: LCCOMB_X31_Y6_N8
\inst|zxkey|ps2_keyboard|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector0~0_combout\ = (\inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\) # ((\inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\ & !\inst|zxkey|ps2_keyboard|ps2_clk_s~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\,
	datad => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	combout => \inst|zxkey|ps2_keyboard|Selector0~0_combout\);

-- Location: FF_X31_Y6_N9
\inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\);

-- Location: LCCOMB_X31_Y6_N10
\inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0_combout\ = (\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\,
	combout => \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0_combout\);

-- Location: FF_X31_Y6_N11
\inst|zxkey|ps2_keyboard|m1_state.m1_rx_rising_edge_marker\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_rising_edge_marker~q\);

-- Location: LCCOMB_X31_Y7_N16
\inst|zxkey|ps2_keyboard|timer_5usec_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~8_combout\ = \inst|zxkey|ps2_keyboard|timer_5usec_count\(0) $ (VCC)
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~9\ = CARRY(\inst|zxkey|ps2_keyboard|timer_5usec_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_5usec_count\(0),
	datad => VCC,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~8_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~9\);

-- Location: LCCOMB_X31_Y7_N12
\inst|zxkey|ps2_keyboard|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Equal3~0_combout\ = (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(0) & (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(2) & (\inst|zxkey|ps2_keyboard|timer_5usec_count\(3) & !\inst|zxkey|ps2_keyboard|timer_5usec_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_5usec_count\(0),
	datab => \inst|zxkey|ps2_keyboard|timer_5usec_count\(2),
	datac => \inst|zxkey|ps2_keyboard|timer_5usec_count\(3),
	datad => \inst|zxkey|ps2_keyboard|timer_5usec_count\(1),
	combout => \inst|zxkey|ps2_keyboard|Equal3~0_combout\);

-- Location: LCCOMB_X31_Y7_N8
\inst|zxkey|ps2_keyboard|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector2~0_combout\ = (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\ & (((!\inst|zxkey|ps2_keyboard|Equal3~0_combout\) # (!\inst|zxkey|ps2_keyboard|ps2_clk_s~q\)) # (!\inst|zxkey|ps2_keyboard|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|Equal3~1_combout\,
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\,
	datad => \inst|zxkey|ps2_keyboard|Equal3~0_combout\,
	combout => \inst|zxkey|ps2_keyboard|Selector2~0_combout\);

-- Location: LCCOMB_X30_Y6_N2
\inst|zxkey|ps2_keyboard|timer_60usec_count[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~12_combout\ = \inst|zxkey|ps2_keyboard|timer_60usec_count\(0) $ (VCC)
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~13\ = CARRY(\inst|zxkey|ps2_keyboard|timer_60usec_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(0),
	datad => VCC,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~12_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~13\);

-- Location: LCCOMB_X31_Y6_N18
\inst|zxkey|ps2_keyboard|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|WideOr0~combout\ = (!\inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\ & \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\,
	combout => \inst|zxkey|ps2_keyboard|WideOr0~combout\);

-- Location: LCCOMB_X30_Y6_N6
\inst|zxkey|ps2_keyboard|timer_60usec_count[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~17_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(2) & (\inst|zxkey|ps2_keyboard|timer_60usec_count[1]~16\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(2) & 
-- (!\inst|zxkey|ps2_keyboard|timer_60usec_count[1]~16\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~18\ = CARRY((\inst|zxkey|ps2_keyboard|timer_60usec_count\(2) & !\inst|zxkey|ps2_keyboard|timer_60usec_count[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_60usec_count\(2),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~16\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~17_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~18\);

-- Location: LCCOMB_X30_Y6_N8
\inst|zxkey|ps2_keyboard|timer_60usec_count[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~19_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(3) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count[2]~18\)) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(3) & 
-- ((\inst|zxkey|ps2_keyboard|timer_60usec_count[2]~18\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~20\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_60usec_count[2]~18\) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(3),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~18\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~19_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~20\);

-- Location: FF_X30_Y6_N9
\inst|zxkey|ps2_keyboard|timer_60usec_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~19_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(3));

-- Location: LCCOMB_X30_Y6_N10
\inst|zxkey|ps2_keyboard|timer_60usec_count[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~21_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(4) & (\inst|zxkey|ps2_keyboard|timer_60usec_count[3]~20\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(4) & 
-- (!\inst|zxkey|ps2_keyboard|timer_60usec_count[3]~20\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~22\ = CARRY((\inst|zxkey|ps2_keyboard|timer_60usec_count\(4) & !\inst|zxkey|ps2_keyboard|timer_60usec_count[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_60usec_count\(4),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~20\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~21_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~22\);

-- Location: FF_X30_Y6_N11
\inst|zxkey|ps2_keyboard|timer_60usec_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~21_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(4));

-- Location: LCCOMB_X30_Y6_N12
\inst|zxkey|ps2_keyboard|timer_60usec_count[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~23_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(5) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count[4]~22\)) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(5) & 
-- ((\inst|zxkey|ps2_keyboard|timer_60usec_count[4]~22\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~24\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_60usec_count[4]~22\) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_60usec_count\(5),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~22\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~23_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~24\);

-- Location: FF_X30_Y6_N13
\inst|zxkey|ps2_keyboard|timer_60usec_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~23_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(5));

-- Location: LCCOMB_X30_Y6_N14
\inst|zxkey|ps2_keyboard|timer_60usec_count[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~25_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(6) & (\inst|zxkey|ps2_keyboard|timer_60usec_count[5]~24\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(6) & 
-- (!\inst|zxkey|ps2_keyboard|timer_60usec_count[5]~24\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~26\ = CARRY((\inst|zxkey|ps2_keyboard|timer_60usec_count\(6) & !\inst|zxkey|ps2_keyboard|timer_60usec_count[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(6),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~24\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~25_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~26\);

-- Location: FF_X30_Y6_N15
\inst|zxkey|ps2_keyboard|timer_60usec_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~25_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(6));

-- Location: LCCOMB_X30_Y6_N16
\inst|zxkey|ps2_keyboard|timer_60usec_count[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~27_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(7) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count[6]~26\)) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(7) & 
-- ((\inst|zxkey|ps2_keyboard|timer_60usec_count[6]~26\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~28\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_60usec_count[6]~26\) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(7),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~26\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~27_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~28\);

-- Location: FF_X30_Y6_N17
\inst|zxkey|ps2_keyboard|timer_60usec_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~27_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(7));

-- Location: LCCOMB_X30_Y6_N18
\inst|zxkey|ps2_keyboard|timer_60usec_count[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~29_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(8) & (\inst|zxkey|ps2_keyboard|timer_60usec_count[7]~28\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(8) & 
-- (!\inst|zxkey|ps2_keyboard|timer_60usec_count[7]~28\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~30\ = CARRY((\inst|zxkey|ps2_keyboard|timer_60usec_count\(8) & !\inst|zxkey|ps2_keyboard|timer_60usec_count[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(8),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~28\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~29_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~30\);

-- Location: FF_X30_Y6_N19
\inst|zxkey|ps2_keyboard|timer_60usec_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~29_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(8));

-- Location: LCCOMB_X30_Y6_N20
\inst|zxkey|ps2_keyboard|timer_60usec_count[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~31_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(9) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count[8]~30\)) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(9) & 
-- ((\inst|zxkey|ps2_keyboard|timer_60usec_count[8]~30\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~32\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_60usec_count[8]~30\) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(9),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~30\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~31_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~32\);

-- Location: FF_X30_Y6_N21
\inst|zxkey|ps2_keyboard|timer_60usec_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~31_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(9));

-- Location: LCCOMB_X30_Y6_N22
\inst|zxkey|ps2_keyboard|timer_60usec_count[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~33_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(10) & (\inst|zxkey|ps2_keyboard|timer_60usec_count[9]~32\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(10) & 
-- (!\inst|zxkey|ps2_keyboard|timer_60usec_count[9]~32\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~34\ = CARRY((\inst|zxkey|ps2_keyboard|timer_60usec_count\(10) & !\inst|zxkey|ps2_keyboard|timer_60usec_count[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_60usec_count\(10),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~32\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~33_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~34\);

-- Location: FF_X30_Y6_N23
\inst|zxkey|ps2_keyboard|timer_60usec_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~33_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(10));

-- Location: LCCOMB_X30_Y6_N24
\inst|zxkey|ps2_keyboard|timer_60usec_count[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[11]~35_combout\ = \inst|zxkey|ps2_keyboard|timer_60usec_count\(11) $ (\inst|zxkey|ps2_keyboard|timer_60usec_count[10]~34\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(11),
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~34\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[11]~35_combout\);

-- Location: FF_X30_Y6_N25
\inst|zxkey|ps2_keyboard|timer_60usec_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[11]~35_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(11));

-- Location: LCCOMB_X30_Y6_N0
\inst|zxkey|ps2_keyboard|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Equal2~2_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(11) & (\inst|zxkey|ps2_keyboard|timer_60usec_count\(9) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(10) & \inst|zxkey|ps2_keyboard|timer_60usec_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_60usec_count\(11),
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(9),
	datac => \inst|zxkey|ps2_keyboard|timer_60usec_count\(10),
	datad => \inst|zxkey|ps2_keyboard|timer_60usec_count\(8),
	combout => \inst|zxkey|ps2_keyboard|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y6_N30
\inst|zxkey|ps2_keyboard|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Equal2~1_combout\ = (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(5) & (\inst|zxkey|ps2_keyboard|timer_60usec_count\(7) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(6) & !\inst|zxkey|ps2_keyboard|timer_60usec_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_60usec_count\(5),
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(7),
	datac => \inst|zxkey|ps2_keyboard|timer_60usec_count\(6),
	datad => \inst|zxkey|ps2_keyboard|timer_60usec_count\(4),
	combout => \inst|zxkey|ps2_keyboard|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y6_N26
\inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\ = (((\inst|zxkey|ps2_keyboard|WideOr0~combout\) # (!\inst|zxkey|ps2_keyboard|Equal2~1_combout\)) # (!\inst|zxkey|ps2_keyboard|Equal2~0_combout\)) # (!\inst|zxkey|ps2_keyboard|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|Equal2~2_combout\,
	datab => \inst|zxkey|ps2_keyboard|Equal2~0_combout\,
	datac => \inst|zxkey|ps2_keyboard|Equal2~1_combout\,
	datad => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\);

-- Location: FF_X30_Y6_N3
\inst|zxkey|ps2_keyboard|timer_60usec_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~12_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(0));

-- Location: LCCOMB_X30_Y6_N4
\inst|zxkey|ps2_keyboard|timer_60usec_count[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~15_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(1) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count[0]~13\)) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(1) & 
-- ((\inst|zxkey|ps2_keyboard|timer_60usec_count[0]~13\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~16\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_60usec_count[0]~13\) # (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(1),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~13\,
	combout => \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~15_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~16\);

-- Location: FF_X30_Y6_N5
\inst|zxkey|ps2_keyboard|timer_60usec_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~15_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(1));

-- Location: FF_X30_Y6_N7
\inst|zxkey|ps2_keyboard|timer_60usec_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~17_combout\,
	sclr => \inst|zxkey|ps2_keyboard|WideOr0~combout\,
	ena => \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_60usec_count\(2));

-- Location: LCCOMB_X30_Y6_N28
\inst|zxkey|ps2_keyboard|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Equal2~0_combout\ = (\inst|zxkey|ps2_keyboard|timer_60usec_count\(2) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(3) & (!\inst|zxkey|ps2_keyboard|timer_60usec_count\(1) & \inst|zxkey|ps2_keyboard|timer_60usec_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_60usec_count\(2),
	datab => \inst|zxkey|ps2_keyboard|timer_60usec_count\(3),
	datac => \inst|zxkey|ps2_keyboard|timer_60usec_count\(1),
	datad => \inst|zxkey|ps2_keyboard|timer_60usec_count\(0),
	combout => \inst|zxkey|ps2_keyboard|Equal2~0_combout\);

-- Location: LCCOMB_X31_Y8_N18
\inst|zxkey|ps2_keyboard|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Add0~1_combout\ = \inst|zxkey|ps2_keyboard|bit_count\(2) $ (((\inst|zxkey|ps2_keyboard|bit_count\(1) & \inst|zxkey|ps2_keyboard|bit_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|bit_count\(1),
	datac => \inst|zxkey|ps2_keyboard|bit_count\(2),
	datad => \inst|zxkey|ps2_keyboard|bit_count\(0),
	combout => \inst|zxkey|ps2_keyboard|Add0~1_combout\);

-- Location: LCCOMB_X31_Y8_N22
\inst|zxkey|ps2_keyboard|bit_count[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|bit_count[2]~6_combout\ = (\inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\ & ((\inst|zxkey|ps2_keyboard|always5~0_combout\ & (\inst|zxkey|ps2_keyboard|Add0~1_combout\)) # (!\inst|zxkey|ps2_keyboard|always5~0_combout\ & 
-- ((\inst|zxkey|ps2_keyboard|bit_count\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	datab => \inst|zxkey|ps2_keyboard|Add0~1_combout\,
	datac => \inst|zxkey|ps2_keyboard|bit_count\(2),
	datad => \inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\,
	combout => \inst|zxkey|ps2_keyboard|bit_count[2]~6_combout\);

-- Location: FF_X31_Y8_N23
\inst|zxkey|ps2_keyboard|bit_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|bit_count[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|bit_count\(2));

-- Location: LCCOMB_X31_Y8_N4
\inst|zxkey|ps2_keyboard|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Equal0~0_combout\ = (\inst|zxkey|ps2_keyboard|bit_count\(3) & (\inst|zxkey|ps2_keyboard|bit_count\(1) & (!\inst|zxkey|ps2_keyboard|bit_count\(2) & \inst|zxkey|ps2_keyboard|bit_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|bit_count\(3),
	datab => \inst|zxkey|ps2_keyboard|bit_count\(1),
	datac => \inst|zxkey|ps2_keyboard|bit_count\(2),
	datad => \inst|zxkey|ps2_keyboard|bit_count\(0),
	combout => \inst|zxkey|ps2_keyboard|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y6_N20
\inst|zxkey|ps2_keyboard|bit_count[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|bit_count[0]~2_combout\ = (\inst|zxkey|ps2_keyboard|Equal2~2_combout\ & (\inst|zxkey|ps2_keyboard|Equal2~1_combout\ & (!\inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\ & \inst|zxkey|ps2_keyboard|ps2_clk_s~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|Equal2~2_combout\,
	datab => \inst|zxkey|ps2_keyboard|Equal2~1_combout\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\,
	datad => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	combout => \inst|zxkey|ps2_keyboard|bit_count[0]~2_combout\);

-- Location: LCCOMB_X31_Y6_N26
\inst|zxkey|ps2_keyboard|bit_count[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\ = (!\inst|zxkey|ps2_keyboard|Equal0~0_combout\ & (!\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\ & ((!\inst|zxkey|ps2_keyboard|bit_count[0]~2_combout\) # 
-- (!\inst|zxkey|ps2_keyboard|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|Equal2~0_combout\,
	datab => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\,
	datad => \inst|zxkey|ps2_keyboard|bit_count[0]~2_combout\,
	combout => \inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\);

-- Location: LCCOMB_X31_Y8_N28
\inst|zxkey|ps2_keyboard|bit_count[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|bit_count[0]~7_combout\ = (\inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\ & (\inst|zxkey|ps2_keyboard|bit_count\(0) $ (((\inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\) # 
-- (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\,
	datab => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\,
	datac => \inst|zxkey|ps2_keyboard|bit_count\(0),
	datad => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\,
	combout => \inst|zxkey|ps2_keyboard|bit_count[0]~7_combout\);

-- Location: FF_X31_Y8_N29
\inst|zxkey|ps2_keyboard|bit_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|bit_count[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|bit_count\(0));

-- Location: LCCOMB_X31_Y8_N0
\inst|zxkey|ps2_keyboard|bit_count[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|bit_count[1]~5_combout\ = (\inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\ & (\inst|zxkey|ps2_keyboard|bit_count\(1) $ (((\inst|zxkey|ps2_keyboard|always5~0_combout\ & \inst|zxkey|ps2_keyboard|bit_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	datab => \inst|zxkey|ps2_keyboard|bit_count\(0),
	datac => \inst|zxkey|ps2_keyboard|bit_count\(1),
	datad => \inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\,
	combout => \inst|zxkey|ps2_keyboard|bit_count[1]~5_combout\);

-- Location: FF_X31_Y8_N1
\inst|zxkey|ps2_keyboard|bit_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|bit_count[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|bit_count\(1));

-- Location: LCCOMB_X31_Y8_N16
\inst|zxkey|ps2_keyboard|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Add0~0_combout\ = \inst|zxkey|ps2_keyboard|bit_count\(3) $ (((\inst|zxkey|ps2_keyboard|bit_count\(1) & (\inst|zxkey|ps2_keyboard|bit_count\(2) & \inst|zxkey|ps2_keyboard|bit_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|bit_count\(3),
	datab => \inst|zxkey|ps2_keyboard|bit_count\(1),
	datac => \inst|zxkey|ps2_keyboard|bit_count\(2),
	datad => \inst|zxkey|ps2_keyboard|bit_count\(0),
	combout => \inst|zxkey|ps2_keyboard|Add0~0_combout\);

-- Location: LCCOMB_X31_Y8_N6
\inst|zxkey|ps2_keyboard|bit_count[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|bit_count[3]~4_combout\ = (\inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\ & ((\inst|zxkey|ps2_keyboard|always5~0_combout\ & (\inst|zxkey|ps2_keyboard|Add0~0_combout\)) # (!\inst|zxkey|ps2_keyboard|always5~0_combout\ & 
-- ((\inst|zxkey|ps2_keyboard|bit_count\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	datab => \inst|zxkey|ps2_keyboard|Add0~0_combout\,
	datac => \inst|zxkey|ps2_keyboard|bit_count\(3),
	datad => \inst|zxkey|ps2_keyboard|bit_count[0]~3_combout\,
	combout => \inst|zxkey|ps2_keyboard|bit_count[3]~4_combout\);

-- Location: FF_X31_Y8_N7
\inst|zxkey|ps2_keyboard|bit_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|bit_count[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|bit_count\(3));

-- Location: LCCOMB_X31_Y8_N20
\inst|zxkey|ps2_keyboard|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Equal1~0_combout\ = (\inst|zxkey|ps2_keyboard|bit_count\(3) & (\inst|zxkey|ps2_keyboard|bit_count\(1) & (!\inst|zxkey|ps2_keyboard|bit_count\(2) & !\inst|zxkey|ps2_keyboard|bit_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|bit_count\(3),
	datab => \inst|zxkey|ps2_keyboard|bit_count\(1),
	datac => \inst|zxkey|ps2_keyboard|bit_count\(2),
	datad => \inst|zxkey|ps2_keyboard|bit_count\(0),
	combout => \inst|zxkey|ps2_keyboard|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y6_N24
\inst|zxkey|ps2_keyboard|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector5~0_combout\ = (!\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & ((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l~q\) # ((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\ & !\inst|zxkey|ps2_keyboard|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\,
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l~q\,
	datad => \inst|zxkey|ps2_keyboard|Equal1~0_combout\,
	combout => \inst|zxkey|ps2_keyboard|Selector5~0_combout\);

-- Location: FF_X31_Y6_N25
\inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l~q\);

-- Location: LCCOMB_X31_Y7_N14
\inst|zxkey|ps2_keyboard|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector2~1_combout\ = (\inst|zxkey|ps2_keyboard|Selector2~0_combout\) # ((\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|Selector2~0_combout\,
	datad => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l~q\,
	combout => \inst|zxkey|ps2_keyboard|Selector2~1_combout\);

-- Location: FF_X31_Y7_N15
\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\);

-- Location: LCCOMB_X31_Y7_N2
\inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\ = ((!\inst|zxkey|ps2_keyboard|Equal3~0_combout\) # (!\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\)) # (!\inst|zxkey|ps2_keyboard|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|Equal3~1_combout\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\,
	datad => \inst|zxkey|ps2_keyboard|Equal3~0_combout\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\);

-- Location: FF_X31_Y7_N17
\inst|zxkey|ps2_keyboard|timer_5usec_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~8_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(0));

-- Location: LCCOMB_X31_Y7_N18
\inst|zxkey|ps2_keyboard|timer_5usec_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~10_combout\ = (\inst|zxkey|ps2_keyboard|timer_5usec_count\(1) & (!\inst|zxkey|ps2_keyboard|timer_5usec_count[0]~9\)) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(1) & 
-- ((\inst|zxkey|ps2_keyboard|timer_5usec_count[0]~9\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~11\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_5usec_count[0]~9\) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_5usec_count\(1),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~9\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~10_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~11\);

-- Location: FF_X31_Y7_N19
\inst|zxkey|ps2_keyboard|timer_5usec_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~10_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(1));

-- Location: LCCOMB_X31_Y7_N20
\inst|zxkey|ps2_keyboard|timer_5usec_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~12_combout\ = (\inst|zxkey|ps2_keyboard|timer_5usec_count\(2) & (\inst|zxkey|ps2_keyboard|timer_5usec_count[1]~11\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(2) & 
-- (!\inst|zxkey|ps2_keyboard|timer_5usec_count[1]~11\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~13\ = CARRY((\inst|zxkey|ps2_keyboard|timer_5usec_count\(2) & !\inst|zxkey|ps2_keyboard|timer_5usec_count[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_5usec_count\(2),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~11\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~12_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~13\);

-- Location: FF_X31_Y7_N21
\inst|zxkey|ps2_keyboard|timer_5usec_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~12_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(2));

-- Location: LCCOMB_X31_Y7_N22
\inst|zxkey|ps2_keyboard|timer_5usec_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~14_combout\ = (\inst|zxkey|ps2_keyboard|timer_5usec_count\(3) & (!\inst|zxkey|ps2_keyboard|timer_5usec_count[2]~13\)) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(3) & 
-- ((\inst|zxkey|ps2_keyboard|timer_5usec_count[2]~13\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~15\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_5usec_count[2]~13\) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_5usec_count\(3),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~13\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~14_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~15\);

-- Location: FF_X31_Y7_N23
\inst|zxkey|ps2_keyboard|timer_5usec_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~14_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(3));

-- Location: LCCOMB_X31_Y7_N24
\inst|zxkey|ps2_keyboard|timer_5usec_count[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~17_combout\ = (\inst|zxkey|ps2_keyboard|timer_5usec_count\(4) & (\inst|zxkey|ps2_keyboard|timer_5usec_count[3]~15\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(4) & 
-- (!\inst|zxkey|ps2_keyboard|timer_5usec_count[3]~15\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~18\ = CARRY((\inst|zxkey|ps2_keyboard|timer_5usec_count\(4) & !\inst|zxkey|ps2_keyboard|timer_5usec_count[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_5usec_count\(4),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~15\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~17_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~18\);

-- Location: FF_X31_Y7_N25
\inst|zxkey|ps2_keyboard|timer_5usec_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~17_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(4));

-- Location: LCCOMB_X31_Y7_N26
\inst|zxkey|ps2_keyboard|timer_5usec_count[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~19_combout\ = (\inst|zxkey|ps2_keyboard|timer_5usec_count\(5) & (!\inst|zxkey|ps2_keyboard|timer_5usec_count[4]~18\)) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(5) & 
-- ((\inst|zxkey|ps2_keyboard|timer_5usec_count[4]~18\) # (GND)))
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~20\ = CARRY((!\inst|zxkey|ps2_keyboard|timer_5usec_count[4]~18\) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_5usec_count\(5),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~18\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~19_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~20\);

-- Location: FF_X31_Y7_N27
\inst|zxkey|ps2_keyboard|timer_5usec_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~19_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(5));

-- Location: LCCOMB_X31_Y7_N28
\inst|zxkey|ps2_keyboard|timer_5usec_count[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~21_combout\ = (\inst|zxkey|ps2_keyboard|timer_5usec_count\(6) & (\inst|zxkey|ps2_keyboard|timer_5usec_count[5]~20\ $ (GND))) # (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(6) & 
-- (!\inst|zxkey|ps2_keyboard|timer_5usec_count[5]~20\ & VCC))
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~22\ = CARRY((\inst|zxkey|ps2_keyboard|timer_5usec_count\(6) & !\inst|zxkey|ps2_keyboard|timer_5usec_count[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|timer_5usec_count\(6),
	datad => VCC,
	cin => \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~20\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~21_combout\,
	cout => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~22\);

-- Location: FF_X31_Y7_N29
\inst|zxkey|ps2_keyboard|timer_5usec_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~21_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(6));

-- Location: LCCOMB_X31_Y7_N30
\inst|zxkey|ps2_keyboard|timer_5usec_count[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|timer_5usec_count[7]~23_combout\ = \inst|zxkey|ps2_keyboard|timer_5usec_count\(7) $ (\inst|zxkey|ps2_keyboard|timer_5usec_count[6]~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_5usec_count\(7),
	cin => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~22\,
	combout => \inst|zxkey|ps2_keyboard|timer_5usec_count[7]~23_combout\);

-- Location: FF_X31_Y7_N31
\inst|zxkey|ps2_keyboard|timer_5usec_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|timer_5usec_count[7]~23_combout\,
	sclr => \inst|zxkey|ps2_keyboard|ALT_INV_m1_state.m1_tx_wait_clk_h~q\,
	ena => \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|timer_5usec_count\(7));

-- Location: LCCOMB_X31_Y7_N10
\inst|zxkey|ps2_keyboard|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Equal3~1_combout\ = (\inst|zxkey|ps2_keyboard|timer_5usec_count\(7) & (!\inst|zxkey|ps2_keyboard|timer_5usec_count\(6) & (\inst|zxkey|ps2_keyboard|timer_5usec_count\(5) & \inst|zxkey|ps2_keyboard|timer_5usec_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|timer_5usec_count\(7),
	datab => \inst|zxkey|ps2_keyboard|timer_5usec_count\(6),
	datac => \inst|zxkey|ps2_keyboard|timer_5usec_count\(5),
	datad => \inst|zxkey|ps2_keyboard|timer_5usec_count\(4),
	combout => \inst|zxkey|ps2_keyboard|Equal3~1_combout\);

-- Location: LCCOMB_X31_Y7_N0
\inst|zxkey|ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0_combout\ = (\inst|zxkey|ps2_keyboard|Equal3~1_combout\ & (\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\ & 
-- \inst|zxkey|ps2_keyboard|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|Equal3~1_combout\,
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h~q\,
	datad => \inst|zxkey|ps2_keyboard|Equal3~0_combout\,
	combout => \inst|zxkey|ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0_combout\);

-- Location: FF_X31_Y7_N1
\inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\);

-- Location: LCCOMB_X31_Y6_N12
\inst|zxkey|ps2_keyboard|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector4~0_combout\ = (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\) # ((\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\ & !\inst|zxkey|ps2_keyboard|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\,
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\,
	datad => \inst|zxkey|ps2_keyboard|Equal1~0_combout\,
	combout => \inst|zxkey|ps2_keyboard|Selector4~0_combout\);

-- Location: FF_X31_Y6_N13
\inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\);

-- Location: LCCOMB_X31_Y6_N22
\inst|zxkey|ps2_keyboard|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector6~0_combout\ = (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\ & ((\inst|zxkey|ps2_keyboard|Equal1~0_combout\) # ((\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\)))) 
-- # (!\inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\ & (\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h~q\,
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\,
	datad => \inst|zxkey|ps2_keyboard|Equal1~0_combout\,
	combout => \inst|zxkey|ps2_keyboard|Selector6~0_combout\);

-- Location: FF_X31_Y6_N23
\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\);

-- Location: LCCOMB_X31_Y6_N6
\inst|zxkey|ps2_keyboard|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector7~0_combout\ = (\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & (((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery~q\ & !\inst|zxkey|ps2_keyboard|ps2_data_s~q\)))) # (!\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & 
-- ((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery~q\) # ((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\ & !\inst|zxkey|ps2_keyboard|ps2_data_s~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\,
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery~q\,
	datad => \inst|zxkey|ps2_keyboard|ps2_data_s~q\,
	combout => \inst|zxkey|ps2_keyboard|Selector7~0_combout\);

-- Location: FF_X31_Y6_N7
\inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery~q\);

-- Location: LCCOMB_X31_Y6_N4
\inst|zxkey|ps2_keyboard|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector8~0_combout\ = (\inst|zxkey|ps2_keyboard|ps2_data_s~q\ & (!\inst|zxkey|ps2_keyboard|ps2_clk_s~q\ & ((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\) # 
-- (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack~q\)))) # (!\inst|zxkey|ps2_keyboard|ps2_data_s~q\ & (((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack~q\,
	datab => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack~q\,
	datad => \inst|zxkey|ps2_keyboard|ps2_data_s~q\,
	combout => \inst|zxkey|ps2_keyboard|Selector8~0_combout\);

-- Location: FF_X31_Y6_N5
\inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack~q\);

-- Location: LCCOMB_X31_Y6_N30
\inst|zxkey|ps2_keyboard|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector1~0_combout\ = ((\inst|zxkey|ps2_keyboard|ps2_data_s~q\ & ((\inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery~q\) # (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack~q\)))) # 
-- (!\inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery~q\,
	datab => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack~q\,
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\,
	datad => \inst|zxkey|ps2_keyboard|ps2_data_s~q\,
	combout => \inst|zxkey|ps2_keyboard|Selector1~0_combout\);

-- Location: LCCOMB_X31_Y6_N14
\inst|zxkey|ps2_keyboard|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|Selector1~1_combout\ = (!\inst|zxkey|ps2_keyboard|m1_state.m1_rx_rising_edge_marker~q\ & ((!\inst|zxkey|ps2_keyboard|ps2_clk_s~q\) # (!\inst|zxkey|ps2_keyboard|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_rising_edge_marker~q\,
	datac => \inst|zxkey|ps2_keyboard|Selector1~0_combout\,
	datad => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	combout => \inst|zxkey|ps2_keyboard|Selector1~1_combout\);

-- Location: FF_X31_Y6_N15
\inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\);

-- Location: LCCOMB_X31_Y6_N28
\inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0_combout\ = (!\inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\ & !\inst|zxkey|ps2_keyboard|ps2_clk_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h~q\,
	datad => \inst|zxkey|ps2_keyboard|ps2_clk_s~q\,
	combout => \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0_combout\);

-- Location: FF_X31_Y6_N29
\inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\);

-- Location: LCCOMB_X31_Y8_N26
\inst|zxkey|ps2_keyboard|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|always5~0_combout\ = (\inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\) # (\inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker~q\,
	datad => \inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker~q\,
	combout => \inst|zxkey|ps2_keyboard|always5~0_combout\);

-- Location: FF_X30_Y8_N27
\inst|zxkey|ps2_keyboard|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[10]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(10));

-- Location: FF_X30_Y8_N25
\inst|zxkey|ps2_keyboard|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|q\(10),
	sload => VCC,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(9));

-- Location: LCCOMB_X30_Y8_N12
\inst|zxkey|ps2_keyboard|q[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[8]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(9),
	combout => \inst|zxkey|ps2_keyboard|q[8]~feeder_combout\);

-- Location: FF_X30_Y8_N13
\inst|zxkey|ps2_keyboard|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[8]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(8));

-- Location: LCCOMB_X30_Y8_N28
\inst|zxkey|ps2_keyboard|q[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[7]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(8),
	combout => \inst|zxkey|ps2_keyboard|q[7]~feeder_combout\);

-- Location: FF_X30_Y8_N29
\inst|zxkey|ps2_keyboard|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[7]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(7));

-- Location: LCCOMB_X30_Y8_N6
\inst|zxkey|ps2_keyboard|q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[6]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(7),
	combout => \inst|zxkey|ps2_keyboard|q[6]~feeder_combout\);

-- Location: FF_X30_Y8_N7
\inst|zxkey|ps2_keyboard|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[6]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(6));

-- Location: LCCOMB_X30_Y8_N10
\inst|zxkey|ps2_keyboard|q[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[5]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(6),
	combout => \inst|zxkey|ps2_keyboard|q[5]~feeder_combout\);

-- Location: FF_X30_Y8_N11
\inst|zxkey|ps2_keyboard|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[5]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(5));

-- Location: LCCOMB_X30_Y8_N18
\inst|zxkey|ps2_keyboard|q[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[4]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(5),
	combout => \inst|zxkey|ps2_keyboard|q[4]~feeder_combout\);

-- Location: FF_X30_Y8_N19
\inst|zxkey|ps2_keyboard|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[4]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(4));

-- Location: LCCOMB_X30_Y8_N0
\inst|zxkey|ps2_keyboard|q[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[3]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(4),
	combout => \inst|zxkey|ps2_keyboard|q[3]~feeder_combout\);

-- Location: FF_X30_Y8_N1
\inst|zxkey|ps2_keyboard|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[3]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(3));

-- Location: FF_X30_Y12_N17
\inst|zxkey|ps2_keyboard|rx_scan_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|q\(3),
	sload => VCC,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(2));

-- Location: LCCOMB_X30_Y8_N8
\inst|zxkey|ps2_keyboard|rx_scan_code[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|rx_scan_code[7]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(8),
	combout => \inst|zxkey|ps2_keyboard|rx_scan_code[7]~feeder_combout\);

-- Location: FF_X30_Y8_N9
\inst|zxkey|ps2_keyboard|rx_scan_code[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|rx_scan_code[7]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(7));

-- Location: LCCOMB_X30_Y8_N20
\inst|zxkey|ps2_keyboard|rx_scan_code[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|rx_scan_code[4]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(5),
	combout => \inst|zxkey|ps2_keyboard|rx_scan_code[4]~feeder_combout\);

-- Location: FF_X30_Y8_N21
\inst|zxkey|ps2_keyboard|rx_scan_code[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|rx_scan_code[4]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(4));

-- Location: LCCOMB_X30_Y8_N22
\inst|zxkey|ps2_keyboard|rx_scan_code[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|rx_scan_code[6]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(7),
	combout => \inst|zxkey|ps2_keyboard|rx_scan_code[6]~feeder_combout\);

-- Location: FF_X30_Y8_N23
\inst|zxkey|ps2_keyboard|rx_scan_code[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|rx_scan_code[6]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(6));

-- Location: FF_X30_Y12_N23
\inst|zxkey|ps2_keyboard|rx_scan_code[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|q\(6),
	sload => VCC,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(5));

-- Location: LCCOMB_X30_Y12_N22
\inst|zxkey|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Equal0~0_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(4) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(6) & \inst|zxkey|ps2_keyboard|rx_scan_code\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(4),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(6),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(5),
	combout => \inst|zxkey|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y12_N28
\inst|zxkey|numlock~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|numlock~0_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(2) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(7) & \inst|zxkey|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(2),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(7),
	datad => \inst|zxkey|Equal0~0_combout\,
	combout => \inst|zxkey|numlock~0_combout\);

-- Location: LCCOMB_X30_Y8_N4
\inst|zxkey|ps2_keyboard|q[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|q[2]~feeder_combout\ = \inst|zxkey|ps2_keyboard|q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|ps2_keyboard|q\(3),
	combout => \inst|zxkey|ps2_keyboard|q[2]~feeder_combout\);

-- Location: FF_X30_Y8_N5
\inst|zxkey|ps2_keyboard|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|q[2]~feeder_combout\,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(2));

-- Location: FF_X30_Y12_N13
\inst|zxkey|ps2_keyboard|rx_scan_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|q\(2),
	sload => VCC,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(1));

-- Location: FF_X30_Y12_N11
\inst|zxkey|ps2_keyboard|rx_scan_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|q\(4),
	sload => VCC,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(3));

-- Location: LCCOMB_X30_Y12_N24
\inst|zxkey|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Equal0~1_combout\ = (!\inst|zxkey|ps2_keyboard|rx_scan_code\(1) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(7) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(2) & !\inst|zxkey|ps2_keyboard|rx_scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(7),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(2),
	datad => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	combout => \inst|zxkey|Equal0~1_combout\);

-- Location: FF_X30_Y8_N31
\inst|zxkey|ps2_keyboard|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|q\(2),
	sload => VCC,
	ena => \inst|zxkey|ps2_keyboard|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|q\(1));

-- Location: FF_X30_Y8_N15
\inst|zxkey|ps2_keyboard|rx_scan_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|q\(1),
	sload => VCC,
	ena => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|rx_scan_code\(0));

-- Location: LCCOMB_X30_Y12_N26
\inst|zxkey|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Equal1~0_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(5) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(6) & !\inst|zxkey|ps2_keyboard|rx_scan_code\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(5),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(6),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(4),
	combout => \inst|zxkey|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y12_N10
\inst|zxkey|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Equal1~1_combout\ = (\inst|zxkey|Equal1~0_combout\ & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & \inst|zxkey|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Equal1~0_combout\,
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datac => \inst|zxkey|Equal0~1_combout\,
	combout => \inst|zxkey|Equal1~1_combout\);

-- Location: LCCOMB_X32_Y12_N8
\inst|zxkey|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector2~0_combout\ = (\inst|zxkey|ps2_keyboard|m2_state~q\ & !\inst|zxkey|state.0000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|ps2_keyboard|m2_state~q\,
	datad => \inst|zxkey|state.0000~q\,
	combout => \inst|zxkey|Selector2~0_combout\);

-- Location: FF_X32_Y12_N9
\inst|zxkey|state.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.0001~q\);

-- Location: FF_X32_Y12_N25
\inst|zxkey|state.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|state.0001~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.0010~q\);

-- Location: LCCOMB_X32_Y12_N28
\inst|zxkey|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector4~2_combout\ = (\inst|zxkey|state.0010~q\ & (((\inst|zxkey|ps2_keyboard|rx_scan_code\(0)) # (!\inst|zxkey|Equal0~0_combout\)) # (!\inst|zxkey|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Equal0~1_combout\,
	datab => \inst|zxkey|Equal0~0_combout\,
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datad => \inst|zxkey|state.0010~q\,
	combout => \inst|zxkey|Selector4~2_combout\);

-- Location: LCCOMB_X32_Y12_N22
\inst|zxkey|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector4~3_combout\ = (\inst|zxkey|Selector4~2_combout\ & (((\inst|zxkey|ps2_keyboard|rx_scan_code\(0)) # (!\inst|zxkey|Equal0~1_combout\)) # (!\inst|zxkey|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Equal1~0_combout\,
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datac => \inst|zxkey|Equal0~1_combout\,
	datad => \inst|zxkey|Selector4~2_combout\,
	combout => \inst|zxkey|Selector4~3_combout\);

-- Location: FF_X32_Y12_N23
\inst|zxkey|state.0100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector4~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.0100~q\);

-- Location: LCCOMB_X33_Y12_N22
\inst|zxkey|state.0101~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|state.0101~feeder_combout\ = \inst|zxkey|state.0100~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|zxkey|state.0100~q\,
	combout => \inst|zxkey|state.0101~feeder_combout\);

-- Location: FF_X33_Y12_N23
\inst|zxkey|state.0101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|state.0101~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.0101~q\);

-- Location: FF_X33_Y12_N1
\inst|zxkey|state.1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|state.1001~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.1010~q\);

-- Location: LCCOMB_X33_Y12_N4
\inst|zxkey|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector1~0_combout\ = (\inst|zxkey|state.0101~q\) # ((\inst|zxkey|state.1010~q\) # ((!\inst|zxkey|state.0000~q\ & !\inst|zxkey|ps2_keyboard|m2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|state.0101~q\,
	datab => \inst|zxkey|state.0000~q\,
	datac => \inst|zxkey|ps2_keyboard|m2_state~q\,
	datad => \inst|zxkey|state.1010~q\,
	combout => \inst|zxkey|Selector1~0_combout\);

-- Location: LCCOMB_X32_Y12_N18
\inst|zxkey|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector1~1_combout\ = (!\inst|zxkey|Selector1~0_combout\ & ((!\inst|zxkey|state.0010~q\) # (!\inst|zxkey|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Equal1~1_combout\,
	datab => \inst|zxkey|state.0010~q\,
	datad => \inst|zxkey|Selector1~0_combout\,
	combout => \inst|zxkey|Selector1~1_combout\);

-- Location: FF_X32_Y12_N19
\inst|zxkey|state.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.0000~q\);

-- Location: LCCOMB_X32_Y12_N12
\inst|zxkey|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector11~0_combout\ = (!\inst|zxkey|state.0110~q\ & (!\inst|zxkey|state.1000~q\ & \inst|zxkey|state.0000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|state.0110~q\,
	datac => \inst|zxkey|state.1000~q\,
	datad => \inst|zxkey|state.0000~q\,
	combout => \inst|zxkey|Selector11~0_combout\);

-- Location: LCCOMB_X33_Y12_N0
\inst|zxkey|Selector21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector21~5_combout\ = (!\inst|zxkey|state.0101~q\ & !\inst|zxkey|state.1010~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|state.0101~q\,
	datac => \inst|zxkey|state.1010~q\,
	combout => \inst|zxkey|Selector21~5_combout\);

-- Location: LCCOMB_X33_Y12_N24
\inst|zxkey|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector34~0_combout\ = (!\inst|zxkey|state.1001~q\ & !\inst|zxkey|state.0100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|state.1001~q\,
	datad => \inst|zxkey|state.0100~q\,
	combout => \inst|zxkey|Selector34~0_combout\);

-- Location: LCCOMB_X32_Y12_N4
\inst|zxkey|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector0~0_combout\ = (\inst|zxkey|ps2rden~q\ & (((!\inst|zxkey|Selector34~0_combout\) # (!\inst|zxkey|Selector21~5_combout\)) # (!\inst|zxkey|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Selector11~0_combout\,
	datab => \inst|zxkey|ps2rden~q\,
	datac => \inst|zxkey|Selector21~5_combout\,
	datad => \inst|zxkey|Selector34~0_combout\,
	combout => \inst|zxkey|Selector0~0_combout\);

-- Location: LCCOMB_X32_Y12_N0
\inst|zxkey|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector0~1_combout\ = (\inst|zxkey|Selector0~0_combout\) # ((\inst|zxkey|ps2_keyboard|m2_state~q\ & ((\inst|zxkey|state.0110~q\) # (!\inst|zxkey|state.0000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|state.0000~q\,
	datab => \inst|zxkey|ps2_keyboard|m2_state~q\,
	datac => \inst|zxkey|Selector0~0_combout\,
	datad => \inst|zxkey|state.0110~q\,
	combout => \inst|zxkey|Selector0~1_combout\);

-- Location: FF_X32_Y12_N1
\inst|zxkey|ps2rden\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2rden~q\);

-- Location: LCCOMB_X32_Y12_N16
\inst|zxkey|ps2_keyboard|m2_next_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|ps2_keyboard|m2_next_state~0_combout\ = (\inst|zxkey|ps2_keyboard|m2_state~q\ & ((!\inst|zxkey|ps2rden~q\))) # (!\inst|zxkey|ps2_keyboard|m2_state~q\ & (\inst|zxkey|ps2_keyboard|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|Equal0~0_combout\,
	datac => \inst|zxkey|ps2_keyboard|m2_state~q\,
	datad => \inst|zxkey|ps2rden~q\,
	combout => \inst|zxkey|ps2_keyboard|m2_next_state~0_combout\);

-- Location: FF_X32_Y12_N17
\inst|zxkey|ps2_keyboard|m2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|ps2_keyboard|m2_next_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ps2_keyboard|m2_state~q\);

-- Location: LCCOMB_X32_Y12_N26
\inst|zxkey|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector6~0_combout\ = (\inst|zxkey|state.0110~q\ & !\inst|zxkey|ps2_keyboard|m2_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|state.0110~q\,
	datad => \inst|zxkey|ps2_keyboard|m2_state~q\,
	combout => \inst|zxkey|Selector6~0_combout\);

-- Location: LCCOMB_X32_Y12_N20
\inst|zxkey|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector6~1_combout\ = (\inst|zxkey|Equal0~1_combout\ & (\inst|zxkey|Equal0~0_combout\ & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & \inst|zxkey|state.0010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Equal0~1_combout\,
	datab => \inst|zxkey|Equal0~0_combout\,
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datad => \inst|zxkey|state.0010~q\,
	combout => \inst|zxkey|Selector6~1_combout\);

-- Location: LCCOMB_X32_Y12_N2
\inst|zxkey|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector6~2_combout\ = (\inst|zxkey|Selector6~0_combout\) # ((\inst|zxkey|Selector6~1_combout\) # ((\inst|zxkey|state.1000~q\ & \inst|zxkey|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Selector6~0_combout\,
	datab => \inst|zxkey|state.1000~q\,
	datac => \inst|zxkey|Selector6~1_combout\,
	datad => \inst|zxkey|Equal1~1_combout\,
	combout => \inst|zxkey|Selector6~2_combout\);

-- Location: FF_X32_Y12_N3
\inst|zxkey|state.0110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.0110~q\);

-- Location: LCCOMB_X32_Y12_N14
\inst|zxkey|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector7~0_combout\ = (\inst|zxkey|state.0110~q\ & \inst|zxkey|ps2_keyboard|m2_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|state.0110~q\,
	datad => \inst|zxkey|ps2_keyboard|m2_state~q\,
	combout => \inst|zxkey|Selector7~0_combout\);

-- Location: FF_X32_Y12_N15
\inst|zxkey|state.0111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.0111~q\);

-- Location: FF_X32_Y12_N13
\inst|zxkey|state.1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|state.0111~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.1000~q\);

-- Location: LCCOMB_X32_Y12_N6
\inst|zxkey|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector9~0_combout\ = (\inst|zxkey|state.1000~q\ & (((\inst|zxkey|ps2_keyboard|rx_scan_code\(0)) # (!\inst|zxkey|Equal1~0_combout\)) # (!\inst|zxkey|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Equal0~1_combout\,
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datac => \inst|zxkey|Equal1~0_combout\,
	datad => \inst|zxkey|state.1000~q\,
	combout => \inst|zxkey|Selector9~0_combout\);

-- Location: FF_X32_Y12_N7
\inst|zxkey|state.1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|state.1001~q\);

-- Location: LCCOMB_X32_Y12_N30
\inst|zxkey|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector34~1_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(3) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(1) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & !\inst|zxkey|Selector34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datad => \inst|zxkey|Selector34~0_combout\,
	combout => \inst|zxkey|Selector34~1_combout\);

-- Location: LCCOMB_X33_Y12_N12
\inst|zxkey|res_key~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|res_key~0_combout\ = (\inst|zxkey|numlock~0_combout\ & ((\inst|zxkey|Selector34~1_combout\ & (!\inst|zxkey|state.1001~q\)) # (!\inst|zxkey|Selector34~1_combout\ & ((\inst|zxkey|res_key~q\))))) # (!\inst|zxkey|numlock~0_combout\ & 
-- (((\inst|zxkey|res_key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|numlock~0_combout\,
	datab => \inst|zxkey|state.1001~q\,
	datac => \inst|zxkey|res_key~q\,
	datad => \inst|zxkey|Selector34~1_combout\,
	combout => \inst|zxkey|res_key~0_combout\);

-- Location: FF_X33_Y12_N13
\inst|zxkey|res_key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|res_key~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|res_key~q\);

-- Location: IOIBUF_X5_Y0_N22
\reset_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => \reset_n~input_o\);

-- Location: LCCOMB_X33_Y12_N14
\inst|reset_n\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|reset_n~combout\ = (\inst|zxkey|res_key~q\) # (\reset_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|res_key~q\,
	datad => \reset_n~input_o\,
	combout => \inst|reset_n~combout\);

-- Location: CLKCTRL_G9
\inst|reset_n~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|reset_n~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|reset_n~clkctrl_outclk\);

-- Location: FF_X26_Y16_N9
\inst|Z80|u0|Auto_Wait_t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|Auto_Wait~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Auto_Wait_t1~q\);

-- Location: FF_X26_Y16_N21
\inst|Z80|u0|Auto_Wait_t2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|Auto_Wait_t1~q\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Auto_Wait_t2~q\);

-- Location: LCCOMB_X26_Y16_N20
\inst|Z80|u0|process_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_7~2_combout\ = (!\inst|Z80|u0|Auto_Wait_t2~q\ & \inst|Z80|u0|Auto_Wait~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|Auto_Wait_t2~q\,
	datad => \inst|Z80|u0|Auto_Wait~0_combout\,
	combout => \inst|Z80|u0|process_7~2_combout\);

-- Location: LCCOMB_X24_Y16_N4
\inst|Z80|u0|IR[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[7]~feeder_combout\ = \inst|Z80|u0|IR[7]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[7]~4_combout\,
	combout => \inst|Z80|u0|IR[7]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N30
\inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\ = (\inst|page_rom_sel~q\ & !\inst|Z80|u0|A\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|page_rom_sel~q\,
	datad => \inst|Z80|u0|A\(13),
	combout => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\);

-- Location: LCCOMB_X21_Y9_N6
\inst|Z80|u0|R[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[0]~10_combout\ = \inst|Z80|u0|R\(0) $ (VCC)
-- \inst|Z80|u0|R[0]~11\ = CARRY(\inst|Z80|u0|R\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(0),
	datad => VCC,
	combout => \inst|Z80|u0|R[0]~10_combout\,
	cout => \inst|Z80|u0|R[0]~11\);

-- Location: LCCOMB_X26_Y16_N26
\inst|Z80|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|Equal3~0_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & !\inst|Z80|u0|TState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TState\(2),
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(0),
	combout => \inst|Z80|Equal3~0_combout\);

-- Location: FF_X22_Y12_N17
\inst|Z80|DI_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[6]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(6));

-- Location: LCCOMB_X22_Y18_N8
\inst|Z80|u0|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal3~2_combout\ = (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|Equal3~2_combout\);

-- Location: LCCOMB_X28_Y17_N18
\inst|Z80|u0|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~2_combout\ = (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|MCycle\(0) & !\inst|Z80|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|process_0~2_combout\);

-- Location: LCCOMB_X23_Y16_N26
\inst|Z80|u0|mcode|Mux147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~0_combout\ = (!\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(0) & !\inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux147~0_combout\);

-- Location: LCCOMB_X24_Y16_N6
\inst|Z80|u0|mcode|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux92~0_combout\ = (!\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|mcode|Mux92~0_combout\);

-- Location: LCCOMB_X23_Y12_N28
\inst|Z80|u0|mcode|Mux110~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux110~2_combout\ = (!\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux110~2_combout\);

-- Location: LCCOMB_X19_Y9_N28
\inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\ = (\inst|page_rom_sel~q\ & \inst|Z80|u0|A\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|page_rom_sel~q\,
	datad => \inst|Z80|u0|A\(13),
	combout => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\);

-- Location: LCCOMB_X21_Y9_N8
\inst|Z80|u0|R[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[1]~12_combout\ = (\inst|Z80|u0|R\(1) & (!\inst|Z80|u0|R[0]~11\)) # (!\inst|Z80|u0|R\(1) & ((\inst|Z80|u0|R[0]~11\) # (GND)))
-- \inst|Z80|u0|R[1]~13\ = CARRY((!\inst|Z80|u0|R[0]~11\) # (!\inst|Z80|u0|R\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(1),
	datad => VCC,
	cin => \inst|Z80|u0|R[0]~11\,
	combout => \inst|Z80|u0|R[1]~12_combout\,
	cout => \inst|Z80|u0|R[1]~13\);

-- Location: FF_X18_Y11_N5
\inst|Z80|u0|Ap[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|ACC\(1),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(1));

-- Location: LCCOMB_X21_Y16_N0
\inst|Z80|u0|IR[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[4]~feeder_combout\ = \inst|Z80|u0|IR[4]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[4]~6_combout\,
	combout => \inst|Z80|u0|IR[4]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N0
\inst|Z80|u0|alu|Q_t~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~118_combout\ = (\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~118_combout\);

-- Location: LCCOMB_X26_Y19_N20
\inst|Z80|u0|mcode|Mux127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux127~0_combout\ = (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux127~0_combout\);

-- Location: LCCOMB_X23_Y20_N20
\inst|Z80|u0|mcode|Mux231~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux231~0_combout\ = (\inst|Z80|u0|mcode|Mux127~0_combout\ & (((\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(5))) # (!\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux127~0_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux231~0_combout\);

-- Location: LCCOMB_X24_Y18_N14
\inst|Z80|u0|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal4~1_combout\ = (\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|Equal4~1_combout\);

-- Location: LCCOMB_X23_Y20_N6
\inst|Z80|u0|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal5~0_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|mcode|Mux231~0_combout\) # ((\inst|Z80|u0|alu|Q_t~118_combout\ & \inst|Z80|u0|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~118_combout\,
	datab => \inst|Z80|u0|mcode|Mux231~0_combout\,
	datac => \inst|Z80|u0|Equal4~1_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|Equal5~0_combout\);

-- Location: LCCOMB_X22_Y14_N28
\inst|Z80|u0|mcode|IMode[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|IMode[0]~6_combout\ = (((\inst|Z80|u0|IR\(7)) # (!\inst|Z80|u0|ISet\(1))) # (!\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal5~0_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|mcode|IMode[0]~6_combout\);

-- Location: LCCOMB_X23_Y18_N0
\inst|Z80|u0|mcode|IMode[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|IMode[1]~4_combout\ = (\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|IMode[1]~4_combout\);

-- Location: LCCOMB_X22_Y14_N4
\inst|Z80|u0|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal5~1_combout\ = (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|mcode|IMode[1]~4_combout\ & ((\inst|Z80|u0|mcode|IMode[1]~5_combout\) # (\inst|Z80|u0|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|IMode[1]~5_combout\,
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	datad => \inst|Z80|u0|Equal5~0_combout\,
	combout => \inst|Z80|u0|Equal5~1_combout\);

-- Location: FF_X22_Y14_N29
\inst|Z80|u0|IStatus[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|mcode|IMode[0]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|Equal5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IStatus\(0));

-- Location: LCCOMB_X22_Y18_N0
\inst|Z80|u0|mcode|Mux147~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~4_combout\ = (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux147~4_combout\);

-- Location: LCCOMB_X19_Y16_N30
\inst|Z80|u0|mcode|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux116~0_combout\ = (\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux116~0_combout\);

-- Location: LCCOMB_X21_Y19_N14
\inst|Z80|u0|XY_State~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_State~2_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux116~0_combout\ & \inst|Z80|u0|Alternate~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux116~0_combout\,
	datad => \inst|Z80|u0|Alternate~3_combout\,
	combout => \inst|Z80|u0|XY_State~2_combout\);

-- Location: LCCOMB_X18_Y19_N0
\inst|Z80|u0|XY_State[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_State[1]~feeder_combout\ = \inst|Z80|u0|XY_State~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|XY_State~2_combout\,
	combout => \inst|Z80|u0|XY_State[1]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N10
\inst|Z80|u0|mcode|Mux110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux110~1_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux110~1_combout\);

-- Location: LCCOMB_X21_Y19_N26
\inst|Z80|u0|XY_State~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_State~0_combout\ = (\inst|Z80|u0|mcode|Mux116~0_combout\ & (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux110~1_combout\ & \inst|Z80|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux116~0_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux258~0_combout\,
	combout => \inst|Z80|u0|XY_State~0_combout\);

-- Location: LCCOMB_X28_Y19_N2
\inst|Z80|u0|mcode|Mux115~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux115~1_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|mcode|Mux115~1_combout\);

-- Location: LCCOMB_X29_Y19_N6
\inst|Z80|u0|mcode|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux115~0_combout\ = (\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(4)) # (\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux115~0_combout\);

-- Location: LCCOMB_X21_Y19_N20
\inst|Z80|u0|mcode|Mux115~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux115~2_combout\ = (\inst|Z80|u0|mcode|Mux115~1_combout\ & (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux115~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux115~1_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux115~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux115~2_combout\);

-- Location: LCCOMB_X21_Y19_N24
\inst|Z80|u0|XY_State[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_State[1]~3_combout\ = (\inst|Z80|u0|mcode|Mux147~0_combout\ & (\inst|Z80|Equal3~0_combout\ & ((\inst|Z80|u0|mcode|Mux115~2_combout\) # (!\inst|Z80|u0|XY_State~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|Equal3~0_combout\,
	datac => \inst|Z80|u0|XY_State~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux115~2_combout\,
	combout => \inst|Z80|u0|XY_State[1]~3_combout\);

-- Location: FF_X18_Y19_N1
\inst|Z80|u0|XY_State[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|XY_State[1]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|XY_State[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|XY_State\(1));

-- Location: LCCOMB_X21_Y19_N6
\inst|Z80|u0|XY_State~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_State~4_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux116~0_combout\ & \inst|Z80|u0|Alternate~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux116~0_combout\,
	datad => \inst|Z80|u0|Alternate~3_combout\,
	combout => \inst|Z80|u0|XY_State~4_combout\);

-- Location: FF_X18_Y19_N19
\inst|Z80|u0|XY_State[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|XY_State~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|XY_State[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|XY_State\(0));

-- Location: LCCOMB_X29_Y17_N24
\inst|Z80|u0|mcode|Mux147~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~7_combout\ = (\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux147~7_combout\);

-- Location: LCCOMB_X21_Y19_N30
\inst|Z80|u0|Equal56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal56~0_combout\ = (\inst|Z80|u0|mcode|Mux116~0_combout\ & ((\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|IR\(2) & \inst|Z80|u0|mcode|Mux115~0_combout\)))) # (!\inst|Z80|u0|mcode|Mux116~0_combout\ & (\inst|Z80|u0|IR\(2) & 
-- ((\inst|Z80|u0|mcode|Mux115~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux116~0_combout\,
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux115~0_combout\,
	combout => \inst|Z80|u0|Equal56~0_combout\);

-- Location: LCCOMB_X28_Y17_N26
\inst|Z80|u0|Equal56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal56~1_combout\ = (!\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|ISet\(0),
	combout => \inst|Z80|u0|Equal56~1_combout\);

-- Location: LCCOMB_X21_Y19_N4
\inst|Z80|u0|Equal56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal56~2_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|Equal56~0_combout\ & \inst|Z80|u0|Equal56~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|Equal56~0_combout\,
	datad => \inst|Z80|u0|Equal56~1_combout\,
	combout => \inst|Z80|u0|Equal56~2_combout\);

-- Location: LCCOMB_X21_Y19_N16
\inst|Z80|u0|XY_Ind~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_Ind~0_combout\ = (((\inst|Z80|u0|Alternate~3_combout\ & \inst|Z80|u0|mcode|Mux116~0_combout\)) # (!\inst|Z80|u0|mcode|Mux258~0_combout\)) # (!\inst|Z80|u0|mcode|Mux115~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Alternate~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux115~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux116~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux258~0_combout\,
	combout => \inst|Z80|u0|XY_Ind~0_combout\);

-- Location: LCCOMB_X21_Y19_N10
\inst|Z80|u0|XY_Ind~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_Ind~1_combout\ = (\inst|Z80|u0|process_0~5_combout\) # (((\inst|Z80|u0|Equal56~2_combout\ & \inst|Z80|u0|XY_Ind~0_combout\)) # (!\inst|Z80|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|Equal3~0_combout\,
	datac => \inst|Z80|u0|Equal56~2_combout\,
	datad => \inst|Z80|u0|XY_Ind~0_combout\,
	combout => \inst|Z80|u0|XY_Ind~1_combout\);

-- Location: LCCOMB_X21_Y19_N12
\inst|Z80|u0|XY_Ind~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_Ind~2_combout\ = (\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|mcode|Mux147~7_combout\) # ((\inst|Z80|u0|XY_Ind~q\ & \inst|Z80|u0|XY_Ind~1_combout\)))) # (!\inst|Z80|u0|process_0~5_combout\ & (((\inst|Z80|u0|XY_Ind~q\ & 
-- \inst|Z80|u0|XY_Ind~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|XY_Ind~q\,
	datad => \inst|Z80|u0|XY_Ind~1_combout\,
	combout => \inst|Z80|u0|XY_Ind~2_combout\);

-- Location: FF_X21_Y19_N13
\inst|Z80|u0|XY_Ind\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|XY_Ind~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|XY_Ind~q\);

-- Location: LCCOMB_X18_Y19_N18
\inst|Z80|u0|process_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_1~6_combout\ = (!\inst|Z80|u0|XY_Ind~q\ & ((\inst|Z80|u0|XY_State\(1)) # (\inst|Z80|u0|XY_State\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|XY_State\(1),
	datac => \inst|Z80|u0|XY_State\(0),
	datad => \inst|Z80|u0|XY_Ind~q\,
	combout => \inst|Z80|u0|process_1~6_combout\);

-- Location: LCCOMB_X26_Y17_N4
\inst|Z80|u0|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal3~3_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|Equal3~3_combout\);

-- Location: LCCOMB_X21_Y16_N30
\inst|Z80|u0|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal3~1_combout\ = (!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|Equal3~1_combout\);

-- Location: LCCOMB_X26_Y20_N8
\inst|Z80|u0|alu|Q_t~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~89_combout\ = (\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~89_combout\);

-- Location: LCCOMB_X25_Y17_N12
\inst|Z80|u0|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal4~2_combout\ = (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|alu|Q_t~89_combout\ & (\inst|Z80|u0|Equal4~1_combout\ & \inst|Z80|u0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|alu|Q_t~89_combout\,
	datac => \inst|Z80|u0|Equal4~1_combout\,
	datad => \inst|Z80|u0|Equal4~0_combout\,
	combout => \inst|Z80|u0|Equal4~2_combout\);

-- Location: LCCOMB_X25_Y17_N22
\inst|Z80|u0|mcode|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|process_0~0_combout\ = (!\inst|Z80|u0|Equal4~2_combout\ & (((!\inst|Z80|u0|Equal3~4_combout\) # (!\inst|Z80|u0|Equal3~1_combout\)) # (!\inst|Z80|u0|Equal3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal3~3_combout\,
	datab => \inst|Z80|u0|Equal3~1_combout\,
	datac => \inst|Z80|u0|Equal3~4_combout\,
	datad => \inst|Z80|u0|Equal4~2_combout\,
	combout => \inst|Z80|u0|mcode|process_0~0_combout\);

-- Location: LCCOMB_X21_Y15_N16
\inst|Z80|u0|NextIs_XY_Fetch~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|NextIs_XY_Fetch~1_combout\ = (!\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|mcode|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|mcode|process_0~0_combout\,
	combout => \inst|Z80|u0|NextIs_XY_Fetch~1_combout\);

-- Location: LCCOMB_X19_Y15_N16
\inst|Z80|u0|mcode|Set_Addr_To[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\ = (\inst|Z80|u0|mcode|Mux147~4_combout\ & ((\inst|Z80|u0|ISet\(1)) # (!\inst|Z80|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\);

-- Location: LCCOMB_X22_Y15_N28
\inst|Z80|u0|mcode|Set_Addr_To[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_Addr_To[1]~2_combout\ = (!\inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\inst|Z80|u0|mcode|process_0~0_combout\) # (!\inst|Z80|u0|mcode|Mux147~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \inst|Z80|u0|mcode|process_0~0_combout\,
	combout => \inst|Z80|u0|mcode|Set_Addr_To[1]~2_combout\);

-- Location: LCCOMB_X23_Y20_N12
\inst|Z80|u0|mcode|Mux147~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~3_combout\ = (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux147~3_combout\);

-- Location: LCCOMB_X26_Y19_N26
\inst|Z80|u0|mcode|Mux212~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux212~2_combout\ = (\inst|Z80|u0|IR\(2)) # (((\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux212~2_combout\);

-- Location: LCCOMB_X26_Y19_N4
\inst|Z80|u0|mcode|Mux212~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux212~3_combout\ = (\inst|Z80|u0|mcode|Mux212~2_combout\) # ((\inst|Z80|u0|mcode|Mux127~0_combout\ & ((!\inst|Z80|u0|mcode|Mux147~0_combout\))) # (!\inst|Z80|u0|mcode|Mux127~0_combout\ & (!\inst|Z80|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux212~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux212~3_combout\);

-- Location: LCCOMB_X26_Y19_N10
\inst|Z80|u0|mcode|Mux212~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux212~0_combout\ = (\inst|Z80|u0|IR\(7)) # ((\inst|Z80|u0|IR\(1)) # ((!\inst|Z80|u0|IR\(2) & !\inst|Z80|u0|mcode|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux212~0_combout\);

-- Location: LCCOMB_X23_Y16_N18
\inst|Z80|u0|mcode|Mux193~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux193~0_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) $ (!\inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|mcode|Mux193~0_combout\);

-- Location: LCCOMB_X26_Y19_N16
\inst|Z80|u0|mcode|Mux212~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux212~1_combout\ = (\inst|Z80|u0|mcode|Mux212~0_combout\) # ((\inst|Z80|u0|IR\(2) & ((!\inst|Z80|u0|mcode|Mux193~0_combout\) # (!\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux212~0_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux212~1_combout\);

-- Location: LCCOMB_X26_Y19_N22
\inst|Z80|u0|mcode|Mux212~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux212~4_combout\ = (\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|mcode|Mux212~1_combout\)))) # (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|mcode|Mux212~3_combout\)) # (!\inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux212~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux212~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux212~4_combout\);

-- Location: LCCOMB_X19_Y16_N12
\inst|Z80|u0|mcode|Mux74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~2_combout\ = (!\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux74~2_combout\);

-- Location: LCCOMB_X23_Y17_N18
\inst|Z80|u0|mcode|Mux263~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux263~0_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|MCycle\(0)))) # (!\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux263~0_combout\);

-- Location: LCCOMB_X24_Y15_N2
\inst|Z80|u0|mcode|Mux71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux71~2_combout\ = (!\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux71~2_combout\);

-- Location: LCCOMB_X23_Y17_N8
\inst|Z80|u0|mcode|Mux263~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux263~1_combout\ = (\inst|Z80|u0|IR\(5)) # ((\inst|Z80|u0|mcode|Mux263~0_combout\) # ((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|mcode|Mux71~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|mcode|Mux263~0_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux71~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux263~1_combout\);

-- Location: LCCOMB_X22_Y15_N0
\inst|Z80|u0|mcode|Mux263~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux263~2_combout\ = (\inst|Z80|u0|mcode|Mux263~1_combout\) # ((!\inst|Z80|u0|IR\(1) & ((!\inst|Z80|u0|IntCycle~q\) # (!\inst|Z80|u0|mcode|Mux74~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux74~2_combout\,
	datac => \inst|Z80|u0|IntCycle~q\,
	datad => \inst|Z80|u0|mcode|Mux263~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux263~2_combout\);

-- Location: LCCOMB_X24_Y15_N24
\inst|Z80|u0|alu|Q_t~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~108_combout\ = (\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~108_combout\);

-- Location: LCCOMB_X25_Y16_N2
\inst|Z80|u0|alu|Q_t~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~130_combout\ = (\inst|Z80|u0|MCycle\(1) & (((!\inst|Z80|u0|MCycle\(0))))) # (!\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(0)) # ((!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|alu|Q_t~130_combout\);

-- Location: LCCOMB_X25_Y16_N24
\inst|Z80|u0|alu|Q_t~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~131_combout\ = (\inst|Z80|u0|MCycle\(2)) # (((\inst|Z80|u0|alu|Q_t~108_combout\) # (\inst|Z80|u0|alu|Q_t~130_combout\)) # (!\inst|Z80|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|alu|Q_t~108_combout\,
	datad => \inst|Z80|u0|alu|Q_t~130_combout\,
	combout => \inst|Z80|u0|alu|Q_t~131_combout\);

-- Location: LCCOMB_X26_Y16_N30
\inst|Z80|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|Equal2~0_combout\ = (!\inst|Z80|u0|TState\(2) & (!\inst|Z80|u0|TState\(1) & \inst|Z80|u0|TState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TState\(2),
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(0),
	combout => \inst|Z80|Equal2~0_combout\);

-- Location: LCCOMB_X21_Y20_N30
\inst|Z80|u0|alu|Q_t~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~357_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~89_combout\ & ((!\inst|Z80|u0|mcode|Mux147~3_combout\))) # (!\inst|Z80|u0|alu|Q_t~89_combout\ & (\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|alu|Q_t~89_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~357_combout\);

-- Location: LCCOMB_X30_Y16_N16
\inst|Z80|u0|mcode|Mux101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux101~2_combout\ = (\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux101~2_combout\);

-- Location: LCCOMB_X30_Y16_N2
\inst|Z80|u0|alu|Q_t~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~367_combout\ = (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|MCycle\(2)) # (!\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~367_combout\);

-- Location: LCCOMB_X28_Y19_N20
\inst|Z80|u0|alu|Q_t~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~366_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(3) & ((!\inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(2))))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(2) & ((!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~366_combout\);

-- Location: LCCOMB_X28_Y16_N26
\inst|Z80|u0|alu|Q_t~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~368_combout\ = (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|alu|Q_t~366_combout\ & ((!\inst|Z80|u0|alu|Q_t~367_combout\) # (!\inst|Z80|u0|mcode|Mux101~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|alu|Q_t~367_combout\,
	datad => \inst|Z80|u0|alu|Q_t~366_combout\,
	combout => \inst|Z80|u0|alu|Q_t~368_combout\);

-- Location: LCCOMB_X28_Y16_N20
\inst|Z80|u0|alu|Q_t~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~369_combout\ = ((\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~369_combout\);

-- Location: LCCOMB_X19_Y16_N16
\inst|Z80|u0|mcode|Mux254~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~8_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux254~8_combout\);

-- Location: LCCOMB_X28_Y16_N10
\inst|Z80|u0|alu|Q_t~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~370_combout\ = (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|mcode|Mux101~2_combout\ & \inst|Z80|u0|mcode|Mux254~8_combout\)) # (!\inst|Z80|u0|alu|Q_t~369_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datab => \inst|Z80|u0|alu|Q_t~369_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~370_combout\);

-- Location: LCCOMB_X28_Y16_N12
\inst|Z80|u0|mcode|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux94~0_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~368_combout\) # ((\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|IR\(5) & (((!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|alu|Q_t~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~368_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|alu|Q_t~370_combout\,
	combout => \inst|Z80|u0|mcode|Mux94~0_combout\);

-- Location: LCCOMB_X28_Y18_N28
\inst|Z80|u0|alu|Q_t~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~327_combout\ = (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|MCycle\(0)) # ((\inst|Z80|u0|MCycle\(1)) # (\inst|Z80|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~327_combout\);

-- Location: LCCOMB_X28_Y18_N30
\inst|Z80|u0|alu|Q_t~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~328_combout\ = (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2)) # (!\inst|Z80|u0|alu|Q_t~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|alu|Q_t~327_combout\,
	combout => \inst|Z80|u0|alu|Q_t~328_combout\);

-- Location: LCCOMB_X28_Y18_N18
\inst|Z80|u0|alu|Q_t~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~406_combout\ = (\inst|Z80|u0|alu|Q_t~328_combout\ & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(2)))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~328_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~406_combout\);

-- Location: LCCOMB_X28_Y16_N6
\inst|Z80|u0|alu|Q_t~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~364_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|IR\(2)) # (\inst|Z80|u0|mcode|Mux254~8_combout\)))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~364_combout\);

-- Location: LCCOMB_X28_Y16_N0
\inst|Z80|u0|alu|Q_t~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~365_combout\ = (\inst|Z80|u0|alu|Q_t~406_combout\) # ((\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|alu|Q_t~364_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|alu|Q_t~406_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|alu|Q_t~364_combout\,
	combout => \inst|Z80|u0|alu|Q_t~365_combout\);

-- Location: LCCOMB_X23_Y16_N16
\inst|Z80|u0|alu|Q_t~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~128_combout\ = (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~128_combout\);

-- Location: LCCOMB_X29_Y19_N0
\inst|Z80|u0|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~1_combout\ = (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|process_0~1_combout\);

-- Location: LCCOMB_X28_Y16_N18
\inst|Z80|u0|alu|Q_t~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~371_combout\ = (\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # (\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~371_combout\);

-- Location: LCCOMB_X28_Y16_N28
\inst|Z80|u0|alu|Q_t~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~372_combout\ = (\inst|Z80|u0|alu|Q_t~371_combout\ & ((!\inst|Z80|u0|alu|Q_t~367_combout\) # (!\inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~367_combout\,
	datad => \inst|Z80|u0|alu|Q_t~371_combout\,
	combout => \inst|Z80|u0|alu|Q_t~372_combout\);

-- Location: LCCOMB_X29_Y16_N24
\inst|Z80|u0|alu|Q_t~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~373_combout\ = (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|alu|Q_t~372_combout\) # ((\inst|Z80|u0|alu|Q_t~128_combout\ & \inst|Z80|u0|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~128_combout\,
	datab => \inst|Z80|u0|process_0~1_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|alu|Q_t~372_combout\,
	combout => \inst|Z80|u0|alu|Q_t~373_combout\);

-- Location: LCCOMB_X28_Y16_N14
\inst|Z80|u0|mcode|Mux94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux94~1_combout\ = (\inst|Z80|u0|mcode|Mux94~0_combout\ & (((\inst|Z80|u0|alu|Q_t~373_combout\) # (!\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|mcode|Mux94~0_combout\ & (\inst|Z80|u0|alu|Q_t~365_combout\ & (\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux94~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~365_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|alu|Q_t~373_combout\,
	combout => \inst|Z80|u0|mcode|Mux94~1_combout\);

-- Location: LCCOMB_X19_Y19_N22
\inst|Z80|u0|mcode|Mux281~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~8_combout\ = (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|alu|Q_t~357_combout\)) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux94~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~357_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|mcode|Mux94~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux281~8_combout\);

-- Location: LCCOMB_X22_Y20_N0
\inst|Z80|u0|mcode|Mux147~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~5_combout\ = (!\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux147~5_combout\);

-- Location: LCCOMB_X22_Y16_N28
\inst|Z80|u0|alu|Q_t~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~88_combout\ = (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|alu|Q_t~88_combout\);

-- Location: LCCOMB_X19_Y20_N6
\inst|Z80|u0|ALU_Op_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~21_combout\ = (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|ALU_Op_r~21_combout\);

-- Location: LCCOMB_X25_Y17_N8
\inst|Z80|u0|mcode|Mux281~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~4_combout\ = (\inst|Z80|u0|mcode|Mux147~5_combout\ & (\inst|Z80|u0|alu|Q_t~88_combout\ & (\inst|Z80|u0|IR\(0) & \inst|Z80|u0|ALU_Op_r~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datab => \inst|Z80|u0|alu|Q_t~88_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|ALU_Op_r~21_combout\,
	combout => \inst|Z80|u0|mcode|Mux281~4_combout\);

-- Location: LCCOMB_X19_Y16_N2
\inst|Z80|u0|mcode|Mux218~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux218~0_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux218~0_combout\);

-- Location: LCCOMB_X24_Y20_N4
\inst|Z80|u0|mcode|Mux221~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux221~0_combout\ = (!\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux221~0_combout\);

-- Location: LCCOMB_X25_Y17_N2
\inst|Z80|u0|mcode|Mux281~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~3_combout\ = (\inst|Z80|u0|mcode|Mux218~0_combout\ & ((\inst|Z80|u0|mcode|Mux221~0_combout\) # ((\inst|Z80|u0|IR\(0) & \inst|Z80|u0|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux218~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux221~0_combout\,
	datad => \inst|Z80|u0|process_0~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux281~3_combout\);

-- Location: LCCOMB_X29_Y18_N10
\inst|Z80|u0|mcode|Mux281~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~5_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1)))) # (!\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|mcode|Mux281~5_combout\);

-- Location: LCCOMB_X29_Y18_N22
\inst|Z80|u0|alu|Q_t~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~270_combout\ = (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|alu|Q_t~270_combout\);

-- Location: LCCOMB_X29_Y18_N20
\inst|Z80|u0|mcode|Mux281~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~6_combout\ = (\inst|Z80|u0|mcode|Mux281~5_combout\ & (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~270_combout\) # (\inst|Z80|u0|mcode|Mux244~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux281~5_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~270_combout\,
	datad => \inst|Z80|u0|mcode|Mux244~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux281~6_combout\);

-- Location: LCCOMB_X25_Y18_N8
\inst|Z80|u0|mcode|Mux281~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~7_combout\ = (\inst|Z80|u0|mcode|Mux281~3_combout\) # ((!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux281~4_combout\) # (\inst|Z80|u0|mcode|Mux281~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux281~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux281~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux281~6_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux281~7_combout\);

-- Location: LCCOMB_X18_Y19_N8
\inst|Z80|u0|RegAddrA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA~0_combout\ = (!\inst|Z80|u0|XY_State\(1) & !\inst|Z80|u0|XY_State\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|XY_State\(1),
	datad => \inst|Z80|u0|XY_State\(0),
	combout => \inst|Z80|u0|RegAddrA~0_combout\);

-- Location: LCCOMB_X23_Y18_N6
\inst|Z80|u0|mcode|Mux127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux127~1_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux127~1_combout\);

-- Location: LCCOMB_X19_Y15_N18
\inst|Z80|u0|mcode|Mux281~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~2_combout\ = (\inst|Z80|u0|RegAddrA~0_combout\ & ((\inst|Z80|u0|mcode|Mux127~1_combout\ & (!\inst|Z80|u0|mcode|Mux147~3_combout\)) # (!\inst|Z80|u0|mcode|Mux127~1_combout\ & ((!\inst|Z80|u0|mcode|Mux147~0_combout\))))) # 
-- (!\inst|Z80|u0|RegAddrA~0_combout\ & (!\inst|Z80|u0|mcode|Mux147~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux281~2_combout\);

-- Location: LCCOMB_X19_Y19_N2
\inst|Z80|u0|mcode|Mux281~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~10_combout\ = (\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|mcode|Mux281~2_combout\ & ((\inst|Z80|u0|IR\(7)) # (!\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|mcode|Mux281~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux281~10_combout\);

-- Location: LCCOMB_X19_Y19_N20
\inst|Z80|u0|mcode|Mux281~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux281~9_combout\ = (\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|mcode|Mux281~7_combout\)))) # (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux281~8_combout\) # ((\inst|Z80|u0|mcode|Mux281~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux281~8_combout\,
	datab => \inst|Z80|u0|mcode|Mux281~7_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux281~10_combout\,
	combout => \inst|Z80|u0|mcode|Mux281~9_combout\);

-- Location: LCCOMB_X19_Y19_N30
\inst|Z80|u0|Save_ALU_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_ALU_r~0_combout\ = (\inst|Z80|u0|process_0~5_combout\ & (\inst|Z80|u0|Equal0~2_combout\ & \inst|Z80|u0|mcode|Mux281~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux281~9_combout\,
	combout => \inst|Z80|u0|Save_ALU_r~0_combout\);

-- Location: FF_X19_Y19_N31
\inst|Z80|u0|Save_ALU_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Save_ALU_r~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Save_ALU_r~q\);

-- Location: LCCOMB_X18_Y19_N26
\inst|Z80|u0|mcode|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Equal9~0_combout\ = (!\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|ISet\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|ISet\(0),
	combout => \inst|Z80|u0|mcode|Equal9~0_combout\);

-- Location: LCCOMB_X18_Y19_N2
\inst|Z80|u0|ALU_Op_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~16_combout\ = (!\inst|Z80|u0|IR\(6) & (((!\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(4))) # (!\inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|ALU_Op_r~16_combout\);

-- Location: LCCOMB_X19_Y19_N14
\inst|Z80|u0|ALU_Op_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~17_combout\ = (\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|ALU_Op_r~17_combout\);

-- Location: LCCOMB_X23_Y15_N0
\inst|Z80|u0|alu|Q_t~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~124_combout\ = (!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~124_combout\);

-- Location: LCCOMB_X25_Y16_N0
\inst|Z80|u0|mcode|Mux100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux100~0_combout\ = (\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux100~0_combout\);

-- Location: LCCOMB_X19_Y19_N12
\inst|Z80|u0|ALU_Op_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~15_combout\ = (\inst|Z80|u0|mcode|Mux100~0_combout\ & (\inst|Z80|u0|process_0~2_combout\ & (\inst|Z80|u0|Equal3~2_combout\ & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|process_0~2_combout\,
	datac => \inst|Z80|u0|Equal3~2_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|ALU_Op_r~15_combout\);

-- Location: LCCOMB_X19_Y19_N8
\inst|Z80|u0|ALU_Op_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~18_combout\ = (\inst|Z80|u0|alu|Q_t~124_combout\ & ((\inst|Z80|u0|ALU_Op_r~15_combout\) # ((\inst|Z80|u0|ALU_Op_r~16_combout\ & \inst|Z80|u0|ALU_Op_r~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r~16_combout\,
	datab => \inst|Z80|u0|ALU_Op_r~17_combout\,
	datac => \inst|Z80|u0|alu|Q_t~124_combout\,
	datad => \inst|Z80|u0|ALU_Op_r~15_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~18_combout\);

-- Location: LCCOMB_X18_Y19_N24
\inst|Z80|u0|ALU_Op_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~9_combout\ = (\inst|Z80|u0|process_0~5_combout\ & \inst|Z80|u0|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|process_0~5_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~9_combout\);

-- Location: LCCOMB_X19_Y19_N0
\inst|Z80|u0|ALU_Op_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~19_combout\ = (\inst|Z80|u0|ALU_Op_r~9_combout\ & ((\inst|Z80|u0|ALU_Op_r~18_combout\) # ((\inst|Z80|u0|mcode|Equal9~0_combout\ & !\inst|Z80|u0|mcode|Mux281~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Equal9~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux281~2_combout\,
	datac => \inst|Z80|u0|ALU_Op_r~18_combout\,
	datad => \inst|Z80|u0|ALU_Op_r~9_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~19_combout\);

-- Location: FF_X19_Y19_N1
\inst|Z80|u0|ALU_Op_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ALU_Op_r~19_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ALU_Op_r\(3));

-- Location: LCCOMB_X23_Y19_N24
\inst|Z80|u0|mcode|Mux75~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~15_combout\ = \inst|Z80|u0|IR\(6) $ (\inst|Z80|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux75~15_combout\);

-- Location: LCCOMB_X22_Y16_N20
\inst|Z80|u0|mcode|Mux147~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~2_combout\ = (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux147~2_combout\);

-- Location: LCCOMB_X22_Y20_N14
\inst|Z80|u0|mcode|Mux233~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux233~2_combout\ = (\inst|Z80|u0|IR\(3) & (((!\inst|Z80|u0|mcode|Mux244~0_combout\)))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|mcode|Mux147~2_combout\ & (\inst|Z80|u0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datab => \inst|Z80|u0|Equal3~1_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux244~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux233~2_combout\);

-- Location: LCCOMB_X22_Y20_N28
\inst|Z80|u0|mcode|Mux233~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux233~6_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(3))) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux233~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux233~2_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux233~6_combout\);

-- Location: LCCOMB_X26_Y19_N2
\inst|Z80|u0|mcode|Mux233~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux233~4_combout\ = ((\inst|Z80|u0|IR\(2)) # ((!\inst|Z80|u0|process_0~1_combout\ & !\inst|Z80|u0|mcode|Mux221~0_combout\))) # (!\inst|Z80|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|process_0~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux221~0_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux233~4_combout\);

-- Location: LCCOMB_X26_Y19_N24
\inst|Z80|u0|mcode|Mux233~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux233~3_combout\ = (\inst|Z80|u0|mcode|Mux110~2_combout\ & (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|process_0~1_combout\ & \inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux110~2_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|process_0~1_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux233~3_combout\);

-- Location: LCCOMB_X26_Y19_N12
\inst|Z80|u0|mcode|Mux233~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux233~5_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux233~3_combout\) # ((\inst|Z80|u0|IR\(3) & \inst|Z80|u0|mcode|Mux233~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|mcode|Mux233~4_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux233~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux233~5_combout\);

-- Location: LCCOMB_X19_Y19_N4
\inst|Z80|u0|mcode|Mux286~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux286~6_combout\ = (\inst|Z80|u0|mcode|Mux75~15_combout\ & (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux233~6_combout\) # (\inst|Z80|u0|mcode|Mux233~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux75~15_combout\,
	datab => \inst|Z80|u0|mcode|Mux233~6_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux233~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux286~6_combout\);

-- Location: LCCOMB_X19_Y21_N28
\inst|Z80|u0|mcode|Mux122~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux122~8_combout\ = (!\inst|Z80|u0|XY_State\(0) & (!\inst|Z80|u0|XY_State\(1) & (\inst|Z80|u0|mcode|Mux147~0_combout\ $ (\inst|Z80|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|XY_State\(0),
	datac => \inst|Z80|u0|XY_State\(1),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux122~8_combout\);

-- Location: LCCOMB_X19_Y21_N6
\inst|Z80|u0|mcode|Mux122~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux122~9_combout\ = \inst|Z80|u0|mcode|Mux147~3_combout\ $ (((\inst|Z80|u0|mcode|Mux122~8_combout\ & ((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|alu|Q_t~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~89_combout\,
	datad => \inst|Z80|u0|mcode|Mux122~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux122~9_combout\);

-- Location: LCCOMB_X19_Y21_N26
\inst|Z80|u0|mcode|Mux122~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux122~7_combout\ = (!\inst|Z80|u0|XY_State\(1) & (!\inst|Z80|u0|XY_State\(0) & ((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|alu|Q_t~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_State\(1),
	datab => \inst|Z80|u0|alu|Q_t~89_combout\,
	datac => \inst|Z80|u0|XY_State\(0),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux122~7_combout\);

-- Location: LCCOMB_X19_Y21_N8
\inst|Z80|u0|mcode|Mux122~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux122~6_combout\ = (\inst|Z80|u0|mcode|Mux122~7_combout\ & (\inst|Z80|u0|mcode|Mux147~0_combout\)) # (!\inst|Z80|u0|mcode|Mux122~7_combout\ & ((\inst|Z80|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux122~7_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux122~6_combout\);

-- Location: LCCOMB_X19_Y19_N28
\inst|Z80|u0|mcode|Mux122~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux122~10_combout\ = (\inst|Z80|u0|mcode|Mux75~15_combout\ & ((\inst|Z80|u0|IR\(3)) # ((\inst|Z80|u0|mcode|Mux122~9_combout\)))) # (!\inst|Z80|u0|mcode|Mux75~15_combout\ & (\inst|Z80|u0|IR\(3) & 
-- ((!\inst|Z80|u0|mcode|Mux122~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux75~15_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux122~9_combout\,
	datad => \inst|Z80|u0|mcode|Mux122~6_combout\,
	combout => \inst|Z80|u0|mcode|Mux122~10_combout\);

-- Location: LCCOMB_X25_Y21_N10
\inst|Z80|u0|mcode|Mux231~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux231~1_combout\ = (!\inst|Z80|u0|IR\(2) & (((!\inst|Z80|u0|MCycle\(0)) # (!\inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|mcode|Mux254~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux254~8_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux231~1_combout\);

-- Location: LCCOMB_X25_Y21_N28
\inst|Z80|u0|mcode|Mux286~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux286~4_combout\ = (\inst|Z80|u0|mcode|Mux231~1_combout\) # ((\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux127~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux231~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux286~4_combout\);

-- Location: LCCOMB_X19_Y19_N16
\inst|Z80|u0|mcode|Mux286~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux286~8_combout\ = (!\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux286~4_combout\) # (!\inst|Z80|u0|mcode|Mux92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux286~4_combout\,
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux92~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux286~8_combout\);

-- Location: LCCOMB_X19_Y19_N6
\inst|Z80|u0|mcode|Mux286~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux286~5_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|mcode|Mux286~8_combout\) # ((!\inst|Z80|u0|mcode|Mux75~15_combout\ & \inst|Z80|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux75~15_combout\,
	datab => \inst|Z80|u0|mcode|Mux286~8_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux286~5_combout\);

-- Location: LCCOMB_X18_Y19_N30
\inst|Z80|u0|mcode|Mux286~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux286~7_combout\ = (\inst|Z80|u0|mcode|Mux286~6_combout\) # ((\inst|Z80|u0|mcode|Mux286~5_combout\) # ((\inst|Z80|u0|mcode|Mux122~10_combout\ & \inst|Z80|u0|mcode|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux286~6_combout\,
	datab => \inst|Z80|u0|mcode|Mux122~10_combout\,
	datac => \inst|Z80|u0|mcode|Equal9~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux286~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux286~7_combout\);

-- Location: LCCOMB_X18_Y19_N16
\inst|Z80|u0|ALU_Op_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~8_combout\ = (\inst|Z80|u0|process_0~5_combout\ & (\inst|Z80|u0|mcode|Mux286~7_combout\ & \inst|Z80|u0|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|mcode|Mux286~7_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~8_combout\);

-- Location: FF_X18_Y19_N17
\inst|Z80|u0|ALU_Op_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ALU_Op_r~8_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ALU_Op_r\(0));

-- Location: LCCOMB_X21_Y18_N0
\inst|Z80|u0|alu|Q_t~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~148_combout\ = (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~148_combout\);

-- Location: LCCOMB_X19_Y21_N10
\inst|Z80|u0|mcode|Mux121~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux121~6_combout\ = \inst|Z80|u0|mcode|Mux147~3_combout\ $ (((\inst|Z80|u0|mcode|Mux122~8_combout\ & ((!\inst|Z80|u0|alu|Q_t~148_combout\) # (!\inst|Z80|u0|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|alu|Q_t~148_combout\,
	datad => \inst|Z80|u0|mcode|Mux122~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux121~6_combout\);

-- Location: LCCOMB_X19_Y21_N24
\inst|Z80|u0|mcode|Mux121~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux121~7_combout\ = (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(7) & (((\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|mcode|Mux121~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux121~6_combout\,
	combout => \inst|Z80|u0|mcode|Mux121~7_combout\);

-- Location: LCCOMB_X19_Y21_N2
\inst|Z80|u0|mcode|Mux121~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux121~10_combout\ = (!\inst|Z80|u0|XY_State\(1) & (!\inst|Z80|u0|XY_State\(0) & ((!\inst|Z80|u0|mcode|Mux121~7_combout\) # (!\inst|Z80|u0|alu|Q_t~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_State\(1),
	datab => \inst|Z80|u0|XY_State\(0),
	datac => \inst|Z80|u0|alu|Q_t~148_combout\,
	datad => \inst|Z80|u0|mcode|Mux121~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux121~10_combout\);

-- Location: LCCOMB_X19_Y21_N22
\inst|Z80|u0|mcode|Mux121~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux121~8_combout\ = (\inst|Z80|u0|mcode|Mux121~10_combout\ & ((\inst|Z80|u0|mcode|Mux147~0_combout\))) # (!\inst|Z80|u0|mcode|Mux121~10_combout\ & (\inst|Z80|u0|mcode|Mux147~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux121~10_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux121~8_combout\);

-- Location: LCCOMB_X19_Y21_N12
\inst|Z80|u0|mcode|Mux121~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux121~9_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux121~8_combout\) # ((\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|IR\(7) & (((\inst|Z80|u0|mcode|Mux121~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux121~8_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux121~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux121~9_combout\);

-- Location: LCCOMB_X28_Y16_N30
\inst|Z80|u0|ALU_Op_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~23_combout\ = ((!\inst|Z80|u0|mcode|Mux147~3_combout\ & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(5)))) # (!\inst|Z80|u0|mcode|Mux92~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|ALU_Op_r~23_combout\);

-- Location: LCCOMB_X28_Y16_N8
\inst|Z80|u0|ALU_Op_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~10_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(5)) # (!\inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|ALU_Op_r~10_combout\);

-- Location: LCCOMB_X28_Y16_N22
\inst|Z80|u0|ALU_Op_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~11_combout\ = (\inst|Z80|u0|ALU_Op_r~10_combout\) # ((!\inst|Z80|u0|IR\(2) & ((!\inst|Z80|u0|mcode|Mux254~8_combout\) # (!\inst|Z80|u0|mcode|Mux101~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datab => \inst|Z80|u0|ALU_Op_r~10_combout\,
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~11_combout\);

-- Location: LCCOMB_X28_Y16_N24
\inst|Z80|u0|ALU_Op_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~22_combout\ = (\inst|Z80|u0|mcode|Mux92~0_combout\ & (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|ALU_Op_r~22_combout\);

-- Location: LCCOMB_X28_Y16_N4
\inst|Z80|u0|ALU_Op_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~12_combout\ = (\inst|Z80|u0|ALU_Op_r~22_combout\) # ((\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|ALU_Op_r~23_combout\) # (\inst|Z80|u0|ALU_Op_r~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r~23_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|ALU_Op_r~11_combout\,
	datad => \inst|Z80|u0|ALU_Op_r~22_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~12_combout\);

-- Location: LCCOMB_X19_Y19_N18
\inst|Z80|u0|ALU_Op_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~13_combout\ = (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|ISet\(0) & (\inst|Z80|u0|mcode|Mux121~9_combout\)) # (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|ALU_Op_r~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux121~9_combout\,
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|ALU_Op_r~12_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~13_combout\);

-- Location: LCCOMB_X23_Y21_N16
\inst|Z80|u0|mcode|Mux232~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~11_combout\ = (\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(4))) # (!\inst|Z80|u0|MCycle\(2) & ((!\inst|Z80|u0|IR\(3)))))) # (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|mcode|Mux232~11_combout\);

-- Location: LCCOMB_X23_Y21_N2
\inst|Z80|u0|mcode|Mux232~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~12_combout\ = (\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|IR\(7)) # ((\inst|Z80|u0|mcode|Mux232~11_combout\) # (!\inst|Z80|u0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|Equal3~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux232~11_combout\,
	combout => \inst|Z80|u0|mcode|Mux232~12_combout\);

-- Location: LCCOMB_X25_Y17_N4
\inst|Z80|u0|mcode|Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux110~0_combout\ = (\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux110~0_combout\);

-- Location: LCCOMB_X19_Y21_N14
\inst|Z80|u0|mcode|Mux232~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~4_combout\ = ((\inst|Z80|u0|mcode|Mux147~3_combout\ & (\inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|mcode|Mux147~3_combout\ & ((\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|mcode|Mux110~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux110~0_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux232~4_combout\);

-- Location: LCCOMB_X26_Y17_N2
\inst|Z80|u0|alu|Q_t~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~117_combout\ = (!\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~117_combout\);

-- Location: LCCOMB_X26_Y21_N4
\inst|Z80|u0|mcode|Mux232~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~5_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IR\(0) & \inst|Z80|u0|alu|Q_t~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~117_combout\,
	combout => \inst|Z80|u0|mcode|Mux232~5_combout\);

-- Location: LCCOMB_X19_Y21_N0
\inst|Z80|u0|mcode|Mux232~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~14_combout\ = (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux147~2_combout\) # (\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux232~14_combout\);

-- Location: LCCOMB_X19_Y21_N16
\inst|Z80|u0|mcode|Mux232~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~6_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|mcode|Mux232~5_combout\) # (\inst|Z80|u0|mcode|Mux232~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux232~5_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux232~14_combout\,
	combout => \inst|Z80|u0|mcode|Mux232~6_combout\);

-- Location: LCCOMB_X19_Y21_N30
\inst|Z80|u0|mcode|Mux232~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~7_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux232~6_combout\) # ((\inst|Z80|u0|alu|Q_t~148_combout\ & !\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Mux232~6_combout\,
	datac => \inst|Z80|u0|alu|Q_t~148_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux232~7_combout\);

-- Location: LCCOMB_X19_Y16_N22
\inst|Z80|u0|mcode|Mux264~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~4_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux264~4_combout\);

-- Location: LCCOMB_X25_Y20_N20
\inst|Z80|u0|mcode|Mux232~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~8_combout\ = (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|mcode|Mux147~3_combout\ & (\inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|mcode|Mux147~3_combout\ & ((\inst|Z80|u0|IR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux232~8_combout\);

-- Location: LCCOMB_X25_Y20_N30
\inst|Z80|u0|mcode|Mux232~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~9_combout\ = (\inst|Z80|u0|mcode|Mux264~4_combout\ & ((\inst|Z80|u0|mcode|Mux221~0_combout\) # (\inst|Z80|u0|mcode|Mux232~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux221~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux264~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux232~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux232~9_combout\);

-- Location: LCCOMB_X19_Y21_N20
\inst|Z80|u0|mcode|Mux232~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~10_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux232~7_combout\) # ((\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|mcode|Mux232~9_combout\ & !\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux232~7_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux232~9_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux232~10_combout\);

-- Location: LCCOMB_X19_Y21_N18
\inst|Z80|u0|mcode|Mux232~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux232~13_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux232~10_combout\ & (\inst|Z80|u0|mcode|Mux232~12_combout\)) # (!\inst|Z80|u0|mcode|Mux232~10_combout\ & ((\inst|Z80|u0|mcode|Mux232~4_combout\))))) # 
-- (!\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|mcode|Mux232~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux232~12_combout\,
	datac => \inst|Z80|u0|mcode|Mux232~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux232~10_combout\,
	combout => \inst|Z80|u0|mcode|Mux232~13_combout\);

-- Location: LCCOMB_X18_Y19_N22
\inst|Z80|u0|ALU_Op_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~14_combout\ = (\inst|Z80|u0|ALU_Op_r~9_combout\ & ((\inst|Z80|u0|ALU_Op_r~13_combout\) # ((\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux232~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ALU_Op_r~13_combout\,
	datac => \inst|Z80|u0|mcode|Mux232~13_combout\,
	datad => \inst|Z80|u0|ALU_Op_r~9_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~14_combout\);

-- Location: FF_X18_Y19_N23
\inst|Z80|u0|ALU_Op_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ALU_Op_r~14_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ALU_Op_r\(1));

-- Location: LCCOMB_X29_Y19_N24
\inst|Z80|u0|mcode|Mux284~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~7_combout\ = (\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|MCycle\(2)) # (!\inst|Z80|u0|MCycle\(1))))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux284~7_combout\);

-- Location: LCCOMB_X29_Y19_N26
\inst|Z80|u0|mcode|Mux284~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~15_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|mcode|Mux284~7_combout\) # (\inst|Z80|u0|IR\(7))))) # (!\inst|Z80|u0|IR\(6) & (((!\inst|Z80|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux284~7_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux284~15_combout\);

-- Location: LCCOMB_X25_Y19_N22
\inst|Z80|u0|mcode|Mux284~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~8_combout\ = (\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(2)) # (!\inst|Z80|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux284~8_combout\);

-- Location: LCCOMB_X25_Y19_N28
\inst|Z80|u0|mcode|Mux284~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~6_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux284~6_combout\);

-- Location: LCCOMB_X25_Y19_N12
\inst|Z80|u0|mcode|Mux284~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~9_combout\ = (\inst|Z80|u0|mcode|Mux284~15_combout\) # ((\inst|Z80|u0|mcode|Mux284~6_combout\) # ((!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux284~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux284~15_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux284~8_combout\,
	datad => \inst|Z80|u0|mcode|Mux284~6_combout\,
	combout => \inst|Z80|u0|mcode|Mux284~9_combout\);

-- Location: LCCOMB_X25_Y19_N16
\inst|Z80|u0|mcode|Mux284~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~11_combout\ = (\inst|Z80|u0|IR\(7)) # ((\inst|Z80|u0|IR\(6)) # (\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux284~11_combout\);

-- Location: LCCOMB_X23_Y18_N8
\inst|Z80|u0|mcode|Mux131~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux131~4_combout\ = ((\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|RegAddrA~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|RegAddrA~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux131~4_combout\);

-- Location: LCCOMB_X25_Y19_N30
\inst|Z80|u0|mcode|Mux284~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~10_combout\ = (\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux131~4_combout\ & (!\inst|Z80|u0|mcode|Mux147~3_combout\)) # (!\inst|Z80|u0|mcode|Mux131~4_combout\ & ((!\inst|Z80|u0|mcode|Mux147~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux131~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux284~10_combout\);

-- Location: LCCOMB_X22_Y21_N6
\inst|Z80|u0|mcode|Mux284~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~16_combout\ = (!\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|MCycle\(2)) # (!\inst|Z80|u0|mcode|Mux101~2_combout\)) # (!\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|mcode|Mux101~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux284~16_combout\);

-- Location: LCCOMB_X21_Y21_N20
\inst|Z80|u0|mcode|Mux284~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~12_combout\ = (\inst|Z80|u0|mcode|Mux284~16_combout\) # ((!\inst|Z80|u0|mcode|Mux147~3_combout\ & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux284~16_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux284~12_combout\);

-- Location: LCCOMB_X25_Y19_N6
\inst|Z80|u0|mcode|Mux284~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~13_combout\ = (\inst|Z80|u0|mcode|Mux284~10_combout\) # ((!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux284~11_combout\) # (\inst|Z80|u0|mcode|Mux284~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|Mux284~11_combout\,
	datac => \inst|Z80|u0|mcode|Mux284~10_combout\,
	datad => \inst|Z80|u0|mcode|Mux284~12_combout\,
	combout => \inst|Z80|u0|mcode|Mux284~13_combout\);

-- Location: LCCOMB_X25_Y19_N0
\inst|Z80|u0|mcode|Mux284~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux284~14_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|mcode|Mux284~9_combout\)) # (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux284~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux284~9_combout\,
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux284~13_combout\,
	combout => \inst|Z80|u0|mcode|Mux284~14_combout\);

-- Location: LCCOMB_X18_Y18_N0
\inst|Z80|u0|ALU_Op_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ALU_Op_r~20_combout\ = (\inst|Z80|u0|process_0~5_combout\ & (\inst|Z80|u0|mcode|Mux284~14_combout\ & \inst|Z80|u0|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|mcode|Mux284~14_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|ALU_Op_r~20_combout\);

-- Location: FF_X18_Y18_N1
\inst|Z80|u0|ALU_Op_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ALU_Op_r~20_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ALU_Op_r\(2));

-- Location: LCCOMB_X18_Y18_N30
\inst|Z80|u0|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~7_combout\ = (\inst|Z80|u0|ALU_Op_r\(3)) # (((!\inst|Z80|u0|ALU_Op_r\(2)) # (!\inst|Z80|u0|ALU_Op_r\(1))) # (!\inst|Z80|u0|ALU_Op_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(2),
	combout => \inst|Z80|u0|process_0~7_combout\);

-- Location: LCCOMB_X18_Y17_N26
\inst|Z80|u0|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~8_combout\ = (\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|process_0~7_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal2~0_combout\,
	datab => \inst|Z80|u0|Save_ALU_r~q\,
	datac => \inst|Z80|u0|process_0~7_combout\,
	combout => \inst|Z80|u0|process_0~8_combout\);

-- Location: LCCOMB_X21_Y20_N10
\inst|Z80|u0|mcode|Mux218~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux218~1_combout\ = (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|alu|Q_t~86_combout\ & (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|alu|Q_t~86_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|process_0~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux218~1_combout\);

-- Location: LCCOMB_X21_Y16_N18
\inst|Z80|u0|alu|Q_t~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~145_combout\ = (!\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~145_combout\);

-- Location: LCCOMB_X25_Y20_N0
\inst|Z80|u0|alu|Q_t~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~93_combout\ = (\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~93_combout\);

-- Location: LCCOMB_X25_Y20_N16
\inst|Z80|u0|alu|Q_t~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~356_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|alu|Q_t~356_combout\);

-- Location: LCCOMB_X21_Y20_N26
\inst|Z80|u0|mcode|Mux255~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~14_combout\ = (\inst|Z80|u0|alu|Q_t~88_combout\) # ((\inst|Z80|u0|alu|Q_t~93_combout\ & (\inst|Z80|u0|alu|Q_t~356_combout\ & !\inst|Z80|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~88_combout\,
	datab => \inst|Z80|u0|alu|Q_t~93_combout\,
	datac => \inst|Z80|u0|alu|Q_t~356_combout\,
	datad => \inst|Z80|u0|Equal4~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~14_combout\);

-- Location: LCCOMB_X18_Y20_N20
\inst|Z80|u0|alu|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux7~2_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Mux7~2_combout\);

-- Location: LCCOMB_X21_Y20_N2
\inst|Z80|u0|mcode|Mux255~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~18_combout\ = (\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|alu|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|alu|Mux7~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~18_combout\);

-- Location: LCCOMB_X30_Y18_N0
\inst|Z80|u0|alu|Q_t~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~90_combout\ = (!\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~90_combout\);

-- Location: LCCOMB_X29_Y19_N10
\inst|Z80|u0|mcode|Mux255~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~17_combout\ = (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|mcode|Mux100~0_combout\ & \inst|Z80|u0|alu|Q_t~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~90_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~17_combout\);

-- Location: LCCOMB_X21_Y20_N20
\inst|Z80|u0|mcode|Mux255~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~13_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|Equal3~2_combout\ & ((\inst|Z80|u0|mcode|Mux255~18_combout\) # (\inst|Z80|u0|mcode|Mux255~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux255~18_combout\,
	datac => \inst|Z80|u0|Equal3~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~17_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~13_combout\);

-- Location: LCCOMB_X21_Y20_N4
\inst|Z80|u0|mcode|Mux255~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~15_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux255~13_combout\) # ((\inst|Z80|u0|alu|Q_t~145_combout\ & \inst|Z80|u0|mcode|Mux255~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|alu|Q_t~145_combout\,
	datac => \inst|Z80|u0|mcode|Mux255~14_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~13_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~15_combout\);

-- Location: LCCOMB_X25_Y21_N26
\inst|Z80|u0|alu|Q_t~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~353_combout\ = (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~353_combout\);

-- Location: LCCOMB_X25_Y21_N8
\inst|Z80|u0|mcode|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux68~0_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(5))) # (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|alu|Q_t~353_combout\ & ((!\inst|Z80|u0|IR\(3)) # (!\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|alu|Q_t~353_combout\,
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux68~0_combout\);

-- Location: LCCOMB_X25_Y21_N30
\inst|Z80|u0|alu|Q_t~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~354_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(3))))) # (!\inst|Z80|u0|IR\(1) & (((!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|IR\(3))) # (!\inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Q_t~354_combout\);

-- Location: LCCOMB_X24_Y20_N12
\inst|Z80|u0|alu|Q_t~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~266_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|alu|Q_t~266_combout\);

-- Location: LCCOMB_X23_Y19_N28
\inst|Z80|u0|alu|Q_t~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~248_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|alu|Q_t~248_combout\);

-- Location: LCCOMB_X24_Y21_N24
\inst|Z80|u0|alu|Q_t~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~404_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~248_combout\) # ((\inst|Z80|u0|IR\(2) & !\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~248_combout\,
	combout => \inst|Z80|u0|alu|Q_t~404_combout\);

-- Location: LCCOMB_X25_Y21_N4
\inst|Z80|u0|alu|Q_t~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~355_combout\ = (\inst|Z80|u0|alu|Q_t~404_combout\) # ((\inst|Z80|u0|alu|Q_t~354_combout\ & (\inst|Z80|u0|alu|Q_t~266_combout\ & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~354_combout\,
	datab => \inst|Z80|u0|alu|Q_t~266_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|alu|Q_t~404_combout\,
	combout => \inst|Z80|u0|alu|Q_t~355_combout\);

-- Location: LCCOMB_X25_Y21_N12
\inst|Z80|u0|alu|Q_t~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~350_combout\ = (\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|IR\(4) & \inst|Z80|u0|mcode|Mux147~3_combout\)) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~350_combout\);

-- Location: LCCOMB_X25_Y21_N22
\inst|Z80|u0|alu|Q_t~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~351_combout\ = (\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|mcode|Mux254~8_combout\)) # (!\inst|Z80|u0|alu|Q_t~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~351_combout\);

-- Location: LCCOMB_X25_Y21_N16
\inst|Z80|u0|alu|Q_t~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~352_combout\ = (\inst|Z80|u0|alu|Q_t~350_combout\) # ((\inst|Z80|u0|alu|Q_t~351_combout\) # ((!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|alu|Q_t~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~350_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~351_combout\,
	datad => \inst|Z80|u0|alu|Q_t~93_combout\,
	combout => \inst|Z80|u0|alu|Q_t~352_combout\);

-- Location: LCCOMB_X25_Y21_N14
\inst|Z80|u0|mcode|Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux68~1_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux68~0_combout\ & (\inst|Z80|u0|alu|Q_t~355_combout\)) # (!\inst|Z80|u0|mcode|Mux68~0_combout\ & ((\inst|Z80|u0|alu|Q_t~352_combout\))))) # (!\inst|Z80|u0|IR\(4) & 
-- (\inst|Z80|u0|mcode|Mux68~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux68~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~355_combout\,
	datad => \inst|Z80|u0|alu|Q_t~352_combout\,
	combout => \inst|Z80|u0|mcode|Mux68~1_combout\);

-- Location: LCCOMB_X25_Y21_N6
\inst|Z80|u0|mcode|Mux255~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~8_combout\ = (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux255~8_combout\);

-- Location: LCCOMB_X25_Y21_N0
\inst|Z80|u0|mcode|Mux255~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~9_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux255~8_combout\) # ((\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|mcode|Mux127~1_combout\)))) # (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|MCycle\(0) & 
-- (\inst|Z80|u0|mcode|Mux127~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~9_combout\);

-- Location: LCCOMB_X25_Y21_N18
\inst|Z80|u0|mcode|Mux255~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~10_combout\ = (\inst|Z80|u0|mcode|Mux127~1_combout\ & (((\inst|Z80|u0|mcode|Mux147~2_combout\ & \inst|Z80|u0|mcode|Mux255~9_combout\)))) # (!\inst|Z80|u0|mcode|Mux127~1_combout\ & (((\inst|Z80|u0|mcode|Mux147~2_combout\ & 
-- \inst|Z80|u0|mcode|Mux255~9_combout\)) # (!\inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~9_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~10_combout\);

-- Location: LCCOMB_X25_Y21_N20
\inst|Z80|u0|mcode|Mux255~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~11_combout\ = (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux255~10_combout\))) # (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux68~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|mcode|Mux68~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~10_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~11_combout\);

-- Location: LCCOMB_X21_Y20_N18
\inst|Z80|u0|mcode|Mux255~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~12_combout\ = (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux255~11_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux255~11_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~12_combout\);

-- Location: LCCOMB_X21_Y20_N22
\inst|Z80|u0|mcode|Mux255~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux255~16_combout\ = (\inst|Z80|u0|mcode|Mux255~12_combout\) # ((\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux218~1_combout\) # (\inst|Z80|u0|mcode|Mux255~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux218~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux255~15_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux255~12_combout\,
	combout => \inst|Z80|u0|mcode|Mux255~16_combout\);

-- Location: LCCOMB_X26_Y19_N18
\inst|Z80|u0|mcode|Mux253~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~8_combout\ = (\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux253~8_combout\);

-- Location: LCCOMB_X29_Y17_N28
\inst|Z80|u0|mcode|Mux147~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~1_combout\ = (\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux147~1_combout\);

-- Location: LCCOMB_X28_Y15_N14
\inst|Z80|u0|mcode|Mux266~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux266~2_combout\ = (\inst|Z80|u0|IR\(5) & ((!\inst|Z80|u0|mcode|Mux147~1_combout\) # (!\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux147~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux266~2_combout\);

-- Location: LCCOMB_X26_Y19_N14
\inst|Z80|u0|mcode|Mux266~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux266~3_combout\ = (((!\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|mcode|Mux147~3_combout\)) # (!\inst|Z80|u0|mcode|Mux127~0_combout\)) # (!\inst|Z80|u0|alu|Q_t~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|mcode|Mux127~0_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux266~3_combout\);

-- Location: LCCOMB_X30_Y18_N26
\inst|Z80|u0|alu|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux7~1_combout\ = (\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Mux7~1_combout\);

-- Location: LCCOMB_X30_Y19_N24
\inst|Z80|u0|mcode|Mux266~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux266~0_combout\ = (((!\inst|Z80|u0|mcode|Mux147~5_combout\) # (!\inst|Z80|u0|alu|Mux7~1_combout\)) # (!\inst|Z80|u0|alu|Q_t~270_combout\)) # (!\inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~270_combout\,
	datac => \inst|Z80|u0|alu|Mux7~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux266~0_combout\);

-- Location: LCCOMB_X29_Y19_N22
\inst|Z80|u0|mcode|Mux266~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux266~1_combout\ = (\inst|Z80|u0|ISet\(0)) # (((\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux266~0_combout\)) # (!\inst|Z80|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux266~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux266~1_combout\);

-- Location: LCCOMB_X26_Y19_N28
\inst|Z80|u0|mcode|Mux266~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux266~4_combout\ = (\inst|Z80|u0|mcode|Mux266~1_combout\) # ((!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux266~2_combout\) # (\inst|Z80|u0|mcode|Mux266~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux266~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux266~3_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux266~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux266~4_combout\);

-- Location: LCCOMB_X26_Y19_N0
\inst|Z80|u0|mcode|Mux266~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux266~5_combout\ = (\inst|Z80|u0|ISet\(1) & (((!\inst|Z80|u0|mcode|Mux253~8_combout\)) # (!\inst|Z80|u0|mcode|IMode[1]~4_combout\))) # (!\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|mcode|Mux266~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux253~8_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux266~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux266~5_combout\);

-- Location: LCCOMB_X18_Y17_N0
\inst|Z80|u0|Read_To_Reg_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Read_To_Reg_r~2_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|mcode|Mux255~16_combout\) # (!\inst|Z80|u0|mcode|Mux266~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Equal0~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux255~16_combout\,
	datad => \inst|Z80|u0|mcode|Mux266~5_combout\,
	combout => \inst|Z80|u0|Read_To_Reg_r~2_combout\);

-- Location: FF_X18_Y17_N1
\inst|Z80|u0|Read_To_Reg_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Read_To_Reg_r~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Read_To_Reg_r\(1));

-- Location: LCCOMB_X23_Y18_N2
\inst|Z80|u0|mcode|Mux253~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~5_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux147~3_combout\ & ((\inst|Z80|u0|IR\(7))))) # (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|mcode|Mux147~2_combout\ & !\inst|Z80|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux253~5_combout\);

-- Location: LCCOMB_X23_Y18_N12
\inst|Z80|u0|mcode|Mux253~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~6_combout\ = (!\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|Equal4~1_combout\ & \inst|Z80|u0|mcode|Mux253~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|Equal4~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux253~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux253~6_combout\);

-- Location: LCCOMB_X23_Y20_N26
\inst|Z80|u0|alu|Q_t~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~87_combout\ = (!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~87_combout\);

-- Location: LCCOMB_X29_Y17_N30
\inst|Z80|u0|mcode|Mux147~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~6_combout\ = (\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux147~6_combout\);

-- Location: LCCOMB_X24_Y18_N30
\inst|Z80|u0|mcode|Mux101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux101~3_combout\ = (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux101~3_combout\);

-- Location: LCCOMB_X29_Y18_N16
\inst|Z80|u0|mcode|Mux253~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~3_combout\ = (\inst|Z80|u0|mcode|Mux101~2_combout\ & (\inst|Z80|u0|mcode|Mux147~6_combout\ & (\inst|Z80|u0|mcode|Mux101~3_combout\ & \inst|Z80|u0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~6_combout\,
	datac => \inst|Z80|u0|mcode|Mux101~3_combout\,
	datad => \inst|Z80|u0|Equal3~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux253~3_combout\);

-- Location: LCCOMB_X24_Y18_N28
\inst|Z80|u0|mcode|Mux253~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~4_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux253~3_combout\) # ((\inst|Z80|u0|mcode|Mux244~0_combout\ & !\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux253~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux253~4_combout\);

-- Location: LCCOMB_X24_Y18_N26
\inst|Z80|u0|mcode|Mux253~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~7_combout\ = (\inst|Z80|u0|mcode|Mux253~4_combout\) # ((\inst|Z80|u0|mcode|Mux253~6_combout\ & (\inst|Z80|u0|alu|Q_t~87_combout\ & !\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux253~6_combout\,
	datab => \inst|Z80|u0|alu|Q_t~87_combout\,
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux253~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux253~7_combout\);

-- Location: LCCOMB_X23_Y18_N30
\inst|Z80|u0|mcode|Mux253~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~9_combout\ = (\inst|Z80|u0|mcode|Mux253~7_combout\ & ((\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|IMode[1]~4_combout\))) # (!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux253~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux253~9_combout\);

-- Location: LCCOMB_X18_Y17_N18
\inst|Z80|u0|Read_To_Reg_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Read_To_Reg_r~6_combout\ = (\inst|Z80|u0|mcode|Mux253~9_combout\ & (\inst|Z80|u0|Equal0~2_combout\ & \inst|Z80|u0|mcode|Mux266~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux253~9_combout\,
	datac => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux266~5_combout\,
	combout => \inst|Z80|u0|Read_To_Reg_r~6_combout\);

-- Location: FF_X18_Y17_N19
\inst|Z80|u0|Read_To_Reg_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Read_To_Reg_r~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Read_To_Reg_r\(3));

-- Location: LCCOMB_X29_Y19_N14
\inst|Z80|u0|mcode|Mux254~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~21_combout\ = (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux254~21_combout\);

-- Location: LCCOMB_X29_Y19_N12
\inst|Z80|u0|mcode|Mux254~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~27_combout\ = (\inst|Z80|u0|mcode|Mux254~21_combout\) # ((\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|alu|Q_t~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|mcode|Mux254~21_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|alu|Q_t~90_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~27_combout\);

-- Location: LCCOMB_X29_Y19_N28
\inst|Z80|u0|mcode|Mux254~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~22_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux254~22_combout\);

-- Location: LCCOMB_X29_Y19_N16
\inst|Z80|u0|mcode|Mux103~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~5_combout\ = (!\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux103~5_combout\);

-- Location: LCCOMB_X29_Y19_N2
\inst|Z80|u0|mcode|Mux254~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~19_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|IR\(3)) # (!\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux254~19_combout\);

-- Location: LCCOMB_X29_Y19_N8
\inst|Z80|u0|mcode|Mux254~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~20_combout\ = (\inst|Z80|u0|mcode|Mux147~2_combout\ & (\inst|Z80|u0|mcode|Mux103~5_combout\ & ((\inst|Z80|u0|IR\(1)) # (\inst|Z80|u0|mcode|Mux254~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux103~5_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux254~19_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~20_combout\);

-- Location: LCCOMB_X29_Y19_N30
\inst|Z80|u0|mcode|Mux254~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~23_combout\ = (\inst|Z80|u0|mcode|IMode[1]~4_combout\ & ((\inst|Z80|u0|mcode|Mux254~20_combout\) # ((\inst|Z80|u0|mcode|Mux254~27_combout\ & \inst|Z80|u0|mcode|Mux254~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux254~27_combout\,
	datab => \inst|Z80|u0|mcode|Mux254~22_combout\,
	datac => \inst|Z80|u0|mcode|Mux254~20_combout\,
	datad => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~23_combout\);

-- Location: LCCOMB_X21_Y20_N8
\inst|Z80|u0|mcode|Mux254~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~9_combout\ = (\inst|Z80|u0|ISet\(0)) # ((!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|Equal4~1_combout\ & \inst|Z80|u0|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|Equal4~1_combout\,
	datad => \inst|Z80|u0|process_0~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~9_combout\);

-- Location: LCCOMB_X22_Y20_N10
\inst|Z80|u0|alu|Q_t~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~284_combout\ = (\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(2) $ (\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|alu|Q_t~284_combout\);

-- Location: LCCOMB_X22_Y20_N30
\inst|Z80|u0|mcode|Mux254~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~25_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|alu|Q_t~284_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|alu|Q_t~284_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~25_combout\);

-- Location: LCCOMB_X22_Y20_N24
\inst|Z80|u0|mcode|Mux254~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~10_combout\ = (\inst|Z80|u0|mcode|Mux254~8_combout\ & (\inst|Z80|u0|IR\(5) & ((!\inst|Z80|u0|MCycle\(0)) # (!\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux254~8_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux254~10_combout\);

-- Location: LCCOMB_X22_Y20_N26
\inst|Z80|u0|mcode|Mux254~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~11_combout\ = (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux254~25_combout\) # (\inst|Z80|u0|mcode|Mux254~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux254~25_combout\,
	datad => \inst|Z80|u0|mcode|Mux254~10_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~11_combout\);

-- Location: LCCOMB_X21_Y20_N24
\inst|Z80|u0|mcode|Mux254~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~12_combout\ = (\inst|Z80|u0|IR\(7) & (((!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|mcode|Mux254~11_combout\)) # (!\inst|Z80|u0|alu|Q_t~357_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~357_combout\,
	datad => \inst|Z80|u0|mcode|Mux254~11_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~12_combout\);

-- Location: LCCOMB_X22_Y20_N22
\inst|Z80|u0|mcode|Mux238~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux238~0_combout\ = (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux238~0_combout\);

-- Location: LCCOMB_X22_Y20_N20
\inst|Z80|u0|mcode|Mux295~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux295~0_combout\ = (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux295~0_combout\);

-- Location: LCCOMB_X24_Y20_N18
\inst|Z80|u0|mcode|Mux254~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~26_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|mcode|Mux295~0_combout\ & ((\inst|Z80|u0|IR\(4)) # (!\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux295~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~26_combout\);

-- Location: LCCOMB_X24_Y20_N26
\inst|Z80|u0|mcode|Mux254~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~13_combout\ = (\inst|Z80|u0|mcode|Mux238~0_combout\ & ((\inst|Z80|u0|mcode|Mux254~26_combout\) # ((\inst|Z80|u0|alu|Q_t~89_combout\ & !\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~89_combout\,
	datab => \inst|Z80|u0|mcode|Mux238~0_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux254~26_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~13_combout\);

-- Location: LCCOMB_X19_Y20_N8
\inst|Z80|u0|mcode|Mux254~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~14_combout\ = (\inst|Z80|u0|IR\(2) & (((!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|mcode|Mux147~3_combout\)) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux254~14_combout\);

-- Location: LCCOMB_X21_Y20_N14
\inst|Z80|u0|mcode|Mux254~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~15_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~248_combout\) # (\inst|Z80|u0|mcode|Mux254~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~248_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux254~14_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~15_combout\);

-- Location: LCCOMB_X29_Y20_N6
\inst|Z80|u0|alu|Q_t~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~414_combout\ = (\inst|Z80|u0|IR\(6)) # ((!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # (\inst|Z80|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux147~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~414_combout\);

-- Location: LCCOMB_X29_Y20_N2
\inst|Z80|u0|alu|Q_t~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~358_combout\ = (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(6)) # ((!\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~358_combout\);

-- Location: LCCOMB_X29_Y20_N8
\inst|Z80|u0|alu|Q_t~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~359_combout\ = (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|alu|Q_t~266_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|alu|Q_t~266_combout\,
	combout => \inst|Z80|u0|alu|Q_t~359_combout\);

-- Location: LCCOMB_X29_Y20_N30
\inst|Z80|u0|alu|Q_t~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~360_combout\ = (\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|alu|Q_t~358_combout\) # (\inst|Z80|u0|alu|Q_t~359_combout\)))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|alu|Q_t~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|alu|Q_t~358_combout\,
	datac => \inst|Z80|u0|alu|Q_t~359_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~360_combout\);

-- Location: LCCOMB_X23_Y20_N28
\inst|Z80|u0|alu|Q_t~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~238_combout\ = (\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Q_t~238_combout\);

-- Location: LCCOMB_X23_Y20_N10
\inst|Z80|u0|alu|Q_t~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~361_combout\ = (\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|alu|Q_t~238_combout\)) # (!\inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|alu|Q_t~238_combout\,
	combout => \inst|Z80|u0|alu|Q_t~361_combout\);

-- Location: LCCOMB_X29_Y20_N20
\inst|Z80|u0|alu|Q_t~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~405_combout\ = ((!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|mcode|Mux254~8_combout\))) # (!\inst|Z80|u0|alu|Q_t~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~405_combout\);

-- Location: LCCOMB_X29_Y20_N24
\inst|Z80|u0|alu|Q_t~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~362_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(3)) # ((\inst|Z80|u0|alu|Q_t~405_combout\)))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|alu|Q_t~361_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~361_combout\,
	datad => \inst|Z80|u0|alu|Q_t~405_combout\,
	combout => \inst|Z80|u0|alu|Q_t~362_combout\);

-- Location: LCCOMB_X29_Y20_N18
\inst|Z80|u0|alu|Q_t~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~363_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~362_combout\ & (\inst|Z80|u0|alu|Q_t~414_combout\)) # (!\inst|Z80|u0|alu|Q_t~362_combout\ & ((\inst|Z80|u0|alu|Q_t~360_combout\))))) # (!\inst|Z80|u0|IR\(3) & 
-- (((\inst|Z80|u0|alu|Q_t~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~414_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~360_combout\,
	datad => \inst|Z80|u0|alu|Q_t~362_combout\,
	combout => \inst|Z80|u0|alu|Q_t~363_combout\);

-- Location: LCCOMB_X21_Y20_N28
\inst|Z80|u0|mcode|Mux254~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~16_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux254~15_combout\) # ((!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|alu|Q_t~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux254~15_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|alu|Q_t~363_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~16_combout\);

-- Location: LCCOMB_X21_Y20_N6
\inst|Z80|u0|mcode|Mux254~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~17_combout\ = (\inst|Z80|u0|mcode|Mux254~12_combout\) # ((!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux254~13_combout\) # (\inst|Z80|u0|mcode|Mux254~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Mux254~12_combout\,
	datac => \inst|Z80|u0|mcode|Mux254~13_combout\,
	datad => \inst|Z80|u0|mcode|Mux254~16_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~17_combout\);

-- Location: LCCOMB_X21_Y20_N0
\inst|Z80|u0|mcode|Mux254~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~18_combout\ = (\inst|Z80|u0|ISet\(0) & (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|mcode|Mux254~9_combout\))) # (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux254~17_combout\) # ((\inst|Z80|u0|IR\(2) & 
-- \inst|Z80|u0|mcode|Mux254~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|mcode|Mux254~9_combout\,
	datad => \inst|Z80|u0|mcode|Mux254~17_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~18_combout\);

-- Location: LCCOMB_X21_Y20_N12
\inst|Z80|u0|mcode|Mux254~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux254~24_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux218~1_combout\) # ((\inst|Z80|u0|mcode|Mux254~23_combout\)))) # (!\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|mcode|Mux254~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux218~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux254~23_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux254~18_combout\,
	combout => \inst|Z80|u0|mcode|Mux254~24_combout\);

-- Location: LCCOMB_X18_Y17_N14
\inst|Z80|u0|Read_To_Reg_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Read_To_Reg_r~1_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|mcode|Mux254~24_combout\) # (!\inst|Z80|u0|mcode|Mux266~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux254~24_combout\,
	datac => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux266~5_combout\,
	combout => \inst|Z80|u0|Read_To_Reg_r~1_combout\);

-- Location: FF_X18_Y17_N15
\inst|Z80|u0|Read_To_Reg_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Read_To_Reg_r~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Read_To_Reg_r\(2));

-- Location: LCCOMB_X18_Y17_N22
\inst|Z80|u0|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Mux73~0_combout\ = (\inst|Z80|u0|Read_To_Reg_r\(3) & (!\inst|Z80|u0|Read_To_Reg_r\(2) & \inst|Z80|u0|Read_To_Reg_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Read_To_Reg_r\(3),
	datac => \inst|Z80|u0|Read_To_Reg_r\(2),
	datad => \inst|Z80|u0|Read_To_Reg_r\(4),
	combout => \inst|Z80|u0|Mux73~0_combout\);

-- Location: LCCOMB_X26_Y20_N20
\inst|Z80|u0|alu|Q_t~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~320_combout\ = (!\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Q_t~320_combout\);

-- Location: LCCOMB_X26_Y20_N18
\inst|Z80|u0|mcode|Mux256~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~8_combout\ = (!\inst|Z80|u0|alu|Q_t~320_combout\ & (\inst|Z80|u0|mcode|Mux147~3_combout\ & (\inst|Z80|u0|alu|Q_t~93_combout\ & !\inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~320_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|alu|Q_t~93_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux256~8_combout\);

-- Location: LCCOMB_X29_Y20_N4
\inst|Z80|u0|alu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux7~0_combout\ = (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Mux7~0_combout\);

-- Location: LCCOMB_X25_Y20_N22
\inst|Z80|u0|mcode|Mux256~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~12_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux100~0_combout\ & \inst|Z80|u0|mcode|Mux147~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux256~12_combout\);

-- Location: LCCOMB_X24_Y20_N22
\inst|Z80|u0|mcode|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux47~1_combout\ = \inst|Z80|u0|MCycle\(0) $ (((!\inst|Z80|u0|IR\(4)) # (!\inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux47~1_combout\);

-- Location: LCCOMB_X25_Y20_N24
\inst|Z80|u0|mcode|Mux256~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~13_combout\ = (!\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|mcode|Mux47~1_combout\ & (\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|alu|Q_t~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|mcode|Mux47~1_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|alu|Q_t~93_combout\,
	combout => \inst|Z80|u0|mcode|Mux256~13_combout\);

-- Location: LCCOMB_X25_Y20_N4
\inst|Z80|u0|mcode|Mux256~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~6_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|mcode|Mux256~12_combout\) # (\inst|Z80|u0|mcode|Mux256~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux256~12_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux256~13_combout\,
	combout => \inst|Z80|u0|mcode|Mux256~6_combout\);

-- Location: LCCOMB_X24_Y19_N14
\inst|Z80|u0|alu|Q_t~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~397_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux147~5_combout\ & \inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~397_combout\);

-- Location: LCCOMB_X25_Y20_N14
\inst|Z80|u0|mcode|Mux256~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~7_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux256~6_combout\) # ((\inst|Z80|u0|alu|Mux7~0_combout\ & \inst|Z80|u0|alu|Q_t~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Mux7~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux256~6_combout\,
	datad => \inst|Z80|u0|alu|Q_t~397_combout\,
	combout => \inst|Z80|u0|mcode|Mux256~7_combout\);

-- Location: LCCOMB_X18_Y20_N16
\inst|Z80|u0|mcode|Mux256~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~9_combout\ = (\inst|Z80|u0|mcode|Mux218~1_combout\) # ((!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux256~8_combout\) # (\inst|Z80|u0|mcode|Mux256~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Mux218~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux256~8_combout\,
	datad => \inst|Z80|u0|mcode|Mux256~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux256~9_combout\);

-- Location: LCCOMB_X25_Y20_N12
\inst|Z80|u0|No_BTR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|No_BTR~0_combout\ = (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|No_BTR~0_combout\);

-- Location: LCCOMB_X24_Y20_N0
\inst|Z80|u0|alu|Q_t~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~337_combout\ = (\inst|Z80|u0|mcode|Mux47~1_combout\) # (((\inst|Z80|u0|IR\(2)) # (!\inst|Z80|u0|alu|Q_t~87_combout\)) # (!\inst|Z80|u0|No_BTR~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux47~1_combout\,
	datab => \inst|Z80|u0|No_BTR~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~87_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~337_combout\);

-- Location: LCCOMB_X23_Y20_N16
\inst|Z80|u0|alu|Q_t~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~344_combout\ = (\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(3) & \inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~344_combout\);

-- Location: LCCOMB_X24_Y20_N24
\inst|Z80|u0|alu|Q_t~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~403_combout\ = ((\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(1)))) # (!\inst|Z80|u0|alu|Q_t~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|alu|Q_t~86_combout\,
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~403_combout\);

-- Location: LCCOMB_X24_Y20_N16
\inst|Z80|u0|alu|Q_t~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~345_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~403_combout\)))) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~344_combout\) # ((!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~344_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~403_combout\,
	combout => \inst|Z80|u0|alu|Q_t~345_combout\);

-- Location: LCCOMB_X24_Y20_N30
\inst|Z80|u0|alu|Q_t~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~346_combout\ = (\inst|Z80|u0|alu|Q_t~87_combout\ & (((\inst|Z80|u0|alu|Q_t~345_combout\)))) # (!\inst|Z80|u0|alu|Q_t~87_combout\ & ((\inst|Z80|u0|alu|Q_t~248_combout\) # ((\inst|Z80|u0|alu|Q_t~148_combout\ & 
-- \inst|Z80|u0|alu|Q_t~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~148_combout\,
	datab => \inst|Z80|u0|alu|Q_t~248_combout\,
	datac => \inst|Z80|u0|alu|Q_t~87_combout\,
	datad => \inst|Z80|u0|alu|Q_t~345_combout\,
	combout => \inst|Z80|u0|alu|Q_t~346_combout\);

-- Location: LCCOMB_X23_Y17_N16
\inst|Z80|u0|alu|Q_t~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~338_combout\ = (\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|alu|Q_t~338_combout\);

-- Location: LCCOMB_X23_Y17_N2
\inst|Z80|u0|alu|Q_t~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~339_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|IR\(6))))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(6)) # (\inst|Z80|u0|alu|Q_t~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~338_combout\,
	combout => \inst|Z80|u0|alu|Q_t~339_combout\);

-- Location: LCCOMB_X23_Y20_N18
\inst|Z80|u0|alu|Q_t~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~154_combout\ = (\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~154_combout\);

-- Location: LCCOMB_X23_Y20_N24
\inst|Z80|u0|alu|Q_t~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~340_combout\ = (\inst|Z80|u0|mcode|Mux147~3_combout\ & ((\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|alu|Q_t~154_combout\)) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~154_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~340_combout\);

-- Location: LCCOMB_X23_Y20_N30
\inst|Z80|u0|alu|Q_t~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~341_combout\ = (\inst|Z80|u0|alu|Q_t~340_combout\) # ((\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~339_combout\))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|alu|Q_t~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|alu|Q_t~86_combout\,
	datac => \inst|Z80|u0|alu|Q_t~339_combout\,
	datad => \inst|Z80|u0|alu|Q_t~340_combout\,
	combout => \inst|Z80|u0|alu|Q_t~341_combout\);

-- Location: LCCOMB_X24_Y20_N6
\inst|Z80|u0|alu|Q_t~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~342_combout\ = (\inst|Z80|u0|mcode|Mux238~0_combout\ & ((\inst|Z80|u0|alu|Q_t~89_combout\) # ((!\inst|Z80|u0|mcode|Mux47~1_combout\ & \inst|Z80|u0|mcode|Mux295~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux47~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux295~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~89_combout\,
	datad => \inst|Z80|u0|mcode|Mux238~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~342_combout\);

-- Location: LCCOMB_X24_Y20_N28
\inst|Z80|u0|alu|Q_t~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~343_combout\ = (\inst|Z80|u0|alu|Q_t~342_combout\) # ((\inst|Z80|u0|alu|Q_t~266_combout\ & (\inst|Z80|u0|IR\(3) & \inst|Z80|u0|mcode|Mux127~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~266_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux127~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~342_combout\,
	combout => \inst|Z80|u0|alu|Q_t~343_combout\);

-- Location: LCCOMB_X24_Y20_N10
\inst|Z80|u0|mcode|Mux69~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux69~5_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|IR\(3))))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|alu|Q_t~341_combout\)) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~343_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~341_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~343_combout\,
	combout => \inst|Z80|u0|mcode|Mux69~5_combout\);

-- Location: LCCOMB_X24_Y20_N8
\inst|Z80|u0|mcode|Mux69~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux69~6_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux69~5_combout\ & ((\inst|Z80|u0|alu|Q_t~346_combout\))) # (!\inst|Z80|u0|mcode|Mux69~5_combout\ & (!\inst|Z80|u0|alu|Q_t~337_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux69~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~337_combout\,
	datac => \inst|Z80|u0|alu|Q_t~346_combout\,
	datad => \inst|Z80|u0|mcode|Mux69~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux69~6_combout\);

-- Location: LCCOMB_X19_Y20_N2
\inst|Z80|u0|alu|Q_t~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~347_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|mcode|Mux147~3_combout\) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~347_combout\);

-- Location: LCCOMB_X21_Y20_N16
\inst|Z80|u0|alu|Q_t~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~348_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|process_0~1_combout\) # (!\inst|Z80|u0|alu|Q_t~86_combout\)))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~93_combout\,
	datac => \inst|Z80|u0|alu|Q_t~86_combout\,
	datad => \inst|Z80|u0|process_0~1_combout\,
	combout => \inst|Z80|u0|alu|Q_t~348_combout\);

-- Location: LCCOMB_X19_Y20_N28
\inst|Z80|u0|alu|Q_t~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~349_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~347_combout\) # ((\inst|Z80|u0|alu|Q_t~348_combout\)))) # (!\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|alu|Q_t~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|alu|Q_t~347_combout\,
	datac => \inst|Z80|u0|alu|Q_t~348_combout\,
	datad => \inst|Z80|u0|alu|Q_t~343_combout\,
	combout => \inst|Z80|u0|alu|Q_t~349_combout\);

-- Location: LCCOMB_X19_Y20_N22
\inst|Z80|u0|mcode|Mux69~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux69~7_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux69~6_combout\)) # (!\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~349_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux69~6_combout\,
	datad => \inst|Z80|u0|alu|Q_t~349_combout\,
	combout => \inst|Z80|u0|mcode|Mux69~7_combout\);

-- Location: LCCOMB_X19_Y20_N16
\inst|Z80|u0|mcode|Mux69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux69~2_combout\ = (\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|IR\(3)) # ((!\inst|Z80|u0|mcode|Mux100~0_combout\ & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux69~2_combout\);

-- Location: LCCOMB_X19_Y20_N12
\inst|Z80|u0|mcode|Mux69~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux69~8_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|mcode|Mux69~2_combout\)))) # (!\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux69~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux69~8_combout\);

-- Location: LCCOMB_X19_Y20_N26
\inst|Z80|u0|mcode|Mux69~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux69~3_combout\ = (\inst|Z80|u0|mcode|Mux147~2_combout\ & ((\inst|Z80|u0|MCycle\(0)) # ((\inst|Z80|u0|Equal4~1_combout\ & \inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~1_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|mcode|Mux147~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux69~3_combout\);

-- Location: LCCOMB_X19_Y20_N10
\inst|Z80|u0|mcode|Mux257~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux257~5_combout\ = (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux69~8_combout\) # ((!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux69~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux257~5_combout\);

-- Location: LCCOMB_X19_Y20_N0
\inst|Z80|u0|mcode|Mux69~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux69~4_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux257~5_combout\) # ((!\inst|Z80|u0|mcode|Mux69~8_combout\ & \inst|Z80|u0|mcode|Mux69~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux69~8_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux69~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux257~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux69~4_combout\);

-- Location: LCCOMB_X19_Y20_N20
\inst|Z80|u0|mcode|Mux256~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~10_combout\ = (\inst|Z80|u0|ISet\(0) & (\inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|ISet\(0) & (((\inst|Z80|u0|mcode|Mux69~7_combout\) # (\inst|Z80|u0|mcode|Mux69~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux69~7_combout\,
	datad => \inst|Z80|u0|mcode|Mux69~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux256~10_combout\);

-- Location: LCCOMB_X19_Y20_N30
\inst|Z80|u0|mcode|Mux256~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux256~11_combout\ = (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|mcode|Mux256~9_combout\)) # (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux256~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux256~9_combout\,
	datad => \inst|Z80|u0|mcode|Mux256~10_combout\,
	combout => \inst|Z80|u0|mcode|Mux256~11_combout\);

-- Location: LCCOMB_X18_Y17_N20
\inst|Z80|u0|Read_To_Reg_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Read_To_Reg_r~0_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|mcode|Mux256~11_combout\) # (!\inst|Z80|u0|mcode|Mux266~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux256~11_combout\,
	datab => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux266~5_combout\,
	combout => \inst|Z80|u0|Read_To_Reg_r~0_combout\);

-- Location: FF_X18_Y17_N21
\inst|Z80|u0|Read_To_Reg_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Read_To_Reg_r~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Read_To_Reg_r\(0));

-- Location: LCCOMB_X18_Y17_N4
\inst|Z80|u0|F~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~43_combout\ = (\inst|Z80|u0|process_0~8_combout\ & (\inst|Z80|u0|Read_To_Reg_r\(1) & (\inst|Z80|u0|Mux73~0_combout\ & \inst|Z80|u0|Read_To_Reg_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~8_combout\,
	datab => \inst|Z80|u0|Read_To_Reg_r\(1),
	datac => \inst|Z80|u0|Mux73~0_combout\,
	datad => \inst|Z80|u0|Read_To_Reg_r\(0),
	combout => \inst|Z80|u0|F~43_combout\);

-- Location: LCCOMB_X13_Y20_N26
\inst|Z80|u0|F~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~60_combout\ = (!\inst|Z80|u0|F\(0) & ((\inst|Z80|u0|ALU_Op_r\(1)) # (\inst|Z80|u0|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datad => \inst|Z80|u0|F\(0),
	combout => \inst|Z80|u0|F~60_combout\);

-- Location: LCCOMB_X18_Y17_N6
\inst|Z80|u0|SP[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP[12]~0_combout\ = ((\inst|Z80|u0|Read_To_Reg_r\(1)) # ((!\inst|Z80|u0|Read_To_Reg_r\(0)) # (!\inst|Z80|u0|Mux73~0_combout\))) # (!\inst|Z80|u0|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~8_combout\,
	datab => \inst|Z80|u0|Read_To_Reg_r\(1),
	datac => \inst|Z80|u0|Mux73~0_combout\,
	datad => \inst|Z80|u0|Read_To_Reg_r\(0),
	combout => \inst|Z80|u0|SP[12]~0_combout\);

-- Location: LCCOMB_X29_Y16_N12
\inst|Z80|u0|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal3~0_combout\ = (!\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y16_N8
\inst|Z80|u0|mcode|Mux83~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~4_combout\ = (!\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux83~4_combout\);

-- Location: LCCOMB_X29_Y16_N16
\inst|Z80|u0|mcode|Mux294~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~3_combout\ = (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|ISet\(0),
	combout => \inst|Z80|u0|mcode|Mux294~3_combout\);

-- Location: LCCOMB_X29_Y16_N14
\inst|Z80|u0|mcode|Mux296~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux296~0_combout\ = (!\inst|Z80|u0|Equal3~0_combout\ & (\inst|Z80|u0|alu|Q_t~86_combout\ & (\inst|Z80|u0|mcode|Mux83~4_combout\ & \inst|Z80|u0|mcode|Mux294~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal3~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~86_combout\,
	datac => \inst|Z80|u0|mcode|Mux83~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux294~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux296~0_combout\);

-- Location: LCCOMB_X23_Y18_N4
\inst|Z80|u0|mcode|Mux252~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux252~0_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|mcode|IMode[1]~4_combout\ & (!\inst|Z80|u0|Equal4~1_combout\ & !\inst|Z80|u0|mcode|Mux127~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	datac => \inst|Z80|u0|Equal4~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux252~0_combout\);

-- Location: LCCOMB_X22_Y13_N0
\inst|Z80|u0|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~0_combout\ = \inst|Z80|u0|PC\(0) $ (VCC)
-- \inst|Z80|u0|Add3~1\ = CARRY(\inst|Z80|u0|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(0),
	datad => VCC,
	combout => \inst|Z80|u0|Add3~0_combout\,
	cout => \inst|Z80|u0|Add3~1\);

-- Location: LCCOMB_X28_Y17_N24
\inst|Z80|u0|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal4~3_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|Equal4~3_combout\);

-- Location: LCCOMB_X28_Y15_N0
\inst|Z80|u0|mcode|Mux291~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux291~0_combout\ = (!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|ISet\(0) & (\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux291~0_combout\);

-- Location: LCCOMB_X26_Y15_N10
\inst|Z80|u0|mcode|Mux291~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux291~1_combout\ = (\inst|Z80|u0|Equal4~3_combout\ & (\inst|Z80|u0|mcode|Mux291~0_combout\ & \inst|Z80|u0|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Equal4~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux291~0_combout\,
	datad => \inst|Z80|u0|Equal4~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux291~1_combout\);

-- Location: LCCOMB_X23_Y14_N16
\inst|Z80|u0|Halt_FF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Halt_FF~0_combout\ = (\inst|Z80|u0|IntCycle~q\ & (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|mcode|Mux291~1_combout\)))) # (!\inst|Z80|u0|IntCycle~q\ & ((\inst|Z80|u0|Halt_FF~q\) # ((\inst|Z80|u0|Equal0~2_combout\ & 
-- \inst|Z80|u0|mcode|Mux291~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntCycle~q\,
	datab => \inst|Z80|u0|Equal0~2_combout\,
	datac => \inst|Z80|u0|Halt_FF~q\,
	datad => \inst|Z80|u0|mcode|Mux291~1_combout\,
	combout => \inst|Z80|u0|Halt_FF~0_combout\);

-- Location: FF_X23_Y14_N17
\inst|Z80|u0|Halt_FF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Halt_FF~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Halt_FF~q\);

-- Location: LCCOMB_X23_Y14_N8
\inst|Z80|u0|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~13_combout\ = (\inst|Z80|u0|IntCycle~q\) # (\inst|Z80|u0|Halt_FF~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IntCycle~q\,
	datad => \inst|Z80|u0|Halt_FF~q\,
	combout => \inst|Z80|u0|process_0~13_combout\);

-- Location: LCCOMB_X21_Y21_N30
\inst|Z80|u0|mcode|Mux299~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux299~1_combout\ = ((!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(5)))) # (!\inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux299~1_combout\);

-- Location: LCCOMB_X21_Y21_N0
\inst|Z80|u0|alu|Q_t~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~147_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~147_combout\);

-- Location: LCCOMB_X21_Y21_N4
\inst|Z80|u0|mcode|Mux299~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux299~2_combout\ = (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux299~1_combout\ & \inst|Z80|u0|alu|Q_t~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux299~1_combout\,
	datad => \inst|Z80|u0|alu|Q_t~147_combout\,
	combout => \inst|Z80|u0|mcode|Mux299~2_combout\);

-- Location: LCCOMB_X26_Y15_N24
\inst|Z80|u0|mcode|Mux299~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux299~3_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|mcode|Mux147~6_combout\ & (!\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|mcode|Mux299~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~6_combout\,
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|mcode|Mux299~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux299~3_combout\);

-- Location: LCCOMB_X26_Y15_N8
\inst|Z80|u0|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~14_combout\ = (\inst|Z80|u0|mcode|Mux291~1_combout\) # ((\inst|Z80|u0|process_0~13_combout\) # ((\inst|Z80|u0|mcode|Mux290~3_combout\) # (\inst|Z80|u0|mcode|Mux299~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux291~1_combout\,
	datab => \inst|Z80|u0|process_0~13_combout\,
	datac => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux299~3_combout\,
	combout => \inst|Z80|u0|process_0~14_combout\);

-- Location: LCCOMB_X25_Y13_N28
\inst|Z80|u0|PC~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~70_combout\ = (\inst|Z80|u0|process_0~14_combout\ & ((\inst|Z80|u0|PC\(0)))) # (!\inst|Z80|u0|process_0~14_combout\ & (\inst|Z80|u0|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add3~0_combout\,
	datab => \inst|Z80|u0|PC\(0),
	datad => \inst|Z80|u0|process_0~14_combout\,
	combout => \inst|Z80|u0|PC~70_combout\);

-- Location: LCCOMB_X21_Y10_N6
\inst|Z80|DI_Reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|DI_Reg[0]~feeder_combout\ = \inst|Z80|u0|IR[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR[0]~3_combout\,
	combout => \inst|Z80|DI_Reg[0]~feeder_combout\);

-- Location: FF_X21_Y10_N7
\inst|Z80|DI_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|DI_Reg[0]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(0));

-- Location: LCCOMB_X19_Y13_N0
\inst|Z80|u0|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~0_combout\ = (\inst|Z80|u0|PC\(0) & (\inst|Z80|DI_Reg\(0) $ (VCC))) # (!\inst|Z80|u0|PC\(0) & (\inst|Z80|DI_Reg\(0) & VCC))
-- \inst|Z80|u0|Add2~1\ = CARRY((\inst|Z80|u0|PC\(0) & \inst|Z80|DI_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(0),
	datab => \inst|Z80|DI_Reg\(0),
	datad => VCC,
	combout => \inst|Z80|u0|Add2~0_combout\,
	cout => \inst|Z80|u0|Add2~1\);

-- Location: LCCOMB_X24_Y13_N4
\inst|Z80|u0|PC~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~75_combout\ = (\inst|Z80|u0|Add2~0_combout\ & \inst|Z80|u0|mcode|Mux296~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add2~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux296~0_combout\,
	combout => \inst|Z80|u0|PC~75_combout\);

-- Location: LCCOMB_X29_Y17_N20
\inst|Z80|u0|mcode|Mux261~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux261~0_combout\ = (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|Equal3~1_combout\ & \inst|Z80|u0|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|Equal3~1_combout\,
	datad => \inst|Z80|u0|Equal3~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux261~0_combout\);

-- Location: LCCOMB_X29_Y16_N30
\inst|Z80|u0|mcode|Inc_PC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Inc_PC~2_combout\ = (\inst|Z80|u0|mcode|Mux147~4_combout\ & ((\inst|Z80|u0|Equal4~2_combout\) # ((\inst|Z80|u0|ISet\(0) & !\inst|Z80|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|Equal4~2_combout\,
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|mcode|Inc_PC~2_combout\);

-- Location: LCCOMB_X26_Y20_N12
\inst|Z80|u0|alu|Q_t~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~241_combout\ = (\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(2)) # (\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~241_combout\);

-- Location: LCCOMB_X26_Y20_N26
\inst|Z80|u0|alu|Q_t~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~242_combout\ = (\inst|Z80|u0|alu|Q_t~241_combout\ & ((\inst|Z80|u0|alu|Q_t~89_combout\ & ((\inst|Z80|u0|mcode|Mux147~3_combout\))) # (!\inst|Z80|u0|alu|Q_t~89_combout\ & (\inst|Z80|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~241_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~89_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~242_combout\);

-- Location: LCCOMB_X24_Y16_N28
\inst|Z80|u0|alu|Q_t~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~239_combout\ = (\inst|Z80|u0|alu|Q_t~86_combout\ & (\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|mcode|Mux254~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~239_combout\);

-- Location: LCCOMB_X25_Y16_N18
\inst|Z80|u0|alu|Q_t~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~412_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(0)) # (\inst|Z80|u0|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|Equal3~1_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~412_combout\);

-- Location: LCCOMB_X25_Y16_N10
\inst|Z80|u0|alu|Q_t~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~240_combout\ = (\inst|Z80|u0|alu|Q_t~239_combout\) # ((\inst|Z80|u0|Equal4~0_combout\ & (!\inst|Z80|u0|mcode|Mux244~0_combout\ & \inst|Z80|u0|alu|Q_t~412_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~239_combout\,
	datac => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~412_combout\,
	combout => \inst|Z80|u0|alu|Q_t~240_combout\);

-- Location: LCCOMB_X26_Y20_N10
\inst|Z80|u0|mcode|Mux74~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~4_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux74~4_combout\);

-- Location: LCCOMB_X26_Y20_N4
\inst|Z80|u0|mcode|Mux74~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~11_combout\ = (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|IR\(4) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|mcode|Mux74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|mcode|Mux74~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux74~11_combout\);

-- Location: LCCOMB_X26_Y20_N24
\inst|Z80|u0|mcode|Mux74~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~3_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|alu|Q_t~93_combout\ & \inst|Z80|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|alu|Q_t~93_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux74~3_combout\);

-- Location: LCCOMB_X26_Y20_N0
\inst|Z80|u0|mcode|Mux74~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~5_combout\ = (\inst|Z80|u0|alu|Q_t~242_combout\) # ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux74~11_combout\) # (\inst|Z80|u0|mcode|Mux74~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~242_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux74~11_combout\,
	datad => \inst|Z80|u0|mcode|Mux74~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux74~5_combout\);

-- Location: LCCOMB_X26_Y16_N10
\inst|Z80|u0|mcode|Mux74~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~6_combout\ = (\inst|Z80|u0|mcode|Mux147~3_combout\ & ((\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux74~6_combout\);

-- Location: LCCOMB_X24_Y16_N8
\inst|Z80|u0|alu|Q_t~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~121_combout\ = (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IntCycle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IntCycle~q\,
	combout => \inst|Z80|u0|alu|Q_t~121_combout\);

-- Location: LCCOMB_X25_Y16_N20
\inst|Z80|u0|mcode|Mux74~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~7_combout\ = (\inst|Z80|u0|alu|Q_t~121_combout\ & (\inst|Z80|u0|mcode|Mux74~2_combout\ & (\inst|Z80|u0|mcode|Mux147~6_combout\ & \inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~121_combout\,
	datab => \inst|Z80|u0|mcode|Mux74~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~6_combout\,
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux74~7_combout\);

-- Location: LCCOMB_X25_Y16_N14
\inst|Z80|u0|mcode|Mux74~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~8_combout\ = (\inst|Z80|u0|alu|Q_t~239_combout\) # ((\inst|Z80|u0|Equal4~0_combout\ & ((\inst|Z80|u0|mcode|Mux74~6_combout\) # (\inst|Z80|u0|mcode|Mux74~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~239_combout\,
	datac => \inst|Z80|u0|mcode|Mux74~6_combout\,
	datad => \inst|Z80|u0|mcode|Mux74~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux74~8_combout\);

-- Location: LCCOMB_X29_Y16_N28
\inst|Z80|u0|mcode|Mux74~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~9_combout\ = (\inst|Z80|u0|IR\(5) & (((\inst|Z80|u0|IR\(7))))) # (!\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux74~5_combout\)) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux74~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux74~5_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux74~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux74~9_combout\);

-- Location: LCCOMB_X29_Y16_N6
\inst|Z80|u0|mcode|Mux74~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux74~10_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux74~9_combout\ & (\inst|Z80|u0|alu|Q_t~242_combout\)) # (!\inst|Z80|u0|mcode|Mux74~9_combout\ & ((\inst|Z80|u0|alu|Q_t~240_combout\))))) # (!\inst|Z80|u0|IR\(5) & 
-- (((\inst|Z80|u0|mcode|Mux74~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~242_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|alu|Q_t~240_combout\,
	datad => \inst|Z80|u0|mcode|Mux74~9_combout\,
	combout => \inst|Z80|u0|mcode|Mux74~10_combout\);

-- Location: LCCOMB_X29_Y16_N18
\inst|Z80|u0|mcode|Inc_PC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Inc_PC~4_combout\ = (\inst|Z80|u0|mcode|Mux147~7_combout\) # ((\inst|Z80|u0|mcode|Mux74~10_combout\ & (!\inst|Z80|u0|ISet\(0) & !\inst|Z80|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux74~10_combout\,
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|mcode|Inc_PC~4_combout\);

-- Location: LCCOMB_X29_Y16_N20
\inst|Z80|u0|mcode|Inc_PC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Inc_PC~3_combout\ = (\inst|Z80|u0|mcode|Inc_PC~2_combout\) # ((\inst|Z80|u0|mcode|Inc_PC~4_combout\) # ((\inst|Z80|u0|mcode|Mux261~0_combout\ & \inst|Z80|u0|mcode|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux261~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datac => \inst|Z80|u0|mcode|Inc_PC~2_combout\,
	datad => \inst|Z80|u0|mcode|Inc_PC~4_combout\,
	combout => \inst|Z80|u0|mcode|Inc_PC~3_combout\);

-- Location: LCCOMB_X28_Y15_N24
\inst|Z80|u0|mcode|Mux297~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux297~0_combout\ = (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|Mux110~0_combout\ & (\inst|Z80|u0|mcode|Mux258~0_combout\ & \inst|Z80|u0|mcode|Mux110~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux110~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux110~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux297~0_combout\);

-- Location: LCCOMB_X22_Y14_N20
\inst|Z80|u0|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~3_combout\ = ((\inst|Z80|u0|IStatus\(0)) # ((!\inst|Z80|u0|mcode|Mux147~5_combout\) # (!\inst|Z80|u0|IStatus\(1)))) # (!\inst|Z80|u0|IntCycle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntCycle~q\,
	datab => \inst|Z80|u0|IStatus\(0),
	datac => \inst|Z80|u0|IStatus\(1),
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|process_0~3_combout\);

-- Location: LCCOMB_X25_Y13_N22
\inst|Z80|u0|PC~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~80_combout\ = (!\inst|Z80|u0|mcode|Mux297~0_combout\ & (!\inst|Z80|u0|mcode|Mux290~3_combout\ & (!\inst|Z80|u0|process_0~4_combout\ & \inst|Z80|u0|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datac => \inst|Z80|u0|process_0~4_combout\,
	datad => \inst|Z80|u0|process_0~3_combout\,
	combout => \inst|Z80|u0|PC~80_combout\);

-- Location: LCCOMB_X29_Y17_N2
\inst|Z80|u0|mcode|Set_BusB_To[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~7_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|mcode|Mux147~4_combout\) # ((\inst|Z80|u0|ISet\(0) & !\inst|Z80|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~7_combout\);

-- Location: LCCOMB_X22_Y18_N14
\inst|Z80|u0|mcode|Set_BusB_To[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~11_combout\ = (\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|MCycle\(0)) # (!\inst|Z80|u0|MCycle\(2))) # (!\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~11_combout\);

-- Location: LCCOMB_X25_Y19_N2
\inst|Z80|u0|alu|Q_t~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~309_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux147~0_combout\ & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|mcode|Mux110~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux110~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~309_combout\);

-- Location: LCCOMB_X25_Y19_N14
\inst|Z80|u0|alu|Q_t~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~311_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|alu|Q_t~88_combout\ & (\inst|Z80|u0|mcode|Mux147~5_combout\))) # (!\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|alu|Q_t~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|alu|Q_t~88_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datad => \inst|Z80|u0|alu|Q_t~309_combout\,
	combout => \inst|Z80|u0|alu|Q_t~311_combout\);

-- Location: LCCOMB_X24_Y19_N18
\inst|Z80|u0|alu|Q_t~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~273_combout\ = (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(1)) # (\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~273_combout\);

-- Location: LCCOMB_X24_Y19_N2
\inst|Z80|u0|alu|Q_t~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~306_combout\ = (!\inst|Z80|u0|mcode|Mux101~3_combout\ & ((\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|MCycle\(0))) # (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|mcode|Mux101~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~306_combout\);

-- Location: LCCOMB_X24_Y19_N26
\inst|Z80|u0|alu|Q_t~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~310_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|alu|Q_t~273_combout\ & ((\inst|Z80|u0|alu|Q_t~306_combout\) # (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|alu|Q_t~273_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~306_combout\,
	combout => \inst|Z80|u0|alu|Q_t~310_combout\);

-- Location: LCCOMB_X25_Y19_N4
\inst|Z80|u0|mcode|Mux222~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux222~0_combout\ = (\inst|Z80|u0|mcode|Mux100~0_combout\ & (\inst|Z80|u0|IR\(3))) # (!\inst|Z80|u0|mcode|Mux100~0_combout\ & ((\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~309_combout\))) # (!\inst|Z80|u0|IR\(3) & 
-- (\inst|Z80|u0|alu|Q_t~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~310_combout\,
	datad => \inst|Z80|u0|alu|Q_t~309_combout\,
	combout => \inst|Z80|u0|mcode|Mux222~0_combout\);

-- Location: LCCOMB_X24_Y19_N16
\inst|Z80|u0|alu|Q_t~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~307_combout\ = (\inst|Z80|u0|IR\(5) & (((!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|alu|Q_t~306_combout\)) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|alu|Q_t~306_combout\,
	combout => \inst|Z80|u0|alu|Q_t~307_combout\);

-- Location: LCCOMB_X25_Y19_N18
\inst|Z80|u0|alu|Q_t~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~413_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(1)) # ((!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~413_combout\);

-- Location: LCCOMB_X25_Y19_N20
\inst|Z80|u0|alu|Q_t~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~308_combout\ = (\inst|Z80|u0|alu|Q_t~413_combout\ & ((\inst|Z80|u0|alu|Q_t~307_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|alu|Q_t~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~307_combout\,
	datab => \inst|Z80|u0|alu|Q_t~413_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~117_combout\,
	combout => \inst|Z80|u0|alu|Q_t~308_combout\);

-- Location: LCCOMB_X25_Y19_N8
\inst|Z80|u0|mcode|Mux222~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux222~1_combout\ = (\inst|Z80|u0|mcode|Mux100~0_combout\ & ((\inst|Z80|u0|mcode|Mux222~0_combout\ & (\inst|Z80|u0|alu|Q_t~311_combout\)) # (!\inst|Z80|u0|mcode|Mux222~0_combout\ & ((\inst|Z80|u0|alu|Q_t~308_combout\))))) # 
-- (!\inst|Z80|u0|mcode|Mux100~0_combout\ & (((\inst|Z80|u0|mcode|Mux222~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~311_combout\,
	datac => \inst|Z80|u0|mcode|Mux222~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~308_combout\,
	combout => \inst|Z80|u0|mcode|Mux222~1_combout\);

-- Location: LCCOMB_X25_Y19_N24
\inst|Z80|u0|mcode|Set_BusB_To[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\ = (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux244~0_combout\) # ((\inst|Z80|u0|mcode|Mux147~2_combout\ & \inst|Z80|u0|alu|Q_t~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~270_combout\,
	datad => \inst|Z80|u0|mcode|Mux244~0_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\);

-- Location: LCCOMB_X25_Y19_N10
\inst|Z80|u0|mcode|Set_BusB_To[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~8_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\ & ((\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|mcode|Mux100~0_combout\)) # (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~8_combout\);

-- Location: LCCOMB_X25_Y19_N26
\inst|Z80|u0|mcode|Set_BusB_To[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~9_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Set_BusB_To[2]~8_combout\) # ((\inst|Z80|u0|IR\(0) & \inst|Z80|u0|mcode|Mux222~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux222~1_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~8_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~9_combout\);

-- Location: LCCOMB_X21_Y18_N26
\inst|Z80|u0|mcode|Set_BusB_To[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~10_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[2]~9_combout\) # ((\inst|Z80|u0|mcode|Mux147~3_combout\ & \inst|Z80|u0|mcode|Mux218~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux218~0_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~9_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~10_combout\);

-- Location: LCCOMB_X19_Y18_N14
\inst|Z80|u0|mcode|Set_BusB_To[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~22_combout\ = (!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|mcode|Mux147~4_combout\ & !\inst|Z80|u0|ISet\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datad => \inst|Z80|u0|ISet\(0),
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~22_combout\);

-- Location: LCCOMB_X26_Y18_N6
\inst|Z80|u0|alu|Q_t~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~399_combout\ = (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(2) & ((!\inst|Z80|u0|mcode|Mux127~0_combout\))) # (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|mcode|Mux127~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux127~0_combout\,
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Q_t~399_combout\);

-- Location: LCCOMB_X26_Y18_N28
\inst|Z80|u0|alu|Q_t~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~398_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux147~0_combout\))))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~398_combout\);

-- Location: LCCOMB_X26_Y18_N24
\inst|Z80|u0|alu|Q_t~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~296_combout\ = (\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~296_combout\);

-- Location: LCCOMB_X26_Y18_N18
\inst|Z80|u0|alu|Q_t~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~297_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|alu|Q_t~296_combout\)) # (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|alu|Q_t~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~296_combout\,
	combout => \inst|Z80|u0|alu|Q_t~297_combout\);

-- Location: LCCOMB_X26_Y18_N12
\inst|Z80|u0|alu|Q_t~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~298_combout\ = (\inst|Z80|u0|alu|Q_t~297_combout\ & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|mcode|Mux100~0_combout\ & \inst|Z80|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|alu|Q_t~297_combout\,
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~298_combout\);

-- Location: LCCOMB_X26_Y18_N10
\inst|Z80|u0|alu|Q_t~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~299_combout\ = (\inst|Z80|u0|alu|Q_t~298_combout\) # ((\inst|Z80|u0|alu|Q_t~399_combout\ & \inst|Z80|u0|alu|Q_t~398_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~399_combout\,
	datab => \inst|Z80|u0|alu|Q_t~398_combout\,
	datad => \inst|Z80|u0|alu|Q_t~298_combout\,
	combout => \inst|Z80|u0|alu|Q_t~299_combout\);

-- Location: LCCOMB_X23_Y16_N0
\inst|Z80|u0|mcode|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux43~0_combout\ = (\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|MCycle\(1)) # (!\inst|Z80|u0|MCycle\(0)))) # (!\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|MCycle\(0)) # (!\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux43~0_combout\);

-- Location: LCCOMB_X26_Y18_N0
\inst|Z80|u0|alu|Q_t~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~400_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|IR\(0) & ((!\inst|Z80|u0|mcode|Mux43~0_combout\))))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux43~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~400_combout\);

-- Location: LCCOMB_X26_Y18_N4
\inst|Z80|u0|alu|Q_t~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~300_combout\ = (\inst|Z80|u0|alu|Q_t~298_combout\) # ((\inst|Z80|u0|alu|Q_t~400_combout\ & \inst|Z80|u0|alu|Q_t~399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~298_combout\,
	datab => \inst|Z80|u0|alu|Q_t~400_combout\,
	datad => \inst|Z80|u0|alu|Q_t~399_combout\,
	combout => \inst|Z80|u0|alu|Q_t~300_combout\);

-- Location: LCCOMB_X26_Y18_N26
\inst|Z80|u0|alu|Q_t~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~303_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~303_combout\);

-- Location: LCCOMB_X26_Y18_N22
\inst|Z80|u0|alu|Q_t~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~301_combout\ = (\inst|Z80|u0|IntCycle~q\ & (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux110~2_combout\ & \inst|Z80|u0|mcode|Mux193~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntCycle~q\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux110~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux193~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~301_combout\);

-- Location: LCCOMB_X26_Y18_N8
\inst|Z80|u0|alu|Q_t~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~302_combout\ = (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~301_combout\) # ((\inst|Z80|u0|mcode|Mux221~0_combout\ & \inst|Z80|u0|alu|Q_t~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux221~0_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~301_combout\,
	datad => \inst|Z80|u0|alu|Q_t~86_combout\,
	combout => \inst|Z80|u0|alu|Q_t~302_combout\);

-- Location: LCCOMB_X26_Y18_N20
\inst|Z80|u0|alu|Q_t~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~304_combout\ = (\inst|Z80|u0|alu|Q_t~298_combout\) # ((!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~303_combout\) # (\inst|Z80|u0|alu|Q_t~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~303_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~302_combout\,
	datad => \inst|Z80|u0|alu|Q_t~298_combout\,
	combout => \inst|Z80|u0|alu|Q_t~304_combout\);

-- Location: LCCOMB_X26_Y18_N30
\inst|Z80|u0|mcode|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux62~2_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|IR\(4)) # ((\inst|Z80|u0|alu|Q_t~300_combout\)))) # (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|alu|Q_t~300_combout\,
	datad => \inst|Z80|u0|alu|Q_t~304_combout\,
	combout => \inst|Z80|u0|mcode|Mux62~2_combout\);

-- Location: LCCOMB_X26_Y18_N2
\inst|Z80|u0|alu|Q_t~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~401_combout\ = (!\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|alu|Q_t~303_combout\ & !\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|alu|Q_t~303_combout\,
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~401_combout\);

-- Location: LCCOMB_X23_Y19_N14
\inst|Z80|u0|alu|Q_t~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~209_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|IR\(2) $ (!\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~209_combout\);

-- Location: LCCOMB_X23_Y18_N16
\inst|Z80|u0|alu|Q_t~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~402_combout\ = (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(1) & \inst|Z80|u0|alu|Q_t~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~209_combout\,
	combout => \inst|Z80|u0|alu|Q_t~402_combout\);

-- Location: LCCOMB_X26_Y18_N16
\inst|Z80|u0|alu|Q_t~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~305_combout\ = (\inst|Z80|u0|alu|Q_t~298_combout\) # ((!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~401_combout\) # (\inst|Z80|u0|alu|Q_t~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|alu|Q_t~401_combout\,
	datac => \inst|Z80|u0|alu|Q_t~402_combout\,
	datad => \inst|Z80|u0|alu|Q_t~298_combout\,
	combout => \inst|Z80|u0|alu|Q_t~305_combout\);

-- Location: LCCOMB_X26_Y18_N14
\inst|Z80|u0|mcode|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux62~3_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux62~2_combout\ & ((\inst|Z80|u0|alu|Q_t~305_combout\))) # (!\inst|Z80|u0|mcode|Mux62~2_combout\ & (\inst|Z80|u0|alu|Q_t~299_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~299_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|Mux62~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~305_combout\,
	combout => \inst|Z80|u0|mcode|Mux62~3_combout\);

-- Location: LCCOMB_X30_Y16_N22
\inst|Z80|u0|alu|Q_t~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~268_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(0) $ (!\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~268_combout\);

-- Location: LCCOMB_X30_Y16_N28
\inst|Z80|u0|mcode|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux12~0_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(5) & ((!\inst|Z80|u0|MCycle\(1)) # (!\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux12~0_combout\);

-- Location: LCCOMB_X30_Y16_N12
\inst|Z80|u0|mcode|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~2_combout\ = (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|MCycle\(1) $ (!\inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux63~2_combout\);

-- Location: LCCOMB_X30_Y16_N18
\inst|Z80|u0|alu|Q_t~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~293_combout\ = (\inst|Z80|u0|mcode|Mux63~2_combout\ & ((\inst|Z80|u0|IR\(1) & ((!\inst|Z80|u0|MCycle\(2)))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|mcode|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux12~0_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|mcode|Mux63~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~293_combout\);

-- Location: LCCOMB_X30_Y16_N24
\inst|Z80|u0|alu|Q_t~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~294_combout\ = ((\inst|Z80|u0|alu|Q_t~293_combout\) # ((\inst|Z80|u0|IR\(3) & \inst|Z80|u0|alu|Q_t~268_combout\))) # (!\inst|Z80|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|alu|Q_t~268_combout\,
	datad => \inst|Z80|u0|alu|Q_t~293_combout\,
	combout => \inst|Z80|u0|alu|Q_t~294_combout\);

-- Location: LCCOMB_X21_Y18_N10
\inst|Z80|u0|alu|Q_t~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~291_combout\ = (\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|mcode|Mux147~3_combout\)))) # (!\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|alu|Q_t~133_combout\)) # (!\inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~133_combout\,
	combout => \inst|Z80|u0|alu|Q_t~291_combout\);

-- Location: LCCOMB_X21_Y18_N12
\inst|Z80|u0|alu|Q_t~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~295_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~294_combout\)) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~291_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~294_combout\,
	datad => \inst|Z80|u0|alu|Q_t~291_combout\,
	combout => \inst|Z80|u0|alu|Q_t~295_combout\);

-- Location: LCCOMB_X22_Y20_N8
\inst|Z80|u0|alu|Q_t~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~278_combout\ = (\inst|Z80|u0|alu|Q_t~154_combout\ & (((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~154_combout\,
	combout => \inst|Z80|u0|alu|Q_t~278_combout\);

-- Location: LCCOMB_X25_Y15_N24
\inst|Z80|u0|alu|Q_t~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~229_combout\ = (\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|MCycle\(2))) # (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|alu|Q_t~229_combout\);

-- Location: LCCOMB_X21_Y18_N4
\inst|Z80|u0|alu|Q_t~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~276_combout\ = ((\inst|Z80|u0|alu|Q_t~229_combout\ & ((\inst|Z80|u0|mcode|Mux45~2_combout\) # (!\inst|Z80|u0|MCycle\(1))))) # (!\inst|Z80|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|alu|Q_t~229_combout\,
	datad => \inst|Z80|u0|mcode|Mux45~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~276_combout\);

-- Location: LCCOMB_X21_Y18_N14
\inst|Z80|u0|alu|Q_t~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~277_combout\ = (\inst|Z80|u0|alu|Q_t~148_combout\ & ((\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|mcode|Mux147~3_combout\))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|alu|Q_t~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|alu|Q_t~148_combout\,
	datac => \inst|Z80|u0|alu|Q_t~276_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~277_combout\);

-- Location: LCCOMB_X22_Y20_N2
\inst|Z80|u0|alu|Q_t~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~279_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|MCycle\(1))) # (!\inst|Z80|u0|MCycle\(0) & ((!\inst|Z80|u0|MCycle\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~279_combout\);

-- Location: LCCOMB_X22_Y20_N4
\inst|Z80|u0|alu|Q_t~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~280_combout\ = (\inst|Z80|u0|mcode|Mux244~0_combout\ & (((\inst|Z80|u0|alu|Q_t~279_combout\ & !\inst|Z80|u0|MCycle\(2))) # (!\inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|alu|Q_t~279_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|mcode|Mux244~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~280_combout\);

-- Location: LCCOMB_X22_Y20_N18
\inst|Z80|u0|alu|Q_t~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~281_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|mcode|Mux147~3_combout\)))) # (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~281_combout\);

-- Location: LCCOMB_X22_Y20_N16
\inst|Z80|u0|alu|Q_t~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~282_combout\ = (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~280_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|alu|Q_t~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~280_combout\,
	datad => \inst|Z80|u0|alu|Q_t~281_combout\,
	combout => \inst|Z80|u0|alu|Q_t~282_combout\);

-- Location: LCCOMB_X21_Y18_N8
\inst|Z80|u0|alu|Q_t~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~283_combout\ = (\inst|Z80|u0|alu|Q_t~277_combout\) # ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~278_combout\) # (\inst|Z80|u0|alu|Q_t~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~278_combout\,
	datac => \inst|Z80|u0|alu|Q_t~277_combout\,
	datad => \inst|Z80|u0|alu|Q_t~282_combout\,
	combout => \inst|Z80|u0|alu|Q_t~283_combout\);

-- Location: LCCOMB_X22_Y20_N12
\inst|Z80|u0|alu|Q_t~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~285_combout\ = (\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|IR\(6)))) # (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|alu|Q_t~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~284_combout\,
	combout => \inst|Z80|u0|alu|Q_t~285_combout\);

-- Location: LCCOMB_X22_Y20_N6
\inst|Z80|u0|alu|Q_t~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~286_combout\ = (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~280_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|alu|Q_t~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~280_combout\,
	datad => \inst|Z80|u0|alu|Q_t~285_combout\,
	combout => \inst|Z80|u0|alu|Q_t~286_combout\);

-- Location: LCCOMB_X21_Y18_N30
\inst|Z80|u0|alu|Q_t~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~287_combout\ = (\inst|Z80|u0|alu|Q_t~277_combout\) # ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~286_combout\) # (\inst|Z80|u0|alu|Q_t~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~277_combout\,
	datac => \inst|Z80|u0|alu|Q_t~286_combout\,
	datad => \inst|Z80|u0|alu|Q_t~278_combout\,
	combout => \inst|Z80|u0|alu|Q_t~287_combout\);

-- Location: LCCOMB_X21_Y18_N16
\inst|Z80|u0|alu|Q_t~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~288_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|IR\(4)) # (!\inst|Z80|u0|MCycle\(1)))) # (!\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~288_combout\);

-- Location: LCCOMB_X21_Y18_N2
\inst|Z80|u0|alu|Q_t~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~289_combout\ = (\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|mcode|Mux43~0_combout\)) # (!\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|alu|Q_t~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|alu|Q_t~288_combout\,
	combout => \inst|Z80|u0|alu|Q_t~289_combout\);

-- Location: LCCOMB_X21_Y18_N28
\inst|Z80|u0|alu|Q_t~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~290_combout\ = ((\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~289_combout\)))) # (!\inst|Z80|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~289_combout\,
	combout => \inst|Z80|u0|alu|Q_t~290_combout\);

-- Location: LCCOMB_X21_Y18_N20
\inst|Z80|u0|alu|Q_t~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~292_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~290_combout\)) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~291_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|alu|Q_t~290_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~291_combout\,
	combout => \inst|Z80|u0|alu|Q_t~292_combout\);

-- Location: LCCOMB_X21_Y18_N18
\inst|Z80|u0|mcode|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux62~0_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|IR\(4)) # ((\inst|Z80|u0|alu|Q_t~287_combout\)))) # (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|alu|Q_t~287_combout\,
	datad => \inst|Z80|u0|alu|Q_t~292_combout\,
	combout => \inst|Z80|u0|mcode|Mux62~0_combout\);

-- Location: LCCOMB_X21_Y18_N6
\inst|Z80|u0|mcode|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux62~1_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux62~0_combout\ & (\inst|Z80|u0|alu|Q_t~295_combout\)) # (!\inst|Z80|u0|mcode|Mux62~0_combout\ & ((\inst|Z80|u0|alu|Q_t~283_combout\))))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~295_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|alu|Q_t~283_combout\,
	datad => \inst|Z80|u0|mcode|Mux62~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux62~1_combout\);

-- Location: LCCOMB_X21_Y18_N24
\inst|Z80|u0|mcode|Set_BusB_To[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~6_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[0]~22_combout\ & ((\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux62~1_combout\))) # (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Set_BusB_To[0]~22_combout\,
	datac => \inst|Z80|u0|mcode|Mux62~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux62~1_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~6_combout\);

-- Location: LCCOMB_X21_Y18_N22
\inst|Z80|u0|mcode|Set_BusB_To[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[2]~7_combout\) # ((\inst|Z80|u0|mcode|Set_BusB_To[2]~6_combout\) # ((\inst|Z80|u0|mcode|Set_BusB_To[2]~11_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[2]~7_combout\,
	datab => \inst|Z80|u0|mcode|Set_BusB_To[2]~11_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[2]~10_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~6_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\);

-- Location: FF_X21_Y18_N23
\inst|Z80|u0|RegAddrB_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrB_r\(1));

-- Location: LCCOMB_X18_Y16_N22
\inst|Z80|u0|mcode|Mux278~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux278~0_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|Equal3~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux278~0_combout\);

-- Location: LCCOMB_X18_Y16_N0
\inst|Z80|u0|mcode|Mux278~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux278~1_combout\ = (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|mcode|Mux278~0_combout\ & \inst|Z80|u0|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux278~0_combout\,
	datad => \inst|Z80|u0|Equal3~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux278~1_combout\);

-- Location: LCCOMB_X18_Y16_N18
\inst|Z80|u0|RegAddrB[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrB[1]~1_combout\ = (\inst|Z80|u0|RegAddrB_r\(1) & ((!\inst|Z80|u0|mcode|Mux278~1_combout\) # (!\inst|Z80|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB_r\(1),
	datac => \inst|Z80|Equal1~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux278~1_combout\,
	combout => \inst|Z80|u0|RegAddrB[1]~1_combout\);

-- Location: LCCOMB_X16_Y15_N6
\inst|Z80|u0|Regs|RegsL[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[0][0]~feeder_combout\ = \inst|Z80|u0|RegDIL[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIL[0]~15_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[0][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N24
\inst|Z80|u0|process_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_3~0_combout\ = (\inst|Z80|u0|mcode|Mux147~0_combout\ & (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & \inst|Z80|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|TState\(2),
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(0),
	combout => \inst|Z80|u0|process_3~0_combout\);

-- Location: LCCOMB_X19_Y16_N28
\inst|Z80|u0|mcode|Mux275~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~1_combout\ = (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~88_combout\ & \inst|Z80|u0|mcode|Mux254~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~88_combout\,
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~1_combout\);

-- Location: LCCOMB_X19_Y16_N0
\inst|Z80|u0|mcode|Mux275~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~5_combout\ = (\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(0) & ((!\inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|IR\(0)))))) # (!\inst|Z80|u0|MCycle\(1) & 
-- (((!\inst|Z80|u0|MCycle\(0) & !\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux275~5_combout\);

-- Location: LCCOMB_X19_Y16_N18
\inst|Z80|u0|mcode|Mux275~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~6_combout\ = (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|mcode|Mux275~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|mcode|Mux275~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~6_combout\);

-- Location: LCCOMB_X18_Y16_N6
\inst|Z80|u0|mcode|Mux275~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~7_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux275~1_combout\) # ((\inst|Z80|u0|mcode|Mux218~0_combout\ & \inst|Z80|u0|mcode|Mux275~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|Mux275~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux218~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux275~6_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~7_combout\);

-- Location: LCCOMB_X22_Y16_N30
\inst|Z80|u0|mcode|Mux89~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~5_combout\ = (\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux89~5_combout\);

-- Location: LCCOMB_X21_Y16_N26
\inst|Z80|u0|mcode|Mux89~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~13_combout\ = (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(6) & ((!\inst|Z80|u0|Equal3~1_combout\) # (!\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|Equal3~1_combout\,
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|mcode|Mux89~13_combout\);

-- Location: LCCOMB_X21_Y16_N20
\inst|Z80|u0|alu|Q_t~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~232_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~232_combout\);

-- Location: LCCOMB_X21_Y16_N12
\inst|Z80|u0|mcode|Mux89~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~14_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|mcode|Mux89~13_combout\) # (\inst|Z80|u0|alu|Q_t~232_combout\)))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux89~13_combout\,
	datad => \inst|Z80|u0|alu|Q_t~232_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~14_combout\);

-- Location: LCCOMB_X21_Y16_N22
\inst|Z80|u0|mcode|Mux89~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~15_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux89~14_combout\))) # (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux89~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux89~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~14_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~15_combout\);

-- Location: LCCOMB_X22_Y16_N10
\inst|Z80|u0|mcode|Mux89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~2_combout\ = (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|mcode|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux147~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~2_combout\);

-- Location: LCCOMB_X22_Y16_N6
\inst|Z80|u0|mcode|Mux89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~3_combout\ = (\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(0)))) # (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|mcode|Mux45~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|mcode|Mux45~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~3_combout\);

-- Location: LCCOMB_X22_Y16_N16
\inst|Z80|u0|mcode|Mux89~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~4_combout\ = (\inst|Z80|u0|mcode|Mux89~2_combout\) # ((\inst|Z80|u0|alu|Q_t~88_combout\ & (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|mcode|Mux89~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux89~2_combout\,
	datab => \inst|Z80|u0|alu|Q_t~88_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux89~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~4_combout\);

-- Location: LCCOMB_X24_Y16_N12
\inst|Z80|u0|mcode|Mux89~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~10_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(2) $ (\inst|Z80|u0|MCycle\(1))))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux89~10_combout\);

-- Location: LCCOMB_X24_Y16_N30
\inst|Z80|u0|alu|Q_t~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~158_combout\ = (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~158_combout\);

-- Location: LCCOMB_X24_Y16_N2
\inst|Z80|u0|mcode|Mux89~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~11_combout\ = (\inst|Z80|u0|IR\(3)) # ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux89~11_combout\);

-- Location: LCCOMB_X24_Y16_N20
\inst|Z80|u0|mcode|Mux89~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~12_combout\ = (\inst|Z80|u0|alu|Q_t~158_combout\ & ((\inst|Z80|u0|mcode|Mux89~11_combout\ & ((\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|mcode|Mux89~11_combout\ & (\inst|Z80|u0|mcode|Mux89~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux89~10_combout\,
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~158_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~11_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~12_combout\);

-- Location: LCCOMB_X17_Y16_N10
\inst|Z80|u0|mcode|Mux89~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~17_combout\ = (\inst|Z80|u0|mcode|Mux89~12_combout\) # ((\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux89~4_combout\))) # (!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux89~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~12_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~17_combout\);

-- Location: LCCOMB_X17_Y16_N26
\inst|Z80|u0|mcode|Mux275~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~0_combout\ = (\inst|Z80|u0|mcode|Mux89~15_combout\ & (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|mcode|Mux89~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux89~15_combout\,
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux89~17_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~0_combout\);

-- Location: LCCOMB_X25_Y16_N26
\inst|Z80|u0|alu|Q_t~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~235_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2)) # (!\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~235_combout\);

-- Location: LCCOMB_X24_Y16_N16
\inst|Z80|u0|alu|Q_t~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~213_combout\ = (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|mcode|Mux193~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux193~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~213_combout\);

-- Location: LCCOMB_X24_Y16_N22
\inst|Z80|u0|mcode|Mux275~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~2_combout\ = (\inst|Z80|u0|mcode|Mux92~0_combout\ & ((\inst|Z80|u0|mcode|Mux89~5_combout\) # ((\inst|Z80|u0|alu|Q_t~213_combout\ & \inst|Z80|u0|alu|Q_t~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~213_combout\,
	datac => \inst|Z80|u0|alu|Q_t~121_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~2_combout\);

-- Location: LCCOMB_X23_Y16_N20
\inst|Z80|u0|alu|Q_t~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~236_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|mcode|Mux43~0_combout\)) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|mcode|Mux147~2_combout\))))) # (!\inst|Z80|u0|IR\(2) & 
-- (((\inst|Z80|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux147~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~236_combout\);

-- Location: LCCOMB_X23_Y16_N22
\inst|Z80|u0|alu|Q_t~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~237_combout\ = (\inst|Z80|u0|alu|Q_t~128_combout\ & (\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|alu|Q_t~128_combout\ & ((\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|IR\(1) & 
-- ((\inst|Z80|u0|alu|Q_t~236_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~128_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~236_combout\,
	combout => \inst|Z80|u0|alu|Q_t~237_combout\);

-- Location: LCCOMB_X17_Y16_N16
\inst|Z80|u0|mcode|Mux89~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~9_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux89~4_combout\) # ((\inst|Z80|u0|IR\(0) & \inst|Z80|u0|alu|Q_t~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux89~4_combout\,
	datad => \inst|Z80|u0|alu|Q_t~237_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~9_combout\);

-- Location: LCCOMB_X17_Y16_N8
\inst|Z80|u0|mcode|Mux275~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~3_combout\ = (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux275~2_combout\) # ((\inst|Z80|u0|alu|Q_t~235_combout\ & \inst|Z80|u0|mcode|Mux89~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~235_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|Mux275~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~9_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~3_combout\);

-- Location: LCCOMB_X23_Y16_N28
\inst|Z80|u0|alu|Q_t~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~234_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|IR\(1) & ((!\inst|Z80|u0|IR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~234_combout\);

-- Location: LCCOMB_X23_Y16_N6
\inst|Z80|u0|mcode|Mux89~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~6_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~234_combout\))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~234_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~6_combout\);

-- Location: LCCOMB_X23_Y16_N14
\inst|Z80|u0|mcode|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~0_combout\ = (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux63~0_combout\);

-- Location: LCCOMB_X22_Y16_N8
\inst|Z80|u0|alu|Q_t~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~233_combout\ = \inst|Z80|u0|MCycle\(1) $ (((!\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|IR\(3)) # (!\inst|Z80|u0|mcode|Mux110~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|mcode|Mux110~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~233_combout\);

-- Location: LCCOMB_X22_Y16_N18
\inst|Z80|u0|mcode|Mux89~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~7_combout\ = (\inst|Z80|u0|mcode|Mux89~6_combout\ & ((\inst|Z80|u0|mcode|Mux89~4_combout\) # ((\inst|Z80|u0|mcode|Mux63~0_combout\ & \inst|Z80|u0|alu|Q_t~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux89~6_combout\,
	datab => \inst|Z80|u0|mcode|Mux63~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~233_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~7_combout\);

-- Location: LCCOMB_X22_Y16_N12
\inst|Z80|u0|mcode|Mux89~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~8_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux89~7_combout\) # ((\inst|Z80|u0|mcode|Mux92~0_combout\ & \inst|Z80|u0|mcode|Mux89~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux89~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~8_combout\);

-- Location: LCCOMB_X17_Y16_N6
\inst|Z80|u0|mcode|Mux275~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~4_combout\ = (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux258~0_combout\ & ((\inst|Z80|u0|mcode|Mux275~3_combout\) # (\inst|Z80|u0|mcode|Mux89~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux275~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~4_combout\);

-- Location: LCCOMB_X17_Y16_N0
\inst|Z80|u0|RegAddrA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA~4_combout\ = (\inst|Z80|u0|mcode|Mux275~7_combout\) # ((\inst|Z80|u0|mcode|Mux275~0_combout\) # (\inst|Z80|u0|mcode|Mux275~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux275~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux275~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux275~4_combout\,
	combout => \inst|Z80|u0|RegAddrA~4_combout\);

-- Location: LCCOMB_X17_Y16_N18
\inst|Z80|u0|RegAddrA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA~5_combout\ = (\inst|Z80|u0|RegAddrA~0_combout\ & ((\inst|Z80|Equal3~0_combout\) # ((\inst|Z80|u0|process_3~0_combout\ & \inst|Z80|u0|RegAddrA~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|process_3~0_combout\,
	datac => \inst|Z80|u0|RegAddrA~0_combout\,
	datad => \inst|Z80|u0|RegAddrA~4_combout\,
	combout => \inst|Z80|u0|RegAddrA~5_combout\);

-- Location: LCCOMB_X19_Y16_N6
\inst|Z80|u0|mcode|Mux276~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux276~3_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(0) $ (\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux276~3_combout\);

-- Location: LCCOMB_X18_Y16_N24
\inst|Z80|u0|mcode|Mux276~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux276~4_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux275~1_combout\) # ((\inst|Z80|u0|mcode|Mux218~0_combout\ & \inst|Z80|u0|mcode|Mux276~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|Mux275~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux218~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux276~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux276~4_combout\);

-- Location: LCCOMB_X22_Y16_N2
\inst|Z80|u0|mcode|Mux89~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux89~16_combout\ = (\inst|Z80|u0|mcode|Mux89~6_combout\ & ((\inst|Z80|u0|mcode|Mux89~4_combout\) # ((\inst|Z80|u0|mcode|Mux63~0_combout\ & \inst|Z80|u0|alu|Q_t~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux89~6_combout\,
	datab => \inst|Z80|u0|mcode|Mux63~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~233_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux89~16_combout\);

-- Location: LCCOMB_X17_Y16_N28
\inst|Z80|u0|mcode|Mux276~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux276~5_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|IR\(4) & (!\inst|Z80|u0|IR\(5) & \inst|Z80|u0|mcode|Mux89~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux89~16_combout\,
	combout => \inst|Z80|u0|mcode|Mux276~5_combout\);

-- Location: LCCOMB_X17_Y16_N2
\inst|Z80|u0|mcode|Mux276~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux276~6_combout\ = (\inst|Z80|u0|mcode|Mux275~0_combout\) # ((\inst|Z80|u0|mcode|Mux276~4_combout\) # ((\inst|Z80|u0|mcode|Mux276~2_combout\) # (\inst|Z80|u0|mcode|Mux276~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux275~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux276~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux276~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux276~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux276~6_combout\);

-- Location: LCCOMB_X17_Y16_N4
\inst|Z80|u0|RegAddrA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA~1_combout\ = (\inst|Z80|u0|process_3~0_combout\ & ((\inst|Z80|u0|mcode|Mux275~7_combout\) # ((\inst|Z80|u0|mcode|Mux275~0_combout\) # (\inst|Z80|u0|mcode|Mux275~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux275~7_combout\,
	datab => \inst|Z80|u0|process_3~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux275~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux275~4_combout\,
	combout => \inst|Z80|u0|RegAddrA~1_combout\);

-- Location: LCCOMB_X17_Y16_N22
\inst|Z80|u0|RegAddrA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA~2_combout\ = (\inst|Z80|u0|mcode|Mux276~6_combout\ & (!\inst|Z80|u0|mcode|Mux277~13_combout\ & ((\inst|Z80|Equal3~0_combout\) # (\inst|Z80|u0|RegAddrA~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux276~6_combout\,
	datac => \inst|Z80|u0|RegAddrA~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux277~13_combout\,
	combout => \inst|Z80|u0|RegAddrA~2_combout\);

-- Location: LCCOMB_X28_Y15_N22
\inst|Z80|u0|Alternate~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Alternate~5_combout\ = (\inst|Z80|u0|mcode|Mux110~1_combout\ & (\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(2) & !\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|Alternate~5_combout\);

-- Location: LCCOMB_X29_Y16_N10
\inst|Z80|u0|Alternate~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Alternate~2_combout\ = (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|ISet\(0),
	combout => \inst|Z80|u0|Alternate~2_combout\);

-- Location: LCCOMB_X28_Y15_N20
\inst|Z80|u0|Alternate~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Alternate~4_combout\ = \inst|Z80|u0|Alternate~q\ $ (((\inst|Z80|u0|Alternate~5_combout\ & (\inst|Z80|u0|Alternate~2_combout\ & \inst|Z80|u0|process_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Alternate~5_combout\,
	datab => \inst|Z80|u0|Alternate~2_combout\,
	datac => \inst|Z80|u0|Alternate~q\,
	datad => \inst|Z80|u0|process_0~5_combout\,
	combout => \inst|Z80|u0|Alternate~4_combout\);

-- Location: FF_X28_Y15_N21
\inst|Z80|u0|Alternate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Alternate~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Alternate~q\);

-- Location: LCCOMB_X18_Y16_N30
\inst|Z80|u0|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal15~0_combout\ = (\inst|Z80|u0|TState\(2) & (!\inst|Z80|u0|TState\(0) & !\inst|Z80|u0|TState\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TState\(1),
	combout => \inst|Z80|u0|Equal15~0_combout\);

-- Location: LCCOMB_X18_Y16_N14
\inst|Z80|u0|RegAddrA[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA[0]~9_combout\ = ((!\inst|Z80|Equal1~0_combout\ & !\inst|Z80|u0|Equal15~0_combout\)) # (!\inst|Z80|u0|mcode|Mux278~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|Equal15~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux278~1_combout\,
	combout => \inst|Z80|u0|RegAddrA[0]~9_combout\);

-- Location: LCCOMB_X18_Y19_N6
\inst|Z80|u0|process_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_1~12_combout\ = (!\inst|Z80|u0|mcode|Mux255~16_combout\ & (!\inst|Z80|u0|XY_Ind~q\ & ((\inst|Z80|u0|XY_State\(0)) # (\inst|Z80|u0|XY_State\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux255~16_combout\,
	datab => \inst|Z80|u0|XY_State\(0),
	datac => \inst|Z80|u0|XY_State\(1),
	datad => \inst|Z80|u0|XY_Ind~q\,
	combout => \inst|Z80|u0|process_1~12_combout\);

-- Location: LCCOMB_X18_Y19_N14
\inst|Z80|u0|RegAddrA_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA_r~1_combout\ = (\inst|Z80|u0|mcode|Mux254~24_combout\ & ((\inst|Z80|u0|process_1~12_combout\ & ((\inst|Z80|u0|XY_State\(1)))) # (!\inst|Z80|u0|process_1~12_combout\ & (\inst|Z80|u0|Alternate~q\)))) # 
-- (!\inst|Z80|u0|mcode|Mux254~24_combout\ & (\inst|Z80|u0|Alternate~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Alternate~q\,
	datab => \inst|Z80|u0|XY_State\(1),
	datac => \inst|Z80|u0|mcode|Mux254~24_combout\,
	datad => \inst|Z80|u0|process_1~12_combout\,
	combout => \inst|Z80|u0|RegAddrA_r~1_combout\);

-- Location: FF_X18_Y19_N15
\inst|Z80|u0|RegAddrA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegAddrA_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrA_r\(2));

-- Location: LCCOMB_X14_Y15_N24
\inst|Z80|u0|RegAddrA[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA[2]~10_combout\ = (\inst|Z80|u0|RegAddrA[0]~9_combout\ & ((\inst|Z80|u0|RegAddrA~5_combout\ & (\inst|Z80|u0|Alternate~q\)) # (!\inst|Z80|u0|RegAddrA~5_combout\ & ((\inst|Z80|u0|RegAddrA_r\(2)))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~9_combout\ & (\inst|Z80|u0|Alternate~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Alternate~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~9_combout\,
	datac => \inst|Z80|u0|RegAddrA_r\(2),
	datad => \inst|Z80|u0|RegAddrA~5_combout\,
	combout => \inst|Z80|u0|RegAddrA[2]~10_combout\);

-- Location: LCCOMB_X14_Y15_N14
\inst|Z80|u0|RegAddrA[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA[2]~11_combout\ = (\inst|Z80|u0|RegAddrA~5_combout\ & (((\inst|Z80|u0|RegAddrA[2]~10_combout\)))) # (!\inst|Z80|u0|RegAddrA~5_combout\ & ((\inst|Z80|u0|RegAddrA~2_combout\ & (\inst|Z80|u0|XY_State\(1))) # 
-- (!\inst|Z80|u0|RegAddrA~2_combout\ & ((\inst|Z80|u0|RegAddrA[2]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_State\(1),
	datab => \inst|Z80|u0|RegAddrA~5_combout\,
	datac => \inst|Z80|u0|RegAddrA~2_combout\,
	datad => \inst|Z80|u0|RegAddrA[2]~10_combout\,
	combout => \inst|Z80|u0|RegAddrA[2]~11_combout\);

-- Location: FF_X21_Y20_N13
\inst|Z80|u0|RegAddrA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|mcode|Mux254~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrA_r\(1));

-- Location: LCCOMB_X18_Y16_N20
\inst|Z80|u0|RegAddrA[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA[1]~7_combout\ = (\inst|Z80|u0|mcode|Mux278~1_combout\ & ((\inst|Z80|Equal1~0_combout\) # ((!\inst|Z80|u0|Equal15~0_combout\ & \inst|Z80|u0|RegAddrA_r\(1))))) # (!\inst|Z80|u0|mcode|Mux278~1_combout\ & 
-- (((\inst|Z80|u0|RegAddrA_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal15~0_combout\,
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|RegAddrA_r\(1),
	datad => \inst|Z80|u0|mcode|Mux278~1_combout\,
	combout => \inst|Z80|u0|RegAddrA[1]~7_combout\);

-- Location: LCCOMB_X17_Y16_N14
\inst|Z80|u0|RegAddrA[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA[1]~8_combout\ = (\inst|Z80|u0|RegAddrA~5_combout\ & (((\inst|Z80|u0|mcode|Mux276~6_combout\)))) # (!\inst|Z80|u0|RegAddrA~5_combout\ & ((\inst|Z80|u0|RegAddrA[1]~7_combout\) # ((\inst|Z80|u0|RegAddrA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~7_combout\,
	datab => \inst|Z80|u0|mcode|Mux276~6_combout\,
	datac => \inst|Z80|u0|RegAddrA~2_combout\,
	datad => \inst|Z80|u0|RegAddrA~5_combout\,
	combout => \inst|Z80|u0|RegAddrA[1]~8_combout\);

-- Location: LCCOMB_X18_Y17_N10
\inst|Z80|u0|RegWEL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegWEL~0_combout\ = (\inst|Z80|u0|Read_To_Reg_r\(4) & (!\inst|Z80|u0|Read_To_Reg_r\(3) & ((!\inst|Z80|u0|Read_To_Reg_r\(1)) # (!\inst|Z80|u0|Read_To_Reg_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Read_To_Reg_r\(4),
	datab => \inst|Z80|u0|Read_To_Reg_r\(3),
	datac => \inst|Z80|u0|Read_To_Reg_r\(2),
	datad => \inst|Z80|u0|Read_To_Reg_r\(1),
	combout => \inst|Z80|u0|RegWEL~0_combout\);

-- Location: LCCOMB_X18_Y17_N16
\inst|Z80|u0|RegWEL~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegWEL~1_combout\ = (\inst|Z80|u0|RegWEL~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|process_0~7_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal2~0_combout\,
	datab => \inst|Z80|u0|Save_ALU_r~q\,
	datac => \inst|Z80|u0|process_0~7_combout\,
	datad => \inst|Z80|u0|RegWEL~0_combout\,
	combout => \inst|Z80|u0|RegWEL~1_combout\);

-- Location: LCCOMB_X18_Y16_N16
\inst|Z80|u0|mcode|Mux275~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux275~8_combout\ = (\inst|Z80|u0|mcode|Mux275~7_combout\) # ((\inst|Z80|u0|mcode|Mux275~4_combout\) # (\inst|Z80|u0|mcode|Mux275~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux275~7_combout\,
	datab => \inst|Z80|u0|mcode|Mux275~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux275~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux275~8_combout\);

-- Location: LCCOMB_X18_Y16_N26
\inst|Z80|u0|process_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_3~1_combout\ = (\inst|Z80|u0|mcode|Mux275~8_combout\ & ((\inst|Z80|u0|process_3~0_combout\) # ((\inst|Z80|Equal3~0_combout\ & !\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_3~0_combout\,
	datab => \inst|Z80|Equal3~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux275~8_combout\,
	combout => \inst|Z80|u0|process_3~1_combout\);

-- Location: LCCOMB_X17_Y13_N28
\inst|Z80|u0|RegWEH~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegWEH~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~9_combout\ & (((\inst|Z80|u0|mcode|Mux276~6_combout\ & \inst|Z80|u0|mcode|Mux277~13_combout\)) # (!\inst|Z80|u0|process_3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux276~6_combout\,
	datab => \inst|Z80|u0|process_3~1_combout\,
	datac => \inst|Z80|u0|RegAddrA[0]~9_combout\,
	datad => \inst|Z80|u0|mcode|Mux277~13_combout\,
	combout => \inst|Z80|u0|RegWEH~0_combout\);

-- Location: LCCOMB_X17_Y13_N12
\inst|Z80|u0|RegWEL~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegWEL~2_combout\ = ((\inst|Z80|u0|RegWEL~1_combout\ & \inst|Z80|u0|Read_To_Reg_r\(0))) # (!\inst|Z80|u0|RegWEH~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegWEL~1_combout\,
	datac => \inst|Z80|u0|Read_To_Reg_r\(0),
	datad => \inst|Z80|u0|RegWEH~0_combout\,
	combout => \inst|Z80|u0|RegWEL~2_combout\);

-- Location: LCCOMB_X18_Y16_N8
\inst|Z80|u0|RegAddrA_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA_r~0_combout\ = (\inst|Z80|u0|mcode|Mux255~16_combout\) # ((\inst|Z80|u0|mcode|Mux254~24_combout\ & \inst|Z80|u0|process_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux254~24_combout\,
	datab => \inst|Z80|u0|mcode|Mux255~16_combout\,
	datad => \inst|Z80|u0|process_1~12_combout\,
	combout => \inst|Z80|u0|RegAddrA_r~0_combout\);

-- Location: FF_X18_Y16_N9
\inst|Z80|u0|RegAddrA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegAddrA_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrA_r\(0));

-- Location: LCCOMB_X18_Y16_N10
\inst|Z80|u0|RegAddrA[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA[0]~3_combout\ = (\inst|Z80|u0|mcode|Mux278~1_combout\ & (!\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|Equal15~0_combout\) # (\inst|Z80|u0|RegAddrA_r\(0))))) # (!\inst|Z80|u0|mcode|Mux278~1_combout\ & 
-- (((\inst|Z80|u0|RegAddrA_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal15~0_combout\,
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|RegAddrA_r\(0),
	datad => \inst|Z80|u0|mcode|Mux278~1_combout\,
	combout => \inst|Z80|u0|RegAddrA[0]~3_combout\);

-- Location: LCCOMB_X17_Y16_N20
\inst|Z80|u0|RegAddrA[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrA[0]~6_combout\ = (\inst|Z80|u0|RegAddrA~5_combout\ & (\inst|Z80|u0|mcode|Mux277~13_combout\)) # (!\inst|Z80|u0|RegAddrA~5_combout\ & (((\inst|Z80|u0|RegAddrA[0]~3_combout\) # (\inst|Z80|u0|RegAddrA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux277~13_combout\,
	datab => \inst|Z80|u0|RegAddrA[0]~3_combout\,
	datac => \inst|Z80|u0|RegAddrA~2_combout\,
	datad => \inst|Z80|u0|RegAddrA~5_combout\,
	combout => \inst|Z80|u0|RegAddrA[0]~6_combout\);

-- Location: LCCOMB_X16_Y13_N6
\inst|Z80|u0|Regs|RegsL[0][7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\ = (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & !\inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|RegWEL~2_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\);

-- Location: FF_X16_Y15_N7
\inst|Z80|u0|Regs|RegsL[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[0][0]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][0]~q\);

-- Location: LCCOMB_X16_Y13_N16
\inst|Z80|u0|Regs|RegsL[1][7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\ = (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & \inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|RegWEL~2_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\);

-- Location: FF_X18_Y16_N5
\inst|Z80|u0|Regs|RegsL[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[0]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][0]~q\);

-- Location: LCCOMB_X24_Y17_N12
\inst|Z80|u0|alu|Q_t~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~92_combout\ = (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~92_combout\);

-- Location: LCCOMB_X24_Y19_N12
\inst|Z80|u0|alu|Q_t~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~396_combout\ = (\inst|Z80|u0|IR\(4) & (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|mcode|Mux43~0_combout\ & !\inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Q_t~396_combout\);

-- Location: LCCOMB_X24_Y19_N30
\inst|Z80|u0|alu|Q_t~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~271_combout\ = (\inst|Z80|u0|alu|Q_t~92_combout\ & ((\inst|Z80|u0|alu|Q_t~396_combout\) # ((\inst|Z80|u0|mcode|Mux147~5_combout\ & \inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~92_combout\,
	datad => \inst|Z80|u0|alu|Q_t~396_combout\,
	combout => \inst|Z80|u0|alu|Q_t~271_combout\);

-- Location: LCCOMB_X24_Y19_N8
\inst|Z80|u0|alu|Q_t~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~274_combout\ = (\inst|Z80|u0|IR\(4) & (((!\inst|Z80|u0|mcode|Mux43~0_combout\ & !\inst|Z80|u0|IR\(5))) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Q_t~274_combout\);

-- Location: LCCOMB_X24_Y19_N22
\inst|Z80|u0|alu|Q_t~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~275_combout\ = (\inst|Z80|u0|alu|Q_t~274_combout\ & \inst|Z80|u0|alu|Q_t~273_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|alu|Q_t~274_combout\,
	datad => \inst|Z80|u0|alu|Q_t~273_combout\,
	combout => \inst|Z80|u0|alu|Q_t~275_combout\);

-- Location: LCCOMB_X24_Y19_N0
\inst|Z80|u0|alu|Q_t~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~272_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|Mux147~0_combout\ & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|mcode|Mux110~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux110~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~272_combout\);

-- Location: LCCOMB_X24_Y19_N24
\inst|Z80|u0|mcode|Mux223~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux223~0_combout\ = (\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|mcode|Mux100~0_combout\) # (\inst|Z80|u0|alu|Q_t~272_combout\)))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|alu|Q_t~275_combout\ & (!\inst|Z80|u0|mcode|Mux100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~275_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~272_combout\,
	combout => \inst|Z80|u0|mcode|Mux223~0_combout\);

-- Location: LCCOMB_X24_Y19_N6
\inst|Z80|u0|mcode|Mux223~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux223~1_combout\ = (\inst|Z80|u0|mcode|Mux100~0_combout\ & ((\inst|Z80|u0|mcode|Mux223~0_combout\ & ((\inst|Z80|u0|alu|Q_t~397_combout\))) # (!\inst|Z80|u0|mcode|Mux223~0_combout\ & (\inst|Z80|u0|alu|Q_t~271_combout\)))) # 
-- (!\inst|Z80|u0|mcode|Mux100~0_combout\ & (((\inst|Z80|u0|mcode|Mux223~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~271_combout\,
	datab => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~397_combout\,
	datad => \inst|Z80|u0|mcode|Mux223~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux223~1_combout\);

-- Location: LCCOMB_X24_Y19_N4
\inst|Z80|u0|alu|Q_t~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~269_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(4) & ((!\inst|Z80|u0|IR\(5))))) # (!\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Q_t~269_combout\);

-- Location: LCCOMB_X24_Y19_N20
\inst|Z80|u0|mcode|Mux250~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux250~1_combout\ = (\inst|Z80|u0|mcode|Mux223~1_combout\ & ((\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|alu|Q_t~269_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\)))) # (!\inst|Z80|u0|mcode|Mux223~1_combout\ & 
-- (((\inst|Z80|u0|alu|Q_t~269_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux223~1_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~269_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux250~1_combout\);

-- Location: LCCOMB_X25_Y17_N24
\inst|Z80|u0|mcode|Mux250~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux250~0_combout\ = (\inst|Z80|u0|mcode|Mux218~0_combout\ & ((\inst|Z80|u0|alu|Q_t~268_combout\) # ((!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|alu|Q_t~268_combout\,
	datad => \inst|Z80|u0|mcode|Mux218~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux250~0_combout\);

-- Location: LCCOMB_X25_Y17_N26
\inst|Z80|u0|mcode|Mux250~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux250~2_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux250~0_combout\) # ((!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux250~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux250~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux250~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux250~2_combout\);

-- Location: LCCOMB_X24_Y20_N14
\inst|Z80|u0|mcode|Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~3_combout\ = (\inst|Z80|u0|mcode|Mux63~2_combout\ & (\inst|Z80|u0|mcode|Mux63~0_combout\ & (\inst|Z80|u0|alu|Q_t~147_combout\ & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux63~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux63~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~147_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux63~3_combout\);

-- Location: LCCOMB_X19_Y20_N24
\inst|Z80|u0|alu|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux7~3_combout\ = (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(5) & \inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Mux7~3_combout\);

-- Location: LCCOMB_X19_Y20_N18
\inst|Z80|u0|mcode|Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~4_combout\ = ((!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|mcode|Mux147~3_combout\ & \inst|Z80|u0|alu|Mux7~3_combout\))) # (!\inst|Z80|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datad => \inst|Z80|u0|alu|Mux7~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux63~4_combout\);

-- Location: LCCOMB_X24_Y20_N20
\inst|Z80|u0|mcode|Mux63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~5_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|mcode|Mux63~4_combout\)))) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~266_combout\) # ((\inst|Z80|u0|alu|Q_t~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~266_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~86_combout\,
	datad => \inst|Z80|u0|mcode|Mux63~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux63~5_combout\);

-- Location: LCCOMB_X24_Y20_N2
\inst|Z80|u0|mcode|Mux63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~6_combout\ = (\inst|Z80|u0|mcode|Mux63~3_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux63~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux63~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux63~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux63~6_combout\);

-- Location: LCCOMB_X24_Y17_N2
\inst|Z80|u0|alu|Q_t~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~254_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Q_t~254_combout\);

-- Location: LCCOMB_X24_Y17_N28
\inst|Z80|u0|alu|Q_t~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~255_combout\ = (\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # (\inst|Z80|u0|alu|Q_t~254_combout\)))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~254_combout\,
	combout => \inst|Z80|u0|alu|Q_t~255_combout\);

-- Location: LCCOMB_X24_Y17_N6
\inst|Z80|u0|alu|Q_t~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~256_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|alu|Q_t~255_combout\)) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|alu|Q_t~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~255_combout\,
	combout => \inst|Z80|u0|alu|Q_t~256_combout\);

-- Location: LCCOMB_X24_Y17_N4
\inst|Z80|u0|alu|Q_t~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~263_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(2)))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|mcode|Mux147~0_combout\ & !\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~263_combout\);

-- Location: LCCOMB_X24_Y17_N26
\inst|Z80|u0|alu|Q_t~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~264_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|alu|Q_t~263_combout\) # (!\inst|Z80|u0|IR\(2)))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|alu|Q_t~263_combout\ & !\inst|Z80|u0|IR\(2))))) # 
-- (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|alu|Q_t~263_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~264_combout\);

-- Location: LCCOMB_X24_Y17_N0
\inst|Z80|u0|alu|Q_t~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~265_combout\ = (\inst|Z80|u0|alu|Q_t~256_combout\) # ((!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|alu|Q_t~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~264_combout\,
	datad => \inst|Z80|u0|alu|Q_t~256_combout\,
	combout => \inst|Z80|u0|alu|Q_t~265_combout\);

-- Location: LCCOMB_X24_Y17_N8
\inst|Z80|u0|alu|Q_t~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~259_combout\ = (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~259_combout\);

-- Location: LCCOMB_X24_Y17_N30
\inst|Z80|u0|alu|Q_t~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~260_combout\ = (!\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~260_combout\);

-- Location: LCCOMB_X24_Y17_N20
\inst|Z80|u0|alu|Q_t~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~261_combout\ = (\inst|Z80|u0|alu|Q_t~260_combout\ & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|mcode|Mux147~2_combout\ & \inst|Z80|u0|alu|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~260_combout\,
	datad => \inst|Z80|u0|alu|Mux7~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~261_combout\);

-- Location: LCCOMB_X24_Y17_N10
\inst|Z80|u0|alu|Q_t~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~262_combout\ = (\inst|Z80|u0|alu|Q_t~259_combout\) # ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~92_combout\) # (\inst|Z80|u0|alu|Q_t~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~92_combout\,
	datab => \inst|Z80|u0|alu|Q_t~259_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~261_combout\,
	combout => \inst|Z80|u0|alu|Q_t~262_combout\);

-- Location: LCCOMB_X24_Y17_N18
\inst|Z80|u0|mcode|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~1_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|IR\(5))))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~262_combout\))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|alu|Q_t~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~265_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|alu|Q_t~262_combout\,
	combout => \inst|Z80|u0|mcode|Mux63~1_combout\);

-- Location: LCCOMB_X24_Y17_N16
\inst|Z80|u0|alu|Q_t~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~267_combout\ = (\inst|Z80|u0|alu|Q_t~209_combout\ & ((\inst|Z80|u0|Equal4~0_combout\) # ((\inst|Z80|u0|mcode|Mux147~0_combout\ & \inst|Z80|u0|alu|Q_t~248_combout\)))) # (!\inst|Z80|u0|alu|Q_t~209_combout\ & 
-- (\inst|Z80|u0|mcode|Mux147~0_combout\ & ((\inst|Z80|u0|alu|Q_t~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~209_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|Equal4~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~248_combout\,
	combout => \inst|Z80|u0|alu|Q_t~267_combout\);

-- Location: LCCOMB_X24_Y17_N14
\inst|Z80|u0|alu|Q_t~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~395_combout\ = (\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|alu|Q_t~267_combout\)))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|alu|Q_t~266_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|alu|Q_t~266_combout\,
	datad => \inst|Z80|u0|alu|Q_t~267_combout\,
	combout => \inst|Z80|u0|alu|Q_t~395_combout\);

-- Location: LCCOMB_X23_Y17_N20
\inst|Z80|u0|alu|Q_t~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~257_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|mcode|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~257_combout\);

-- Location: LCCOMB_X23_Y17_N26
\inst|Z80|u0|alu|Q_t~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~258_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~257_combout\) # (!\inst|Z80|u0|IR\(2))))) # (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(2) & 
-- ((\inst|Z80|u0|alu|Q_t~257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|alu|Q_t~257_combout\,
	combout => \inst|Z80|u0|alu|Q_t~258_combout\);

-- Location: LCCOMB_X24_Y17_N24
\inst|Z80|u0|mcode|Mux63~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~7_combout\ = (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|mcode|Mux63~1_combout\ & (\inst|Z80|u0|alu|Q_t~395_combout\)) # (!\inst|Z80|u0|mcode|Mux63~1_combout\ & ((\inst|Z80|u0|alu|Q_t~258_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|alu|Q_t~395_combout\,
	datac => \inst|Z80|u0|alu|Q_t~258_combout\,
	datad => \inst|Z80|u0|mcode|Mux63~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux63~7_combout\);

-- Location: LCCOMB_X24_Y17_N22
\inst|Z80|u0|mcode|Mux63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux63~8_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~256_combout\) # ((\inst|Z80|u0|mcode|Mux63~7_combout\)))) # (!\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|mcode|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~256_combout\,
	datab => \inst|Z80|u0|mcode|Mux63~1_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux63~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux63~8_combout\);

-- Location: LCCOMB_X25_Y17_N16
\inst|Z80|u0|mcode|Mux250~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux250~3_combout\ = (\inst|Z80|u0|ISet\(0)) # ((\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux63~6_combout\)) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux63~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|mcode|Mux63~6_combout\,
	datad => \inst|Z80|u0|mcode|Mux63~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux250~3_combout\);

-- Location: LCCOMB_X25_Y17_N18
\inst|Z80|u0|mcode|Mux250~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux250~4_combout\ = (!\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|mcode|Mux250~3_combout\ & ((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux250~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux250~4_combout\);

-- Location: LCCOMB_X25_Y17_N20
\inst|Z80|u0|mcode|Set_BusB_To[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\ = (\inst|Z80|u0|mcode|Mux147~4_combout\ & (\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|mcode|Mux147~4_combout\ & (((\inst|Z80|u0|mcode|Mux250~2_combout\) # (\inst|Z80|u0|mcode|Mux250~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux250~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux250~4_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\);

-- Location: LCCOMB_X18_Y19_N28
\inst|Z80|u0|RegAddrB_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrB_r~0_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\) # ((!\inst|Z80|u0|RegAddrA~0_combout\ & (\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\ & !\inst|Z80|u0|XY_Ind~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	datab => \inst|Z80|u0|RegAddrA~0_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	datad => \inst|Z80|u0|XY_Ind~q\,
	combout => \inst|Z80|u0|RegAddrB_r~0_combout\);

-- Location: FF_X18_Y19_N29
\inst|Z80|u0|RegAddrB_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegAddrB_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrB_r\(0));

-- Location: LCCOMB_X17_Y19_N24
\inst|Z80|u0|RegAddrB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrB[0]~0_combout\ = (\inst|Z80|u0|RegAddrB_r\(0)) # ((\inst|Z80|Equal1~0_combout\ & \inst|Z80|u0|mcode|Mux278~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux278~1_combout\,
	datad => \inst|Z80|u0|RegAddrB_r\(0),
	combout => \inst|Z80|u0|RegAddrB[0]~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\inst|Z80|u0|Regs|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux31~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[1][0]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsL[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[0][0]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[1][0]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux31~2_combout\);

-- Location: LCCOMB_X16_Y13_N10
\inst|Z80|u0|Regs|RegsL[2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\ = (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & !\inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|RegWEL~2_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\);

-- Location: FF_X16_Y15_N31
\inst|Z80|u0|Regs|RegsL[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[0]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][0]~q\);

-- Location: LCCOMB_X14_Y13_N30
\inst|Z80|u0|Regs|RegsL[3][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\ = (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & (\inst|Z80|u0|RegAddrA[0]~6_combout\ & \inst|Z80|u0|RegAddrA[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegWEL~2_combout\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\);

-- Location: FF_X12_Y17_N31
\inst|Z80|u0|Regs|RegsL[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIL[0]~15_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][0]~q\);

-- Location: LCCOMB_X16_Y15_N2
\inst|Z80|u0|Regs|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux31~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux31~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][0]~q\))) # (!\inst|Z80|u0|Regs|Mux31~2_combout\ & (\inst|Z80|u0|Regs|RegsL[2][0]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|Mux31~2_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[2][0]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[3][0]~q\,
	combout => \inst|Z80|u0|Regs|Mux31~3_combout\);

-- Location: LCCOMB_X13_Y16_N10
\inst|Z80|u0|Regs|RegsL[7][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[7][0]~feeder_combout\ = \inst|Z80|u0|RegDIL[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[0]~15_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[7][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N12
\inst|Z80|u0|Regs|RegsL[7][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & (\inst|Z80|u0|RegAddrA[0]~6_combout\ & \inst|Z80|u0|RegAddrA[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegWEL~2_combout\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\);

-- Location: FF_X13_Y16_N11
\inst|Z80|u0|Regs|RegsL[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[7][0]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][0]~q\);

-- Location: LCCOMB_X16_Y16_N26
\inst|Z80|u0|Regs|RegsL[4][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[4][0]~feeder_combout\ = \inst|Z80|u0|RegDIL[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIL[0]~15_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[4][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N18
\inst|Z80|u0|Regs|RegsL[4][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & !\inst|Z80|u0|RegAddrA[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegWEL~2_combout\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\);

-- Location: FF_X16_Y16_N27
\inst|Z80|u0|Regs|RegsL[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[4][0]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][0]~q\);

-- Location: LCCOMB_X16_Y13_N20
\inst|Z80|u0|Regs|RegsL[6][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & !\inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|RegWEL~2_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\);

-- Location: FF_X16_Y16_N13
\inst|Z80|u0|Regs|RegsL[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[0]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][0]~q\);

-- Location: LCCOMB_X16_Y16_N16
\inst|Z80|u0|Regs|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux31~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsL[6][0]~q\) # (\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsL[4][0]~q\ & 
-- ((!\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][0]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[6][0]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux31~0_combout\);

-- Location: LCCOMB_X16_Y16_N30
\inst|Z80|u0|Regs|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux31~1_combout\ = (\inst|Z80|u0|Regs|Mux31~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][0]~q\) # ((!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux31~0_combout\ & (((\inst|Z80|u0|Regs|RegsL[5][0]~q\ & 
-- \inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[7][0]~q\,
	datab => \inst|Z80|u0|Regs|Mux31~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[5][0]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux31~1_combout\);

-- Location: LCCOMB_X18_Y19_N20
\inst|Z80|u0|process_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_1~9_combout\ = (!\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\ & (!\inst|Z80|u0|RegAddrA~0_combout\ & (\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\ & !\inst|Z80|u0|XY_Ind~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	datab => \inst|Z80|u0|RegAddrA~0_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	datad => \inst|Z80|u0|XY_Ind~q\,
	combout => \inst|Z80|u0|process_1~9_combout\);

-- Location: LCCOMB_X18_Y19_N10
\inst|Z80|u0|RegAddrB_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrB_r~1_combout\ = (\inst|Z80|u0|process_1~9_combout\ & (\inst|Z80|u0|XY_State\(1))) # (!\inst|Z80|u0|process_1~9_combout\ & ((\inst|Z80|u0|Alternate~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|XY_State\(1),
	datac => \inst|Z80|u0|Alternate~q\,
	datad => \inst|Z80|u0|process_1~9_combout\,
	combout => \inst|Z80|u0|RegAddrB_r~1_combout\);

-- Location: FF_X18_Y19_N11
\inst|Z80|u0|RegAddrB_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegAddrB_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrB_r\(2));

-- Location: LCCOMB_X18_Y19_N12
\inst|Z80|u0|RegAddrB[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrB[2]~2_combout\ = (\inst|Z80|u0|mcode|Mux278~1_combout\ & ((\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|Alternate~q\))) # (!\inst|Z80|Equal1~0_combout\ & (\inst|Z80|u0|RegAddrB_r\(2))))) # (!\inst|Z80|u0|mcode|Mux278~1_combout\ & 
-- (\inst|Z80|u0|RegAddrB_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB_r\(2),
	datab => \inst|Z80|u0|mcode|Mux278~1_combout\,
	datac => \inst|Z80|u0|Alternate~q\,
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|RegAddrB[2]~2_combout\);

-- Location: LCCOMB_X16_Y15_N8
\inst|Z80|u0|Regs|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux31~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux31~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Regs|Mux31~3_combout\,
	datac => \inst|Z80|u0|Regs|Mux31~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux31~4_combout\);

-- Location: LCCOMB_X12_Y15_N28
\inst|Z80|u0|RegDIH[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[3]~1_combout\ = (!\inst|Z80|u0|process_3~1_combout\ & ((!\inst|Z80|u0|Equal15~0_combout\) # (!\inst|Z80|u0|mcode|Mux278~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux278~1_combout\,
	datab => \inst|Z80|u0|Equal15~0_combout\,
	datad => \inst|Z80|u0|process_3~1_combout\,
	combout => \inst|Z80|u0|RegDIH[3]~1_combout\);

-- Location: LCCOMB_X16_Y16_N12
\inst|Z80|u0|Regs|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~3_combout\ & (((\inst|Z80|u0|RegAddrA[1]~7_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~3_combout\ & ((\inst|Z80|u0|RegAddrA[1]~7_combout\ & ((\inst|Z80|u0|Regs|RegsL[6][0]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~7_combout\ & (\inst|Z80|u0|Regs|RegsL[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][0]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~3_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[6][0]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~7_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~0_combout\);

-- Location: LCCOMB_X16_Y16_N8
\inst|Z80|u0|Regs|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~1_combout\ = (\inst|Z80|u0|mcode|Mux277~13_combout\ & (((\inst|Z80|u0|mcode|Mux276~6_combout\)))) # (!\inst|Z80|u0|mcode|Mux277~13_combout\ & ((\inst|Z80|u0|mcode|Mux276~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[6][0]~q\))) # 
-- (!\inst|Z80|u0|mcode|Mux276~6_combout\ & (\inst|Z80|u0|Regs|RegsL[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][0]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[6][0]~q\,
	datac => \inst|Z80|u0|mcode|Mux277~13_combout\,
	datad => \inst|Z80|u0|mcode|Mux276~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~1_combout\);

-- Location: LCCOMB_X16_Y16_N14
\inst|Z80|u0|Regs|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~2_combout\ = (\inst|Z80|u0|RegAddrA~5_combout\ & (((\inst|Z80|u0|Regs|Mux15~1_combout\)))) # (!\inst|Z80|u0|RegAddrA~5_combout\ & ((\inst|Z80|u0|Regs|Mux15~0_combout\) # ((\inst|Z80|u0|RegAddrA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux15~0_combout\,
	datab => \inst|Z80|u0|RegAddrA~5_combout\,
	datac => \inst|Z80|u0|Regs|Mux15~1_combout\,
	datad => \inst|Z80|u0|RegAddrA~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~2_combout\);

-- Location: LCCOMB_X16_Y16_N0
\inst|Z80|u0|Regs|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~3_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux15~2_combout\ & (\inst|Z80|u0|Regs|RegsL[7][0]~q\)) # (!\inst|Z80|u0|Regs|Mux15~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][0]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[7][0]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[5][0]~q\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|Regs|Mux15~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~3_combout\);

-- Location: LCCOMB_X18_Y16_N4
\inst|Z80|u0|Regs|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~4_combout\ = (\inst|Z80|u0|RegAddrA[0]~3_combout\ & (((\inst|Z80|u0|Regs|RegsL[1][0]~q\) # (\inst|Z80|u0|RegAddrA[1]~7_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~3_combout\ & (\inst|Z80|u0|Regs|RegsL[0][0]~q\ & 
-- ((!\inst|Z80|u0|RegAddrA[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~3_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[0][0]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[1][0]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~7_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~4_combout\);

-- Location: LCCOMB_X16_Y15_N4
\inst|Z80|u0|Regs|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~5_combout\ = (\inst|Z80|u0|mcode|Mux276~6_combout\ & (((\inst|Z80|u0|mcode|Mux277~13_combout\)))) # (!\inst|Z80|u0|mcode|Mux276~6_combout\ & ((\inst|Z80|u0|mcode|Mux277~13_combout\ & (\inst|Z80|u0|Regs|RegsL[1][0]~q\)) # 
-- (!\inst|Z80|u0|mcode|Mux277~13_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux276~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[1][0]~q\,
	datac => \inst|Z80|u0|mcode|Mux277~13_combout\,
	datad => \inst|Z80|u0|Regs|RegsL[0][0]~q\,
	combout => \inst|Z80|u0|Regs|Mux15~5_combout\);

-- Location: LCCOMB_X16_Y15_N22
\inst|Z80|u0|Regs|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~6_combout\ = (\inst|Z80|u0|RegAddrA~5_combout\ & (((\inst|Z80|u0|Regs|Mux15~5_combout\)))) # (!\inst|Z80|u0|RegAddrA~5_combout\ & ((\inst|Z80|u0|RegAddrA~2_combout\) # ((\inst|Z80|u0|Regs|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA~2_combout\,
	datab => \inst|Z80|u0|Regs|Mux15~4_combout\,
	datac => \inst|Z80|u0|Regs|Mux15~5_combout\,
	datad => \inst|Z80|u0|RegAddrA~5_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~6_combout\);

-- Location: LCCOMB_X16_Y15_N24
\inst|Z80|u0|Regs|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~7_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux15~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][0]~q\))) # (!\inst|Z80|u0|Regs|Mux15~6_combout\ & (\inst|Z80|u0|Regs|RegsL[2][0]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[2][0]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[3][0]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux15~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~7_combout\);

-- Location: LCCOMB_X14_Y15_N18
\inst|Z80|u0|Regs|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux15~8_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux15~3_combout\)) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux15~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux15~7_combout\,
	combout => \inst|Z80|u0|Regs|Mux15~8_combout\);

-- Location: FF_X14_Y15_N19
\inst|Z80|u0|RegBusA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux15~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(0));

-- Location: LCCOMB_X18_Y16_N12
\inst|Z80|u0|RegDIH[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[3]~0_combout\ = (\inst|Z80|u0|process_3~1_combout\) # ((!\inst|Z80|u0|Equal15~0_combout\ & (\inst|Z80|Equal1~0_combout\ & \inst|Z80|u0|mcode|Mux278~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal15~0_combout\,
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|process_3~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux278~1_combout\,
	combout => \inst|Z80|u0|RegDIH[3]~0_combout\);

-- Location: LCCOMB_X13_Y15_N0
\inst|Z80|u0|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~0_combout\ = \inst|Z80|u0|Regs|Mux15~8_combout\ $ (VCC)
-- \inst|Z80|u0|Add8~1\ = CARRY(\inst|Z80|u0|Regs|Mux15~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Regs|Mux15~8_combout\,
	datad => VCC,
	combout => \inst|Z80|u0|Add8~0_combout\,
	cout => \inst|Z80|u0|Add8~1\);

-- Location: LCCOMB_X12_Y17_N10
\inst|Z80|u0|RegDIL[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[0]~14_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~1_combout\) # (\inst|Z80|u0|Add8~0_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (\inst|Z80|u0|RegBusA_r\(0) & 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(0),
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datad => \inst|Z80|u0|Add8~0_combout\,
	combout => \inst|Z80|u0|RegDIL[0]~14_combout\);

-- Location: LCCOMB_X12_Y17_N30
\inst|Z80|u0|RegDIL[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[0]~15_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIL[0]~14_combout\ & ((\inst|Z80|u0|Regs|Mux31~4_combout\))) # (!\inst|Z80|u0|RegDIL[0]~14_combout\ & (\inst|Z80|u0|Save_Mux[0]~9_combout\)))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|RegDIL[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[0]~9_combout\,
	datab => \inst|Z80|u0|Regs|Mux31~4_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datad => \inst|Z80|u0|RegDIL[0]~14_combout\,
	combout => \inst|Z80|u0|RegDIL[0]~15_combout\);

-- Location: LCCOMB_X13_Y16_N8
\inst|Z80|u0|Regs|RegsL[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[5][0]~feeder_combout\ = \inst|Z80|u0|RegDIL[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[0]~15_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[5][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N20
\inst|Z80|u0|Regs|RegsL[5][7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEL~2_combout\ & (\inst|Z80|u0|RegAddrA[0]~6_combout\ & !\inst|Z80|u0|RegAddrA[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datab => \inst|Z80|u0|RegWEL~2_combout\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\);

-- Location: FF_X13_Y16_N9
\inst|Z80|u0|Regs|RegsL[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[5][0]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][0]~q\);

-- Location: LCCOMB_X17_Y15_N30
\inst|Z80|u0|process_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_1~10_combout\ = (!\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|mcode|Mux110~1_combout\ & \inst|Z80|u0|mcode|Mux110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux110~0_combout\,
	combout => \inst|Z80|u0|process_1~10_combout\);

-- Location: LCCOMB_X17_Y15_N28
\inst|Z80|u0|process_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_1~11_combout\ = (\inst|Z80|u0|mcode|Mux147~7_combout\) # ((\inst|Z80|u0|process_1~10_combout\ & ((\inst|Z80|u0|XY_State\(0)) # (\inst|Z80|u0|XY_State\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_State\(0),
	datab => \inst|Z80|u0|XY_State\(1),
	datac => \inst|Z80|u0|process_1~10_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~7_combout\,
	combout => \inst|Z80|u0|process_1~11_combout\);

-- Location: LCCOMB_X19_Y15_N30
\inst|Z80|u0|mcode|Mux264~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~5_combout\ = ((\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|IR\(1) & ((!\inst|Z80|u0|mcode|Mux147~0_combout\)))) # (!\inst|Z80|u0|mcode|Mux264~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux264~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~5_combout\);

-- Location: LCCOMB_X19_Y15_N28
\inst|Z80|u0|mcode|Mux264~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~1_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(4)) # ((!\inst|Z80|u0|IR\(5))))) # (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(4)) # (!\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux264~1_combout\);

-- Location: LCCOMB_X25_Y18_N4
\inst|Z80|u0|mcode|Mux265~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux265~2_combout\ = (\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux265~2_combout\);

-- Location: LCCOMB_X19_Y15_N26
\inst|Z80|u0|mcode|Mux264~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~2_combout\ = ((\inst|Z80|u0|IR\(2) & ((!\inst|Z80|u0|mcode|Mux147~2_combout\))) # (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|mcode|Mux43~0_combout\))) # (!\inst|Z80|u0|mcode|Mux265~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux265~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~2_combout\);

-- Location: LCCOMB_X19_Y15_N2
\inst|Z80|u0|mcode|Mux264~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~0_combout\ = (!\inst|Z80|u0|IR\(1) & (((!\inst|Z80|u0|mcode|Mux71~2_combout\ & \inst|Z80|u0|mcode|Mux100~0_combout\)) # (!\inst|Z80|u0|mcode|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux71~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux264~0_combout\);

-- Location: LCCOMB_X19_Y15_N0
\inst|Z80|u0|mcode|Mux264~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~3_combout\ = (\inst|Z80|u0|mcode|Mux264~1_combout\) # ((\inst|Z80|u0|mcode|Mux264~0_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux264~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux264~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux264~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux264~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~3_combout\);

-- Location: LCCOMB_X19_Y15_N20
\inst|Z80|u0|mcode|Mux264~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~6_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux264~3_combout\))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux264~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux264~5_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux264~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~6_combout\);

-- Location: LCCOMB_X22_Y19_N16
\inst|Z80|u0|mcode|Mux264~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~7_combout\ = (\inst|Z80|u0|IR\(7) & (((!\inst|Z80|u0|mcode|Mux193~0_combout\ & !\inst|Z80|u0|mcode|Mux147~4_combout\)) # (!\inst|Z80|u0|mcode|Mux131~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux131~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~7_combout\);

-- Location: LCCOMB_X21_Y15_N0
\inst|Z80|u0|mcode|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux22~0_combout\ = \inst|Z80|u0|MCycle\(1) $ (\inst|Z80|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|mcode|Mux22~0_combout\);

-- Location: LCCOMB_X22_Y19_N14
\inst|Z80|u0|mcode|Mux127~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux127~4_combout\ = (\inst|Z80|u0|mcode|Mux22~0_combout\ & (((!\inst|Z80|u0|RegAddrA~0_combout\)))) # (!\inst|Z80|u0|mcode|Mux22~0_combout\ & ((\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|RegAddrA~0_combout\)) # (!\inst|Z80|u0|MCycle\(0) & 
-- (\inst|Z80|u0|RegAddrA~0_combout\ & \inst|Z80|u0|mcode|Mux127~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux22~0_combout\,
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|RegAddrA~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux127~4_combout\);

-- Location: LCCOMB_X22_Y19_N22
\inst|Z80|u0|mcode|Mux127~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux127~2_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|RegAddrA~0_combout\ & ((!\inst|Z80|u0|mcode|Mux127~0_combout\) # (!\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|RegAddrA~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux127~2_combout\);

-- Location: LCCOMB_X22_Y19_N12
\inst|Z80|u0|mcode|Mux127~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux127~3_combout\ = (\inst|Z80|u0|mcode|Mux127~2_combout\) # ((!\inst|Z80|u0|mcode|Mux193~0_combout\ & (!\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|mcode|Mux147~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux127~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux127~3_combout\);

-- Location: LCCOMB_X22_Y19_N24
\inst|Z80|u0|mcode|Mux127~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux127~5_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|RegAddrA~0_combout\ & ((!\inst|Z80|u0|mcode|Mux127~3_combout\) # (!\inst|Z80|u0|mcode|Mux127~4_combout\))) # (!\inst|Z80|u0|RegAddrA~0_combout\ & 
-- (\inst|Z80|u0|mcode|Mux127~4_combout\)))) # (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|mcode|Mux127~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA~0_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux127~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux127~5_combout\);

-- Location: LCCOMB_X22_Y19_N2
\inst|Z80|u0|mcode|Mux264~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~8_combout\ = (\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux264~7_combout\) # ((!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux127~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|Mux264~7_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux127~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~8_combout\);

-- Location: LCCOMB_X23_Y19_N16
\inst|Z80|u0|mcode|Mux75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~4_combout\ = (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(6) $ (!\inst|Z80|u0|IR\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux75~4_combout\);

-- Location: LCCOMB_X22_Y19_N28
\inst|Z80|u0|mcode|Mux75~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~5_combout\ = ((\inst|Z80|u0|alu|Q_t~86_combout\ & ((\inst|Z80|u0|mcode|Mux43~0_combout\))) # (!\inst|Z80|u0|alu|Q_t~86_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))) # (!\inst|Z80|u0|mcode|Mux75~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~86_combout\,
	datac => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux75~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~5_combout\);

-- Location: LCCOMB_X22_Y19_N10
\inst|Z80|u0|mcode|Mux75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~6_combout\ = (\inst|Z80|u0|mcode|Mux75~5_combout\) # (!\inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux75~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~6_combout\);

-- Location: LCCOMB_X22_Y19_N0
\inst|Z80|u0|mcode|Mux75~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~7_combout\ = ((!\inst|Z80|u0|mcode|Mux75~4_combout\) # (!\inst|Z80|u0|mcode|Mux147~0_combout\)) # (!\inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux75~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~7_combout\);

-- Location: LCCOMB_X22_Y19_N30
\inst|Z80|u0|mcode|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux77~0_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|IR\(5))))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux75~6_combout\)) # (!\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux75~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux75~6_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux75~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux77~0_combout\);

-- Location: LCCOMB_X22_Y19_N8
\inst|Z80|u0|alu|Q_t~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~123_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~123_combout\);

-- Location: LCCOMB_X26_Y19_N30
\inst|Z80|u0|mcode|Mux75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~1_combout\ = ((!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(7)) # (!\inst|Z80|u0|IR\(2))))) # (!\inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux75~1_combout\);

-- Location: LCCOMB_X26_Y19_N8
\inst|Z80|u0|mcode|Mux75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~2_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux75~1_combout\) # ((!\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|mcode|Mux147~0_combout\)))) # (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(0) & 
-- ((!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux75~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~2_combout\);

-- Location: LCCOMB_X23_Y17_N28
\inst|Z80|u0|alu|Q_t~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~122_combout\ = (\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~122_combout\);

-- Location: LCCOMB_X23_Y19_N6
\inst|Z80|u0|mcode|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~0_combout\ = (\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|mcode|Mux147~3_combout\) # (!\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|alu|Q_t~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~122_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~0_combout\);

-- Location: LCCOMB_X22_Y19_N26
\inst|Z80|u0|mcode|Mux75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~3_combout\ = (\inst|Z80|u0|mcode|Mux75~2_combout\) # ((\inst|Z80|u0|mcode|Mux75~0_combout\) # ((!\inst|Z80|u0|alu|Q_t~123_combout\ & !\inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~123_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux75~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux75~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~3_combout\);

-- Location: LCCOMB_X23_Y19_N10
\inst|Z80|u0|mcode|Mux75~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~8_combout\ = ((!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(7)) # (\inst|Z80|u0|mcode|Mux127~1_combout\)))) # (!\inst|Z80|u0|mcode|Mux147~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~8_combout\);

-- Location: LCCOMB_X23_Y19_N12
\inst|Z80|u0|mcode|Mux75~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~9_combout\ = (\inst|Z80|u0|mcode|Mux75~8_combout\) # ((\inst|Z80|u0|IR\(3) & ((!\inst|Z80|u0|mcode|Mux127~0_combout\) # (!\inst|Z80|u0|alu|Q_t~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~124_combout\,
	datab => \inst|Z80|u0|mcode|Mux127~0_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux75~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~9_combout\);

-- Location: LCCOMB_X23_Y19_N18
\inst|Z80|u0|alu|Q_t~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~125_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~125_combout\);

-- Location: LCCOMB_X23_Y19_N26
\inst|Z80|u0|alu|Q_t~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~127_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|IR\(7) & \inst|Z80|u0|MCycle\(1))))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~127_combout\);

-- Location: LCCOMB_X23_Y19_N8
\inst|Z80|u0|alu|Q_t~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~103_combout\ = (!\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~103_combout\);

-- Location: LCCOMB_X23_Y19_N0
\inst|Z80|u0|alu|Q_t~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~126_combout\ = (!\inst|Z80|u0|MCycle\(1) & (((\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(7))) # (!\inst|Z80|u0|alu|Q_t~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|alu|Q_t~90_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|alu|Q_t~126_combout\);

-- Location: LCCOMB_X23_Y19_N20
\inst|Z80|u0|alu|Q_t~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~129_combout\ = (\inst|Z80|u0|alu|Q_t~127_combout\) # ((\inst|Z80|u0|alu|Q_t~126_combout\) # ((!\inst|Z80|u0|alu|Q_t~128_combout\ & !\inst|Z80|u0|alu|Q_t~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~127_combout\,
	datab => \inst|Z80|u0|alu|Q_t~128_combout\,
	datac => \inst|Z80|u0|alu|Q_t~103_combout\,
	datad => \inst|Z80|u0|alu|Q_t~126_combout\,
	combout => \inst|Z80|u0|alu|Q_t~129_combout\);

-- Location: LCCOMB_X23_Y19_N22
\inst|Z80|u0|mcode|Mux75~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~10_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux75~9_combout\)) # (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|alu|Q_t~125_combout\) # (\inst|Z80|u0|alu|Q_t~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux75~9_combout\,
	datab => \inst|Z80|u0|alu|Q_t~125_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|alu|Q_t~129_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~10_combout\);

-- Location: LCCOMB_X22_Y19_N20
\inst|Z80|u0|mcode|Mux77~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux77~1_combout\ = (\inst|Z80|u0|mcode|Mux77~0_combout\ & (((\inst|Z80|u0|mcode|Mux75~10_combout\)) # (!\inst|Z80|u0|IR\(4)))) # (!\inst|Z80|u0|mcode|Mux77~0_combout\ & (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|Mux75~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux77~0_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|Mux75~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux75~10_combout\,
	combout => \inst|Z80|u0|mcode|Mux77~1_combout\);

-- Location: LCCOMB_X22_Y19_N18
\inst|Z80|u0|mcode|Mux264~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~9_combout\ = (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux264~8_combout\) # ((!\inst|Z80|u0|ISet\(0) & \inst|Z80|u0|mcode|Mux77~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|Mux264~8_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux77~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~9_combout\);

-- Location: LCCOMB_X21_Y15_N2
\inst|Z80|u0|mcode|Set_Addr_To~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_Addr_To~1_combout\ = (((\inst|Z80|u0|mcode|process_0~0_combout\) # (!\inst|Z80|u0|MCycle\(1))) # (!\inst|Z80|u0|MCycle\(0))) # (!\inst|Z80|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|mcode|process_0~0_combout\,
	combout => \inst|Z80|u0|mcode|Set_Addr_To~1_combout\);

-- Location: LCCOMB_X21_Y15_N12
\inst|Z80|u0|mcode|Mux264~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~11_combout\ = (!\inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\inst|Z80|u0|mcode|Mux264~6_combout\) # ((\inst|Z80|u0|mcode|Mux264~9_combout\) # (!\inst|Z80|u0|mcode|Set_Addr_To~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux264~6_combout\,
	datac => \inst|Z80|u0|mcode|Mux264~9_combout\,
	datad => \inst|Z80|u0|mcode|Set_Addr_To~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~11_combout\);

-- Location: LCCOMB_X17_Y15_N8
\inst|Z80|u0|RegAddrC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrC~0_combout\ = (\inst|Z80|u0|process_1~10_combout\ & (\inst|Z80|u0|process_1~11_combout\)) # (!\inst|Z80|u0|process_1~10_combout\ & ((\inst|Z80|u0|mcode|Mux147~7_combout\ & (\inst|Z80|u0|process_1~11_combout\)) # 
-- (!\inst|Z80|u0|mcode|Mux147~7_combout\ & ((\inst|Z80|u0|mcode|Mux264~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_1~11_combout\,
	datab => \inst|Z80|u0|mcode|Mux264~11_combout\,
	datac => \inst|Z80|u0|process_1~10_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~7_combout\,
	combout => \inst|Z80|u0|RegAddrC~0_combout\);

-- Location: FF_X17_Y15_N9
\inst|Z80|u0|RegAddrC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegAddrC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrC\(0));

-- Location: LCCOMB_X17_Y15_N26
\inst|Z80|u0|RegAddrC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrC~1_combout\ = ((\inst|Z80|u0|process_1~10_combout\) # (\inst|Z80|u0|mcode|Mux147~7_combout\)) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|process_1~10_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~7_combout\,
	combout => \inst|Z80|u0|RegAddrC~1_combout\);

-- Location: FF_X17_Y15_N27
\inst|Z80|u0|RegAddrC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegAddrC~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrC\(1));

-- Location: LCCOMB_X16_Y16_N24
\inst|Z80|u0|Regs|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux47~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsL[6][0]~q\))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (\inst|Z80|u0|Regs|RegsL[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][0]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[6][0]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux47~0_combout\);

-- Location: LCCOMB_X16_Y16_N10
\inst|Z80|u0|Regs|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux47~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux47~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][0]~q\))) # (!\inst|Z80|u0|Regs|Mux47~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][0]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][0]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|RegsL[7][0]~q\,
	datad => \inst|Z80|u0|Regs|Mux47~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux47~1_combout\);

-- Location: LCCOMB_X14_Y15_N16
\inst|Z80|u0|RegAddrC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegAddrC~2_combout\ = (\inst|Z80|u0|process_1~11_combout\ & (\inst|Z80|u0|XY_State\(1))) # (!\inst|Z80|u0|process_1~11_combout\ & ((\inst|Z80|u0|Alternate~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_State\(1),
	datac => \inst|Z80|u0|process_1~11_combout\,
	datad => \inst|Z80|u0|Alternate~q\,
	combout => \inst|Z80|u0|RegAddrC~2_combout\);

-- Location: FF_X14_Y15_N17
\inst|Z80|u0|RegAddrC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegAddrC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegAddrC\(2));

-- Location: LCCOMB_X16_Y15_N12
\inst|Z80|u0|Regs|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux47~2_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|RegsL[1][0]~q\))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (\inst|Z80|u0|Regs|RegsL[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[0][0]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|RegsL[1][0]~q\,
	combout => \inst|Z80|u0|Regs|Mux47~2_combout\);

-- Location: LCCOMB_X16_Y15_N10
\inst|Z80|u0|Regs|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux47~3_combout\ = (\inst|Z80|u0|Regs|Mux47~2_combout\ & (((\inst|Z80|u0|Regs|RegsL[3][0]~q\)) # (!\inst|Z80|u0|RegAddrC\(1)))) # (!\inst|Z80|u0|Regs|Mux47~2_combout\ & (\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux47~2_combout\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsL[2][0]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[3][0]~q\,
	combout => \inst|Z80|u0|Regs|Mux47~3_combout\);

-- Location: LCCOMB_X16_Y15_N16
\inst|Z80|u0|Regs|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux47~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux47~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux47~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Regs|Mux47~1_combout\,
	datac => \inst|Z80|u0|RegAddrC\(2),
	datad => \inst|Z80|u0|Regs|Mux47~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux47~4_combout\);

-- Location: LCCOMB_X25_Y14_N0
\inst|Z80|u0|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~0_combout\ = (\inst|Z80|DI_Reg\(0) & (\inst|Z80|u0|Regs|Mux47~4_combout\ $ (VCC))) # (!\inst|Z80|DI_Reg\(0) & (\inst|Z80|u0|Regs|Mux47~4_combout\ & VCC))
-- \inst|Z80|u0|Add5~1\ = CARRY((\inst|Z80|DI_Reg\(0) & \inst|Z80|u0|Regs|Mux47~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(0),
	datab => \inst|Z80|u0|Regs|Mux47~4_combout\,
	datad => VCC,
	combout => \inst|Z80|u0|Add5~0_combout\,
	cout => \inst|Z80|u0|Add5~1\);

-- Location: LCCOMB_X28_Y17_N30
\inst|Z80|u0|mcode|Mux267~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux267~0_combout\ = (\inst|Z80|u0|IR\(7)) # ((\inst|Z80|u0|IR\(2) $ (!\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|Equal3~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux267~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\inst|Z80|u0|mcode|Mux103~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~1_combout\ = (\inst|Z80|u0|Equal4~0_combout\ & (!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|alu|Q_t~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~0_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~121_combout\,
	combout => \inst|Z80|u0|mcode|Mux103~1_combout\);

-- Location: LCCOMB_X28_Y17_N22
\inst|Z80|u0|mcode|Mux80~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux80~3_combout\ = (\inst|Z80|u0|mcode|Mux103~1_combout\ & (\inst|Z80|u0|Equal3~0_combout\ & (\inst|Z80|u0|MCycle\(0) $ (!\inst|Z80|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux103~1_combout\,
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|Equal3~0_combout\,
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|mcode|Mux80~3_combout\);

-- Location: LCCOMB_X28_Y17_N20
\inst|Z80|u0|mcode|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux80~0_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2) & ((!\inst|Z80|u0|IR\(0)))) # (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(0))))) # (!\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|IR\(3) & 
-- \inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux80~0_combout\);

-- Location: LCCOMB_X28_Y17_N14
\inst|Z80|u0|mcode|Mux80~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux80~1_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux80~0_combout\ & (\inst|Z80|u0|Equal3~0_combout\ & \inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|mcode|Mux80~0_combout\ & ((!\inst|Z80|u0|IR\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux80~0_combout\,
	datac => \inst|Z80|u0|Equal3~0_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux80~1_combout\);

-- Location: LCCOMB_X23_Y20_N14
\inst|Z80|u0|mcode|Mux80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux80~2_combout\ = (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|alu|Q_t~86_combout\ & (\inst|Z80|u0|mcode|Mux127~0_combout\ & \inst|Z80|u0|alu|Q_t~238_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|alu|Q_t~86_combout\,
	datac => \inst|Z80|u0|mcode|Mux127~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~238_combout\,
	combout => \inst|Z80|u0|mcode|Mux80~2_combout\);

-- Location: LCCOMB_X28_Y17_N28
\inst|Z80|u0|mcode|Mux267~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux267~1_combout\ = (!\inst|Z80|u0|mcode|Mux80~2_combout\ & (((!\inst|Z80|u0|mcode|Mux80~1_combout\) # (!\inst|Z80|u0|IR\(7))) # (!\inst|Z80|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux80~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux80~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux267~1_combout\);

-- Location: LCCOMB_X28_Y17_N12
\inst|Z80|u0|mcode|Mux267~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux267~2_combout\ = (\inst|Z80|u0|ISet\(0)) # ((\inst|Z80|u0|mcode|Mux267~1_combout\ & ((\inst|Z80|u0|MCycle\(1)) # (!\inst|Z80|u0|mcode|Mux80~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|mcode|Mux80~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux267~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux267~2_combout\);

-- Location: LCCOMB_X28_Y17_N6
\inst|Z80|u0|mcode|Mux267~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux267~3_combout\ = (\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|mcode|Mux267~0_combout\)) # (!\inst|Z80|u0|mcode|Mux147~3_combout\))) # (!\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|mcode|Mux267~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux267~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux267~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux267~3_combout\);

-- Location: LCCOMB_X24_Y14_N6
\inst|Z80|u0|TmpAddr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~47_combout\ = (\inst|Z80|u0|mcode|Mux267~3_combout\ & (((\inst|Z80|u0|mcode|Mux147~7_combout\ & \inst|Z80|u0|Add5~0_combout\)))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & (\inst|Z80|DI_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(0),
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|Add5~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux267~3_combout\,
	combout => \inst|Z80|u0|TmpAddr~47_combout\);

-- Location: LCCOMB_X24_Y14_N20
\inst|Z80|u0|TmpAddr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~60_combout\ = (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & (!\inst|Z80|u0|TState\(2) & \inst|Z80|u0|TmpAddr~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(1),
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|TState\(2),
	datad => \inst|Z80|u0|TmpAddr~47_combout\,
	combout => \inst|Z80|u0|TmpAddr~60_combout\);

-- Location: LCCOMB_X23_Y14_N22
\inst|Z80|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|Equal1~1_combout\ = (\inst|Z80|u0|TState\(1) & !\inst|Z80|u0|TState\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(2),
	combout => \inst|Z80|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y17_N18
\inst|Z80|u0|mcode|Mux300~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux300~0_combout\ = (((!\inst|Z80|u0|alu|Q_t~117_combout\) # (!\inst|Z80|u0|Equal3~3_combout\)) # (!\inst|Z80|u0|mcode|Mux258~0_combout\)) # (!\inst|Z80|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|Equal3~3_combout\,
	datad => \inst|Z80|u0|alu|Q_t~117_combout\,
	combout => \inst|Z80|u0|mcode|Mux300~0_combout\);

-- Location: LCCOMB_X26_Y15_N28
\inst|Z80|u0|TmpAddr[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr[14]~27_combout\ = (\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|TState\(0) & ((!\inst|Z80|u0|MCycle\(1)) # (!\inst|Z80|u0|MCycle\(2))))) # (!\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|TState\(0)) # ((!\inst|Z80|u0|MCycle\(2) & 
-- !\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|TmpAddr[14]~27_combout\);

-- Location: LCCOMB_X26_Y15_N30
\inst|Z80|u0|TmpAddr[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr[14]~28_combout\ = ((\inst|Z80|u0|TmpAddr[14]~27_combout\) # ((!\inst|Z80|u0|TState\(0) & \inst|Z80|u0|mcode|Mux300~0_combout\))) # (!\inst|Z80|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal1~1_combout\,
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|mcode|Mux300~0_combout\,
	datad => \inst|Z80|u0|TmpAddr[14]~27_combout\,
	combout => \inst|Z80|u0|TmpAddr[14]~28_combout\);

-- Location: LCCOMB_X26_Y14_N22
\inst|Z80|u0|TmpAddr[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr[0]~37_combout\ = ((\inst|Z80|Equal1~0_combout\ & !\inst|Z80|u0|mcode|Mux267~3_combout\)) # (!\inst|Z80|u0|TmpAddr[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|TmpAddr[14]~28_combout\,
	datad => \inst|Z80|u0|mcode|Mux267~3_combout\,
	combout => \inst|Z80|u0|TmpAddr[0]~37_combout\);

-- Location: FF_X24_Y14_N21
\inst|Z80|u0|TmpAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~60_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(0));

-- Location: LCCOMB_X22_Y14_N6
\inst|Z80|u0|A[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~2_combout\ = (!\inst|Z80|u0|process_0~4_combout\ & \inst|Z80|u0|process_0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|process_0~4_combout\,
	datad => \inst|Z80|u0|process_0~3_combout\,
	combout => \inst|Z80|u0|A[14]~2_combout\);

-- Location: LCCOMB_X25_Y13_N14
\inst|Z80|u0|PC~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~71_combout\ = (\inst|Z80|u0|TmpAddr\(0) & ((\inst|Z80|u0|mcode|Mux290~3_combout\) # ((!\inst|Z80|u0|mcode|Mux297~0_combout\ & !\inst|Z80|u0|A[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datab => \inst|Z80|u0|TmpAddr\(0),
	datac => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datad => \inst|Z80|u0|A[14]~2_combout\,
	combout => \inst|Z80|u0|PC~71_combout\);

-- Location: LCCOMB_X25_Y13_N20
\inst|Z80|u0|PC~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~72_combout\ = (\inst|Z80|u0|PC~71_combout\) # ((!\inst|Z80|u0|mcode|Mux290~3_combout\ & (\inst|Z80|u0|mcode|Mux297~0_combout\ & \inst|Z80|u0|Regs|Mux47~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datab => \inst|Z80|u0|PC~71_combout\,
	datac => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datad => \inst|Z80|u0|Regs|Mux47~4_combout\,
	combout => \inst|Z80|u0|PC~72_combout\);

-- Location: LCCOMB_X25_Y13_N10
\inst|Z80|u0|PC~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~73_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|PC~72_combout\) # ((\inst|Z80|u0|PC\(0) & \inst|Z80|u0|PC~80_combout\)))) # (!\inst|Z80|u0|Equal0~2_combout\ & (\inst|Z80|u0|PC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal0~2_combout\,
	datab => \inst|Z80|u0|PC\(0),
	datac => \inst|Z80|u0|PC~80_combout\,
	datad => \inst|Z80|u0|PC~72_combout\,
	combout => \inst|Z80|u0|PC~73_combout\);

-- Location: LCCOMB_X25_Y13_N18
\inst|Z80|u0|PC~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~76_combout\ = (!\inst|Z80|u0|mcode|Mux296~0_combout\ & ((\inst|Z80|u0|mcode|Inc_PC~3_combout\ & (\inst|Z80|u0|Add3~0_combout\)) # (!\inst|Z80|u0|mcode|Inc_PC~3_combout\ & ((\inst|Z80|u0|PC~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add3~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux296~0_combout\,
	datac => \inst|Z80|u0|mcode|Inc_PC~3_combout\,
	datad => \inst|Z80|u0|PC~73_combout\,
	combout => \inst|Z80|u0|PC~76_combout\);

-- Location: LCCOMB_X25_Y13_N4
\inst|Z80|u0|PC~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~77_combout\ = (\inst|Z80|u0|BTR_r~q\ & (((\inst|Z80|u0|PC\(0))))) # (!\inst|Z80|u0|BTR_r~q\ & ((\inst|Z80|u0|PC~75_combout\) # ((\inst|Z80|u0|PC~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BTR_r~q\,
	datab => \inst|Z80|u0|PC~75_combout\,
	datac => \inst|Z80|u0|PC\(0),
	datad => \inst|Z80|u0|PC~76_combout\,
	combout => \inst|Z80|u0|PC~77_combout\);

-- Location: LCCOMB_X25_Y13_N24
\inst|Z80|u0|PC~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~74_combout\ = (\inst|Z80|Equal3~0_combout\ & (\inst|Z80|u0|process_0~5_combout\)) # (!\inst|Z80|Equal3~0_combout\ & ((\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|PC~73_combout\))) # (!\inst|Z80|u0|process_0~5_combout\ & 
-- (\inst|Z80|u0|PC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|PC\(0),
	datad => \inst|Z80|u0|PC~73_combout\,
	combout => \inst|Z80|u0|PC~74_combout\);

-- Location: LCCOMB_X25_Y13_N16
\inst|Z80|u0|PC~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~78_combout\ = (\inst|Z80|Equal3~0_combout\ & ((\inst|Z80|u0|PC~74_combout\ & ((\inst|Z80|u0|PC~77_combout\))) # (!\inst|Z80|u0|PC~74_combout\ & (\inst|Z80|u0|PC~70_combout\)))) # (!\inst|Z80|Equal3~0_combout\ & 
-- (((\inst|Z80|u0|PC~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|PC~70_combout\,
	datac => \inst|Z80|u0|PC~77_combout\,
	datad => \inst|Z80|u0|PC~74_combout\,
	combout => \inst|Z80|u0|PC~78_combout\);

-- Location: FF_X25_Y13_N17
\inst|Z80|u0|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~78_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(0));

-- Location: LCCOMB_X22_Y13_N2
\inst|Z80|u0|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~2_combout\ = (\inst|Z80|u0|PC\(1) & (!\inst|Z80|u0|Add3~1\)) # (!\inst|Z80|u0|PC\(1) & ((\inst|Z80|u0|Add3~1\) # (GND)))
-- \inst|Z80|u0|Add3~3\ = CARRY((!\inst|Z80|u0|Add3~1\) # (!\inst|Z80|u0|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(1),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~1\,
	combout => \inst|Z80|u0|Add3~2_combout\,
	cout => \inst|Z80|u0|Add3~3\);

-- Location: LCCOMB_X24_Y13_N10
\inst|Z80|u0|PC[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~7_combout\ = (\inst|Z80|Equal3~0_combout\ & ((\inst|Z80|u0|BTR_r~q\) # ((\inst|Z80|u0|mcode|Mux296~0_combout\) # (\inst|Z80|u0|mcode|Inc_PC~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BTR_r~q\,
	datab => \inst|Z80|u0|mcode|Mux296~0_combout\,
	datac => \inst|Z80|Equal3~0_combout\,
	datad => \inst|Z80|u0|mcode|Inc_PC~3_combout\,
	combout => \inst|Z80|u0|PC[13]~7_combout\);

-- Location: LCCOMB_X24_Y13_N30
\inst|Z80|u0|PC[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[1]~48_combout\ = (\inst|Z80|u0|PC[13]~7_combout\ & (\inst|Z80|u0|BTR_r~q\)) # (!\inst|Z80|u0|PC[13]~7_combout\ & (((\inst|Z80|u0|mcode|Mux290~3_combout\) # (!\inst|Z80|u0|mcode|Mux297~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BTR_r~q\,
	datab => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC[1]~48_combout\);

-- Location: LCCOMB_X21_Y12_N0
\inst|Z80|u0|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~0_combout\ = \inst|Z80|u0|PC\(1) $ (VCC)
-- \inst|Z80|u0|Add4~1\ = CARRY(\inst|Z80|u0|PC\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(1),
	datad => VCC,
	combout => \inst|Z80|u0|Add4~0_combout\,
	cout => \inst|Z80|u0|Add4~1\);

-- Location: FF_X13_Y13_N23
\inst|Z80|u0|Regs|RegsL[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[1]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][1]~q\);

-- Location: FF_X14_Y11_N25
\inst|Z80|u0|Regs|RegsL[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIL[1]~13_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][1]~q\);

-- Location: FF_X12_Y13_N27
\inst|Z80|u0|Regs|RegsL[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[1]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][1]~q\);

-- Location: FF_X13_Y13_N13
\inst|Z80|u0|Regs|RegsL[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[1]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][1]~q\);

-- Location: LCCOMB_X13_Y13_N12
\inst|Z80|u0|Regs|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux14~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsL[1][1]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[1][1]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[0][1]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux14~2_combout\);

-- Location: LCCOMB_X13_Y13_N16
\inst|Z80|u0|Regs|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux14~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux14~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][1]~q\))) # (!\inst|Z80|u0|Regs|Mux14~2_combout\ & (\inst|Z80|u0|Regs|RegsL[2][1]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[2][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[3][1]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux14~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux14~3_combout\);

-- Location: LCCOMB_X13_Y16_N2
\inst|Z80|u0|Regs|RegsL[7][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[7][1]~feeder_combout\ = \inst|Z80|u0|RegDIL[1]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIL[1]~13_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[7][1]~feeder_combout\);

-- Location: FF_X13_Y16_N3
\inst|Z80|u0|Regs|RegsL[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[7][1]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][1]~q\);

-- Location: FF_X14_Y15_N1
\inst|Z80|u0|Regs|RegsL[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[1]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][1]~q\);

-- Location: FF_X13_Y12_N31
\inst|Z80|u0|Regs|RegsL[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[1]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][1]~q\);

-- Location: LCCOMB_X13_Y12_N4
\inst|Z80|u0|Regs|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux14~0_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsL[6][1]~q\) # ((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|RegsL[4][1]~q\ & 
-- !\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][1]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[4][1]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux14~0_combout\);

-- Location: LCCOMB_X14_Y15_N0
\inst|Z80|u0|Regs|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux14~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux14~0_combout\ & (\inst|Z80|u0|Regs|RegsL[7][1]~q\)) # (!\inst|Z80|u0|Regs|Mux14~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][1]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[7][1]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[5][1]~q\,
	datad => \inst|Z80|u0|Regs|Mux14~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux14~1_combout\);

-- Location: LCCOMB_X14_Y15_N20
\inst|Z80|u0|Regs|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux14~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux14~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux14~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux14~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux14~4_combout\);

-- Location: FF_X14_Y15_N21
\inst|Z80|u0|RegBusA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(1));

-- Location: FF_X23_Y12_N3
\inst|Z80|DI_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(1));

-- Location: LCCOMB_X28_Y18_N12
\inst|Z80|u0|alu|Q_t~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~107_combout\ = (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~107_combout\);

-- Location: LCCOMB_X28_Y18_N24
\inst|Z80|u0|alu|Q_t~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~325_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|alu|Q_t~325_combout\);

-- Location: LCCOMB_X25_Y18_N18
\inst|Z80|u0|mcode|Mux248~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux248~1_combout\ = (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|mcode|Mux147~0_combout\ & \inst|Z80|u0|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|Equal4~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux248~1_combout\);

-- Location: LCCOMB_X25_Y18_N12
\inst|Z80|u0|mcode|Mux248~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux248~2_combout\ = (\inst|Z80|u0|mcode|Mux248~1_combout\) # ((!\inst|Z80|u0|mcode|Mux43~0_combout\ & (\inst|Z80|u0|mcode|Mux101~3_combout\ & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux101~3_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux248~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux248~2_combout\);

-- Location: LCCOMB_X25_Y18_N26
\inst|Z80|u0|mcode|Mux248~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux248~3_combout\ = (\inst|Z80|u0|alu|Q_t~107_combout\ & ((\inst|Z80|u0|mcode|Mux248~2_combout\) # ((\inst|Z80|u0|alu|Q_t~325_combout\ & \inst|Z80|u0|mcode|Mux127~0_combout\)))) # (!\inst|Z80|u0|alu|Q_t~107_combout\ & 
-- (\inst|Z80|u0|alu|Q_t~325_combout\ & (\inst|Z80|u0|mcode|Mux127~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~107_combout\,
	datab => \inst|Z80|u0|alu|Q_t~325_combout\,
	datac => \inst|Z80|u0|mcode|Mux127~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux248~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux248~3_combout\);

-- Location: LCCOMB_X25_Y18_N20
\inst|Z80|u0|mcode|Mux221~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux221~1_combout\ = (\inst|Z80|u0|mcode|Mux221~0_combout\ & \inst|Z80|u0|mcode|Mux218~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|mcode|Mux221~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux218~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux221~1_combout\);

-- Location: LCCOMB_X25_Y18_N16
\inst|Z80|u0|mcode|Mux248~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux248~4_combout\ = (\inst|Z80|u0|mcode|Mux221~1_combout\) # ((!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|alu|Q_t~93_combout\ & \inst|Z80|u0|mcode|Mux248~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|alu|Q_t~93_combout\,
	datac => \inst|Z80|u0|mcode|Mux248~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux221~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux248~4_combout\);

-- Location: LCCOMB_X28_Y18_N0
\inst|Z80|u0|alu|Q_t~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~331_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Q_t~331_combout\);

-- Location: LCCOMB_X28_Y18_N4
\inst|Z80|u0|alu|Q_t~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~335_combout\ = (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|IR\(5) & \inst|Z80|u0|alu|Q_t~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|alu|Q_t~331_combout\,
	combout => \inst|Z80|u0|alu|Q_t~335_combout\);

-- Location: LCCOMB_X28_Y20_N12
\inst|Z80|u0|alu|Q_t~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~334_combout\ = (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~334_combout\);

-- Location: LCCOMB_X28_Y18_N14
\inst|Z80|u0|alu|Q_t~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~336_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|alu|Q_t~335_combout\ & (!\inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|alu|Q_t~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|alu|Q_t~335_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~334_combout\,
	combout => \inst|Z80|u0|alu|Q_t~336_combout\);

-- Location: LCCOMB_X28_Y18_N10
\inst|Z80|u0|alu|Q_t~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~326_combout\ = (\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2)) # (\inst|Z80|u0|alu|Q_t~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|alu|Q_t~325_combout\,
	combout => \inst|Z80|u0|alu|Q_t~326_combout\);

-- Location: LCCOMB_X28_Y18_N16
\inst|Z80|u0|alu|Q_t~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~329_combout\ = (\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|alu|Q_t~328_combout\)) # (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~328_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~329_combout\);

-- Location: LCCOMB_X28_Y18_N22
\inst|Z80|u0|alu|Q_t~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~330_combout\ = (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~329_combout\ & (\inst|Z80|u0|alu|Q_t~326_combout\)) # (!\inst|Z80|u0|alu|Q_t~329_combout\ & ((\inst|Z80|u0|alu|Q_t~328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~326_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|alu|Q_t~328_combout\,
	datad => \inst|Z80|u0|alu|Q_t~329_combout\,
	combout => \inst|Z80|u0|alu|Q_t~330_combout\);

-- Location: LCCOMB_X24_Y16_N14
\inst|Z80|u0|mcode|Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~6_combout\ = (\inst|Z80|u0|alu|Q_t~260_combout\ & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|IntCycle~q\ & \inst|Z80|u0|alu|Q_t~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntCycle~q\,
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~260_combout\,
	datad => \inst|Z80|u0|alu|Q_t~213_combout\,
	combout => \inst|Z80|u0|mcode|Mux61~6_combout\);

-- Location: LCCOMB_X28_Y18_N2
\inst|Z80|u0|alu|Q_t~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~332_combout\ = (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|IR\(5) & \inst|Z80|u0|alu|Q_t~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|alu|Q_t~331_combout\,
	combout => \inst|Z80|u0|alu|Q_t~332_combout\);

-- Location: LCCOMB_X28_Y18_N20
\inst|Z80|u0|alu|Q_t~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~333_combout\ = (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~332_combout\))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|mcode|Mux244~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|alu|Q_t~332_combout\,
	combout => \inst|Z80|u0|alu|Q_t~333_combout\);

-- Location: LCCOMB_X28_Y18_N6
\inst|Z80|u0|mcode|Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~7_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|IR\(4)) # ((\inst|Z80|u0|alu|Q_t~333_combout\)))) # (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|Mux61~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|Mux61~6_combout\,
	datad => \inst|Z80|u0|alu|Q_t~333_combout\,
	combout => \inst|Z80|u0|mcode|Mux61~7_combout\);

-- Location: LCCOMB_X28_Y18_N8
\inst|Z80|u0|mcode|Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~8_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux61~7_combout\ & (\inst|Z80|u0|alu|Q_t~336_combout\)) # (!\inst|Z80|u0|mcode|Mux61~7_combout\ & ((\inst|Z80|u0|alu|Q_t~330_combout\))))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~336_combout\,
	datac => \inst|Z80|u0|alu|Q_t~330_combout\,
	datad => \inst|Z80|u0|mcode|Mux61~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux61~8_combout\);

-- Location: LCCOMB_X22_Y18_N22
\inst|Z80|u0|mcode|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~0_combout\ = (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux61~0_combout\);

-- Location: LCCOMB_X22_Y18_N16
\inst|Z80|u0|mcode|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~3_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|Equal3~2_combout\ & ((\inst|Z80|u0|mcode|Mux61~0_combout\) # (\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|Equal3~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux61~0_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux61~3_combout\);

-- Location: LCCOMB_X22_Y18_N18
\inst|Z80|u0|mcode|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~4_combout\ = (!\inst|Z80|u0|Equal3~0_combout\ & ((\inst|Z80|u0|mcode|Mux61~3_combout\) # ((\inst|Z80|u0|alu|Q_t~147_combout\ & !\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~147_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|Equal3~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux61~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux61~4_combout\);

-- Location: LCCOMB_X22_Y18_N20
\inst|Z80|u0|mcode|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~1_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|Equal3~2_combout\ & ((\inst|Z80|u0|mcode|Mux147~3_combout\) # (!\inst|Z80|u0|alu|Q_t~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|Equal3~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~320_combout\,
	combout => \inst|Z80|u0|mcode|Mux61~1_combout\);

-- Location: LCCOMB_X22_Y18_N26
\inst|Z80|u0|mcode|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~2_combout\ = (\inst|Z80|u0|Equal3~0_combout\ & ((\inst|Z80|u0|mcode|Mux61~1_combout\) # ((\inst|Z80|u0|alu|Q_t~147_combout\ & !\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~147_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|Equal3~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux61~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux61~2_combout\);

-- Location: LCCOMB_X25_Y18_N28
\inst|Z80|u0|alu|Q_t~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~323_combout\ = (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|Equal4~1_combout\) # ((!\inst|Z80|u0|mcode|Mux43~0_combout\ & \inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|Equal4~1_combout\,
	combout => \inst|Z80|u0|alu|Q_t~323_combout\);

-- Location: LCCOMB_X25_Y18_N22
\inst|Z80|u0|alu|Q_t~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~324_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~268_combout\) # ((\inst|Z80|u0|alu|Q_t~323_combout\)))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~268_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~133_combout\,
	datad => \inst|Z80|u0|alu|Q_t~323_combout\,
	combout => \inst|Z80|u0|alu|Q_t~324_combout\);

-- Location: LCCOMB_X25_Y15_N8
\inst|Z80|u0|alu|Q_t~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~321_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~320_combout\ & ((\inst|Z80|u0|mcode|Mux101~3_combout\))) # (!\inst|Z80|u0|alu|Q_t~320_combout\ & (\inst|Z80|u0|mcode|Mux193~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux101~3_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~320_combout\,
	combout => \inst|Z80|u0|alu|Q_t~321_combout\);

-- Location: LCCOMB_X25_Y15_N2
\inst|Z80|u0|alu|Q_t~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~230_combout\ = (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~229_combout\ & ((\inst|Z80|u0|mcode|Mux45~2_combout\) # (!\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~229_combout\,
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|mcode|Mux45~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~230_combout\);

-- Location: LCCOMB_X25_Y15_N18
\inst|Z80|u0|alu|Q_t~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~322_combout\ = (\inst|Z80|u0|alu|Q_t~321_combout\) # (\inst|Z80|u0|alu|Q_t~230_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|alu|Q_t~321_combout\,
	datad => \inst|Z80|u0|alu|Q_t~230_combout\,
	combout => \inst|Z80|u0|alu|Q_t~322_combout\);

-- Location: LCCOMB_X25_Y18_N0
\inst|Z80|u0|mcode|Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux61~5_combout\ = (\inst|Z80|u0|mcode|Mux61~4_combout\ & ((\inst|Z80|u0|alu|Q_t~322_combout\) # ((\inst|Z80|u0|mcode|Mux61~2_combout\ & \inst|Z80|u0|alu|Q_t~324_combout\)))) # (!\inst|Z80|u0|mcode|Mux61~4_combout\ & 
-- (\inst|Z80|u0|mcode|Mux61~2_combout\ & (\inst|Z80|u0|alu|Q_t~324_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux61~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux61~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~324_combout\,
	datad => \inst|Z80|u0|alu|Q_t~322_combout\,
	combout => \inst|Z80|u0|mcode|Mux61~5_combout\);

-- Location: LCCOMB_X25_Y18_N6
\inst|Z80|u0|mcode|Mux248~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux248~0_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & ((\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux61~5_combout\))) # (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux61~8_combout\,
	datad => \inst|Z80|u0|mcode|Mux61~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux248~0_combout\);

-- Location: LCCOMB_X25_Y18_N14
\inst|Z80|u0|mcode|Mux248~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux248~5_combout\ = (!\inst|Z80|u0|mcode|Mux147~4_combout\ & ((\inst|Z80|u0|mcode|Mux248~0_combout\) # ((\inst|Z80|u0|mcode|Mux248~4_combout\ & \inst|Z80|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux248~4_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux248~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux248~5_combout\);

-- Location: LCCOMB_X18_Y19_N4
\inst|Z80|u0|mcode|Mux304~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux304~0_combout\ = (!\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|RegAddrA~0_combout\ & !\inst|Z80|u0|mcode|Mux127~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|RegAddrA~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux304~0_combout\);

-- Location: LCCOMB_X28_Y17_N0
\inst|Z80|u0|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~0_combout\ = (\inst|Z80|u0|ISet\(1) & !\inst|Z80|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|process_0~0_combout\);

-- Location: LCCOMB_X18_Y18_N22
\inst|Z80|u0|mcode|Set_BusB_To[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~14_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux147~4_combout\) # ((\inst|Z80|u0|ISet\(0) & !\inst|Z80|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~14_combout\);

-- Location: LCCOMB_X19_Y18_N0
\inst|Z80|u0|mcode|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux47~0_combout\ = \inst|Z80|u0|MCycle\(0) $ (((\inst|Z80|u0|IR\(4) & \inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux47~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\inst|Z80|u0|alu|Q_t~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~319_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|mcode|Mux47~0_combout\)))) # (!\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux47~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~319_combout\);

-- Location: LCCOMB_X19_Y18_N24
\inst|Z80|u0|mcode|Set_BusB_To[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~15_combout\ = (\inst|Z80|u0|IR\(2) & (((!\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~15_combout\);

-- Location: LCCOMB_X19_Y18_N30
\inst|Z80|u0|mcode|Set_BusB_To[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~16_combout\ = (\inst|Z80|u0|alu|Q_t~319_combout\ & (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|mcode|Mux147~4_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~319_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[0]~15_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~16_combout\);

-- Location: LCCOMB_X19_Y18_N6
\inst|Z80|u0|mcode|Set_BusB_To[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~18_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|MCycle\(2) $ (((!\inst|Z80|u0|IR\(5)) # (!\inst|Z80|u0|IR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~18_combout\);

-- Location: LCCOMB_X19_Y18_N8
\inst|Z80|u0|mcode|Set_BusB_To[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~19_combout\ = (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|Equal3~1_combout\ & (!\inst|Z80|u0|mcode|Mux43~0_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|Equal3~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[0]~18_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~19_combout\);

-- Location: LCCOMB_X19_Y18_N28
\inst|Z80|u0|mcode|Set_BusB_To[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~17_combout\ = (\inst|Z80|u0|alu|Q_t~93_combout\ & (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|mcode|Mux147~0_combout\ & \inst|Z80|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~93_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~17_combout\);

-- Location: LCCOMB_X19_Y18_N22
\inst|Z80|u0|mcode|Set_BusB_To[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~20_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[0]~16_combout\) # ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Set_BusB_To[0]~19_combout\) # (\inst|Z80|u0|mcode|Set_BusB_To[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[0]~16_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Set_BusB_To[0]~19_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[0]~17_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~20_combout\);

-- Location: LCCOMB_X30_Y18_N8
\inst|Z80|u0|mcode|Mux64~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~3_combout\ = (\inst|Z80|u0|IR\(1) & (((!\inst|Z80|u0|MCycle\(1))))) # (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|Equal3~4_combout\)) # (!\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|Equal4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|Equal3~4_combout\,
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|Equal4~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~3_combout\);

-- Location: LCCOMB_X30_Y18_N12
\inst|Z80|u0|mcode|Mux64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~1_combout\ = (\inst|Z80|u0|IR\(2) & (((!\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(5) $ (\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux64~1_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst|Z80|u0|mcode|Mux64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~2_combout\ = (\inst|Z80|u0|mcode|Mux64~1_combout\ & (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux64~1_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux64~2_combout\);

-- Location: LCCOMB_X30_Y18_N14
\inst|Z80|u0|mcode|Mux64~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~4_combout\ = (!\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|mcode|Mux64~2_combout\) # ((\inst|Z80|u0|alu|Q_t~90_combout\ & \inst|Z80|u0|mcode|Mux64~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|alu|Q_t~90_combout\,
	datac => \inst|Z80|u0|mcode|Mux64~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux64~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~4_combout\);

-- Location: LCCOMB_X30_Y18_N10
\inst|Z80|u0|mcode|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~0_combout\ = (\inst|Z80|u0|mcode|Mux83~4_combout\ & (\inst|Z80|u0|mcode|Mux244~0_combout\ & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|mcode|Mux45~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux83~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux45~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~0_combout\);

-- Location: LCCOMB_X30_Y18_N16
\inst|Z80|u0|mcode|Mux64~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~5_combout\ = (\inst|Z80|u0|mcode|Mux64~0_combout\) # ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux64~4_combout\) # (!\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux64~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux64~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~5_combout\);

-- Location: LCCOMB_X22_Y18_N24
\inst|Z80|u0|alu|Q_t~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~313_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|mcode|Mux147~0_combout\ & (\inst|Z80|u0|alu|Q_t~86_combout\ & !\inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~86_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~313_combout\);

-- Location: LCCOMB_X19_Y18_N10
\inst|Z80|u0|alu|Q_t~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~312_combout\ = (\inst|Z80|u0|mcode|Mux101~2_combout\ & ((\inst|Z80|u0|IR\(6)) # ((\inst|Z80|u0|mcode|Mux295~0_combout\ & \inst|Z80|u0|mcode|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux295~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux47~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~312_combout\);

-- Location: LCCOMB_X19_Y18_N12
\inst|Z80|u0|alu|Q_t~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~314_combout\ = (\inst|Z80|u0|alu|Q_t~312_combout\) # ((!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|Equal3~2_combout\) # (\inst|Z80|u0|alu|Q_t~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|Equal3~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~313_combout\,
	datad => \inst|Z80|u0|alu|Q_t~312_combout\,
	combout => \inst|Z80|u0|alu|Q_t~314_combout\);

-- Location: LCCOMB_X26_Y17_N28
\inst|Z80|u0|mcode|Mux147~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux147~8_combout\ = (!\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|MCycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux147~8_combout\);

-- Location: LCCOMB_X22_Y18_N10
\inst|Z80|u0|alu|Q_t~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~317_combout\ = (\inst|Z80|u0|MCycle\(1) & (((\inst|Z80|u0|Equal3~1_combout\ & \inst|Z80|u0|Equal4~0_combout\)))) # (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|Equal3~2_combout\,
	datac => \inst|Z80|u0|Equal3~1_combout\,
	datad => \inst|Z80|u0|Equal4~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~317_combout\);

-- Location: LCCOMB_X19_Y18_N4
\inst|Z80|u0|alu|Q_t~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~318_combout\ = (\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|alu|Q_t~312_combout\)))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|mcode|Mux147~8_combout\ & (\inst|Z80|u0|alu|Q_t~317_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|mcode|Mux147~8_combout\,
	datac => \inst|Z80|u0|alu|Q_t~317_combout\,
	datad => \inst|Z80|u0|alu|Q_t~312_combout\,
	combout => \inst|Z80|u0|alu|Q_t~318_combout\);

-- Location: LCCOMB_X22_Y18_N28
\inst|Z80|u0|alu|Q_t~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~316_combout\ = (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(1)) # (\inst|Z80|u0|IntCycle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IntCycle~q\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~316_combout\);

-- Location: LCCOMB_X22_Y18_N30
\inst|Z80|u0|mcode|Mux64~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~6_combout\ = (\inst|Z80|u0|Equal3~2_combout\) # ((!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|mcode|Mux147~0_combout\ & \inst|Z80|u0|alu|Q_t~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|Equal3~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~316_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~6_combout\);

-- Location: LCCOMB_X22_Y18_N2
\inst|Z80|u0|alu|Q_t~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~315_combout\ = (\inst|Z80|u0|Equal3~2_combout\) # ((\inst|Z80|u0|mcode|Mux147~5_combout\ & (\inst|Z80|u0|alu|Q_t~86_combout\ & \inst|Z80|u0|mcode|Mux127~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datab => \inst|Z80|u0|Equal3~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~86_combout\,
	datad => \inst|Z80|u0|mcode|Mux127~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~315_combout\);

-- Location: LCCOMB_X22_Y18_N4
\inst|Z80|u0|mcode|Mux64~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~7_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(5))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~315_combout\))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux64~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux64~6_combout\,
	datad => \inst|Z80|u0|alu|Q_t~315_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~7_combout\);

-- Location: LCCOMB_X19_Y18_N18
\inst|Z80|u0|mcode|Mux64~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~8_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|mcode|Mux64~7_combout\)))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~312_combout\) # ((!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|mcode|Mux64~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|Mux64~7_combout\,
	datad => \inst|Z80|u0|alu|Q_t~312_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~8_combout\);

-- Location: LCCOMB_X19_Y18_N2
\inst|Z80|u0|mcode|Mux64~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux64~9_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux64~8_combout\ & ((\inst|Z80|u0|alu|Q_t~318_combout\))) # (!\inst|Z80|u0|mcode|Mux64~8_combout\ & (\inst|Z80|u0|alu|Q_t~314_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux64~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~314_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|alu|Q_t~318_combout\,
	datad => \inst|Z80|u0|mcode|Mux64~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux64~9_combout\);

-- Location: LCCOMB_X19_Y18_N16
\inst|Z80|u0|mcode|Set_BusB_To[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~13_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[0]~22_combout\ & ((\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux64~5_combout\)) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux64~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Set_BusB_To[0]~22_combout\,
	datac => \inst|Z80|u0|mcode|Mux64~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux64~9_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~13_combout\);

-- Location: LCCOMB_X19_Y18_N20
\inst|Z80|u0|mcode|Set_BusB_To[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[0]~14_combout\) # ((\inst|Z80|u0|mcode|Set_BusB_To[0]~13_combout\) # ((\inst|Z80|u0|process_0~0_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~0_combout\,
	datab => \inst|Z80|u0|mcode|Set_BusB_To[0]~14_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[0]~20_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[0]~13_combout\,
	combout => \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\);

-- Location: LCCOMB_X17_Y14_N10
\inst|Z80|u0|BusB[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~18_combout\ = (!\inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\ & (\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	combout => \inst|Z80|u0|BusB[4]~18_combout\);

-- Location: LCCOMB_X17_Y14_N24
\inst|Z80|u0|BusB[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~19_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\) # ((!\inst|Z80|u0|mcode|Mux248~5_combout\ & \inst|Z80|u0|BusB[4]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux248~5_combout\,
	datac => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datad => \inst|Z80|u0|BusB[4]~18_combout\,
	combout => \inst|Z80|u0|BusB[4]~19_combout\);

-- Location: LCCOMB_X17_Y14_N28
\inst|Z80|u0|BusB[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~17_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\ & (\inst|Z80|u0|mcode|Mux248~5_combout\ & (\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\ & !\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\,
	datab => \inst|Z80|u0|mcode|Mux248~5_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	combout => \inst|Z80|u0|BusB[4]~17_combout\);

-- Location: LCCOMB_X17_Y14_N12
\inst|Z80|u0|BusB[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~13_combout\ = (\inst|Z80|u0|mcode|Mux248~5_combout\) # ((\inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\ & ((!\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\) # (!\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\,
	datab => \inst|Z80|u0|mcode|Mux248~5_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	combout => \inst|Z80|u0|BusB[4]~13_combout\);

-- Location: LCCOMB_X13_Y13_N0
\inst|Z80|u0|Regs|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux30~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsL[1][1]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[1][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[0][1]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux30~2_combout\);

-- Location: LCCOMB_X13_Y13_N30
\inst|Z80|u0|Regs|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux30~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux30~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][1]~q\)) # (!\inst|Z80|u0|Regs|Mux30~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][1]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[3][1]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[2][1]~q\,
	datad => \inst|Z80|u0|Regs|Mux30~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux30~3_combout\);

-- Location: LCCOMB_X13_Y12_N22
\inst|Z80|u0|Regs|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux30~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsL[6][1]~q\) # ((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsL[4][1]~q\ & 
-- !\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[4][1]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux30~0_combout\);

-- Location: LCCOMB_X13_Y12_N20
\inst|Z80|u0|Regs|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux30~1_combout\ = (\inst|Z80|u0|Regs|Mux30~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][1]~q\) # ((!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux30~0_combout\ & (((\inst|Z80|u0|Regs|RegsL[5][1]~q\ & 
-- \inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[7][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[5][1]~q\,
	datac => \inst|Z80|u0|Regs|Mux30~0_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux30~1_combout\);

-- Location: LCCOMB_X13_Y12_N14
\inst|Z80|u0|Regs|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux30~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux30~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datac => \inst|Z80|u0|Regs|Mux30~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux30~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux30~4_combout\);

-- Location: LCCOMB_X17_Y13_N18
\inst|Z80|u0|RegWEH~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegWEH~1_combout\ = ((\inst|Z80|u0|RegWEL~1_combout\ & !\inst|Z80|u0|Read_To_Reg_r\(0))) # (!\inst|Z80|u0|RegWEH~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegWEL~1_combout\,
	datac => \inst|Z80|u0|Read_To_Reg_r\(0),
	datad => \inst|Z80|u0|RegWEH~0_combout\,
	combout => \inst|Z80|u0|RegWEH~1_combout\);

-- Location: LCCOMB_X16_Y15_N14
\inst|Z80|u0|Regs|RegsH[3][6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEH~1_combout\ & \inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|RegWEH~1_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\);

-- Location: FF_X12_Y15_N3
\inst|Z80|u0|Regs|RegsH[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[1]~15_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][1]~q\);

-- Location: LCCOMB_X11_Y16_N30
\inst|Z80|u0|Regs|RegsH[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[0][1]~feeder_combout\ = \inst|Z80|u0|RegDIH[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[1]~15_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[0][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N4
\inst|Z80|u0|Regs|RegsH[0][6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\ = (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEH~1_combout\ & !\inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|RegWEH~1_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\);

-- Location: FF_X11_Y16_N31
\inst|Z80|u0|Regs|RegsH[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[0][1]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][1]~q\);

-- Location: LCCOMB_X11_Y14_N0
\inst|Z80|u0|Regs|RegsH[1][6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\ = (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & \inst|Z80|u0|RegWEH~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datad => \inst|Z80|u0|RegWEH~1_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\);

-- Location: FF_X11_Y14_N27
\inst|Z80|u0|Regs|RegsH[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[1]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][1]~q\);

-- Location: LCCOMB_X11_Y16_N10
\inst|Z80|u0|Regs|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux6~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsH[1][1]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[1][1]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux6~2_combout\);

-- Location: LCCOMB_X11_Y16_N28
\inst|Z80|u0|Regs|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux6~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux6~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][1]~q\))) # (!\inst|Z80|u0|Regs|Mux6~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][1]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[3][1]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux6~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux6~3_combout\);

-- Location: LCCOMB_X13_Y14_N0
\inst|Z80|u0|Regs|RegsH[7][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEH~1_combout\ & \inst|Z80|u0|RegAddrA[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|RegWEH~1_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\);

-- Location: FF_X13_Y15_N15
\inst|Z80|u0|Regs|RegsH[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[1]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][1]~q\);

-- Location: LCCOMB_X12_Y12_N12
\inst|Z80|u0|Regs|RegsH[5][6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegAddrA[2]~11_combout\ & \inst|Z80|u0|RegWEH~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datad => \inst|Z80|u0|RegWEH~1_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\);

-- Location: FF_X11_Y15_N17
\inst|Z80|u0|Regs|RegsH[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[1]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][1]~q\);

-- Location: LCCOMB_X16_Y16_N22
\inst|Z80|u0|Regs|RegsH[6][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEH~1_combout\ & !\inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|RegWEH~1_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\);

-- Location: FF_X12_Y16_N11
\inst|Z80|u0|Regs|RegsH[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[1]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][1]~q\);

-- Location: LCCOMB_X16_Y16_N28
\inst|Z80|u0|Regs|RegsH[4][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\ = (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEH~1_combout\ & !\inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|RegWEH~1_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\);

-- Location: FF_X12_Y16_N17
\inst|Z80|u0|Regs|RegsH[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[1]~15_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][1]~q\);

-- Location: LCCOMB_X12_Y16_N16
\inst|Z80|u0|Regs|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux6~0_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][1]~q\) # ((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|RegsH[4][1]~q\ & 
-- !\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[6][1]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[4][1]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux6~0_combout\);

-- Location: LCCOMB_X11_Y15_N16
\inst|Z80|u0|Regs|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux6~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux6~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][1]~q\)) # (!\inst|Z80|u0|Regs|Mux6~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][1]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][1]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[5][1]~q\,
	datad => \inst|Z80|u0|Regs|Mux6~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux6~1_combout\);

-- Location: LCCOMB_X11_Y15_N18
\inst|Z80|u0|Regs|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux6~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux6~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux6~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux6~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux6~4_combout\);

-- Location: FF_X11_Y15_N19
\inst|Z80|u0|RegBusA_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux6~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(9));

-- Location: LCCOMB_X12_Y15_N6
\inst|Z80|u0|RegDIH[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[1]~14_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|Save_Mux[1]~11_combout\) # ((\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (((!\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- \inst|Z80|u0|RegBusA_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[1]~11_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|RegBusA_r\(9),
	combout => \inst|Z80|u0|RegDIH[1]~14_combout\);

-- Location: LCCOMB_X22_Y18_N12
\inst|Z80|u0|mcode|Mux274~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~6_combout\ = (\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|MCycle\(1) & (((\inst|Z80|u0|MCycle\(0)) 
-- # (\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux274~6_combout\);

-- Location: LCCOMB_X25_Y15_N22
\inst|Z80|u0|mcode|Mux274~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~5_combout\ = (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|MCycle\(2))) # (!\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|mcode|Mux274~5_combout\);

-- Location: LCCOMB_X25_Y15_N28
\inst|Z80|u0|mcode|Mux274~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~4_combout\ = (\inst|Z80|u0|mcode|Mux264~4_combout\ & (!\inst|Z80|u0|IR\(6) & \inst|Z80|u0|ISet\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux264~4_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|mcode|Mux274~4_combout\);

-- Location: LCCOMB_X25_Y15_N4
\inst|Z80|u0|mcode|Mux274~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~7_combout\ = (!\inst|Z80|u0|mcode|Mux274~6_combout\ & (\inst|Z80|u0|mcode|Mux274~4_combout\ & (\inst|Z80|u0|MCycle\(1) $ (!\inst|Z80|u0|mcode|Mux274~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~6_combout\,
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|mcode|Mux274~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux274~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux274~7_combout\);

-- Location: LCCOMB_X25_Y16_N4
\inst|Z80|u0|mcode|Mux274~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~12_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux101~2_combout\ & !\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux274~12_combout\);

-- Location: LCCOMB_X25_Y16_N12
\inst|Z80|u0|mcode|Mux274~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~9_combout\ = (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|mcode|Mux193~0_combout\ & (\inst|Z80|u0|Equal3~0_combout\ & \inst|Z80|u0|alu|Q_t~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|Equal3~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~121_combout\,
	combout => \inst|Z80|u0|mcode|Mux274~9_combout\);

-- Location: LCCOMB_X25_Y16_N30
\inst|Z80|u0|mcode|Mux274~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~10_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux274~12_combout\) # ((\inst|Z80|u0|Equal4~0_combout\ & \inst|Z80|u0|mcode|Mux274~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~0_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux274~12_combout\,
	datad => \inst|Z80|u0|mcode|Mux274~9_combout\,
	combout => \inst|Z80|u0|mcode|Mux274~10_combout\);

-- Location: LCCOMB_X28_Y19_N4
\inst|Z80|u0|mcode|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~0_combout\ = (\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(0) $ (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux87~0_combout\);

-- Location: LCCOMB_X28_Y19_N28
\inst|Z80|u0|alu|Q_t~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~110_combout\ = (\inst|Z80|u0|alu|Q_t~88_combout\ & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|IR\(3)))) # (!\inst|Z80|u0|IR\(0) & ((!\inst|Z80|u0|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~88_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~110_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst|Z80|u0|mcode|Mux87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~1_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~110_combout\) # ((\inst|Z80|u0|mcode|Mux115~1_combout\ & \inst|Z80|u0|mcode|Mux87~0_combout\)))) # (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|Mux115~1_combout\ & 
-- (\inst|Z80|u0|mcode|Mux87~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux115~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux87~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~110_combout\,
	combout => \inst|Z80|u0|mcode|Mux87~1_combout\);

-- Location: LCCOMB_X25_Y15_N30
\inst|Z80|u0|mcode|Mux87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~2_combout\ = (\inst|Z80|u0|mcode|Mux87~1_combout\ & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~133_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux87~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux87~2_combout\);

-- Location: LCCOMB_X25_Y15_N12
\inst|Z80|u0|alu|Q_t~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~231_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~108_combout\ & ((!\inst|Z80|u0|mcode|Mux43~0_combout\))) # (!\inst|Z80|u0|alu|Q_t~108_combout\ & (\inst|Z80|u0|mcode|Mux193~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~108_combout\,
	combout => \inst|Z80|u0|alu|Q_t~231_combout\);

-- Location: LCCOMB_X25_Y15_N26
\inst|Z80|u0|mcode|Mux87~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~6_combout\ = (!\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~88_combout\)) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~88_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~147_combout\,
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux87~6_combout\);

-- Location: LCCOMB_X25_Y15_N16
\inst|Z80|u0|mcode|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux45~3_combout\ = (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux45~3_combout\);

-- Location: LCCOMB_X21_Y16_N16
\inst|Z80|u0|mcode|Mux87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~3_combout\ = (\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) $ (!\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|mcode|Mux87~3_combout\);

-- Location: LCCOMB_X26_Y15_N16
\inst|Z80|u0|mcode|Mux299~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux299~0_combout\ = (\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(0) & !\inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux299~0_combout\);

-- Location: LCCOMB_X25_Y15_N14
\inst|Z80|u0|mcode|Mux87~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~4_combout\ = (\inst|Z80|u0|Equal3~2_combout\ & ((\inst|Z80|u0|mcode|Mux87~3_combout\) # ((\inst|Z80|u0|Equal3~1_combout\ & \inst|Z80|u0|mcode|Mux299~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal3~2_combout\,
	datab => \inst|Z80|u0|Equal3~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux87~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux299~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux87~4_combout\);

-- Location: LCCOMB_X25_Y15_N0
\inst|Z80|u0|mcode|Mux87~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~5_combout\ = (\inst|Z80|u0|mcode|Mux45~3_combout\ & ((\inst|Z80|u0|mcode|Mux87~4_combout\) # ((\inst|Z80|u0|alu|Q_t~147_combout\ & \inst|Z80|u0|alu|Q_t~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~147_combout\,
	datab => \inst|Z80|u0|mcode|Mux45~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux87~4_combout\,
	datad => \inst|Z80|u0|alu|Q_t~230_combout\,
	combout => \inst|Z80|u0|mcode|Mux87~5_combout\);

-- Location: LCCOMB_X25_Y15_N6
\inst|Z80|u0|mcode|Mux87~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux87~7_combout\ = (\inst|Z80|u0|mcode|Mux87~5_combout\) # ((\inst|Z80|u0|mcode|Mux87~6_combout\ & ((\inst|Z80|u0|alu|Q_t~231_combout\) # (\inst|Z80|u0|alu|Q_t~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~231_combout\,
	datab => \inst|Z80|u0|alu|Q_t~230_combout\,
	datac => \inst|Z80|u0|mcode|Mux87~6_combout\,
	datad => \inst|Z80|u0|mcode|Mux87~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux87~7_combout\);

-- Location: LCCOMB_X25_Y15_N20
\inst|Z80|u0|mcode|Mux274~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~8_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux87~2_combout\) # ((!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|mcode|Mux87~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|Mux87~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux87~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux274~8_combout\);

-- Location: LCCOMB_X25_Y15_N10
\inst|Z80|u0|mcode|Mux274~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux274~11_combout\ = (\inst|Z80|u0|mcode|Mux274~7_combout\) # ((\inst|Z80|u0|mcode|Mux258~0_combout\ & ((\inst|Z80|u0|mcode|Mux274~10_combout\) # (\inst|Z80|u0|mcode|Mux274~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux274~10_combout\,
	datad => \inst|Z80|u0|mcode|Mux274~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux274~11_combout\);

-- Location: FF_X13_Y14_N7
\inst|Z80|u0|Regs|RegsH[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[0]~17_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][0]~q\);

-- Location: FF_X13_Y14_N25
\inst|Z80|u0|Regs|RegsH[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[0]~17_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][0]~q\);

-- Location: FF_X16_Y14_N15
\inst|Z80|u0|Regs|RegsH[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[0]~17_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][0]~q\);

-- Location: LCCOMB_X13_Y14_N8
\inst|Z80|u0|Regs|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux23~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsH[6][0]~q\) # (\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsH[4][0]~q\ & 
-- ((!\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[4][0]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[6][0]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux23~0_combout\);

-- Location: FF_X12_Y14_N29
\inst|Z80|u0|Regs|RegsH[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[0]~17_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][0]~q\);

-- Location: LCCOMB_X13_Y14_N2
\inst|Z80|u0|Regs|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux23~1_combout\ = (\inst|Z80|u0|Regs|Mux23~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][0]~q\) # ((!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux23~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[5][0]~q\ & 
-- \inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][0]~q\,
	datab => \inst|Z80|u0|Regs|Mux23~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[5][0]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux23~1_combout\);

-- Location: FF_X12_Y14_N19
\inst|Z80|u0|Regs|RegsH[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[0]~17_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][0]~q\);

-- Location: FF_X11_Y14_N5
\inst|Z80|u0|Regs|RegsH[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[0]~17_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][0]~q\);

-- Location: FF_X13_Y17_N13
\inst|Z80|u0|Regs|RegsH[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[0]~17_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][0]~q\);

-- Location: LCCOMB_X13_Y17_N6
\inst|Z80|u0|Regs|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux23~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[1][0]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][0]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[0][0]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux23~2_combout\);

-- Location: LCCOMB_X13_Y17_N0
\inst|Z80|u0|Regs|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux23~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux23~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][0]~q\))) # (!\inst|Z80|u0|Regs|Mux23~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][0]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][0]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[3][0]~q\,
	datad => \inst|Z80|u0|Regs|Mux23~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux23~3_combout\);

-- Location: LCCOMB_X13_Y17_N22
\inst|Z80|u0|Regs|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux23~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux23~1_combout\)) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datac => \inst|Z80|u0|Regs|Mux23~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux23~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux23~4_combout\);

-- Location: FF_X14_Y15_N29
\inst|Z80|u0|RegBusA_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(8));

-- Location: FF_X13_Y14_N31
\inst|Z80|u0|Regs|RegsH[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[7]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][7]~q\);

-- Location: FF_X12_Y16_N7
\inst|Z80|u0|Regs|RegsH[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[7]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][7]~q\);

-- Location: LCCOMB_X13_Y14_N22
\inst|Z80|u0|Regs|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux16~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsH[6][7]~q\) # (\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsH[4][7]~q\ & 
-- ((!\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[4][7]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[6][7]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux16~0_combout\);

-- Location: FF_X13_Y14_N29
\inst|Z80|u0|Regs|RegsH[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[7]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][7]~q\);

-- Location: FF_X12_Y14_N21
\inst|Z80|u0|Regs|RegsH[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[7]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][7]~q\);

-- Location: LCCOMB_X13_Y14_N12
\inst|Z80|u0|Regs|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux16~1_combout\ = (\inst|Z80|u0|Regs|Mux16~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][7]~q\) # ((!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux16~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[5][7]~q\ & 
-- \inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux16~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[7][7]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[5][7]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux16~1_combout\);

-- Location: LCCOMB_X10_Y14_N24
\inst|Z80|u0|Regs|RegsH[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[2][7]~feeder_combout\ = \inst|Z80|u0|RegDIH[7]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[7]~5_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[2][7]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N2
\inst|Z80|u0|Regs|RegsH[2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|RegWEH~1_combout\ & !\inst|Z80|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|RegWEH~1_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\);

-- Location: FF_X10_Y14_N25
\inst|Z80|u0|Regs|RegsH[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[2][7]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][7]~q\);

-- Location: LCCOMB_X11_Y14_N22
\inst|Z80|u0|Regs|RegsH[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[1][7]~feeder_combout\ = \inst|Z80|u0|RegDIH[7]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[7]~5_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[1][7]~feeder_combout\);

-- Location: FF_X11_Y14_N23
\inst|Z80|u0|Regs|RegsH[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[1][7]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][7]~q\);

-- Location: FF_X11_Y14_N21
\inst|Z80|u0|Regs|RegsH[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[7]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][7]~q\);

-- Location: LCCOMB_X16_Y14_N0
\inst|Z80|u0|Regs|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux16~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[1][7]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][7]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[0][7]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux16~2_combout\);

-- Location: LCCOMB_X13_Y11_N16
\inst|Z80|u0|Regs|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux16~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux16~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][7]~q\))) # (!\inst|Z80|u0|Regs|Mux16~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][7]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][7]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|Mux16~2_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[3][7]~q\,
	combout => \inst|Z80|u0|Regs|Mux16~3_combout\);

-- Location: LCCOMB_X13_Y11_N22
\inst|Z80|u0|Regs|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux16~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux16~1_combout\)) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datac => \inst|Z80|u0|Regs|Mux16~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux16~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux16~4_combout\);

-- Location: LCCOMB_X13_Y14_N14
\inst|Z80|u0|Regs|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux0~2_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|RegsH[1][7]~q\) # (\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[0][7]~q\ & 
-- ((!\inst|Z80|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][7]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[1][7]~q\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux0~2_combout\);

-- Location: LCCOMB_X13_Y11_N10
\inst|Z80|u0|Regs|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux0~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux0~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][7]~q\))) # (!\inst|Z80|u0|Regs|Mux0~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][7]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][7]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[3][7]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux0~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux0~3_combout\);

-- Location: LCCOMB_X12_Y16_N6
\inst|Z80|u0|Regs|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux0~0_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|RegsH[6][7]~q\) # (\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsH[4][7]~q\ & 
-- ((!\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[4][7]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[6][7]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux0~0_combout\);

-- Location: LCCOMB_X13_Y11_N28
\inst|Z80|u0|Regs|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux0~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux0~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][7]~q\))) # (!\inst|Z80|u0|Regs|Mux0~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][7]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[5][7]~q\,
	datac => \inst|Z80|u0|Regs|Mux0~0_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[7][7]~q\,
	combout => \inst|Z80|u0|Regs|Mux0~1_combout\);

-- Location: LCCOMB_X13_Y11_N4
\inst|Z80|u0|Regs|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux0~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux0~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux0~3_combout\,
	datac => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datad => \inst|Z80|u0|Regs|Mux0~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux0~4_combout\);

-- Location: FF_X13_Y11_N5
\inst|Z80|u0|RegBusA_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(15));

-- Location: LCCOMB_X12_Y14_N8
\inst|Z80|u0|RegDIH[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[7]~4_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|Save_Mux[7]~5_combout\) # (\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegBusA_r\(15) & 
-- ((!\inst|Z80|u0|RegDIH[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(15),
	datab => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datac => \inst|Z80|u0|Save_Mux[7]~5_combout\,
	datad => \inst|Z80|u0|RegDIH[3]~0_combout\,
	combout => \inst|Z80|u0|RegDIH[7]~4_combout\);

-- Location: LCCOMB_X12_Y12_N24
\inst|Z80|u0|Regs|RegsH[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[5][6]~feeder_combout\ = \inst|Z80|u0|RegDIH[6]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[6]~3_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[5][6]~feeder_combout\);

-- Location: FF_X12_Y12_N25
\inst|Z80|u0|Regs|RegsH[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[5][6]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][6]~q\);

-- Location: FF_X13_Y14_N17
\inst|Z80|u0|Regs|RegsH[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][6]~q\);

-- Location: FF_X12_Y16_N25
\inst|Z80|u0|Regs|RegsH[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][6]~q\);

-- Location: LCCOMB_X13_Y14_N4
\inst|Z80|u0|Regs|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux17~0_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][6]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsH[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[4][6]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[6][6]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux17~0_combout\);

-- Location: LCCOMB_X13_Y14_N10
\inst|Z80|u0|Regs|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux17~1_combout\ = (\inst|Z80|u0|Regs|Mux17~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][6]~q\) # ((!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux17~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[5][6]~q\ & 
-- \inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[5][6]~q\,
	datac => \inst|Z80|u0|Regs|Mux17~0_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux17~1_combout\);

-- Location: FF_X12_Y15_N29
\inst|Z80|u0|Regs|RegsH[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][6]~q\);

-- Location: FF_X12_Y15_N31
\inst|Z80|u0|Regs|RegsH[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[6]~3_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][6]~q\);

-- Location: LCCOMB_X11_Y14_N24
\inst|Z80|u0|Regs|RegsH[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[1][6]~feeder_combout\ = \inst|Z80|u0|RegDIH[6]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[6]~3_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[1][6]~feeder_combout\);

-- Location: FF_X11_Y14_N25
\inst|Z80|u0|Regs|RegsH[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[1][6]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][6]~q\);

-- Location: LCCOMB_X11_Y14_N18
\inst|Z80|u0|Regs|RegsH[0][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[0][6]~feeder_combout\ = \inst|Z80|u0|RegDIH[6]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[6]~3_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[0][6]~feeder_combout\);

-- Location: FF_X11_Y14_N19
\inst|Z80|u0|Regs|RegsH[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[0][6]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][6]~q\);

-- Location: LCCOMB_X11_Y14_N10
\inst|Z80|u0|Regs|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux17~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[1][6]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[0][6]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux17~2_combout\);

-- Location: LCCOMB_X12_Y15_N12
\inst|Z80|u0|Regs|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux17~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux17~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][6]~q\))) # (!\inst|Z80|u0|Regs|Mux17~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][6]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[2][6]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[3][6]~q\,
	datad => \inst|Z80|u0|Regs|Mux17~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux17~3_combout\);

-- Location: LCCOMB_X12_Y15_N22
\inst|Z80|u0|Regs|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux17~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux17~1_combout\)) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datab => \inst|Z80|u0|Regs|Mux17~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux17~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux17~4_combout\);

-- Location: FF_X14_Y12_N15
\inst|Z80|u0|RegBusA_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(14));

-- Location: LCCOMB_X18_Y14_N20
\inst|Z80|u0|BusB[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~10_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\) # ((\inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\ & !\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	combout => \inst|Z80|u0|BusB[4]~10_combout\);

-- Location: LCCOMB_X17_Y14_N14
\inst|Z80|u0|BusB~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~20_combout\ = (\inst|Z80|u0|BusB[4]~19_combout\) # ((\inst|Z80|u0|BusB[4]~13_combout\ & (\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\ & \inst|Z80|u0|BusB[4]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~13_combout\,
	datab => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	datac => \inst|Z80|u0|BusB[4]~10_combout\,
	datad => \inst|Z80|u0|BusB[4]~19_combout\,
	combout => \inst|Z80|u0|BusB~20_combout\);

-- Location: LCCOMB_X25_Y13_N12
\inst|Z80|u0|PC[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~5_combout\ = (!\inst|Z80|u0|mcode|Mux296~0_combout\ & !\inst|Z80|u0|BTR_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|mcode|Mux296~0_combout\,
	datad => \inst|Z80|u0|BTR_r~q\,
	combout => \inst|Z80|u0|PC[13]~5_combout\);

-- Location: LCCOMB_X24_Y13_N0
\inst|Z80|u0|PC[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~6_combout\ = ((\inst|Z80|Equal3~0_combout\ & (\inst|Z80|u0|PC[13]~5_combout\ & \inst|Z80|u0|mcode|Inc_PC~3_combout\))) # (!\inst|Z80|u0|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|PC[13]~5_combout\,
	datad => \inst|Z80|u0|mcode|Inc_PC~3_combout\,
	combout => \inst|Z80|u0|PC[13]~6_combout\);

-- Location: LCCOMB_X24_Y13_N20
\inst|Z80|u0|PC[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~8_combout\ = (\inst|Z80|u0|PC[13]~6_combout\) # ((\inst|Z80|u0|BTR_r~q\ & \inst|Z80|u0|PC[13]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BTR_r~q\,
	datab => \inst|Z80|u0|PC[13]~6_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC[13]~8_combout\);

-- Location: FF_X23_Y12_N25
\inst|Z80|DI_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[5]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(5));

-- Location: FF_X23_Y13_N21
\inst|Z80|DI_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[3]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(3));

-- Location: FF_X22_Y12_N15
\inst|Z80|DI_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|IR[2]~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(2));

-- Location: LCCOMB_X19_Y13_N2
\inst|Z80|u0|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~2_combout\ = (\inst|Z80|u0|PC\(1) & ((\inst|Z80|DI_Reg\(1) & (\inst|Z80|u0|Add2~1\ & VCC)) # (!\inst|Z80|DI_Reg\(1) & (!\inst|Z80|u0|Add2~1\)))) # (!\inst|Z80|u0|PC\(1) & ((\inst|Z80|DI_Reg\(1) & (!\inst|Z80|u0|Add2~1\)) # 
-- (!\inst|Z80|DI_Reg\(1) & ((\inst|Z80|u0|Add2~1\) # (GND)))))
-- \inst|Z80|u0|Add2~3\ = CARRY((\inst|Z80|u0|PC\(1) & (!\inst|Z80|DI_Reg\(1) & !\inst|Z80|u0|Add2~1\)) # (!\inst|Z80|u0|PC\(1) & ((!\inst|Z80|u0|Add2~1\) # (!\inst|Z80|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(1),
	datab => \inst|Z80|DI_Reg\(1),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~1\,
	combout => \inst|Z80|u0|Add2~2_combout\,
	cout => \inst|Z80|u0|Add2~3\);

-- Location: LCCOMB_X19_Y13_N4
\inst|Z80|u0|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~4_combout\ = ((\inst|Z80|u0|PC\(2) $ (\inst|Z80|DI_Reg\(2) $ (!\inst|Z80|u0|Add2~3\)))) # (GND)
-- \inst|Z80|u0|Add2~5\ = CARRY((\inst|Z80|u0|PC\(2) & ((\inst|Z80|DI_Reg\(2)) # (!\inst|Z80|u0|Add2~3\))) # (!\inst|Z80|u0|PC\(2) & (\inst|Z80|DI_Reg\(2) & !\inst|Z80|u0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(2),
	datab => \inst|Z80|DI_Reg\(2),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~3\,
	combout => \inst|Z80|u0|Add2~4_combout\,
	cout => \inst|Z80|u0|Add2~5\);

-- Location: LCCOMB_X19_Y13_N6
\inst|Z80|u0|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~6_combout\ = (\inst|Z80|u0|PC\(3) & ((\inst|Z80|DI_Reg\(3) & (\inst|Z80|u0|Add2~5\ & VCC)) # (!\inst|Z80|DI_Reg\(3) & (!\inst|Z80|u0|Add2~5\)))) # (!\inst|Z80|u0|PC\(3) & ((\inst|Z80|DI_Reg\(3) & (!\inst|Z80|u0|Add2~5\)) # 
-- (!\inst|Z80|DI_Reg\(3) & ((\inst|Z80|u0|Add2~5\) # (GND)))))
-- \inst|Z80|u0|Add2~7\ = CARRY((\inst|Z80|u0|PC\(3) & (!\inst|Z80|DI_Reg\(3) & !\inst|Z80|u0|Add2~5\)) # (!\inst|Z80|u0|PC\(3) & ((!\inst|Z80|u0|Add2~5\) # (!\inst|Z80|DI_Reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(3),
	datab => \inst|Z80|DI_Reg\(3),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~5\,
	combout => \inst|Z80|u0|Add2~6_combout\,
	cout => \inst|Z80|u0|Add2~7\);

-- Location: LCCOMB_X19_Y13_N8
\inst|Z80|u0|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~8_combout\ = ((\inst|Z80|u0|PC\(4) $ (\inst|Z80|DI_Reg\(4) $ (!\inst|Z80|u0|Add2~7\)))) # (GND)
-- \inst|Z80|u0|Add2~9\ = CARRY((\inst|Z80|u0|PC\(4) & ((\inst|Z80|DI_Reg\(4)) # (!\inst|Z80|u0|Add2~7\))) # (!\inst|Z80|u0|PC\(4) & (\inst|Z80|DI_Reg\(4) & !\inst|Z80|u0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(4),
	datab => \inst|Z80|DI_Reg\(4),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~7\,
	combout => \inst|Z80|u0|Add2~8_combout\,
	cout => \inst|Z80|u0|Add2~9\);

-- Location: LCCOMB_X19_Y13_N10
\inst|Z80|u0|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~10_combout\ = (\inst|Z80|DI_Reg\(5) & ((\inst|Z80|u0|PC\(5) & (\inst|Z80|u0|Add2~9\ & VCC)) # (!\inst|Z80|u0|PC\(5) & (!\inst|Z80|u0|Add2~9\)))) # (!\inst|Z80|DI_Reg\(5) & ((\inst|Z80|u0|PC\(5) & (!\inst|Z80|u0|Add2~9\)) # 
-- (!\inst|Z80|u0|PC\(5) & ((\inst|Z80|u0|Add2~9\) # (GND)))))
-- \inst|Z80|u0|Add2~11\ = CARRY((\inst|Z80|DI_Reg\(5) & (!\inst|Z80|u0|PC\(5) & !\inst|Z80|u0|Add2~9\)) # (!\inst|Z80|DI_Reg\(5) & ((!\inst|Z80|u0|Add2~9\) # (!\inst|Z80|u0|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(5),
	datab => \inst|Z80|u0|PC\(5),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~9\,
	combout => \inst|Z80|u0|Add2~10_combout\,
	cout => \inst|Z80|u0|Add2~11\);

-- Location: LCCOMB_X19_Y13_N12
\inst|Z80|u0|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~12_combout\ = ((\inst|Z80|DI_Reg\(6) $ (\inst|Z80|u0|PC\(6) $ (!\inst|Z80|u0|Add2~11\)))) # (GND)
-- \inst|Z80|u0|Add2~13\ = CARRY((\inst|Z80|DI_Reg\(6) & ((\inst|Z80|u0|PC\(6)) # (!\inst|Z80|u0|Add2~11\))) # (!\inst|Z80|DI_Reg\(6) & (\inst|Z80|u0|PC\(6) & !\inst|Z80|u0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(6),
	datab => \inst|Z80|u0|PC\(6),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~11\,
	combout => \inst|Z80|u0|Add2~12_combout\,
	cout => \inst|Z80|u0|Add2~13\);

-- Location: LCCOMB_X19_Y13_N14
\inst|Z80|u0|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~14_combout\ = (\inst|Z80|u0|PC\(7) & ((\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|Add2~13\ & VCC)) # (!\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add2~13\)))) # (!\inst|Z80|u0|PC\(7) & ((\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add2~13\)) # 
-- (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|Add2~13\) # (GND)))))
-- \inst|Z80|u0|Add2~15\ = CARRY((\inst|Z80|u0|PC\(7) & (!\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add2~13\)) # (!\inst|Z80|u0|PC\(7) & ((!\inst|Z80|u0|Add2~13\) # (!\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(7),
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~13\,
	combout => \inst|Z80|u0|Add2~14_combout\,
	cout => \inst|Z80|u0|Add2~15\);

-- Location: LCCOMB_X19_Y13_N16
\inst|Z80|u0|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~16_combout\ = ((\inst|Z80|u0|PC\(8) $ (\inst|Z80|DI_Reg\(7) $ (!\inst|Z80|u0|Add2~15\)))) # (GND)
-- \inst|Z80|u0|Add2~17\ = CARRY((\inst|Z80|u0|PC\(8) & ((\inst|Z80|DI_Reg\(7)) # (!\inst|Z80|u0|Add2~15\))) # (!\inst|Z80|u0|PC\(8) & (\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(8),
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~15\,
	combout => \inst|Z80|u0|Add2~16_combout\,
	cout => \inst|Z80|u0|Add2~17\);

-- Location: LCCOMB_X19_Y13_N18
\inst|Z80|u0|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~18_combout\ = (\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|PC\(9) & (\inst|Z80|u0|Add2~17\ & VCC)) # (!\inst|Z80|u0|PC\(9) & (!\inst|Z80|u0|Add2~17\)))) # (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|PC\(9) & (!\inst|Z80|u0|Add2~17\)) # 
-- (!\inst|Z80|u0|PC\(9) & ((\inst|Z80|u0|Add2~17\) # (GND)))))
-- \inst|Z80|u0|Add2~19\ = CARRY((\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|PC\(9) & !\inst|Z80|u0|Add2~17\)) # (!\inst|Z80|DI_Reg\(7) & ((!\inst|Z80|u0|Add2~17\) # (!\inst|Z80|u0|PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(7),
	datab => \inst|Z80|u0|PC\(9),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~17\,
	combout => \inst|Z80|u0|Add2~18_combout\,
	cout => \inst|Z80|u0|Add2~19\);

-- Location: LCCOMB_X19_Y13_N20
\inst|Z80|u0|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~20_combout\ = ((\inst|Z80|u0|PC\(10) $ (\inst|Z80|DI_Reg\(7) $ (!\inst|Z80|u0|Add2~19\)))) # (GND)
-- \inst|Z80|u0|Add2~21\ = CARRY((\inst|Z80|u0|PC\(10) & ((\inst|Z80|DI_Reg\(7)) # (!\inst|Z80|u0|Add2~19\))) # (!\inst|Z80|u0|PC\(10) & (\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(10),
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~19\,
	combout => \inst|Z80|u0|Add2~20_combout\,
	cout => \inst|Z80|u0|Add2~21\);

-- Location: LCCOMB_X19_Y13_N22
\inst|Z80|u0|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~22_combout\ = (\inst|Z80|u0|PC\(11) & ((\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|Add2~21\ & VCC)) # (!\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add2~21\)))) # (!\inst|Z80|u0|PC\(11) & ((\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add2~21\)) # 
-- (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|Add2~21\) # (GND)))))
-- \inst|Z80|u0|Add2~23\ = CARRY((\inst|Z80|u0|PC\(11) & (!\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add2~21\)) # (!\inst|Z80|u0|PC\(11) & ((!\inst|Z80|u0|Add2~21\) # (!\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(11),
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~21\,
	combout => \inst|Z80|u0|Add2~22_combout\,
	cout => \inst|Z80|u0|Add2~23\);

-- Location: FF_X13_Y14_N19
\inst|Z80|u0|Regs|RegsH[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[3]~11_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][3]~q\);

-- Location: FF_X11_Y15_N15
\inst|Z80|u0|Regs|RegsH[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[3]~11_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][3]~q\);

-- Location: LCCOMB_X12_Y16_N12
\inst|Z80|u0|Regs|RegsH[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[6][3]~feeder_combout\ = \inst|Z80|u0|RegDIH[3]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIH[3]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[6][3]~feeder_combout\);

-- Location: FF_X12_Y16_N13
\inst|Z80|u0|Regs|RegsH[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[6][3]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][3]~q\);

-- Location: FF_X13_Y14_N27
\inst|Z80|u0|Regs|RegsH[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[3]~11_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][3]~q\);

-- Location: LCCOMB_X12_Y15_N4
\inst|Z80|u0|Regs|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux20~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][3]~q\) # ((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsH[4][3]~q\ & 
-- !\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[6][3]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[4][3]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux20~0_combout\);

-- Location: LCCOMB_X13_Y17_N28
\inst|Z80|u0|Regs|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux20~1_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|Mux20~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][3]~q\)) # (!\inst|Z80|u0|Regs|Mux20~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][3]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[7][3]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[5][3]~q\,
	datad => \inst|Z80|u0|Regs|Mux20~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux20~1_combout\);

-- Location: FF_X12_Y17_N5
\inst|Z80|u0|Regs|RegsH[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[3]~11_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][3]~q\);

-- Location: LCCOMB_X13_Y17_N26
\inst|Z80|u0|Regs|RegsH[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[2][3]~feeder_combout\ = \inst|Z80|u0|RegDIH[3]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIH[3]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[2][3]~feeder_combout\);

-- Location: FF_X13_Y17_N27
\inst|Z80|u0|Regs|RegsH[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[2][3]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][3]~q\);

-- Location: LCCOMB_X11_Y14_N30
\inst|Z80|u0|Regs|RegsH[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[1][3]~feeder_combout\ = \inst|Z80|u0|RegDIH[3]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[3]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[1][3]~feeder_combout\);

-- Location: FF_X11_Y14_N31
\inst|Z80|u0|Regs|RegsH[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[1][3]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][3]~q\);

-- Location: LCCOMB_X13_Y17_N30
\inst|Z80|u0|Regs|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux20~2_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[1][3]~q\) # (\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[0][3]~q\ & 
-- ((!\inst|Z80|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[0][3]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[1][3]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux20~2_combout\);

-- Location: LCCOMB_X13_Y17_N20
\inst|Z80|u0|Regs|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux20~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux20~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][3]~q\)) # (!\inst|Z80|u0|Regs|Mux20~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][3]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][3]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[2][3]~q\,
	datad => \inst|Z80|u0|Regs|Mux20~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux20~3_combout\);

-- Location: LCCOMB_X13_Y17_N24
\inst|Z80|u0|Regs|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux20~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux20~1_combout\)) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datab => \inst|Z80|u0|Regs|Mux20~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux20~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux20~4_combout\);

-- Location: LCCOMB_X12_Y15_N16
\inst|Z80|u0|Regs|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux4~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][3]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsH[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[4][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[6][3]~q\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux4~0_combout\);

-- Location: LCCOMB_X11_Y15_N14
\inst|Z80|u0|Regs|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux4~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux4~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][3]~q\)) # (!\inst|Z80|u0|Regs|Mux4~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][3]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][3]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[5][3]~q\,
	datad => \inst|Z80|u0|Regs|Mux4~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux4~1_combout\);

-- Location: LCCOMB_X13_Y17_N18
\inst|Z80|u0|Regs|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux4~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[1][3]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[0][3]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux4~2_combout\);

-- Location: LCCOMB_X13_Y17_N8
\inst|Z80|u0|Regs|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux4~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux4~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][3]~q\)) # (!\inst|Z80|u0|Regs|Mux4~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][3]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][3]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[2][3]~q\,
	datad => \inst|Z80|u0|Regs|Mux4~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux4~3_combout\);

-- Location: LCCOMB_X11_Y15_N24
\inst|Z80|u0|Regs|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux4~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux4~1_combout\)) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux4~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux4~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux4~4_combout\);

-- Location: FF_X13_Y15_N13
\inst|Z80|u0|Regs|RegsH[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[2]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][2]~q\);

-- Location: LCCOMB_X16_Y14_N6
\inst|Z80|u0|Regs|RegsH[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[6][2]~feeder_combout\ = \inst|Z80|u0|RegDIH[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[2]~13_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[6][2]~feeder_combout\);

-- Location: FF_X16_Y14_N7
\inst|Z80|u0|Regs|RegsH[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[6][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][2]~q\);

-- Location: FF_X16_Y14_N13
\inst|Z80|u0|Regs|RegsH[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[2]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][2]~q\);

-- Location: LCCOMB_X16_Y14_N22
\inst|Z80|u0|Regs|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux21~0_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsH[6][2]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsH[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[6][2]~q\,
	datab => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[4][2]~q\,
	combout => \inst|Z80|u0|Regs|Mux21~0_combout\);

-- Location: LCCOMB_X12_Y14_N10
\inst|Z80|u0|Regs|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux21~1_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|Mux21~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][2]~q\)) # (!\inst|Z80|u0|Regs|Mux21~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][2]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[5][2]~q\,
	datac => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datad => \inst|Z80|u0|Regs|Mux21~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux21~1_combout\);

-- Location: FF_X12_Y17_N13
\inst|Z80|u0|Regs|RegsH[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[2]~13_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][2]~q\);

-- Location: FF_X11_Y16_N19
\inst|Z80|u0|Regs|RegsH[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[2]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][2]~q\);

-- Location: FF_X11_Y14_N15
\inst|Z80|u0|Regs|RegsH[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[2]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][2]~q\);

-- Location: LCCOMB_X11_Y16_N2
\inst|Z80|u0|Regs|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux21~2_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[1][2]~q\) # (\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[0][2]~q\ & 
-- ((!\inst|Z80|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][2]~q\,
	datab => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[1][2]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux21~2_combout\);

-- Location: LCCOMB_X11_Y16_N4
\inst|Z80|u0|Regs|RegsH[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[2][2]~feeder_combout\ = \inst|Z80|u0|RegDIH[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[2]~13_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[2][2]~feeder_combout\);

-- Location: FF_X11_Y16_N5
\inst|Z80|u0|Regs|RegsH[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[2][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][2]~q\);

-- Location: LCCOMB_X11_Y16_N24
\inst|Z80|u0|Regs|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux21~3_combout\ = (\inst|Z80|u0|Regs|Mux21~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][2]~q\) # ((!\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|Regs|Mux21~2_combout\ & (((\inst|Z80|u0|Regs|RegsH[2][2]~q\ & 
-- \inst|Z80|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][2]~q\,
	datab => \inst|Z80|u0|Regs|Mux21~2_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[2][2]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux21~3_combout\);

-- Location: LCCOMB_X11_Y16_N22
\inst|Z80|u0|Regs|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux21~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux21~1_combout\)) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux21~1_combout\,
	datab => \inst|Z80|u0|Regs|Mux21~3_combout\,
	datad => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux21~4_combout\);

-- Location: LCCOMB_X13_Y15_N18
\inst|Z80|u0|Add8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~18_combout\ = (\inst|Z80|u0|Regs|Mux6~4_combout\ & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add8~17\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~17\)))) # (!\inst|Z80|u0|Regs|Mux6~4_combout\ & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~17\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add8~17\) # (GND)))))
-- \inst|Z80|u0|Add8~19\ = CARRY((\inst|Z80|u0|Regs|Mux6~4_combout\ & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add8~17\)) # (!\inst|Z80|u0|Regs|Mux6~4_combout\ & ((!\inst|Z80|u0|Add8~17\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux6~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~17\,
	combout => \inst|Z80|u0|Add8~18_combout\,
	cout => \inst|Z80|u0|Add8~19\);

-- Location: LCCOMB_X13_Y15_N20
\inst|Z80|u0|Add8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~20_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Regs|Mux5~4_combout\ $ (!\inst|Z80|u0|Add8~19\)))) # (GND)
-- \inst|Z80|u0|Add8~21\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Regs|Mux5~4_combout\) # (!\inst|Z80|u0|Add8~19\))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Regs|Mux5~4_combout\ & !\inst|Z80|u0|Add8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|Regs|Mux5~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~19\,
	combout => \inst|Z80|u0|Add8~20_combout\,
	cout => \inst|Z80|u0|Add8~21\);

-- Location: FF_X14_Y14_N11
\inst|Z80|u0|RegBusA_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(10));

-- Location: LCCOMB_X12_Y17_N2
\inst|Z80|u0|RegDIH[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[2]~12_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~1_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|Save_Mux[2]~3_combout\))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegBusA_r\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(10),
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datad => \inst|Z80|u0|Save_Mux[2]~3_combout\,
	combout => \inst|Z80|u0|RegDIH[2]~12_combout\);

-- Location: LCCOMB_X12_Y17_N12
\inst|Z80|u0|RegDIH[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[2]~13_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[2]~12_combout\ & (\inst|Z80|u0|Regs|Mux21~4_combout\)) # (!\inst|Z80|u0|RegDIH[2]~12_combout\ & ((\inst|Z80|u0|Add8~20_combout\))))) # 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux21~4_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|Add8~20_combout\,
	datad => \inst|Z80|u0|RegDIH[2]~12_combout\,
	combout => \inst|Z80|u0|RegDIH[2]~13_combout\);

-- Location: LCCOMB_X12_Y14_N2
\inst|Z80|u0|Regs|RegsH[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[5][2]~feeder_combout\ = \inst|Z80|u0|RegDIH[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[2]~13_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[5][2]~feeder_combout\);

-- Location: FF_X12_Y14_N3
\inst|Z80|u0|Regs|RegsH[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[5][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][2]~q\);

-- Location: LCCOMB_X14_Y14_N26
\inst|Z80|u0|Regs|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux5~0_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|RegsH[6][2]~q\) # (\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsH[4][2]~q\ & 
-- ((!\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[4][2]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[6][2]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux5~0_combout\);

-- Location: LCCOMB_X14_Y14_N8
\inst|Z80|u0|Regs|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux5~1_combout\ = (\inst|Z80|u0|Regs|Mux5~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[7][2]~q\) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|Regs|Mux5~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][2]~q\ & 
-- ((\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[5][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[7][2]~q\,
	datac => \inst|Z80|u0|Regs|Mux5~0_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux5~1_combout\);

-- Location: LCCOMB_X11_Y16_N18
\inst|Z80|u0|Regs|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux5~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[1][2]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][2]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[0][2]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux5~2_combout\);

-- Location: LCCOMB_X11_Y16_N16
\inst|Z80|u0|Regs|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux5~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux5~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][2]~q\)) # (!\inst|Z80|u0|Regs|Mux5~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][2]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[2][2]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux5~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux5~3_combout\);

-- Location: LCCOMB_X14_Y14_N10
\inst|Z80|u0|Regs|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux5~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux5~1_combout\)) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Regs|Mux5~1_combout\,
	datac => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datad => \inst|Z80|u0|Regs|Mux5~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux5~4_combout\);

-- Location: LCCOMB_X13_Y15_N22
\inst|Z80|u0|Add8~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~22_combout\ = (\inst|Z80|u0|Regs|Mux4~4_combout\ & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add8~21\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~21\)))) # (!\inst|Z80|u0|Regs|Mux4~4_combout\ & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~21\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add8~21\) # (GND)))))
-- \inst|Z80|u0|Add8~23\ = CARRY((\inst|Z80|u0|Regs|Mux4~4_combout\ & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add8~21\)) # (!\inst|Z80|u0|Regs|Mux4~4_combout\ & ((!\inst|Z80|u0|Add8~21\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux4~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~21\,
	combout => \inst|Z80|u0|Add8~22_combout\,
	cout => \inst|Z80|u0|Add8~23\);

-- Location: FF_X11_Y15_N25
\inst|Z80|u0|RegBusA_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(11));

-- Location: LCCOMB_X13_Y16_N14
\inst|Z80|u0|Regs|RegsL[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[7][3]~feeder_combout\ = \inst|Z80|u0|RegDIL[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[3]~9_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[7][3]~feeder_combout\);

-- Location: FF_X13_Y16_N15
\inst|Z80|u0|Regs|RegsL[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[7][3]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][3]~q\);

-- Location: FF_X14_Y15_N27
\inst|Z80|u0|Regs|RegsL[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[3]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][3]~q\);

-- Location: LCCOMB_X16_Y16_N6
\inst|Z80|u0|Regs|RegsL[4][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[4][3]~feeder_combout\ = \inst|Z80|u0|RegDIL[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIL[3]~9_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[4][3]~feeder_combout\);

-- Location: FF_X16_Y16_N7
\inst|Z80|u0|Regs|RegsL[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[4][3]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][3]~q\);

-- Location: FF_X16_Y16_N21
\inst|Z80|u0|Regs|RegsL[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[3]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][3]~q\);

-- Location: LCCOMB_X16_Y15_N18
\inst|Z80|u0|Regs|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux12~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsL[6][3]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsL[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][3]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[6][3]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux12~0_combout\);

-- Location: LCCOMB_X14_Y15_N26
\inst|Z80|u0|Regs|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux12~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux12~0_combout\ & (\inst|Z80|u0|Regs|RegsL[7][3]~q\)) # (!\inst|Z80|u0|Regs|Mux12~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][3]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[7][3]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[5][3]~q\,
	datad => \inst|Z80|u0|Regs|Mux12~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux12~1_combout\);

-- Location: FF_X14_Y16_N1
\inst|Z80|u0|Regs|RegsL[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[3]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][3]~q\);

-- Location: LCCOMB_X14_Y16_N30
\inst|Z80|u0|Regs|RegsL[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[0][3]~feeder_combout\ = \inst|Z80|u0|RegDIL[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIL[3]~9_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[0][3]~feeder_combout\);

-- Location: FF_X14_Y16_N31
\inst|Z80|u0|Regs|RegsL[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[0][3]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][3]~q\);

-- Location: FF_X12_Y13_N25
\inst|Z80|u0|Regs|RegsL[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[3]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][3]~q\);

-- Location: LCCOMB_X14_Y16_N6
\inst|Z80|u0|Regs|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux12~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[1][3]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsL[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[0][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[1][3]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux12~2_combout\);

-- Location: LCCOMB_X14_Y16_N8
\inst|Z80|u0|Regs|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux12~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux12~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][3]~q\)) # (!\inst|Z80|u0|Regs|Mux12~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][3]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[2][3]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux12~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux12~3_combout\);

-- Location: LCCOMB_X14_Y15_N12
\inst|Z80|u0|Regs|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux12~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux12~1_combout\)) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux12~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux12~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux12~4_combout\);

-- Location: FF_X14_Y15_N13
\inst|Z80|u0|RegBusA_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(3));

-- Location: LCCOMB_X12_Y17_N8
\inst|Z80|u0|RegDIL[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[3]~8_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~1_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|Save_Mux[3]~1_combout\))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegBusA_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(3),
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datad => \inst|Z80|u0|Save_Mux[3]~1_combout\,
	combout => \inst|Z80|u0|RegDIL[3]~8_combout\);

-- Location: LCCOMB_X14_Y11_N10
\inst|Z80|u0|Regs|RegsL[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[3][2]~feeder_combout\ = \inst|Z80|u0|RegDIL[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[2]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[3][2]~feeder_combout\);

-- Location: FF_X14_Y11_N11
\inst|Z80|u0|Regs|RegsL[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[3][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][2]~q\);

-- Location: LCCOMB_X12_Y11_N4
\inst|Z80|u0|Regs|RegsL[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[1][2]~feeder_combout\ = \inst|Z80|u0|RegDIL[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[2]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[1][2]~feeder_combout\);

-- Location: FF_X12_Y11_N5
\inst|Z80|u0|Regs|RegsL[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[1][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][2]~q\);

-- Location: LCCOMB_X12_Y11_N2
\inst|Z80|u0|Regs|RegsL[0][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[0][2]~feeder_combout\ = \inst|Z80|u0|RegDIL[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[2]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[0][2]~feeder_combout\);

-- Location: FF_X12_Y11_N3
\inst|Z80|u0|Regs|RegsL[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[0][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][2]~q\);

-- Location: LCCOMB_X14_Y16_N18
\inst|Z80|u0|Regs|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux29~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsL[1][2]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[1][2]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[0][2]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux29~2_combout\);

-- Location: LCCOMB_X14_Y16_N24
\inst|Z80|u0|Regs|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux29~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux29~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][2]~q\)) # (!\inst|Z80|u0|Regs|Mux29~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][2]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[2][2]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux29~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux29~3_combout\);

-- Location: LCCOMB_X13_Y16_N30
\inst|Z80|u0|Regs|RegsL[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[5][2]~feeder_combout\ = \inst|Z80|u0|RegDIL[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[2]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[5][2]~feeder_combout\);

-- Location: FF_X13_Y16_N31
\inst|Z80|u0|Regs|RegsL[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[5][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][2]~q\);

-- Location: FF_X14_Y13_N9
\inst|Z80|u0|Regs|RegsL[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][2]~q\);

-- Location: LCCOMB_X14_Y11_N22
\inst|Z80|u0|Regs|RegsL[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[6][2]~feeder_combout\ = \inst|Z80|u0|RegDIL[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[2]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[6][2]~feeder_combout\);

-- Location: FF_X14_Y11_N23
\inst|Z80|u0|Regs|RegsL[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[6][2]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][2]~q\);

-- Location: FF_X14_Y13_N7
\inst|Z80|u0|Regs|RegsL[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][2]~q\);

-- Location: LCCOMB_X14_Y13_N26
\inst|Z80|u0|Regs|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux29~0_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsL[6][2]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsL[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[4][2]~q\,
	datac => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux29~0_combout\);

-- Location: LCCOMB_X13_Y16_N12
\inst|Z80|u0|Regs|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux29~1_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|Mux29~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][2]~q\))) # (!\inst|Z80|u0|Regs|Mux29~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][2]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[7][2]~q\,
	datac => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datad => \inst|Z80|u0|Regs|Mux29~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux29~1_combout\);

-- Location: LCCOMB_X14_Y16_N26
\inst|Z80|u0|Regs|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux29~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux29~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datab => \inst|Z80|u0|Regs|Mux29~3_combout\,
	datac => \inst|Z80|u0|Regs|Mux29~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux29~4_combout\);

-- Location: FF_X14_Y15_N23
\inst|Z80|u0|RegBusA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux13~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(2));

-- Location: LCCOMB_X13_Y15_N2
\inst|Z80|u0|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~2_combout\ = (\inst|Z80|u0|Regs|Mux14~4_combout\ & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add8~1\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~1\)))) # (!\inst|Z80|u0|Regs|Mux14~4_combout\ & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~1\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add8~1\) # (GND)))))
-- \inst|Z80|u0|Add8~3\ = CARRY((\inst|Z80|u0|Regs|Mux14~4_combout\ & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add8~1\)) # (!\inst|Z80|u0|Regs|Mux14~4_combout\ & ((!\inst|Z80|u0|Add8~1\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux14~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~1\,
	combout => \inst|Z80|u0|Add8~2_combout\,
	cout => \inst|Z80|u0|Add8~3\);

-- Location: LCCOMB_X13_Y15_N4
\inst|Z80|u0|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~4_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Regs|Mux13~4_combout\ $ (!\inst|Z80|u0|Add8~3\)))) # (GND)
-- \inst|Z80|u0|Add8~5\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Regs|Mux13~4_combout\) # (!\inst|Z80|u0|Add8~3\))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Regs|Mux13~4_combout\ & !\inst|Z80|u0|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|Regs|Mux13~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~3\,
	combout => \inst|Z80|u0|Add8~4_combout\,
	cout => \inst|Z80|u0|Add8~5\);

-- Location: LCCOMB_X14_Y11_N2
\inst|Z80|u0|RegDIL[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[2]~10_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|Add8~4_combout\) # (\inst|Z80|u0|RegDIH[3]~1_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (\inst|Z80|u0|RegBusA_r\(2) & 
-- ((!\inst|Z80|u0|RegDIH[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(2),
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|Add8~4_combout\,
	datad => \inst|Z80|u0|RegDIH[3]~1_combout\,
	combout => \inst|Z80|u0|RegDIL[2]~10_combout\);

-- Location: LCCOMB_X14_Y11_N28
\inst|Z80|u0|RegDIL[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[2]~11_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIL[2]~10_combout\ & ((\inst|Z80|u0|Regs|Mux29~4_combout\))) # (!\inst|Z80|u0|RegDIL[2]~10_combout\ & (\inst|Z80|u0|Save_Mux[2]~3_combout\)))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|RegDIL[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datab => \inst|Z80|u0|Save_Mux[2]~3_combout\,
	datac => \inst|Z80|u0|Regs|Mux29~4_combout\,
	datad => \inst|Z80|u0|RegDIL[2]~10_combout\,
	combout => \inst|Z80|u0|RegDIL[2]~11_combout\);

-- Location: FF_X14_Y16_N13
\inst|Z80|u0|Regs|RegsL[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][2]~q\);

-- Location: LCCOMB_X14_Y16_N2
\inst|Z80|u0|Regs|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux13~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[1][2]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsL[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[0][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[1][2]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux13~2_combout\);

-- Location: LCCOMB_X14_Y16_N28
\inst|Z80|u0|Regs|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux13~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux13~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][2]~q\))) # (!\inst|Z80|u0|Regs|Mux13~2_combout\ & (\inst|Z80|u0|Regs|RegsL[2][2]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[2][2]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[3][2]~q\,
	datad => \inst|Z80|u0|Regs|Mux13~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux13~3_combout\);

-- Location: LCCOMB_X14_Y13_N6
\inst|Z80|u0|Regs|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux13~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsL[6][2]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsL[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[6][2]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[4][2]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux13~0_combout\);

-- Location: LCCOMB_X14_Y13_N8
\inst|Z80|u0|Regs|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux13~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux13~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][2]~q\))) # (!\inst|Z80|u0|Regs|Mux13~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][2]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[5][2]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[7][2]~q\,
	datad => \inst|Z80|u0|Regs|Mux13~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux13~1_combout\);

-- Location: LCCOMB_X14_Y15_N22
\inst|Z80|u0|Regs|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux13~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux13~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux13~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux13~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux13~4_combout\);

-- Location: LCCOMB_X13_Y15_N6
\inst|Z80|u0|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~6_combout\ = (\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Regs|Mux12~4_combout\ & (\inst|Z80|u0|Add8~5\ & VCC)) # (!\inst|Z80|u0|Regs|Mux12~4_combout\ & (!\inst|Z80|u0|Add8~5\)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & 
-- ((\inst|Z80|u0|Regs|Mux12~4_combout\ & (!\inst|Z80|u0|Add8~5\)) # (!\inst|Z80|u0|Regs|Mux12~4_combout\ & ((\inst|Z80|u0|Add8~5\) # (GND)))))
-- \inst|Z80|u0|Add8~7\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Regs|Mux12~4_combout\ & !\inst|Z80|u0|Add8~5\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((!\inst|Z80|u0|Add8~5\) # (!\inst|Z80|u0|Regs|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|Regs|Mux12~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~5\,
	combout => \inst|Z80|u0|Add8~6_combout\,
	cout => \inst|Z80|u0|Add8~7\);

-- Location: LCCOMB_X12_Y17_N0
\inst|Z80|u0|RegDIL[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[3]~9_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIL[3]~8_combout\ & (\inst|Z80|u0|Regs|Mux28~4_combout\)) # (!\inst|Z80|u0|RegDIL[3]~8_combout\ & ((\inst|Z80|u0|Add8~6_combout\))))) # 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIL[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux28~4_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegDIL[3]~8_combout\,
	datad => \inst|Z80|u0|Add8~6_combout\,
	combout => \inst|Z80|u0|RegDIL[3]~9_combout\);

-- Location: FF_X12_Y17_N1
\inst|Z80|u0|Regs|RegsL[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIL[3]~9_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][3]~q\);

-- Location: LCCOMB_X14_Y16_N20
\inst|Z80|u0|Regs|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux28~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[1][3]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsL[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[0][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[1][3]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux28~2_combout\);

-- Location: LCCOMB_X14_Y16_N14
\inst|Z80|u0|Regs|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux28~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux28~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][3]~q\)) # (!\inst|Z80|u0|Regs|Mux28~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][3]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[2][3]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux28~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux28~3_combout\);

-- Location: LCCOMB_X16_Y16_N18
\inst|Z80|u0|Regs|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux28~0_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsL[6][3]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsL[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][3]~q\,
	datab => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[6][3]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux28~0_combout\);

-- Location: LCCOMB_X14_Y16_N10
\inst|Z80|u0|Regs|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux28~1_combout\ = (\inst|Z80|u0|Regs|Mux28~0_combout\ & (((\inst|Z80|u0|Regs|RegsL[7][3]~q\) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux28~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][3]~q\ & 
-- ((\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][3]~q\,
	datab => \inst|Z80|u0|Regs|Mux28~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[7][3]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux28~1_combout\);

-- Location: LCCOMB_X14_Y16_N4
\inst|Z80|u0|Regs|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux28~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux28~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux28~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datac => \inst|Z80|u0|Regs|Mux28~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux28~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux28~4_combout\);

-- Location: LCCOMB_X17_Y15_N20
\inst|Z80|u0|mcode|Mux273~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux273~0_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|mcode|Mux110~1_combout\ & (\inst|Z80|u0|IR\(4) & \inst|Z80|u0|mcode|Mux110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux110~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux273~0_combout\);

-- Location: LCCOMB_X16_Y14_N10
\inst|Z80|u0|Regs|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux37~0_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[6][2]~q\) # ((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & (((!\inst|Z80|u0|RegAddrC\(0) & \inst|Z80|u0|Regs|RegsH[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[6][2]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|RegsH[4][2]~q\,
	combout => \inst|Z80|u0|Regs|Mux37~0_combout\);

-- Location: LCCOMB_X16_Y14_N24
\inst|Z80|u0|Regs|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux37~1_combout\ = (\inst|Z80|u0|Regs|Mux37~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[7][2]~q\) # (!\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|Regs|Mux37~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][2]~q\ & (\inst|Z80|u0|RegAddrC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux37~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[5][2]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|RegsH[7][2]~q\,
	combout => \inst|Z80|u0|Regs|Mux37~1_combout\);

-- Location: LCCOMB_X11_Y14_N14
\inst|Z80|u0|Regs|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux37~2_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|RegsH[1][2]~q\))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (\inst|Z80|u0|Regs|RegsH[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][2]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[1][2]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux37~2_combout\);

-- Location: LCCOMB_X11_Y14_N28
\inst|Z80|u0|Regs|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux37~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux37~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][2]~q\))) # (!\inst|Z80|u0|Regs|Mux37~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][2]~q\)))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (((\inst|Z80|u0|Regs|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][2]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|Mux37~2_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[3][2]~q\,
	combout => \inst|Z80|u0|Regs|Mux37~3_combout\);

-- Location: LCCOMB_X16_Y14_N12
\inst|Z80|u0|Regs|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux37~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux37~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux37~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(2),
	datab => \inst|Z80|u0|Regs|Mux37~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux37~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux37~4_combout\);

-- Location: LCCOMB_X11_Y14_N26
\inst|Z80|u0|Regs|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux38~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1)) # ((\inst|Z80|u0|Regs|RegsH[1][1]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[1][1]~q\,
	datad => \inst|Z80|u0|Regs|RegsH[0][1]~q\,
	combout => \inst|Z80|u0|Regs|Mux38~2_combout\);

-- Location: LCCOMB_X11_Y16_N20
\inst|Z80|u0|Regs|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux38~3_combout\ = (\inst|Z80|u0|Regs|Mux38~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][1]~q\) # ((!\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|Regs|Mux38~2_combout\ & (((\inst|Z80|u0|RegAddrC\(1) & \inst|Z80|u0|Regs|RegsH[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux38~2_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[3][1]~q\,
	datac => \inst|Z80|u0|RegAddrC\(1),
	datad => \inst|Z80|u0|Regs|RegsH[2][1]~q\,
	combout => \inst|Z80|u0|Regs|Mux38~3_combout\);

-- Location: LCCOMB_X12_Y16_N10
\inst|Z80|u0|Regs|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux38~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|RegAddrC\(1))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsH[6][1]~q\)) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- ((\inst|Z80|u0|Regs|RegsH[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[6][1]~q\,
	datad => \inst|Z80|u0|Regs|RegsH[4][1]~q\,
	combout => \inst|Z80|u0|Regs|Mux38~0_combout\);

-- Location: LCCOMB_X12_Y16_N2
\inst|Z80|u0|Regs|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux38~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux38~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][1]~q\))) # (!\inst|Z80|u0|Regs|Mux38~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][1]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|Regs|RegsH[5][1]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[7][1]~q\,
	datad => \inst|Z80|u0|Regs|Mux38~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux38~1_combout\);

-- Location: LCCOMB_X12_Y16_N24
\inst|Z80|u0|Regs|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux38~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux38~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux38~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(2),
	datab => \inst|Z80|u0|Regs|Mux38~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux38~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux38~4_combout\);

-- Location: LCCOMB_X18_Y17_N30
\inst|Z80|u0|SP[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP[6]~20_combout\ = ((\inst|Z80|u0|Read_To_Reg_r\(1)) # ((\inst|Z80|u0|Read_To_Reg_r\(0)) # (!\inst|Z80|u0|Mux73~0_combout\))) # (!\inst|Z80|u0|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~8_combout\,
	datab => \inst|Z80|u0|Read_To_Reg_r\(1),
	datac => \inst|Z80|u0|Mux73~0_combout\,
	datad => \inst|Z80|u0|Read_To_Reg_r\(0),
	combout => \inst|Z80|u0|SP[6]~20_combout\);

-- Location: LCCOMB_X16_Y16_N20
\inst|Z80|u0|Regs|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux44~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsL[6][3]~q\))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (\inst|Z80|u0|Regs|RegsL[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][3]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|RegsL[6][3]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux44~0_combout\);

-- Location: LCCOMB_X13_Y16_N0
\inst|Z80|u0|Regs|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux44~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux44~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][3]~q\))) # (!\inst|Z80|u0|Regs|Mux44~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][3]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[7][3]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|Mux44~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux44~1_combout\);

-- Location: LCCOMB_X12_Y13_N24
\inst|Z80|u0|Regs|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux44~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|Regs|RegsL[1][3]~q\) # (\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|Regs|RegsL[0][3]~q\ & ((!\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|Regs|RegsL[0][3]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[1][3]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux44~2_combout\);

-- Location: LCCOMB_X14_Y16_N16
\inst|Z80|u0|Regs|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux44~3_combout\ = (\inst|Z80|u0|Regs|Mux44~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][3]~q\) # ((!\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|Regs|Mux44~2_combout\ & (((\inst|Z80|u0|Regs|RegsL[2][3]~q\ & \inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][3]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[2][3]~q\,
	datac => \inst|Z80|u0|Regs|Mux44~2_combout\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux44~3_combout\);

-- Location: LCCOMB_X14_Y16_N22
\inst|Z80|u0|Regs|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux44~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux44~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux44~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrC\(2),
	datac => \inst|Z80|u0|Regs|Mux44~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux44~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux44~4_combout\);

-- Location: LCCOMB_X12_Y11_N16
\inst|Z80|u0|Regs|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux45~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1)) # ((\inst|Z80|u0|Regs|RegsL[1][2]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsL[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsL[1][2]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[0][2]~q\,
	combout => \inst|Z80|u0|Regs|Mux45~2_combout\);

-- Location: LCCOMB_X14_Y16_N12
\inst|Z80|u0|Regs|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux45~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux45~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][2]~q\)) # (!\inst|Z80|u0|Regs|Mux45~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][2]~q\))))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (((\inst|Z80|u0|Regs|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(1),
	datab => \inst|Z80|u0|Regs|RegsL[3][2]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[2][2]~q\,
	datad => \inst|Z80|u0|Regs|Mux45~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux45~3_combout\);

-- Location: LCCOMB_X14_Y11_N8
\inst|Z80|u0|Regs|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux45~0_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|Regs|RegsL[6][2]~q\) # (\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[4][2]~q\ & ((!\inst|Z80|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(1),
	datab => \inst|Z80|u0|Regs|RegsL[4][2]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[6][2]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux45~0_combout\);

-- Location: LCCOMB_X13_Y16_N24
\inst|Z80|u0|Regs|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux45~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux45~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][2]~q\))) # (!\inst|Z80|u0|Regs|Mux45~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][2]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][2]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[7][2]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|Mux45~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux45~1_combout\);

-- Location: LCCOMB_X14_Y16_N0
\inst|Z80|u0|Regs|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux45~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux45~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux45~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux45~3_combout\,
	datab => \inst|Z80|u0|RegAddrC\(2),
	datad => \inst|Z80|u0|Regs|Mux45~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux45~4_combout\);

-- Location: LCCOMB_X17_Y12_N0
\inst|Z80|u0|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~0_combout\ = \inst|Z80|u0|SP\(0) $ (GND)
-- \inst|Z80|u0|Add7~1\ = CARRY(!\inst|Z80|u0|SP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP\(0),
	datad => VCC,
	combout => \inst|Z80|u0|Add7~0_combout\,
	cout => \inst|Z80|u0|Add7~1\);

-- Location: LCCOMB_X16_Y15_N26
\inst|Z80|u0|SP~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~36_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux47~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|Regs|Mux47~4_combout\,
	datac => \inst|Z80|u0|Add7~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux273~0_combout\,
	combout => \inst|Z80|u0|SP~36_combout\);

-- Location: LCCOMB_X16_Y12_N18
\inst|Z80|u0|SP~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~37_combout\ = (!\inst|Z80|u0|SP~36_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP~36_combout\,
	datac => \inst|Z80|u0|SP[6]~20_combout\,
	datad => \inst|Z80|u0|Save_Mux[0]~9_combout\,
	combout => \inst|Z80|u0|SP~37_combout\);

-- Location: LCCOMB_X18_Y16_N28
\inst|Z80|u0|SP[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP[12]~3_combout\ = ((!\inst|Z80|Equal3~0_combout\ & ((!\inst|Z80|u0|Equal15~0_combout\) # (!\inst|Z80|u0|mcode|Mux147~0_combout\)))) # (!\inst|Z80|u0|mcode|Mux275~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|Equal3~0_combout\,
	datac => \inst|Z80|u0|Equal15~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux275~8_combout\,
	combout => \inst|Z80|u0|SP[12]~3_combout\);

-- Location: LCCOMB_X18_Y15_N4
\inst|Z80|u0|RegWEH~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegWEH~2_combout\ = (\inst|Z80|u0|mcode|Mux276~6_combout\ & \inst|Z80|u0|mcode|Mux277~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux276~6_combout\,
	datad => \inst|Z80|u0|mcode|Mux277~13_combout\,
	combout => \inst|Z80|u0|RegWEH~2_combout\);

-- Location: LCCOMB_X18_Y12_N12
\inst|Z80|u0|SP[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP[12]~4_combout\ = ((!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|SP[12]~3_combout\) # (!\inst|Z80|u0|RegWEH~2_combout\)))) # (!\inst|Z80|u0|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[12]~3_combout\,
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datad => \inst|Z80|u0|RegWEH~2_combout\,
	combout => \inst|Z80|u0|SP[12]~4_combout\);

-- Location: LCCOMB_X16_Y12_N14
\inst|Z80|u0|SP[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP[6]~23_combout\ = (!\inst|Z80|u0|SP[12]~4_combout\) # (!\inst|Z80|u0|SP[6]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|SP[6]~20_combout\,
	datad => \inst|Z80|u0|SP[12]~4_combout\,
	combout => \inst|Z80|u0|SP[6]~23_combout\);

-- Location: FF_X16_Y12_N19
\inst|Z80|u0|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~37_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(0));

-- Location: LCCOMB_X17_Y12_N2
\inst|Z80|u0|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~2_combout\ = (\inst|Z80|u0|SP\(1) & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~1\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add7~1\) # (GND))))) # (!\inst|Z80|u0|SP\(1) & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add7~1\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~1\))))
-- \inst|Z80|u0|Add7~3\ = CARRY((\inst|Z80|u0|SP\(1) & ((!\inst|Z80|u0|Add7~1\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))) # (!\inst|Z80|u0|SP\(1) & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(1),
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add7~1\,
	combout => \inst|Z80|u0|Add7~2_combout\,
	cout => \inst|Z80|u0|Add7~3\);

-- Location: LCCOMB_X16_Y12_N10
\inst|Z80|u0|SP~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~34_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux46~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datac => \inst|Z80|u0|Regs|Mux46~4_combout\,
	datad => \inst|Z80|u0|Add7~2_combout\,
	combout => \inst|Z80|u0|SP~34_combout\);

-- Location: LCCOMB_X16_Y12_N12
\inst|Z80|u0|SP~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~35_combout\ = (!\inst|Z80|u0|SP~34_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|Save_Mux[1]~11_combout\,
	datad => \inst|Z80|u0|SP~34_combout\,
	combout => \inst|Z80|u0|SP~35_combout\);

-- Location: FF_X16_Y12_N13
\inst|Z80|u0|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~35_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(1));

-- Location: LCCOMB_X17_Y12_N4
\inst|Z80|u0|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~4_combout\ = ((\inst|Z80|u0|SP\(2) $ (\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Add7~3\)))) # (GND)
-- \inst|Z80|u0|Add7~5\ = CARRY((\inst|Z80|u0|SP\(2) & (\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add7~3\)) # (!\inst|Z80|u0|SP\(2) & ((\inst|Z80|u0|mcode|Mux274~11_combout\) # (!\inst|Z80|u0|Add7~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(2),
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add7~3\,
	combout => \inst|Z80|u0|Add7~4_combout\,
	cout => \inst|Z80|u0|Add7~5\);

-- Location: LCCOMB_X16_Y12_N20
\inst|Z80|u0|SP~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~32_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux45~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux45~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datac => \inst|Z80|u0|SP[6]~20_combout\,
	datad => \inst|Z80|u0|Add7~4_combout\,
	combout => \inst|Z80|u0|SP~32_combout\);

-- Location: LCCOMB_X16_Y12_N6
\inst|Z80|u0|SP~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~33_combout\ = (!\inst|Z80|u0|SP~32_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP~32_combout\,
	datac => \inst|Z80|u0|SP[6]~20_combout\,
	datad => \inst|Z80|u0|Save_Mux[2]~3_combout\,
	combout => \inst|Z80|u0|SP~33_combout\);

-- Location: FF_X16_Y12_N7
\inst|Z80|u0|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~33_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(2));

-- Location: LCCOMB_X17_Y12_N6
\inst|Z80|u0|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~6_combout\ = (\inst|Z80|u0|SP\(3) & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~5\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add7~5\) # (GND))))) # (!\inst|Z80|u0|SP\(3) & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add7~5\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~5\))))
-- \inst|Z80|u0|Add7~7\ = CARRY((\inst|Z80|u0|SP\(3) & ((!\inst|Z80|u0|Add7~5\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))) # (!\inst|Z80|u0|SP\(3) & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(3),
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add7~5\,
	combout => \inst|Z80|u0|Add7~6_combout\,
	cout => \inst|Z80|u0|Add7~7\);

-- Location: LCCOMB_X16_Y12_N22
\inst|Z80|u0|SP~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~30_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux44~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux44~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datac => \inst|Z80|u0|SP[6]~20_combout\,
	datad => \inst|Z80|u0|Add7~6_combout\,
	combout => \inst|Z80|u0|SP~30_combout\);

-- Location: LCCOMB_X16_Y12_N4
\inst|Z80|u0|SP~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~31_combout\ = (!\inst|Z80|u0|SP~30_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|Save_Mux[3]~1_combout\,
	datac => \inst|Z80|u0|SP~30_combout\,
	combout => \inst|Z80|u0|SP~31_combout\);

-- Location: FF_X16_Y12_N5
\inst|Z80|u0|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~31_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(3));

-- Location: LCCOMB_X17_Y12_N8
\inst|Z80|u0|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~8_combout\ = ((\inst|Z80|u0|SP\(4) $ (\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Add7~7\)))) # (GND)
-- \inst|Z80|u0|Add7~9\ = CARRY((\inst|Z80|u0|SP\(4) & (\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add7~7\)) # (!\inst|Z80|u0|SP\(4) & ((\inst|Z80|u0|mcode|Mux274~11_combout\) # (!\inst|Z80|u0|Add7~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(4),
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add7~7\,
	combout => \inst|Z80|u0|Add7~8_combout\,
	cout => \inst|Z80|u0|Add7~9\);

-- Location: FF_X14_Y17_N17
\inst|Z80|u0|Regs|RegsL[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIL[4]~7_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][4]~q\);

-- Location: FF_X13_Y13_N25
\inst|Z80|u0|Regs|RegsL[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[4]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][4]~q\);

-- Location: FF_X12_Y13_N7
\inst|Z80|u0|Regs|RegsL[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[4]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][4]~q\);

-- Location: LCCOMB_X13_Y13_N28
\inst|Z80|u0|Regs|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux27~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[1][4]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsL[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[0][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[1][4]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux27~2_combout\);

-- Location: LCCOMB_X13_Y13_N14
\inst|Z80|u0|Regs|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux27~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux27~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][4]~q\)) # (!\inst|Z80|u0|Regs|Mux27~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][4]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[3][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[2][4]~q\,
	datad => \inst|Z80|u0|Regs|Mux27~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux27~3_combout\);

-- Location: LCCOMB_X13_Y16_N22
\inst|Z80|u0|Regs|RegsL[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[5][4]~feeder_combout\ = \inst|Z80|u0|RegDIL[4]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[4]~7_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[5][4]~feeder_combout\);

-- Location: FF_X13_Y16_N23
\inst|Z80|u0|Regs|RegsL[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[5][4]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][4]~q\);

-- Location: FF_X14_Y17_N21
\inst|Z80|u0|Regs|RegsL[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[4]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][4]~q\);

-- Location: FF_X14_Y13_N11
\inst|Z80|u0|Regs|RegsL[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[4]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][4]~q\);

-- Location: LCCOMB_X14_Y13_N14
\inst|Z80|u0|Regs|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux27~0_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsL[6][4]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsL[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][4]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[4][4]~q\,
	datac => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux27~0_combout\);

-- Location: FF_X14_Y13_N17
\inst|Z80|u0|Regs|RegsL[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[4]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][4]~q\);

-- Location: LCCOMB_X14_Y13_N28
\inst|Z80|u0|Regs|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux27~1_combout\ = (\inst|Z80|u0|Regs|Mux27~0_combout\ & (((\inst|Z80|u0|Regs|RegsL[7][4]~q\) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux27~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][4]~q\ & 
-- (\inst|Z80|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][4]~q\,
	datab => \inst|Z80|u0|Regs|Mux27~0_combout\,
	datac => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datad => \inst|Z80|u0|Regs|RegsL[7][4]~q\,
	combout => \inst|Z80|u0|Regs|Mux27~1_combout\);

-- Location: LCCOMB_X14_Y13_N0
\inst|Z80|u0|Regs|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux27~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux27~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux27~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux27~3_combout\,
	datab => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datad => \inst|Z80|u0|Regs|Mux27~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux27~4_combout\);

-- Location: LCCOMB_X13_Y13_N2
\inst|Z80|u0|Regs|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux11~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsL[1][4]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[1][4]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[0][4]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux11~2_combout\);

-- Location: LCCOMB_X13_Y13_N24
\inst|Z80|u0|Regs|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux11~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux11~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][4]~q\)) # (!\inst|Z80|u0|Regs|Mux11~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][4]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][4]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[2][4]~q\,
	datad => \inst|Z80|u0|Regs|Mux11~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux11~3_combout\);

-- Location: LCCOMB_X14_Y13_N10
\inst|Z80|u0|Regs|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux11~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsL[6][4]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsL[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[6][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[4][4]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux11~0_combout\);

-- Location: LCCOMB_X14_Y13_N16
\inst|Z80|u0|Regs|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux11~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux11~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][4]~q\))) # (!\inst|Z80|u0|Regs|Mux11~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][4]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[5][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[7][4]~q\,
	datad => \inst|Z80|u0|Regs|Mux11~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux11~1_combout\);

-- Location: LCCOMB_X14_Y15_N30
\inst|Z80|u0|Regs|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux11~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux11~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux11~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux11~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux11~4_combout\);

-- Location: FF_X14_Y15_N31
\inst|Z80|u0|RegBusA_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux11~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(4));

-- Location: LCCOMB_X13_Y15_N8
\inst|Z80|u0|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~8_combout\ = ((\inst|Z80|u0|Regs|Mux11~4_combout\ $ (\inst|Z80|u0|mcode|Mux274~11_combout\ $ (!\inst|Z80|u0|Add8~7\)))) # (GND)
-- \inst|Z80|u0|Add8~9\ = CARRY((\inst|Z80|u0|Regs|Mux11~4_combout\ & ((\inst|Z80|u0|mcode|Mux274~11_combout\) # (!\inst|Z80|u0|Add8~7\))) # (!\inst|Z80|u0|Regs|Mux11~4_combout\ & (\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux11~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~7\,
	combout => \inst|Z80|u0|Add8~8_combout\,
	cout => \inst|Z80|u0|Add8~9\);

-- Location: LCCOMB_X14_Y17_N6
\inst|Z80|u0|RegDIL[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[4]~6_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegDIH[3]~0_combout\)) # (!\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|Add8~8_combout\))) # 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (\inst|Z80|u0|RegBusA_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegBusA_r\(4),
	datad => \inst|Z80|u0|Add8~8_combout\,
	combout => \inst|Z80|u0|RegDIL[4]~6_combout\);

-- Location: LCCOMB_X14_Y17_N16
\inst|Z80|u0|RegDIL[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[4]~7_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIL[4]~6_combout\ & (\inst|Z80|u0|Regs|Mux27~4_combout\)) # (!\inst|Z80|u0|RegDIL[4]~6_combout\ & ((\inst|Z80|u0|Save_Mux[4]~15_combout\))))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|RegDIL[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux27~4_combout\,
	datab => \inst|Z80|u0|Save_Mux[4]~15_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datad => \inst|Z80|u0|RegDIL[4]~6_combout\,
	combout => \inst|Z80|u0|RegDIL[4]~7_combout\);

-- Location: FF_X13_Y13_N3
\inst|Z80|u0|Regs|RegsL[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[4]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][4]~q\);

-- Location: LCCOMB_X12_Y13_N6
\inst|Z80|u0|Regs|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux43~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|Regs|RegsL[1][4]~q\) # (\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|Regs|RegsL[0][4]~q\ & ((!\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|Regs|RegsL[0][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[1][4]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux43~2_combout\);

-- Location: LCCOMB_X13_Y13_N8
\inst|Z80|u0|Regs|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux43~3_combout\ = (\inst|Z80|u0|Regs|Mux43~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][4]~q\) # ((!\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|Regs|Mux43~2_combout\ & (((\inst|Z80|u0|RegAddrC\(1) & \inst|Z80|u0|Regs|RegsL[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux43~2_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[3][4]~q\,
	datac => \inst|Z80|u0|RegAddrC\(1),
	datad => \inst|Z80|u0|Regs|RegsL[2][4]~q\,
	combout => \inst|Z80|u0|Regs|Mux43~3_combout\);

-- Location: LCCOMB_X14_Y17_N10
\inst|Z80|u0|Regs|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux43~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[6][4]~q\)) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- ((\inst|Z80|u0|Regs|RegsL[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][4]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|RegsL[4][4]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux43~0_combout\);

-- Location: LCCOMB_X13_Y16_N20
\inst|Z80|u0|Regs|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux43~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux43~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][4]~q\))) # (!\inst|Z80|u0|Regs|Mux43~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][4]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][4]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|Mux43~0_combout\,
	datad => \inst|Z80|u0|Regs|RegsL[7][4]~q\,
	combout => \inst|Z80|u0|Regs|Mux43~1_combout\);

-- Location: LCCOMB_X12_Y13_N18
\inst|Z80|u0|Regs|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux43~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux43~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux43~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(2),
	datab => \inst|Z80|u0|Regs|Mux43~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux43~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux43~4_combout\);

-- Location: LCCOMB_X16_Y12_N8
\inst|Z80|u0|SP~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~28_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Regs|Mux43~4_combout\))) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Add7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|Add7~8_combout\,
	datac => \inst|Z80|u0|Regs|Mux43~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux273~0_combout\,
	combout => \inst|Z80|u0|SP~28_combout\);

-- Location: LCCOMB_X16_Y12_N30
\inst|Z80|u0|SP~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~29_combout\ = (!\inst|Z80|u0|SP~28_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[4]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|Save_Mux[4]~15_combout\,
	datac => \inst|Z80|u0|SP~28_combout\,
	combout => \inst|Z80|u0|SP~29_combout\);

-- Location: FF_X16_Y12_N31
\inst|Z80|u0|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~29_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(4));

-- Location: LCCOMB_X17_Y12_N10
\inst|Z80|u0|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~10_combout\ = (\inst|Z80|u0|SP\(5) & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~9\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add7~9\) # (GND))))) # (!\inst|Z80|u0|SP\(5) & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add7~9\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~9\))))
-- \inst|Z80|u0|Add7~11\ = CARRY((\inst|Z80|u0|SP\(5) & ((!\inst|Z80|u0|Add7~9\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))) # (!\inst|Z80|u0|SP\(5) & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add7~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(5),
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add7~9\,
	combout => \inst|Z80|u0|Add7~10_combout\,
	cout => \inst|Z80|u0|Add7~11\);

-- Location: FF_X12_Y13_N11
\inst|Z80|u0|Regs|RegsL[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIL[5]~5_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][5]~q\);

-- Location: LCCOMB_X16_Y13_N28
\inst|Z80|u0|Regs|RegsL[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[2][5]~feeder_combout\ = \inst|Z80|u0|RegDIL[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[5]~5_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[2][5]~feeder_combout\);

-- Location: FF_X16_Y13_N29
\inst|Z80|u0|Regs|RegsL[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[2][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][5]~q\);

-- Location: LCCOMB_X12_Y13_N28
\inst|Z80|u0|Regs|RegsL[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[1][5]~feeder_combout\ = \inst|Z80|u0|RegDIL[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[5]~5_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[1][5]~feeder_combout\);

-- Location: FF_X12_Y13_N29
\inst|Z80|u0|Regs|RegsL[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[1][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][5]~q\);

-- Location: FF_X16_Y13_N15
\inst|Z80|u0|Regs|RegsL[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[5]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][5]~q\);

-- Location: LCCOMB_X16_Y13_N8
\inst|Z80|u0|Regs|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux26~2_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\) # ((\inst|Z80|u0|Regs|RegsL[1][5]~q\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & 
-- ((\inst|Z80|u0|Regs|RegsL[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[1][5]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[0][5]~q\,
	combout => \inst|Z80|u0|Regs|Mux26~2_combout\);

-- Location: LCCOMB_X16_Y13_N26
\inst|Z80|u0|Regs|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux26~3_combout\ = (\inst|Z80|u0|Regs|Mux26~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][5]~q\) # ((!\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|Regs|Mux26~2_combout\ & (((\inst|Z80|u0|Regs|RegsL[2][5]~q\ & 
-- \inst|Z80|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[2][5]~q\,
	datac => \inst|Z80|u0|Regs|Mux26~2_combout\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux26~3_combout\);

-- Location: LCCOMB_X11_Y13_N0
\inst|Z80|u0|Regs|RegsL[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[7][5]~feeder_combout\ = \inst|Z80|u0|RegDIL[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[5]~5_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[7][5]~feeder_combout\);

-- Location: FF_X11_Y13_N1
\inst|Z80|u0|Regs|RegsL[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[7][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][5]~q\);

-- Location: LCCOMB_X11_Y13_N2
\inst|Z80|u0|Regs|RegsL[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[5][5]~feeder_combout\ = \inst|Z80|u0|RegDIL[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[5]~5_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[5][5]~feeder_combout\);

-- Location: FF_X11_Y13_N3
\inst|Z80|u0|Regs|RegsL[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[5][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][5]~q\);

-- Location: FF_X14_Y13_N1
\inst|Z80|u0|Regs|RegsL[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[5]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][5]~q\);

-- Location: LCCOMB_X14_Y13_N24
\inst|Z80|u0|Regs|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux26~0_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsL[6][5]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsL[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[4][5]~q\,
	datac => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux26~0_combout\);

-- Location: LCCOMB_X14_Y13_N22
\inst|Z80|u0|Regs|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux26~1_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|Mux26~0_combout\ & (\inst|Z80|u0|Regs|RegsL[7][5]~q\)) # (!\inst|Z80|u0|Regs|Mux26~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][5]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[7][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[5][5]~q\,
	datac => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datad => \inst|Z80|u0|Regs|Mux26~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux26~1_combout\);

-- Location: LCCOMB_X14_Y13_N4
\inst|Z80|u0|Regs|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux26~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux26~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux26~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Regs|Mux26~3_combout\,
	datac => \inst|Z80|u0|Regs|Mux26~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux26~4_combout\);

-- Location: LCCOMB_X16_Y13_N24
\inst|Z80|u0|Regs|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux10~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsL[1][5]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[1][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[0][5]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux10~2_combout\);

-- Location: LCCOMB_X16_Y13_N18
\inst|Z80|u0|Regs|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux10~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux10~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][5]~q\)) # (!\inst|Z80|u0|Regs|Mux10~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][5]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[2][5]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux10~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux10~3_combout\);

-- Location: LCCOMB_X14_Y13_N2
\inst|Z80|u0|Regs|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux10~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsL[6][5]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsL[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[4][5]~q\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux10~0_combout\);

-- Location: LCCOMB_X14_Y15_N10
\inst|Z80|u0|Regs|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux10~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux10~0_combout\ & (\inst|Z80|u0|Regs|RegsL[7][5]~q\)) # (!\inst|Z80|u0|Regs|Mux10~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][5]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[7][5]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[5][5]~q\,
	datad => \inst|Z80|u0|Regs|Mux10~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux10~1_combout\);

-- Location: LCCOMB_X14_Y15_N8
\inst|Z80|u0|Regs|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux10~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux10~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux10~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux10~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux10~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux10~4_combout\);

-- Location: FF_X14_Y15_N9
\inst|Z80|u0|RegBusA_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux10~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(5));

-- Location: FF_X12_Y15_N9
\inst|Z80|u0|Regs|RegsH[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[5]~7_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][5]~q\);

-- Location: LCCOMB_X11_Y14_N2
\inst|Z80|u0|Regs|RegsH[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[1][5]~feeder_combout\ = \inst|Z80|u0|RegDIH[5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIH[5]~7_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[1][5]~feeder_combout\);

-- Location: FF_X11_Y14_N3
\inst|Z80|u0|Regs|RegsH[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[1][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][5]~q\);

-- Location: FF_X11_Y14_N13
\inst|Z80|u0|Regs|RegsH[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[5]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][5]~q\);

-- Location: LCCOMB_X14_Y12_N20
\inst|Z80|u0|Regs|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux2~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[1][5]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[0][5]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux2~2_combout\);

-- Location: FF_X12_Y15_N23
\inst|Z80|u0|Regs|RegsH[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[5]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][5]~q\);

-- Location: LCCOMB_X14_Y12_N30
\inst|Z80|u0|Regs|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux2~3_combout\ = (\inst|Z80|u0|Regs|Mux2~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][5]~q\) # ((!\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|Regs|Mux2~2_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\ & 
-- \inst|Z80|u0|Regs|RegsH[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][5]~q\,
	datab => \inst|Z80|u0|Regs|Mux2~2_combout\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[2][5]~q\,
	combout => \inst|Z80|u0|Regs|Mux2~3_combout\);

-- Location: FF_X13_Y15_N27
\inst|Z80|u0|Regs|RegsH[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[5]~7_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][5]~q\);

-- Location: LCCOMB_X12_Y16_N14
\inst|Z80|u0|Regs|RegsH[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[4][5]~feeder_combout\ = \inst|Z80|u0|RegDIH[5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[5]~7_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[4][5]~feeder_combout\);

-- Location: FF_X12_Y16_N15
\inst|Z80|u0|Regs|RegsH[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[4][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][5]~q\);

-- Location: LCCOMB_X12_Y16_N4
\inst|Z80|u0|Regs|RegsH[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[6][5]~feeder_combout\ = \inst|Z80|u0|RegDIH[5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[5]~7_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[6][5]~feeder_combout\);

-- Location: FF_X12_Y16_N5
\inst|Z80|u0|Regs|RegsH[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[6][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][5]~q\);

-- Location: LCCOMB_X12_Y12_N14
\inst|Z80|u0|Regs|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux2~0_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|RegsH[6][5]~q\) # (\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsH[4][5]~q\ & 
-- ((!\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[4][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[6][5]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux2~0_combout\);

-- Location: LCCOMB_X13_Y12_N18
\inst|Z80|u0|Regs|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux2~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux2~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][5]~q\))) # (!\inst|Z80|u0|Regs|Mux2~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][5]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[5][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[7][5]~q\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|Regs|Mux2~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux2~1_combout\);

-- Location: LCCOMB_X14_Y12_N16
\inst|Z80|u0|Regs|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux2~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux2~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux2~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux2~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux2~4_combout\);

-- Location: FF_X14_Y12_N17
\inst|Z80|u0|RegBusA_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(13));

-- Location: LCCOMB_X12_Y15_N10
\inst|Z80|u0|RegDIH[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[5]~6_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (\inst|Z80|u0|RegDIH[3]~1_combout\)) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|Save_Mux[5]~13_combout\))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegBusA_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datac => \inst|Z80|u0|RegBusA_r\(13),
	datad => \inst|Z80|u0|Save_Mux[5]~13_combout\,
	combout => \inst|Z80|u0|RegDIH[5]~6_combout\);

-- Location: LCCOMB_X12_Y15_N26
\inst|Z80|u0|Regs|RegsH[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[2][4]~feeder_combout\ = \inst|Z80|u0|RegDIH[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[4]~9_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[2][4]~feeder_combout\);

-- Location: FF_X12_Y15_N27
\inst|Z80|u0|Regs|RegsH[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[2][4]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][4]~q\);

-- Location: FF_X13_Y15_N3
\inst|Z80|u0|Regs|RegsH[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[4]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[1][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[1][4]~q\);

-- Location: FF_X13_Y17_N25
\inst|Z80|u0|Regs|RegsH[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[4]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][4]~q\);

-- Location: LCCOMB_X16_Y14_N20
\inst|Z80|u0|Regs|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux19~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[1][4]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][4]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[0][4]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux19~2_combout\);

-- Location: LCCOMB_X16_Y14_N26
\inst|Z80|u0|Regs|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux19~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux19~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][4]~q\)) # (!\inst|Z80|u0|Regs|Mux19~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][4]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][4]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[2][4]~q\,
	datad => \inst|Z80|u0|Regs|Mux19~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux19~3_combout\);

-- Location: FF_X13_Y15_N29
\inst|Z80|u0|Regs|RegsH[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[4]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][4]~q\);

-- Location: FF_X11_Y15_N29
\inst|Z80|u0|Regs|RegsH[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[4]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][4]~q\);

-- Location: FF_X12_Y16_N21
\inst|Z80|u0|Regs|RegsH[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[4]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[6][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[6][4]~q\);

-- Location: FF_X12_Y16_N27
\inst|Z80|u0|Regs|RegsH[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[4]~9_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[4][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[4][4]~q\);

-- Location: LCCOMB_X12_Y16_N28
\inst|Z80|u0|Regs|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux19~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][4]~q\) # ((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsH[4][4]~q\ & 
-- !\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[6][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[4][4]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux19~0_combout\);

-- Location: LCCOMB_X16_Y14_N18
\inst|Z80|u0|Regs|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux19~1_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|Mux19~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][4]~q\)) # (!\inst|Z80|u0|Regs|Mux19~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][4]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][4]~q\,
	datab => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[5][4]~q\,
	datad => \inst|Z80|u0|Regs|Mux19~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux19~1_combout\);

-- Location: LCCOMB_X16_Y14_N4
\inst|Z80|u0|Regs|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux19~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux19~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux19~3_combout\,
	datac => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datad => \inst|Z80|u0|Regs|Mux19~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux19~4_combout\);

-- Location: FF_X11_Y15_N7
\inst|Z80|u0|RegBusA_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(12));

-- Location: LCCOMB_X14_Y17_N4
\inst|Z80|u0|RegDIH[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[4]~8_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIH[3]~0_combout\) # ((\inst|Z80|u0|Save_Mux[4]~15_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (!\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- (\inst|Z80|u0|RegBusA_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegBusA_r\(12),
	datad => \inst|Z80|u0|Save_Mux[4]~15_combout\,
	combout => \inst|Z80|u0|RegDIH[4]~8_combout\);

-- Location: LCCOMB_X13_Y15_N24
\inst|Z80|u0|Add8~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~24_combout\ = ((\inst|Z80|u0|Regs|Mux3~4_combout\ $ (\inst|Z80|u0|mcode|Mux274~11_combout\ $ (!\inst|Z80|u0|Add8~23\)))) # (GND)
-- \inst|Z80|u0|Add8~25\ = CARRY((\inst|Z80|u0|Regs|Mux3~4_combout\ & ((\inst|Z80|u0|mcode|Mux274~11_combout\) # (!\inst|Z80|u0|Add8~23\))) # (!\inst|Z80|u0|Regs|Mux3~4_combout\ & (\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux3~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~23\,
	combout => \inst|Z80|u0|Add8~24_combout\,
	cout => \inst|Z80|u0|Add8~25\);

-- Location: LCCOMB_X12_Y15_N24
\inst|Z80|u0|RegDIH[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[4]~9_combout\ = (\inst|Z80|u0|RegDIH[4]~8_combout\ & ((\inst|Z80|u0|Regs|Mux19~4_combout\) # ((!\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIH[4]~8_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- \inst|Z80|u0|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux19~4_combout\,
	datab => \inst|Z80|u0|RegDIH[4]~8_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Add8~24_combout\,
	combout => \inst|Z80|u0|RegDIH[4]~9_combout\);

-- Location: FF_X12_Y15_N25
\inst|Z80|u0|Regs|RegsH[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[4]~9_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][4]~q\);

-- Location: LCCOMB_X12_Y15_N0
\inst|Z80|u0|Regs|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux3~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsH[1][4]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[0][4]~q\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[1][4]~q\,
	combout => \inst|Z80|u0|Regs|Mux3~2_combout\);

-- Location: LCCOMB_X12_Y15_N14
\inst|Z80|u0|Regs|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux3~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux3~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][4]~q\)) # (!\inst|Z80|u0|Regs|Mux3~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][4]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[3][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[2][4]~q\,
	datad => \inst|Z80|u0|Regs|Mux3~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux3~3_combout\);

-- Location: LCCOMB_X12_Y16_N20
\inst|Z80|u0|Regs|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux3~0_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|RegsH[6][4]~q\) # (\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsH[4][4]~q\ & 
-- ((!\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[4][4]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[6][4]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux3~0_combout\);

-- Location: LCCOMB_X11_Y15_N28
\inst|Z80|u0|Regs|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux3~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux3~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][4]~q\)) # (!\inst|Z80|u0|Regs|Mux3~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][4]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][4]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[5][4]~q\,
	datad => \inst|Z80|u0|Regs|Mux3~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux3~1_combout\);

-- Location: LCCOMB_X11_Y15_N6
\inst|Z80|u0|Regs|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux3~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux3~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux3~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux3~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux3~4_combout\);

-- Location: LCCOMB_X13_Y15_N26
\inst|Z80|u0|Add8~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~26_combout\ = (\inst|Z80|u0|Regs|Mux2~4_combout\ & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add8~25\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~25\)))) # (!\inst|Z80|u0|Regs|Mux2~4_combout\ & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~25\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add8~25\) # (GND)))))
-- \inst|Z80|u0|Add8~27\ = CARRY((\inst|Z80|u0|Regs|Mux2~4_combout\ & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add8~25\)) # (!\inst|Z80|u0|Regs|Mux2~4_combout\ & ((!\inst|Z80|u0|Add8~25\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux2~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~25\,
	combout => \inst|Z80|u0|Add8~26_combout\,
	cout => \inst|Z80|u0|Add8~27\);

-- Location: LCCOMB_X12_Y15_N8
\inst|Z80|u0|RegDIH[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[5]~7_combout\ = (\inst|Z80|u0|RegDIH[5]~6_combout\ & ((\inst|Z80|u0|Regs|Mux18~4_combout\) # ((!\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIH[5]~6_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- \inst|Z80|u0|Add8~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[5]~6_combout\,
	datab => \inst|Z80|u0|Regs|Mux18~4_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Add8~26_combout\,
	combout => \inst|Z80|u0|RegDIH[5]~7_combout\);

-- Location: LCCOMB_X12_Y12_N18
\inst|Z80|u0|Regs|RegsH[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[5][5]~feeder_combout\ = \inst|Z80|u0|RegDIH[5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[5]~7_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[5][5]~feeder_combout\);

-- Location: FF_X12_Y12_N19
\inst|Z80|u0|Regs|RegsH[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[5][5]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[5][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[5][5]~q\);

-- Location: LCCOMB_X12_Y16_N8
\inst|Z80|u0|Regs|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux18~0_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][5]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsH[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[4][5]~q\,
	datab => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[6][5]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux18~0_combout\);

-- Location: LCCOMB_X12_Y16_N22
\inst|Z80|u0|Regs|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux18~1_combout\ = (\inst|Z80|u0|Regs|Mux18~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[7][5]~q\) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux18~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][5]~q\ & 
-- ((\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[5][5]~q\,
	datab => \inst|Z80|u0|Regs|Mux18~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[7][5]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux18~1_combout\);

-- Location: LCCOMB_X11_Y14_N6
\inst|Z80|u0|Regs|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux18~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[1][5]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][5]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[1][5]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux18~2_combout\);

-- Location: LCCOMB_X12_Y16_N0
\inst|Z80|u0|Regs|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux18~3_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|Mux18~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][5]~q\))) # (!\inst|Z80|u0|Regs|Mux18~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][5]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][5]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[3][5]~q\,
	datad => \inst|Z80|u0|Regs|Mux18~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux18~3_combout\);

-- Location: LCCOMB_X12_Y16_N30
\inst|Z80|u0|Regs|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux18~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux18~1_combout\)) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datac => \inst|Z80|u0|Regs|Mux18~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux18~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux18~4_combout\);

-- Location: FF_X18_Y9_N19
\inst|Z80|u0|Ap[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|ACC\(5),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(5));

-- Location: LCCOMB_X21_Y9_N10
\inst|Z80|u0|R[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[2]~14_combout\ = (\inst|Z80|u0|R\(2) & (\inst|Z80|u0|R[1]~13\ $ (GND))) # (!\inst|Z80|u0|R\(2) & (!\inst|Z80|u0|R[1]~13\ & VCC))
-- \inst|Z80|u0|R[2]~15\ = CARRY((\inst|Z80|u0|R\(2) & !\inst|Z80|u0|R[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(2),
	datad => VCC,
	cin => \inst|Z80|u0|R[1]~13\,
	combout => \inst|Z80|u0|R[2]~14_combout\,
	cout => \inst|Z80|u0|R[2]~15\);

-- Location: LCCOMB_X21_Y9_N12
\inst|Z80|u0|R[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[3]~16_combout\ = (\inst|Z80|u0|R\(3) & (!\inst|Z80|u0|R[2]~15\)) # (!\inst|Z80|u0|R\(3) & ((\inst|Z80|u0|R[2]~15\) # (GND)))
-- \inst|Z80|u0|R[3]~17\ = CARRY((!\inst|Z80|u0|R[2]~15\) # (!\inst|Z80|u0|R\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(3),
	datad => VCC,
	cin => \inst|Z80|u0|R[2]~15\,
	combout => \inst|Z80|u0|R[3]~16_combout\,
	cout => \inst|Z80|u0|R[3]~17\);

-- Location: LCCOMB_X18_Y11_N12
\inst|Z80|u0|Ap[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Ap[3]~feeder_combout\ = \inst|Z80|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(3),
	combout => \inst|Z80|u0|Ap[3]~feeder_combout\);

-- Location: FF_X18_Y11_N13
\inst|Z80|u0|Ap[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Ap[3]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(3));

-- Location: LCCOMB_X18_Y16_N2
\inst|Z80|u0|mcode|I_RRD~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|I_RRD~2_combout\ = (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|Equal4~3_combout\ & (\inst|Z80|u0|IR\(0) & \inst|Z80|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|Equal4~3_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|mcode|I_RRD~2_combout\);

-- Location: LCCOMB_X18_Y13_N20
\inst|Z80|u0|ACC[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~39_combout\ = (\inst|Z80|u0|IR\(5)) # (((!\inst|Z80|Equal1~0_combout\) # (!\inst|Z80|u0|mcode|I_RRD~2_combout\)) # (!\inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|I_RRD~2_combout\,
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|ACC[5]~39_combout\);

-- Location: LCCOMB_X18_Y17_N24
\inst|Z80|u0|ACC[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~41_combout\ = (!\inst|Z80|u0|ACC[5]~39_combout\ & (((!\inst|Z80|u0|DO[3]~13_combout\) # (!\inst|Z80|u0|Read_To_Reg_r\(0))) # (!\inst|Z80|u0|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~8_combout\,
	datab => \inst|Z80|u0|Read_To_Reg_r\(0),
	datac => \inst|Z80|u0|DO[3]~13_combout\,
	datad => \inst|Z80|u0|ACC[5]~39_combout\,
	combout => \inst|Z80|u0|ACC[5]~41_combout\);

-- Location: LCCOMB_X19_Y12_N14
\inst|Z80|u0|I[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[3]~7_combout\ = !\inst|Z80|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(3),
	combout => \inst|Z80|u0|I[3]~7_combout\);

-- Location: LCCOMB_X18_Y13_N28
\inst|Z80|u0|ACC[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~38_combout\ = (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|I_RRD~2_combout\ & \inst|Z80|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|mcode|I_RRD~2_combout\,
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|ACC[5]~38_combout\);

-- Location: LCCOMB_X18_Y13_N14
\inst|Z80|u0|I[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[6]~2_combout\ = (\inst|Z80|u0|ACC[5]~38_combout\ & ((\inst|Z80|u0|IR\(5)) # ((!\inst|Z80|u0|mcode|Mux110~1_combout\) # (!\inst|Z80|u0|Equal4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|Equal4~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datad => \inst|Z80|u0|ACC[5]~38_combout\,
	combout => \inst|Z80|u0|I[6]~2_combout\);

-- Location: FF_X19_Y12_N15
\inst|Z80|u0|I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[3]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(3));

-- Location: LCCOMB_X19_Y12_N2
\inst|Z80|u0|ACC~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~26_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|I\(3)) # ((\inst|Z80|u0|ACC[5]~9_combout\)))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|Save_Mux[3]~1_combout\ & !\inst|Z80|u0|ACC[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~41_combout\,
	datab => \inst|Z80|u0|I\(3),
	datac => \inst|Z80|u0|Save_Mux[3]~1_combout\,
	datad => \inst|Z80|u0|ACC[5]~9_combout\,
	combout => \inst|Z80|u0|ACC~26_combout\);

-- Location: LCCOMB_X19_Y12_N12
\inst|Z80|u0|ACC~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~27_combout\ = (\inst|Z80|u0|ACC[5]~9_combout\ & ((\inst|Z80|u0|ACC~26_combout\ & (\inst|Z80|u0|R\(3))) # (!\inst|Z80|u0|ACC~26_combout\ & ((\inst|Z80|u0|ACC\(3)))))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & (((\inst|Z80|u0|ACC~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(3),
	datab => \inst|Z80|u0|ACC[5]~9_combout\,
	datac => \inst|Z80|u0|ACC\(3),
	datad => \inst|Z80|u0|ACC~26_combout\,
	combout => \inst|Z80|u0|ACC~27_combout\);

-- Location: LCCOMB_X19_Y12_N4
\inst|Z80|u0|ACC~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~28_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(3))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Ap\(3),
	datac => \inst|Z80|u0|ACC[5]~12_combout\,
	datad => \inst|Z80|u0|ACC~27_combout\,
	combout => \inst|Z80|u0|ACC~28_combout\);

-- Location: LCCOMB_X22_Y17_N2
\inst|Z80|u0|mcode|Mux101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux101~4_combout\ = (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(3) & \inst|Z80|u0|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|Equal4~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux101~4_combout\);

-- Location: LCCOMB_X19_Y17_N10
\inst|Z80|u0|F~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~105_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux101~4_combout\ & (\inst|Z80|u0|mcode|Mux258~0_combout\ & !\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|mcode|Mux101~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|F~105_combout\);

-- Location: LCCOMB_X18_Y13_N26
\inst|Z80|u0|ACC[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~14_combout\ = ((!\inst|Z80|u0|ACC[5]~40_combout\ & ((!\inst|Z80|u0|Equal0~2_combout\) # (!\inst|Z80|u0|F~105_combout\)))) # (!\inst|Z80|u0|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~40_combout\,
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|F~105_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|ACC[5]~14_combout\);

-- Location: LCCOMB_X18_Y13_N4
\inst|Z80|u0|ACC[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~15_combout\ = (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|I_RRD~2_combout\ & \inst|Z80|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|I_RRD~2_combout\,
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|ACC[5]~15_combout\);

-- Location: LCCOMB_X18_Y13_N6
\inst|Z80|u0|ACC[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~16_combout\ = ((!\inst|Z80|u0|ACC[5]~38_combout\ & ((\inst|Z80|u0|ACC[5]~15_combout\) # (!\inst|Z80|u0|ACC[5]~14_combout\)))) # (!\inst|Z80|u0|ACC[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~14_combout\,
	datab => \inst|Z80|u0|ACC[5]~38_combout\,
	datac => \inst|Z80|u0|ACC[5]~15_combout\,
	datad => \inst|Z80|u0|ACC[5]~8_combout\,
	combout => \inst|Z80|u0|ACC[5]~16_combout\);

-- Location: FF_X19_Y12_N5
\inst|Z80|u0|ACC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~28_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(3));

-- Location: LCCOMB_X18_Y11_N24
\inst|Z80|u0|ACC[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[3]~_wirecell_combout\ = !\inst|Z80|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(3),
	combout => \inst|Z80|u0|ACC[3]~_wirecell_combout\);

-- Location: LCCOMB_X18_Y13_N10
\inst|Z80|u0|R[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[7]~26_combout\ = (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|Equal4~3_combout\ & (\inst|Z80|u0|mcode|Mux110~1_combout\ & \inst|Z80|u0|ACC[5]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|Equal4~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datad => \inst|Z80|u0|ACC[5]~38_combout\,
	combout => \inst|Z80|u0|R[7]~26_combout\);

-- Location: LCCOMB_X18_Y13_N24
\inst|Z80|u0|mcode|Mux202~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux202~0_combout\ = (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|mcode|Mux110~1_combout\ & \inst|Z80|u0|Equal4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datad => \inst|Z80|u0|Equal4~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux202~0_combout\);

-- Location: LCCOMB_X18_Y13_N16
\inst|Z80|u0|R[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[0]~24_combout\ = (\inst|Z80|u0|TState\(0) & (((!\inst|Z80|u0|mcode|Mux202~0_combout\) # (!\inst|Z80|u0|mcode|I_RRD~2_combout\)) # (!\inst|Z80|u0|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal3~0_combout\,
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|mcode|I_RRD~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux202~0_combout\,
	combout => \inst|Z80|u0|R[0]~24_combout\);

-- Location: LCCOMB_X18_Y13_N18
\inst|Z80|u0|R[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[0]~25_combout\ = (\inst|Z80|Equal1~1_combout\ & (!\inst|Z80|u0|R[0]~24_combout\ & ((\inst|Z80|u0|mcode|Mux147~0_combout\) # (\inst|Z80|u0|TState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|Equal1~1_combout\,
	datad => \inst|Z80|u0|R[0]~24_combout\,
	combout => \inst|Z80|u0|R[0]~25_combout\);

-- Location: FF_X21_Y9_N13
\inst|Z80|u0|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[3]~16_combout\,
	asdata => \inst|Z80|u0|ACC[3]~_wirecell_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|R[7]~26_combout\,
	ena => \inst|Z80|u0|R[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(3));

-- Location: LCCOMB_X21_Y9_N14
\inst|Z80|u0|R[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[4]~18_combout\ = (\inst|Z80|u0|R\(4) & (\inst|Z80|u0|R[3]~17\ $ (GND))) # (!\inst|Z80|u0|R\(4) & (!\inst|Z80|u0|R[3]~17\ & VCC))
-- \inst|Z80|u0|R[4]~19\ = CARRY((\inst|Z80|u0|R\(4) & !\inst|Z80|u0|R[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|R\(4),
	datad => VCC,
	cin => \inst|Z80|u0|R[3]~17\,
	combout => \inst|Z80|u0|R[4]~18_combout\,
	cout => \inst|Z80|u0|R[4]~19\);

-- Location: LCCOMB_X18_Y11_N10
\inst|Z80|u0|Ap[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Ap[4]~feeder_combout\ = \inst|Z80|u0|ACC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(4),
	combout => \inst|Z80|u0|Ap[4]~feeder_combout\);

-- Location: FF_X18_Y11_N11
\inst|Z80|u0|Ap[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Ap[4]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(4));

-- Location: LCCOMB_X19_Y11_N4
\inst|Z80|u0|I[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[4]~6_combout\ = !\inst|Z80|u0|ACC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(4),
	combout => \inst|Z80|u0|I[4]~6_combout\);

-- Location: FF_X19_Y11_N5
\inst|Z80|u0|I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[4]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(4));

-- Location: LCCOMB_X19_Y11_N6
\inst|Z80|u0|ACC~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~23_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|ACC[5]~9_combout\)))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC[5]~9_combout\ & (\inst|Z80|u0|ACC\(4))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & 
-- ((\inst|Z80|u0|Save_Mux[4]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~41_combout\,
	datab => \inst|Z80|u0|ACC\(4),
	datac => \inst|Z80|u0|Save_Mux[4]~15_combout\,
	datad => \inst|Z80|u0|ACC[5]~9_combout\,
	combout => \inst|Z80|u0|ACC~23_combout\);

-- Location: LCCOMB_X19_Y11_N12
\inst|Z80|u0|ACC~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~24_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC~23_combout\ & (\inst|Z80|u0|R\(4))) # (!\inst|Z80|u0|ACC~23_combout\ & ((\inst|Z80|u0|I\(4)))))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|ACC~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~41_combout\,
	datab => \inst|Z80|u0|R\(4),
	datac => \inst|Z80|u0|I\(4),
	datad => \inst|Z80|u0|ACC~23_combout\,
	combout => \inst|Z80|u0|ACC~24_combout\);

-- Location: LCCOMB_X18_Y11_N28
\inst|Z80|u0|ACC~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~25_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(4))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Ap\(4),
	datac => \inst|Z80|u0|ACC~24_combout\,
	datad => \inst|Z80|u0|ACC[5]~12_combout\,
	combout => \inst|Z80|u0|ACC~25_combout\);

-- Location: FF_X18_Y11_N29
\inst|Z80|u0|ACC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~25_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(4));

-- Location: LCCOMB_X21_Y9_N22
\inst|Z80|u0|ACC[4]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[4]~_wirecell_combout\ = !\inst|Z80|u0|ACC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(4),
	combout => \inst|Z80|u0|ACC[4]~_wirecell_combout\);

-- Location: FF_X21_Y9_N15
\inst|Z80|u0|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[4]~18_combout\,
	asdata => \inst|Z80|u0|ACC[4]~_wirecell_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|R[7]~26_combout\,
	ena => \inst|Z80|u0|R[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(4));

-- Location: LCCOMB_X21_Y9_N16
\inst|Z80|u0|R[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[5]~20_combout\ = (\inst|Z80|u0|R\(5) & (!\inst|Z80|u0|R[4]~19\)) # (!\inst|Z80|u0|R\(5) & ((\inst|Z80|u0|R[4]~19\) # (GND)))
-- \inst|Z80|u0|R[5]~21\ = CARRY((!\inst|Z80|u0|R[4]~19\) # (!\inst|Z80|u0|R\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|R\(5),
	datad => VCC,
	cin => \inst|Z80|u0|R[4]~19\,
	combout => \inst|Z80|u0|R[5]~20_combout\,
	cout => \inst|Z80|u0|R[5]~21\);

-- Location: LCCOMB_X18_Y9_N4
\inst|Z80|u0|ACC[5]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~_wirecell_combout\ = !\inst|Z80|u0|ACC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(5),
	combout => \inst|Z80|u0|ACC[5]~_wirecell_combout\);

-- Location: FF_X21_Y9_N17
\inst|Z80|u0|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[5]~20_combout\,
	asdata => \inst|Z80|u0|ACC[5]~_wirecell_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|R[7]~26_combout\,
	ena => \inst|Z80|u0|R[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(5));

-- Location: LCCOMB_X19_Y9_N4
\inst|Z80|u0|I[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[5]~5_combout\ = !\inst|Z80|u0|ACC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(5),
	combout => \inst|Z80|u0|I[5]~5_combout\);

-- Location: FF_X19_Y9_N5
\inst|Z80|u0|I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[5]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(5));

-- Location: LCCOMB_X19_Y9_N10
\inst|Z80|u0|ACC~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~20_combout\ = (\inst|Z80|u0|ACC[5]~9_combout\ & (((\inst|Z80|u0|ACC[5]~41_combout\)))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & ((\inst|Z80|u0|ACC[5]~41_combout\ & (\inst|Z80|u0|I\(5))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & 
-- ((\inst|Z80|u0|Save_Mux[5]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~9_combout\,
	datab => \inst|Z80|u0|I\(5),
	datac => \inst|Z80|u0|ACC[5]~41_combout\,
	datad => \inst|Z80|u0|Save_Mux[5]~13_combout\,
	combout => \inst|Z80|u0|ACC~20_combout\);

-- Location: LCCOMB_X19_Y9_N24
\inst|Z80|u0|ACC~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~21_combout\ = (\inst|Z80|u0|ACC[5]~9_combout\ & ((\inst|Z80|u0|ACC~20_combout\ & ((\inst|Z80|u0|R\(5)))) # (!\inst|Z80|u0|ACC~20_combout\ & (\inst|Z80|u0|ACC\(5))))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & (((\inst|Z80|u0|ACC~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~9_combout\,
	datab => \inst|Z80|u0|ACC\(5),
	datac => \inst|Z80|u0|R\(5),
	datad => \inst|Z80|u0|ACC~20_combout\,
	combout => \inst|Z80|u0|ACC~21_combout\);

-- Location: LCCOMB_X18_Y9_N8
\inst|Z80|u0|ACC~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~22_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(5))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Ap\(5),
	datac => \inst|Z80|u0|ACC[5]~12_combout\,
	datad => \inst|Z80|u0|ACC~21_combout\,
	combout => \inst|Z80|u0|ACC~22_combout\);

-- Location: FF_X18_Y9_N9
\inst|Z80|u0|ACC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~22_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(5));

-- Location: LCCOMB_X17_Y14_N26
\inst|Z80|u0|BusB[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~14_combout\ = (!\inst|Z80|u0|mcode|Mux248~5_combout\ & ((!\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\) # (!\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	datac => \inst|Z80|u0|mcode|Mux248~5_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	combout => \inst|Z80|u0|BusB[4]~14_combout\);

-- Location: LCCOMB_X17_Y14_N20
\inst|Z80|u0|BusB~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~58_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|Regs|Mux18~4_combout\) # ((\inst|Z80|u0|BusB[4]~13_combout\)))) # (!\inst|Z80|u0|BusB[4]~14_combout\ & (((!\inst|Z80|u0|ACC\(5) & !\inst|Z80|u0|BusB[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux18~4_combout\,
	datab => \inst|Z80|u0|ACC\(5),
	datac => \inst|Z80|u0|BusB[4]~14_combout\,
	datad => \inst|Z80|u0|BusB[4]~13_combout\,
	combout => \inst|Z80|u0|BusB~58_combout\);

-- Location: LCCOMB_X16_Y14_N8
\inst|Z80|u0|Regs|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux35~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|RegsH[1][4]~q\) # ((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|Regs|RegsH[0][4]~q\ & !\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][4]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[0][4]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux35~2_combout\);

-- Location: LCCOMB_X16_Y14_N30
\inst|Z80|u0|Regs|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux35~3_combout\ = (\inst|Z80|u0|Regs|Mux35~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][4]~q\) # ((!\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|Regs|Mux35~2_combout\ & (((\inst|Z80|u0|Regs|RegsH[2][4]~q\ & \inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][4]~q\,
	datab => \inst|Z80|u0|Regs|Mux35~2_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[2][4]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux35~3_combout\);

-- Location: LCCOMB_X12_Y16_N26
\inst|Z80|u0|Regs|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux35~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|RegAddrC\(1))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[6][4]~q\))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (\inst|Z80|u0|Regs|RegsH[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[4][4]~q\,
	datad => \inst|Z80|u0|Regs|RegsH[6][4]~q\,
	combout => \inst|Z80|u0|Regs|Mux35~0_combout\);

-- Location: LCCOMB_X16_Y15_N20
\inst|Z80|u0|Regs|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux35~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux35~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][4]~q\))) # (!\inst|Z80|u0|Regs|Mux35~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][4]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[5][4]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[7][4]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|Mux35~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux35~1_combout\);

-- Location: LCCOMB_X16_Y14_N16
\inst|Z80|u0|Regs|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux35~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux35~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux35~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(2),
	datac => \inst|Z80|u0|Regs|Mux35~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux35~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux35~4_combout\);

-- Location: LCCOMB_X17_Y12_N22
\inst|Z80|u0|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~22_combout\ = (\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(11) & (!\inst|Z80|u0|Add7~21\)) # (!\inst|Z80|u0|SP\(11) & (\inst|Z80|u0|Add7~21\ & VCC)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(11) & 
-- ((\inst|Z80|u0|Add7~21\) # (GND))) # (!\inst|Z80|u0|SP\(11) & (!\inst|Z80|u0|Add7~21\))))
-- \inst|Z80|u0|Add7~23\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|SP\(11) & !\inst|Z80|u0|Add7~21\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(11)) # (!\inst|Z80|u0|Add7~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|SP\(11),
	datad => VCC,
	cin => \inst|Z80|u0|Add7~21\,
	combout => \inst|Z80|u0|Add7~22_combout\,
	cout => \inst|Z80|u0|Add7~23\);

-- Location: LCCOMB_X17_Y12_N24
\inst|Z80|u0|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~24_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|SP\(12) $ (\inst|Z80|u0|Add7~23\)))) # (GND)
-- \inst|Z80|u0|Add7~25\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((!\inst|Z80|u0|Add7~23\) # (!\inst|Z80|u0|SP\(12)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|SP\(12) & !\inst|Z80|u0|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|SP\(12),
	datad => VCC,
	cin => \inst|Z80|u0|Add7~23\,
	combout => \inst|Z80|u0|Add7~24_combout\,
	cout => \inst|Z80|u0|Add7~25\);

-- Location: LCCOMB_X18_Y12_N16
\inst|Z80|u0|SP~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~10_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux35~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Regs|Mux35~4_combout\,
	datad => \inst|Z80|u0|Add7~24_combout\,
	combout => \inst|Z80|u0|SP~10_combout\);

-- Location: LCCOMB_X18_Y12_N22
\inst|Z80|u0|SP~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~11_combout\ = (!\inst|Z80|u0|SP~10_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[4]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[4]~15_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datad => \inst|Z80|u0|SP~10_combout\,
	combout => \inst|Z80|u0|SP~11_combout\);

-- Location: LCCOMB_X18_Y12_N2
\inst|Z80|u0|SP[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP[12]~5_combout\ = (!\inst|Z80|u0|SP[12]~4_combout\) # (!\inst|Z80|u0|SP[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datad => \inst|Z80|u0|SP[12]~4_combout\,
	combout => \inst|Z80|u0|SP[12]~5_combout\);

-- Location: FF_X18_Y12_N23
\inst|Z80|u0|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~11_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(12));

-- Location: LCCOMB_X17_Y12_N26
\inst|Z80|u0|Add7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~26_combout\ = (\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(13) & (!\inst|Z80|u0|Add7~25\)) # (!\inst|Z80|u0|SP\(13) & (\inst|Z80|u0|Add7~25\ & VCC)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(13) & 
-- ((\inst|Z80|u0|Add7~25\) # (GND))) # (!\inst|Z80|u0|SP\(13) & (!\inst|Z80|u0|Add7~25\))))
-- \inst|Z80|u0|Add7~27\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|SP\(13) & !\inst|Z80|u0|Add7~25\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(13)) # (!\inst|Z80|u0|Add7~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|SP\(13),
	datad => VCC,
	cin => \inst|Z80|u0|Add7~25\,
	combout => \inst|Z80|u0|Add7~26_combout\,
	cout => \inst|Z80|u0|Add7~27\);

-- Location: LCCOMB_X12_Y12_N8
\inst|Z80|u0|Regs|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux34~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[6][5]~q\))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (\inst|Z80|u0|Regs|RegsH[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[4][5]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|RegsH[6][5]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux34~0_combout\);

-- Location: LCCOMB_X12_Y12_N26
\inst|Z80|u0|Regs|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux34~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux34~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][5]~q\)) # (!\inst|Z80|u0|Regs|Mux34~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][5]~q\))))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][5]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|Mux34~0_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[5][5]~q\,
	combout => \inst|Z80|u0|Regs|Mux34~1_combout\);

-- Location: LCCOMB_X11_Y14_N12
\inst|Z80|u0|Regs|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux34~2_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|Regs|RegsH[1][5]~q\)) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- ((\inst|Z80|u0|Regs|RegsH[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][5]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[0][5]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux34~2_combout\);

-- Location: LCCOMB_X12_Y12_N28
\inst|Z80|u0|Regs|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux34~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux34~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][5]~q\)) # (!\inst|Z80|u0|Regs|Mux34~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][5]~q\))))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (((\inst|Z80|u0|Regs|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][5]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[2][5]~q\,
	datad => \inst|Z80|u0|Regs|Mux34~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux34~3_combout\);

-- Location: LCCOMB_X12_Y12_N30
\inst|Z80|u0|Regs|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux34~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux34~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrC\(2),
	datac => \inst|Z80|u0|Regs|Mux34~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux34~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux34~4_combout\);

-- Location: LCCOMB_X18_Y12_N30
\inst|Z80|u0|SP~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~8_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Regs|Mux34~4_combout\))) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Add7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Add7~26_combout\,
	datad => \inst|Z80|u0|Regs|Mux34~4_combout\,
	combout => \inst|Z80|u0|SP~8_combout\);

-- Location: LCCOMB_X18_Y12_N0
\inst|Z80|u0|SP~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~9_combout\ = (!\inst|Z80|u0|SP~8_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[5]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|SP~8_combout\,
	datad => \inst|Z80|u0|Save_Mux[5]~13_combout\,
	combout => \inst|Z80|u0|SP~9_combout\);

-- Location: FF_X18_Y12_N1
\inst|Z80|u0|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~9_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(13));

-- Location: LCCOMB_X18_Y14_N4
\inst|Z80|u0|BusB[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~8_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\) # (\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	combout => \inst|Z80|u0|BusB[4]~8_combout\);

-- Location: LCCOMB_X18_Y14_N14
\inst|Z80|u0|BusB[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB[4]~9_combout\ = (\inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\) # ((\inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\ & \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_BusB_To[0]~21_combout\,
	datac => \inst|Z80|u0|mcode|Set_BusB_To[1]~5_combout\,
	datad => \inst|Z80|u0|mcode|Set_BusB_To[2]~12_combout\,
	combout => \inst|Z80|u0|BusB[4]~9_combout\);

-- Location: LCCOMB_X21_Y17_N8
\inst|Z80|u0|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~15_combout\ = (\inst|Z80|u0|mcode|Mux110~0_combout\ & (\inst|Z80|u0|Equal4~0_combout\ & (\inst|Z80|u0|process_0~2_combout\ & \inst|Z80|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux110~0_combout\,
	datab => \inst|Z80|u0|Equal4~0_combout\,
	datac => \inst|Z80|u0|process_0~2_combout\,
	datad => \inst|Z80|Equal2~0_combout\,
	combout => \inst|Z80|u0|process_0~15_combout\);

-- Location: LCCOMB_X21_Y17_N14
\inst|Z80|u0|F[3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~64_combout\ = (!\inst|Z80|u0|process_0~15_combout\ & !\inst|Z80|u0|F~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|process_0~15_combout\,
	datac => \inst|Z80|u0|F~43_combout\,
	combout => \inst|Z80|u0|F[3]~64_combout\);

-- Location: LCCOMB_X18_Y18_N28
\inst|Z80|u0|F[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~83_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & (!\inst|Z80|u0|mcode|Mux127~1_combout\ & ((!\inst|Z80|u0|ALU_Op_r\(2))))) # (!\inst|Z80|u0|ALU_Op_r\(3) & (((\inst|Z80|u0|ALU_Op_r\(1) & \inst|Z80|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(2),
	combout => \inst|Z80|u0|F[3]~83_combout\);

-- Location: LCCOMB_X18_Y18_N16
\inst|Z80|u0|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal17~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & (\inst|Z80|u0|ALU_Op_r\(0) & (!\inst|Z80|u0|ALU_Op_r\(1) & !\inst|Z80|u0|ALU_Op_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(2),
	combout => \inst|Z80|u0|Equal17~0_combout\);

-- Location: LCCOMB_X25_Y16_N22
\inst|Z80|u0|mcode|Mux298~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux298~0_combout\ = (\inst|Z80|u0|alu|Q_t~213_combout\ & (\inst|Z80|u0|mcode|Mux92~0_combout\ & (\inst|Z80|u0|mcode|Mux110~2_combout\ & \inst|Z80|u0|Alternate~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~213_combout\,
	datab => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux110~2_combout\,
	datad => \inst|Z80|u0|Alternate~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux298~0_combout\);

-- Location: LCCOMB_X18_Y18_N26
\inst|Z80|u0|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~9_combout\ = (!\inst|Z80|u0|Equal17~0_combout\ & ((\inst|Z80|u0|mcode|Mux298~0_combout\) # (!\inst|Z80|u0|Save_ALU_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Equal17~0_combout\,
	datac => \inst|Z80|u0|Save_ALU_r~q\,
	datad => \inst|Z80|u0|mcode|Mux298~0_combout\,
	combout => \inst|Z80|u0|process_0~9_combout\);

-- Location: LCCOMB_X21_Y17_N16
\inst|Z80|u0|F[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~84_combout\ = (\inst|Z80|u0|F[3]~83_combout\ & (\inst|Z80|u0|F[3]~64_combout\ & (!\inst|Z80|u0|process_0~9_combout\ & \inst|Z80|u0|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F[3]~83_combout\,
	datab => \inst|Z80|u0|F[3]~64_combout\,
	datac => \inst|Z80|u0|process_0~9_combout\,
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|F[3]~84_combout\);

-- Location: LCCOMB_X21_Y17_N26
\inst|Z80|u0|F[3]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~108_combout\ = (\inst|Z80|u0|F[3]~84_combout\) # ((!\inst|Z80|u0|F~43_combout\ & \inst|Z80|u0|process_0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~43_combout\,
	datab => \inst|Z80|u0|F[3]~84_combout\,
	datac => \inst|Z80|u0|process_0~15_combout\,
	combout => \inst|Z80|u0|F[3]~108_combout\);

-- Location: LCCOMB_X14_Y19_N18
\inst|Z80|u0|alu|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux32~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|ALU_Op_r\(1)) # ((\inst|Z80|u0|ALU_Op_r\(0)) # (!\inst|Z80|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(3),
	combout => \inst|Z80|u0|alu|Mux32~0_combout\);

-- Location: LCCOMB_X11_Y17_N26
\inst|Z80|u0|alu|Q_t~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~219_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|BusB\(5)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|BusB\(5),
	combout => \inst|Z80|u0|alu|Q_t~219_combout\);

-- Location: LCCOMB_X10_Y15_N24
\inst|Z80|u0|BusA[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA[2]~2_combout\ = (\inst|Z80|u0|mcode|Mux253~9_combout\) # ((\inst|Z80|u0|mcode|Mux256~11_combout\ & ((!\inst|Z80|u0|mcode|Mux255~16_combout\) # (!\inst|Z80|u0|mcode|Mux254~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux253~9_combout\,
	datab => \inst|Z80|u0|mcode|Mux256~11_combout\,
	datac => \inst|Z80|u0|mcode|Mux254~24_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~16_combout\,
	combout => \inst|Z80|u0|BusA[2]~2_combout\);

-- Location: LCCOMB_X10_Y15_N22
\inst|Z80|u0|BusA[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA[2]~3_combout\ = (!\inst|Z80|u0|mcode|Mux253~9_combout\ & ((!\inst|Z80|u0|mcode|Mux255~16_combout\) # (!\inst|Z80|u0|mcode|Mux254~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux253~9_combout\,
	datac => \inst|Z80|u0|mcode|Mux254~24_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~16_combout\,
	combout => \inst|Z80|u0|BusA[2]~3_combout\);

-- Location: LCCOMB_X10_Y15_N28
\inst|Z80|u0|BusA[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA[2]~6_combout\ = (!\inst|Z80|u0|mcode|Mux253~9_combout\ & (\inst|Z80|u0|mcode|Mux254~24_combout\ & \inst|Z80|u0|mcode|Mux255~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux253~9_combout\,
	datac => \inst|Z80|u0|mcode|Mux254~24_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~16_combout\,
	combout => \inst|Z80|u0|BusA[2]~6_combout\);

-- Location: LCCOMB_X10_Y15_N6
\inst|Z80|u0|BusA[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA[2]~7_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\) # ((!\inst|Z80|u0|mcode|Mux256~11_combout\ & \inst|Z80|u0|BusA[2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux256~11_combout\,
	datad => \inst|Z80|u0|BusA[2]~6_combout\,
	combout => \inst|Z80|u0|BusA[2]~7_combout\);

-- Location: LCCOMB_X10_Y15_N4
\inst|Z80|u0|BusA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~8_combout\ = (\inst|Z80|u0|BusA[2]~7_combout\) # ((\inst|Z80|u0|mcode|Mux255~16_combout\ & (\inst|Z80|u0|BusA[2]~2_combout\ & !\inst|Z80|u0|BusA[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux255~16_combout\,
	datab => \inst|Z80|u0|BusA[2]~2_combout\,
	datac => \inst|Z80|u0|BusA[2]~3_combout\,
	datad => \inst|Z80|u0|BusA[2]~7_combout\,
	combout => \inst|Z80|u0|BusA~8_combout\);

-- Location: LCCOMB_X10_Y15_N30
\inst|Z80|u0|BusA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~9_combout\ = (!\inst|Z80|u0|BusA~8_combout\ & (((\inst|Z80|u0|mcode|Mux255~16_combout\) # (!\inst|Z80|u0|mcode|Mux256~11_combout\)) # (!\inst|Z80|u0|mcode|Mux253~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux253~9_combout\,
	datab => \inst|Z80|u0|mcode|Mux256~11_combout\,
	datac => \inst|Z80|u0|BusA~8_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~16_combout\,
	combout => \inst|Z80|u0|BusA~9_combout\);

-- Location: LCCOMB_X10_Y15_N20
\inst|Z80|u0|BusA~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~22_combout\ = (\inst|Z80|DI_Reg\(1) & ((\inst|Z80|u0|mcode|Mux304~0_combout\) # ((!\inst|Z80|u0|mcode|Mux256~11_combout\ & \inst|Z80|u0|BusA[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datab => \inst|Z80|DI_Reg\(1),
	datac => \inst|Z80|u0|mcode|Mux256~11_combout\,
	datad => \inst|Z80|u0|BusA[2]~6_combout\,
	combout => \inst|Z80|u0|BusA~22_combout\);

-- Location: LCCOMB_X10_Y15_N8
\inst|Z80|u0|BusA[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA[2]~11_combout\ = (!\inst|Z80|u0|mcode|Mux255~16_combout\ & (\inst|Z80|u0|mcode|Mux256~11_combout\ & \inst|Z80|u0|mcode|Mux253~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux255~16_combout\,
	datac => \inst|Z80|u0|mcode|Mux256~11_combout\,
	datad => \inst|Z80|u0|mcode|Mux253~9_combout\,
	combout => \inst|Z80|u0|BusA[2]~11_combout\);

-- Location: LCCOMB_X10_Y15_N26
\inst|Z80|u0|BusA~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~21_combout\ = (!\inst|Z80|u0|BusA~8_combout\ & (\inst|Z80|u0|BusA[2]~11_combout\ & !\inst|Z80|u0|SP\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA~8_combout\,
	datac => \inst|Z80|u0|BusA[2]~11_combout\,
	datad => \inst|Z80|u0|SP\(9),
	combout => \inst|Z80|u0|BusA~21_combout\);

-- Location: LCCOMB_X11_Y15_N4
\inst|Z80|u0|BusA~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~23_combout\ = (\inst|Z80|u0|BusA[2]~3_combout\ & ((\inst|Z80|u0|Regs|Mux6~4_combout\) # ((\inst|Z80|u0|BusA[2]~2_combout\)))) # (!\inst|Z80|u0|BusA[2]~3_combout\ & (((!\inst|Z80|u0|ACC\(1) & !\inst|Z80|u0|BusA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~3_combout\,
	datab => \inst|Z80|u0|Regs|Mux6~4_combout\,
	datac => \inst|Z80|u0|ACC\(1),
	datad => \inst|Z80|u0|BusA[2]~2_combout\,
	combout => \inst|Z80|u0|BusA~23_combout\);

-- Location: LCCOMB_X11_Y15_N26
\inst|Z80|u0|BusA~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~24_combout\ = (\inst|Z80|u0|BusA[2]~2_combout\ & ((\inst|Z80|u0|BusA~23_combout\ & ((\inst|Z80|u0|Regs|Mux14~4_combout\))) # (!\inst|Z80|u0|BusA~23_combout\ & (!\inst|Z80|u0|SP\(1))))) # (!\inst|Z80|u0|BusA[2]~2_combout\ & 
-- (((\inst|Z80|u0|BusA~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~2_combout\,
	datab => \inst|Z80|u0|SP\(1),
	datac => \inst|Z80|u0|BusA~23_combout\,
	datad => \inst|Z80|u0|Regs|Mux14~4_combout\,
	combout => \inst|Z80|u0|BusA~24_combout\);

-- Location: LCCOMB_X10_Y15_N0
\inst|Z80|u0|BusA~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~25_combout\ = (\inst|Z80|u0|BusA~22_combout\) # ((\inst|Z80|u0|BusA~21_combout\) # ((\inst|Z80|u0|BusA~9_combout\ & \inst|Z80|u0|BusA~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA~9_combout\,
	datab => \inst|Z80|u0|BusA~22_combout\,
	datac => \inst|Z80|u0|BusA~21_combout\,
	datad => \inst|Z80|u0|BusA~24_combout\,
	combout => \inst|Z80|u0|BusA~25_combout\);

-- Location: FF_X10_Y15_N1
\inst|Z80|u0|BusA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(1));

-- Location: LCCOMB_X18_Y11_N22
\inst|Z80|u0|Ap[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Ap[2]~feeder_combout\ = \inst|Z80|u0|ACC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(2),
	combout => \inst|Z80|u0|Ap[2]~feeder_combout\);

-- Location: FF_X18_Y11_N23
\inst|Z80|u0|Ap[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Ap[2]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(2));

-- Location: LCCOMB_X19_Y12_N30
\inst|Z80|u0|I[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[2]~8_combout\ = !\inst|Z80|u0|ACC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(2),
	combout => \inst|Z80|u0|I[2]~8_combout\);

-- Location: FF_X19_Y12_N31
\inst|Z80|u0|I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[2]~8_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(2));

-- Location: LCCOMB_X19_Y12_N10
\inst|Z80|u0|ACC~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~29_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|ACC[5]~9_combout\)))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC[5]~9_combout\ & (\inst|Z80|u0|ACC\(2))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & 
-- ((\inst|Z80|u0|Save_Mux[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~41_combout\,
	datab => \inst|Z80|u0|ACC\(2),
	datac => \inst|Z80|u0|Save_Mux[2]~3_combout\,
	datad => \inst|Z80|u0|ACC[5]~9_combout\,
	combout => \inst|Z80|u0|ACC~29_combout\);

-- Location: LCCOMB_X19_Y12_N20
\inst|Z80|u0|ACC~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~30_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC~29_combout\ & ((\inst|Z80|u0|R\(2)))) # (!\inst|Z80|u0|ACC~29_combout\ & (\inst|Z80|u0|I\(2))))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|ACC~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|I\(2),
	datab => \inst|Z80|u0|R\(2),
	datac => \inst|Z80|u0|ACC[5]~41_combout\,
	datad => \inst|Z80|u0|ACC~29_combout\,
	combout => \inst|Z80|u0|ACC~30_combout\);

-- Location: LCCOMB_X19_Y12_N8
\inst|Z80|u0|ACC~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~31_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(2))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Ap\(2),
	datac => \inst|Z80|u0|ACC[5]~12_combout\,
	datad => \inst|Z80|u0|ACC~30_combout\,
	combout => \inst|Z80|u0|ACC~31_combout\);

-- Location: FF_X19_Y12_N9
\inst|Z80|u0|ACC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~31_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(2));

-- Location: LCCOMB_X14_Y14_N20
\inst|Z80|u0|BusA~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~13_combout\ = (\inst|Z80|u0|BusA[2]~2_combout\ & (((\inst|Z80|u0|BusA[2]~3_combout\) # (!\inst|Z80|u0|SP\(2))))) # (!\inst|Z80|u0|BusA[2]~2_combout\ & (!\inst|Z80|u0|ACC\(2) & ((!\inst|Z80|u0|BusA[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~2_combout\,
	datab => \inst|Z80|u0|ACC\(2),
	datac => \inst|Z80|u0|SP\(2),
	datad => \inst|Z80|u0|BusA[2]~3_combout\,
	combout => \inst|Z80|u0|BusA~13_combout\);

-- Location: LCCOMB_X14_Y14_N2
\inst|Z80|u0|BusA~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~14_combout\ = (\inst|Z80|u0|BusA[2]~3_combout\ & ((\inst|Z80|u0|BusA~13_combout\ & (\inst|Z80|u0|Regs|Mux13~4_combout\)) # (!\inst|Z80|u0|BusA~13_combout\ & ((\inst|Z80|u0|Regs|Mux5~4_combout\))))) # (!\inst|Z80|u0|BusA[2]~3_combout\ & 
-- (\inst|Z80|u0|BusA~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~3_combout\,
	datab => \inst|Z80|u0|BusA~13_combout\,
	datac => \inst|Z80|u0|Regs|Mux13~4_combout\,
	datad => \inst|Z80|u0|Regs|Mux5~4_combout\,
	combout => \inst|Z80|u0|BusA~14_combout\);

-- Location: LCCOMB_X14_Y14_N12
\inst|Z80|u0|BusA~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~15_combout\ = (\inst|Z80|u0|BusA[2]~11_combout\ & (!\inst|Z80|u0|SP\(10))) # (!\inst|Z80|u0|BusA[2]~11_combout\ & ((\inst|Z80|u0|BusA~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP\(10),
	datac => \inst|Z80|u0|BusA[2]~11_combout\,
	datad => \inst|Z80|u0|BusA~14_combout\,
	combout => \inst|Z80|u0|BusA~15_combout\);

-- Location: LCCOMB_X14_Y14_N16
\inst|Z80|u0|BusA~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~16_combout\ = (\inst|Z80|u0|BusA~8_combout\ & (\inst|Z80|DI_Reg\(2) & (\inst|Z80|u0|BusA[2]~7_combout\))) # (!\inst|Z80|u0|BusA~8_combout\ & ((\inst|Z80|u0|BusA~15_combout\) # ((\inst|Z80|DI_Reg\(2) & \inst|Z80|u0|BusA[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA~8_combout\,
	datab => \inst|Z80|DI_Reg\(2),
	datac => \inst|Z80|u0|BusA[2]~7_combout\,
	datad => \inst|Z80|u0|BusA~15_combout\,
	combout => \inst|Z80|u0|BusA~16_combout\);

-- Location: FF_X14_Y14_N17
\inst|Z80|u0|BusA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(2));

-- Location: LCCOMB_X11_Y15_N30
\inst|Z80|u0|BusA~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~17_combout\ = (\inst|Z80|u0|BusA[2]~3_combout\ & ((\inst|Z80|u0|Regs|Mux4~4_combout\) # ((\inst|Z80|u0|BusA[2]~2_combout\)))) # (!\inst|Z80|u0|BusA[2]~3_combout\ & (((!\inst|Z80|u0|ACC\(3) & !\inst|Z80|u0|BusA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~3_combout\,
	datab => \inst|Z80|u0|Regs|Mux4~4_combout\,
	datac => \inst|Z80|u0|ACC\(3),
	datad => \inst|Z80|u0|BusA[2]~2_combout\,
	combout => \inst|Z80|u0|BusA~17_combout\);

-- Location: LCCOMB_X11_Y15_N20
\inst|Z80|u0|BusA~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~18_combout\ = (\inst|Z80|u0|BusA~17_combout\ & ((\inst|Z80|u0|Regs|Mux12~4_combout\) # ((!\inst|Z80|u0|BusA[2]~2_combout\)))) # (!\inst|Z80|u0|BusA~17_combout\ & (((!\inst|Z80|u0|SP\(3) & \inst|Z80|u0|BusA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux12~4_combout\,
	datab => \inst|Z80|u0|SP\(3),
	datac => \inst|Z80|u0|BusA~17_combout\,
	datad => \inst|Z80|u0|BusA[2]~2_combout\,
	combout => \inst|Z80|u0|BusA~18_combout\);

-- Location: LCCOMB_X11_Y15_N10
\inst|Z80|u0|BusA~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~19_combout\ = (\inst|Z80|DI_Reg\(3) & ((\inst|Z80|u0|BusA[2]~7_combout\) # ((\inst|Z80|u0|BusA~9_combout\ & \inst|Z80|u0|BusA~18_combout\)))) # (!\inst|Z80|DI_Reg\(3) & (\inst|Z80|u0|BusA~9_combout\ & ((\inst|Z80|u0|BusA~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(3),
	datab => \inst|Z80|u0|BusA~9_combout\,
	datac => \inst|Z80|u0|BusA[2]~7_combout\,
	datad => \inst|Z80|u0|BusA~18_combout\,
	combout => \inst|Z80|u0|BusA~19_combout\);

-- Location: LCCOMB_X10_Y15_N14
\inst|Z80|u0|BusA~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~42_combout\ = (\inst|Z80|u0|mcode|Mux253~9_combout\ & (!\inst|Z80|u0|BusA~8_combout\ & (\inst|Z80|u0|mcode|Mux256~11_combout\ & !\inst|Z80|u0|mcode|Mux255~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux253~9_combout\,
	datab => \inst|Z80|u0|BusA~8_combout\,
	datac => \inst|Z80|u0|mcode|Mux256~11_combout\,
	datad => \inst|Z80|u0|mcode|Mux255~16_combout\,
	combout => \inst|Z80|u0|BusA~42_combout\);

-- Location: LCCOMB_X11_Y15_N8
\inst|Z80|u0|BusA~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~20_combout\ = (\inst|Z80|u0|BusA~19_combout\) # ((!\inst|Z80|u0|SP\(11) & \inst|Z80|u0|BusA~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA~19_combout\,
	datab => \inst|Z80|u0|SP\(11),
	datac => \inst|Z80|u0|BusA~42_combout\,
	combout => \inst|Z80|u0|BusA~20_combout\);

-- Location: FF_X11_Y15_N9
\inst|Z80|u0|BusA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(3));

-- Location: LCCOMB_X12_Y19_N2
\inst|Z80|u0|alu|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux12~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(0)) # (!\inst|Z80|u0|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|alu|Mux12~1_combout\);

-- Location: LCCOMB_X19_Y17_N14
\inst|Z80|u0|F~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~80_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & (!\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|Mux12~1_combout\ $ (!\inst|Z80|u0|ALU_Op_r\(1))))) # (!\inst|Z80|u0|ALU_Op_r\(3) & (\inst|Z80|u0|alu|Mux12~1_combout\ & ((\inst|Z80|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~1_combout\,
	datab => \inst|Z80|u0|ALU_Op_r\(3),
	datac => \inst|Z80|u0|F\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|F~80_combout\);

-- Location: LCCOMB_X21_Y21_N28
\inst|Z80|u0|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~10_combout\ = (\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|process_0~10_combout\);

-- Location: LCCOMB_X22_Y17_N22
\inst|Z80|u0|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~11_combout\ = (\inst|Z80|u0|process_0~1_combout\ & (\inst|Z80|u0|process_0~0_combout\ & (\inst|Z80|u0|Equal0~2_combout\ & \inst|Z80|u0|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~1_combout\,
	datab => \inst|Z80|u0|process_0~0_combout\,
	datac => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|process_0~10_combout\,
	combout => \inst|Z80|u0|process_0~11_combout\);

-- Location: LCCOMB_X22_Y17_N0
\inst|Z80|u0|F~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~106_combout\ = (!\inst|Z80|u0|F~43_combout\ & (!\inst|Z80|u0|process_0~11_combout\ & !\inst|Z80|u0|process_0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|F~43_combout\,
	datac => \inst|Z80|u0|process_0~11_combout\,
	datad => \inst|Z80|u0|process_0~15_combout\,
	combout => \inst|Z80|u0|F~106_combout\);

-- Location: FF_X19_Y17_N17
\inst|Z80|u0|Fp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(1),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(1));

-- Location: LCCOMB_X24_Y16_N0
\inst|Z80|u0|mcode|Mux102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux102~0_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux102~0_combout\);

-- Location: LCCOMB_X19_Y15_N8
\inst|Z80|u0|mcode|Mux102~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux102~1_combout\ = (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|Equal4~1_combout\ & \inst|Z80|u0|mcode|Mux102~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|Equal4~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux102~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux102~1_combout\);

-- Location: LCCOMB_X19_Y17_N0
\inst|Z80|u0|F~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~76_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & ((\inst|Z80|u0|mcode|Mux102~1_combout\) # ((\inst|Z80|u0|mcode|Mux101~3_combout\ & \inst|Z80|u0|mcode|Mux101~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux101~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux101~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux102~1_combout\,
	combout => \inst|Z80|u0|F~76_combout\);

-- Location: LCCOMB_X19_Y17_N16
\inst|Z80|u0|F~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~77_combout\ = (\inst|Z80|u0|ACC[5]~40_combout\ & (\inst|Z80|u0|Fp\(1))) # (!\inst|Z80|u0|ACC[5]~40_combout\ & ((\inst|Z80|u0|F~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~40_combout\,
	datac => \inst|Z80|u0|Fp\(1),
	datad => \inst|Z80|u0|F~76_combout\,
	combout => \inst|Z80|u0|F~77_combout\);

-- Location: LCCOMB_X19_Y17_N28
\inst|Z80|u0|F~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~78_combout\ = (\inst|Z80|u0|ACC[5]~40_combout\) # ((\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|F~105_combout\) # (\inst|Z80|u0|F~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~105_combout\,
	datab => \inst|Z80|u0|F~77_combout\,
	datac => \inst|Z80|u0|ACC[5]~40_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|F~78_combout\);

-- Location: LCCOMB_X19_Y17_N2
\inst|Z80|u0|F~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~79_combout\ = (\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|F~78_combout\ & ((!\inst|Z80|u0|F~77_combout\))) # (!\inst|Z80|u0|F~78_combout\ & (!\inst|Z80|u0|F\(1))))) # (!\inst|Z80|u0|process_0~5_combout\ & (!\inst|Z80|u0|F\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|F~77_combout\,
	datad => \inst|Z80|u0|F~78_combout\,
	combout => \inst|Z80|u0|F~79_combout\);

-- Location: LCCOMB_X19_Y17_N20
\inst|Z80|u0|F~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~81_combout\ = (\inst|Z80|u0|F~106_combout\ & ((\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|F~79_combout\))) # (!\inst|Z80|u0|process_0~9_combout\ & (\inst|Z80|u0|F~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~80_combout\,
	datab => \inst|Z80|u0|process_0~9_combout\,
	datac => \inst|Z80|u0|F~106_combout\,
	datad => \inst|Z80|u0|F~79_combout\,
	combout => \inst|Z80|u0|F~81_combout\);

-- Location: LCCOMB_X19_Y17_N26
\inst|Z80|u0|F~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~82_combout\ = (!\inst|Z80|u0|F~81_combout\ & ((!\inst|Z80|u0|F~43_combout\) # (!\inst|Z80|u0|Save_Mux[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[1]~11_combout\,
	datab => \inst|Z80|u0|F~43_combout\,
	datad => \inst|Z80|u0|F~81_combout\,
	combout => \inst|Z80|u0|F~82_combout\);

-- Location: FF_X19_Y17_N27
\inst|Z80|u0|F[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~82_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(1));

-- Location: LCCOMB_X12_Y19_N8
\inst|Z80|u0|F~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~65_combout\ = (\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|BusA\(2)) # ((\inst|Z80|u0|BusA\(1))))) # (!\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|F\(4)) # ((\inst|Z80|u0|BusA\(2) & \inst|Z80|u0|BusA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(1),
	datab => \inst|Z80|u0|BusA\(2),
	datac => \inst|Z80|u0|F\(4),
	datad => \inst|Z80|u0|BusA\(1),
	combout => \inst|Z80|u0|F~65_combout\);

-- Location: LCCOMB_X12_Y19_N22
\inst|Z80|u0|F~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~66_combout\ = ((\inst|Z80|u0|BusA\(3) & (\inst|Z80|u0|F~65_combout\ & \inst|Z80|u0|F\(1))) # (!\inst|Z80|u0|BusA\(3) & (!\inst|Z80|u0|F~65_combout\ & !\inst|Z80|u0|F\(1)))) # (!\inst|Z80|u0|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(2),
	datab => \inst|Z80|u0|BusA\(3),
	datac => \inst|Z80|u0|F~65_combout\,
	datad => \inst|Z80|u0|F\(1),
	combout => \inst|Z80|u0|F~66_combout\);

-- Location: LCCOMB_X12_Y19_N12
\inst|Z80|u0|F~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~67_combout\ = (\inst|Z80|u0|F~66_combout\ & (!\inst|Z80|u0|ALU_Op_r\(1) & (\inst|Z80|u0|ALU_Op_r\(2) $ (\inst|Z80|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(2),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|F~66_combout\,
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|F~67_combout\);

-- Location: LCCOMB_X12_Y19_N26
\inst|Z80|u0|F~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~68_combout\ = (\inst|Z80|u0|F~67_combout\) # ((!\inst|Z80|u0|F\(4) & (\inst|Z80|u0|alu|Mux12~1_combout\ & \inst|Z80|u0|ALU_Op_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~67_combout\,
	datab => \inst|Z80|u0|F\(4),
	datac => \inst|Z80|u0|alu|Mux12~1_combout\,
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|F~68_combout\);

-- Location: LCCOMB_X13_Y19_N10
\inst|Z80|u0|alu|B_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|B_i~0_combout\ = \inst|Z80|u0|BusB\(3) $ (\inst|Z80|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|B_i~0_combout\);

-- Location: LCCOMB_X13_Y19_N12
\inst|Z80|u0|alu|B_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|B_i~1_combout\ = \inst|Z80|u0|BusB\(2) $ (\inst|Z80|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusB\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|B_i~1_combout\);

-- Location: LCCOMB_X14_Y19_N28
\inst|Z80|u0|alu|B_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|B_i~2_combout\ = \inst|Z80|u0|BusB\(1) $ (\inst|Z80|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusB\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|B_i~2_combout\);

-- Location: LCCOMB_X13_Y19_N18
\inst|Z80|u0|alu|B_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|B_i~3_combout\ = \inst|Z80|u0|BusB\(0) $ (\inst|Z80|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusB\(0),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|B_i~3_combout\);

-- Location: LCCOMB_X13_Y19_N16
\inst|Z80|u0|alu|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|comb~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (!\inst|Z80|u0|F\(0) & !\inst|Z80|u0|ALU_Op_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|F\(0),
	datad => \inst|Z80|u0|ALU_Op_r\(2),
	combout => \inst|Z80|u0|alu|comb~0_combout\);

-- Location: LCCOMB_X13_Y19_N20
\inst|Z80|u0|alu|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add0~1_cout\ = CARRY(\inst|Z80|u0|ALU_Op_r\(1) $ (\inst|Z80|u0|alu|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|alu|comb~0_combout\,
	datad => VCC,
	cout => \inst|Z80|u0|alu|Add0~1_cout\);

-- Location: LCCOMB_X13_Y19_N22
\inst|Z80|u0|alu|Q_v[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_v[0]~0_combout\ = (\inst|Z80|u0|BusA\(0) & ((\inst|Z80|u0|alu|B_i~3_combout\ & (\inst|Z80|u0|alu|Add0~1_cout\ & VCC)) # (!\inst|Z80|u0|alu|B_i~3_combout\ & (!\inst|Z80|u0|alu|Add0~1_cout\)))) # (!\inst|Z80|u0|BusA\(0) & 
-- ((\inst|Z80|u0|alu|B_i~3_combout\ & (!\inst|Z80|u0|alu|Add0~1_cout\)) # (!\inst|Z80|u0|alu|B_i~3_combout\ & ((\inst|Z80|u0|alu|Add0~1_cout\) # (GND)))))
-- \inst|Z80|u0|alu|Q_v[0]~1\ = CARRY((\inst|Z80|u0|BusA\(0) & (!\inst|Z80|u0|alu|B_i~3_combout\ & !\inst|Z80|u0|alu|Add0~1_cout\)) # (!\inst|Z80|u0|BusA\(0) & ((!\inst|Z80|u0|alu|Add0~1_cout\) # (!\inst|Z80|u0|alu|B_i~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(0),
	datab => \inst|Z80|u0|alu|B_i~3_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add0~1_cout\,
	combout => \inst|Z80|u0|alu|Q_v[0]~0_combout\,
	cout => \inst|Z80|u0|alu|Q_v[0]~1\);

-- Location: LCCOMB_X13_Y19_N24
\inst|Z80|u0|alu|Q_v[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_v[1]~2_combout\ = ((\inst|Z80|u0|BusA\(1) $ (\inst|Z80|u0|alu|B_i~2_combout\ $ (!\inst|Z80|u0|alu|Q_v[0]~1\)))) # (GND)
-- \inst|Z80|u0|alu|Q_v[1]~3\ = CARRY((\inst|Z80|u0|BusA\(1) & ((\inst|Z80|u0|alu|B_i~2_combout\) # (!\inst|Z80|u0|alu|Q_v[0]~1\))) # (!\inst|Z80|u0|BusA\(1) & (\inst|Z80|u0|alu|B_i~2_combout\ & !\inst|Z80|u0|alu|Q_v[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(1),
	datab => \inst|Z80|u0|alu|B_i~2_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|alu|Q_v[0]~1\,
	combout => \inst|Z80|u0|alu|Q_v[1]~2_combout\,
	cout => \inst|Z80|u0|alu|Q_v[1]~3\);

-- Location: LCCOMB_X13_Y19_N26
\inst|Z80|u0|alu|Q_v[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_v[2]~4_combout\ = (\inst|Z80|u0|alu|B_i~1_combout\ & ((\inst|Z80|u0|BusA\(2) & (\inst|Z80|u0|alu|Q_v[1]~3\ & VCC)) # (!\inst|Z80|u0|BusA\(2) & (!\inst|Z80|u0|alu|Q_v[1]~3\)))) # (!\inst|Z80|u0|alu|B_i~1_combout\ & 
-- ((\inst|Z80|u0|BusA\(2) & (!\inst|Z80|u0|alu|Q_v[1]~3\)) # (!\inst|Z80|u0|BusA\(2) & ((\inst|Z80|u0|alu|Q_v[1]~3\) # (GND)))))
-- \inst|Z80|u0|alu|Q_v[2]~5\ = CARRY((\inst|Z80|u0|alu|B_i~1_combout\ & (!\inst|Z80|u0|BusA\(2) & !\inst|Z80|u0|alu|Q_v[1]~3\)) # (!\inst|Z80|u0|alu|B_i~1_combout\ & ((!\inst|Z80|u0|alu|Q_v[1]~3\) # (!\inst|Z80|u0|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|B_i~1_combout\,
	datab => \inst|Z80|u0|BusA\(2),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Q_v[1]~3\,
	combout => \inst|Z80|u0|alu|Q_v[2]~4_combout\,
	cout => \inst|Z80|u0|alu|Q_v[2]~5\);

-- Location: LCCOMB_X13_Y19_N28
\inst|Z80|u0|alu|Q_v[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_v[3]~6_combout\ = ((\inst|Z80|u0|alu|B_i~0_combout\ $ (\inst|Z80|u0|BusA\(3) $ (!\inst|Z80|u0|alu|Q_v[2]~5\)))) # (GND)
-- \inst|Z80|u0|alu|Q_v[3]~7\ = CARRY((\inst|Z80|u0|alu|B_i~0_combout\ & ((\inst|Z80|u0|BusA\(3)) # (!\inst|Z80|u0|alu|Q_v[2]~5\))) # (!\inst|Z80|u0|alu|B_i~0_combout\ & (\inst|Z80|u0|BusA\(3) & !\inst|Z80|u0|alu|Q_v[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|B_i~0_combout\,
	datab => \inst|Z80|u0|BusA\(3),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Q_v[2]~5\,
	combout => \inst|Z80|u0|alu|Q_v[3]~6_combout\,
	cout => \inst|Z80|u0|alu|Q_v[3]~7\);

-- Location: LCCOMB_X13_Y19_N30
\inst|Z80|u0|alu|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add0~2_combout\ = \inst|Z80|u0|alu|Q_v[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|Z80|u0|alu|Q_v[3]~7\,
	combout => \inst|Z80|u0|alu|Add0~2_combout\);

-- Location: LCCOMB_X12_Y19_N0
\inst|Z80|u0|F~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~107_combout\ = (\inst|Z80|u0|ALU_Op_r\(2) & ((\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|alu|Add0~2_combout\ & \inst|Z80|u0|ALU_Op_r\(0))) # (!\inst|Z80|u0|ALU_Op_r\(1) & ((!\inst|Z80|u0|ALU_Op_r\(0)))))) # (!\inst|Z80|u0|ALU_Op_r\(2) & 
-- (\inst|Z80|u0|ALU_Op_r\(1) $ ((\inst|Z80|u0|alu|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(2),
	datab => \inst|Z80|u0|ALU_Op_r\(1),
	datac => \inst|Z80|u0|alu|Add0~2_combout\,
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|F~107_combout\);

-- Location: LCCOMB_X19_Y17_N4
\inst|Z80|u0|F~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~69_combout\ = (!\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|ALU_Op_r\(3) & (\inst|Z80|u0|F~68_combout\)) # (!\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|F~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~68_combout\,
	datab => \inst|Z80|u0|ALU_Op_r\(3),
	datac => \inst|Z80|u0|process_0~9_combout\,
	datad => \inst|Z80|u0|F~107_combout\,
	combout => \inst|Z80|u0|F~69_combout\);

-- Location: LCCOMB_X22_Y17_N10
\inst|Z80|u0|mcode|Mux289~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux289~0_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux102~0_combout\ & \inst|Z80|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux102~0_combout\,
	datad => \inst|Z80|u0|Equal4~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux289~0_combout\);

-- Location: LCCOMB_X22_Y17_N30
\inst|Z80|u0|mcode|Mux288~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux288~4_combout\ = (!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|ISet\(0) & (\inst|Z80|u0|mcode|Mux101~3_combout\ & \inst|Z80|u0|mcode|Mux101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|mcode|Mux101~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux101~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux288~4_combout\);

-- Location: LCCOMB_X19_Y17_N6
\inst|Z80|u0|F~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~70_combout\ = (!\inst|Z80|u0|mcode|Mux289~0_combout\ & ((\inst|Z80|u0|mcode|Mux288~4_combout\ & (!\inst|Z80|u0|F\(0))) # (!\inst|Z80|u0|mcode|Mux288~4_combout\ & ((\inst|Z80|u0|F~105_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux289~0_combout\,
	datab => \inst|Z80|u0|F\(0),
	datac => \inst|Z80|u0|mcode|Mux288~4_combout\,
	datad => \inst|Z80|u0|F~105_combout\,
	combout => \inst|Z80|u0|F~70_combout\);

-- Location: FF_X19_Y17_N9
\inst|Z80|u0|Fp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(4),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(4));

-- Location: LCCOMB_X19_Y17_N8
\inst|Z80|u0|F~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~71_combout\ = (\inst|Z80|u0|ACC[5]~40_combout\ & (((!\inst|Z80|u0|Fp\(4))))) # (!\inst|Z80|u0|ACC[5]~40_combout\ & (\inst|Z80|u0|F~70_combout\ & ((\inst|Z80|u0|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~70_combout\,
	datab => \inst|Z80|u0|ACC[5]~40_combout\,
	datac => \inst|Z80|u0|Fp\(4),
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|F~71_combout\);

-- Location: LCCOMB_X19_Y17_N18
\inst|Z80|u0|F~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~72_combout\ = (!\inst|Z80|u0|ACC[5]~40_combout\ & (((!\inst|Z80|u0|mcode|Mux289~0_combout\ & !\inst|Z80|u0|mcode|Mux288~4_combout\)) # (!\inst|Z80|u0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux289~0_combout\,
	datab => \inst|Z80|u0|ACC[5]~40_combout\,
	datac => \inst|Z80|u0|mcode|Mux288~4_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|F~72_combout\);

-- Location: LCCOMB_X19_Y17_N12
\inst|Z80|u0|F~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~73_combout\ = (\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|F~71_combout\) # ((!\inst|Z80|u0|F\(4) & \inst|Z80|u0|F~72_combout\)))) # (!\inst|Z80|u0|process_0~5_combout\ & (!\inst|Z80|u0|F\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|F\(4),
	datac => \inst|Z80|u0|F~71_combout\,
	datad => \inst|Z80|u0|F~72_combout\,
	combout => \inst|Z80|u0|F~73_combout\);

-- Location: LCCOMB_X19_Y17_N24
\inst|Z80|u0|F~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~74_combout\ = (\inst|Z80|u0|F~106_combout\ & ((\inst|Z80|u0|F~69_combout\) # ((\inst|Z80|u0|process_0~9_combout\ & \inst|Z80|u0|F~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~69_combout\,
	datab => \inst|Z80|u0|process_0~9_combout\,
	datac => \inst|Z80|u0|F~106_combout\,
	datad => \inst|Z80|u0|F~73_combout\,
	combout => \inst|Z80|u0|F~74_combout\);

-- Location: LCCOMB_X19_Y17_N22
\inst|Z80|u0|F~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~75_combout\ = (!\inst|Z80|u0|F~74_combout\ & ((!\inst|Z80|u0|F~43_combout\) # (!\inst|Z80|u0|Save_Mux[4]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Save_Mux[4]~15_combout\,
	datac => \inst|Z80|u0|F~43_combout\,
	datad => \inst|Z80|u0|F~74_combout\,
	combout => \inst|Z80|u0|F~75_combout\);

-- Location: FF_X19_Y17_N23
\inst|Z80|u0|F[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~75_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(4));

-- Location: LCCOMB_X13_Y18_N0
\inst|Z80|u0|alu|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|process_1~0_combout\ = ((\inst|Z80|u0|BusA\(3) & ((\inst|Z80|u0|BusA\(1)) # (\inst|Z80|u0|BusA\(2))))) # (!\inst|Z80|u0|F\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(1),
	datab => \inst|Z80|u0|BusA\(2),
	datac => \inst|Z80|u0|BusA\(3),
	datad => \inst|Z80|u0|F\(4),
	combout => \inst|Z80|u0|alu|process_1~0_combout\);

-- Location: LCCOMB_X13_Y18_N14
\inst|Z80|u0|alu|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add5~0_combout\ = \inst|Z80|u0|BusA\(1) $ (VCC)
-- \inst|Z80|u0|alu|Add5~1\ = CARRY(\inst|Z80|u0|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(1),
	datad => VCC,
	combout => \inst|Z80|u0|alu|Add5~0_combout\,
	cout => \inst|Z80|u0|alu|Add5~1\);

-- Location: LCCOMB_X11_Y18_N8
\inst|Z80|u0|alu|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~0_combout\ = \inst|Z80|u0|BusA\(1) $ (VCC)
-- \inst|Z80|u0|alu|Add3~1\ = CARRY(\inst|Z80|u0|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(1),
	datad => VCC,
	combout => \inst|Z80|u0|alu|Add3~0_combout\,
	cout => \inst|Z80|u0|alu|Add3~1\);

-- Location: LCCOMB_X14_Y18_N4
\inst|Z80|u0|alu|DAA_Q[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[1]~20_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|alu|Add3~0_combout\))) # (!\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Add5~0_combout\,
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|Add3~0_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[1]~20_combout\);

-- Location: LCCOMB_X14_Y18_N26
\inst|Z80|u0|alu|DAA_Q[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[1]~23_combout\ = (\inst|Z80|u0|alu|DAA_Q[1]~20_combout\) # ((!\inst|Z80|u0|alu|process_1~0_combout\ & \inst|Z80|u0|BusA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|process_1~0_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q[1]~20_combout\,
	datad => \inst|Z80|u0|BusA\(1),
	combout => \inst|Z80|u0|alu|DAA_Q[1]~23_combout\);

-- Location: LCCOMB_X13_Y20_N18
\inst|Z80|u0|alu|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux33~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(2) & \inst|Z80|u0|ALU_Op_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(3),
	combout => \inst|Z80|u0|alu|Mux33~1_combout\);

-- Location: LCCOMB_X12_Y19_N16
\inst|Z80|u0|alu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux12~0_combout\ = (!\inst|Z80|u0|ALU_Op_r\(1) & \inst|Z80|u0|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ALU_Op_r\(1),
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	combout => \inst|Z80|u0|alu|Mux12~0_combout\);

-- Location: LCCOMB_X12_Y19_N10
\inst|Z80|u0|alu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux14~0_combout\ = (\inst|Z80|u0|BusA\(1) & ((\inst|Z80|u0|BusB\(1) $ (\inst|Z80|u0|alu|Mux12~1_combout\)) # (!\inst|Z80|u0|alu|Mux12~0_combout\))) # (!\inst|Z80|u0|BusA\(1) & ((\inst|Z80|u0|BusB\(1) & ((\inst|Z80|u0|alu|Mux12~1_combout\) 
-- # (!\inst|Z80|u0|alu|Mux12~0_combout\))) # (!\inst|Z80|u0|BusB\(1) & (!\inst|Z80|u0|alu|Mux12~0_combout\ & \inst|Z80|u0|alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(1),
	datab => \inst|Z80|u0|BusB\(1),
	datac => \inst|Z80|u0|alu|Mux12~0_combout\,
	datad => \inst|Z80|u0|alu|Mux12~1_combout\,
	combout => \inst|Z80|u0|alu|Mux14~0_combout\);

-- Location: LCCOMB_X12_Y19_N24
\inst|Z80|u0|alu|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux14~1_combout\ = (\inst|Z80|u0|alu|Mux14~0_combout\ & (((\inst|Z80|u0|alu|Q_v[1]~2_combout\) # (\inst|Z80|u0|alu|Mux12~0_combout\)) # (!\inst|Z80|u0|alu|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux14~0_combout\,
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|alu|Q_v[1]~2_combout\,
	datad => \inst|Z80|u0|alu|Mux12~0_combout\,
	combout => \inst|Z80|u0|alu|Mux14~1_combout\);

-- Location: LCCOMB_X13_Y17_N4
\inst|Z80|u0|alu|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux37~2_combout\ = (\inst|Z80|u0|alu|Mux32~0_combout\ & (((\inst|Z80|u0|alu|Mux33~1_combout\)))) # (!\inst|Z80|u0|alu|Mux32~0_combout\ & ((\inst|Z80|u0|alu|Mux33~1_combout\ & (\inst|Z80|u0|alu|DAA_Q[1]~23_combout\)) # 
-- (!\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|alu|Mux14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux32~0_combout\,
	datab => \inst|Z80|u0|alu|DAA_Q[1]~23_combout\,
	datac => \inst|Z80|u0|alu|Mux33~1_combout\,
	datad => \inst|Z80|u0|alu|Mux14~1_combout\,
	combout => \inst|Z80|u0|alu|Mux37~2_combout\);

-- Location: LCCOMB_X14_Y19_N8
\inst|Z80|u0|alu|Q_t~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~243_combout\ = (\inst|Z80|u0|BusB\(1)) # ((!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(1),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Q_t~243_combout\);

-- Location: LCCOMB_X14_Y19_N20
\inst|Z80|u0|alu|Q_t~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~221_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(2))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|BusA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(2),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|BusA\(0),
	combout => \inst|Z80|u0|alu|Q_t~221_combout\);

-- Location: LCCOMB_X14_Y19_N22
\inst|Z80|u0|alu|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux37~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(0)) # ((\inst|Z80|u0|alu|Q_t~243_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|Q_t~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Q_t~243_combout\,
	datad => \inst|Z80|u0|alu|Q_t~221_combout\,
	combout => \inst|Z80|u0|alu|Mux37~0_combout\);

-- Location: LCCOMB_X14_Y19_N12
\inst|Z80|u0|alu|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux37~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(1) & (\inst|Z80|u0|Equal3~4_combout\ $ (\inst|Z80|u0|alu|Mux37~0_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (((\inst|Z80|u0|alu|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(1),
	datab => \inst|Z80|u0|Equal3~4_combout\,
	datac => \inst|Z80|u0|alu|Mux37~0_combout\,
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|alu|Mux37~1_combout\);

-- Location: LCCOMB_X13_Y17_N14
\inst|Z80|u0|alu|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux37~3_combout\ = (\inst|Z80|u0|alu|Mux32~0_combout\ & ((\inst|Z80|u0|alu|Mux37~2_combout\ & (\inst|Z80|u0|alu|Q_t~219_combout\)) # (!\inst|Z80|u0|alu|Mux37~2_combout\ & ((\inst|Z80|u0|alu|Mux37~1_combout\))))) # 
-- (!\inst|Z80|u0|alu|Mux32~0_combout\ & (((\inst|Z80|u0|alu|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux32~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~219_combout\,
	datac => \inst|Z80|u0|alu|Mux37~2_combout\,
	datad => \inst|Z80|u0|alu|Mux37~1_combout\,
	combout => \inst|Z80|u0|alu|Mux37~3_combout\);

-- Location: LCCOMB_X17_Y17_N30
\inst|Z80|u0|F~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~102_combout\ = (\inst|Z80|u0|F[3]~64_combout\ & (((\inst|Z80|u0|BusB\(5))) # (!\inst|Z80|u0|F[3]~108_combout\))) # (!\inst|Z80|u0|F[3]~64_combout\ & (\inst|Z80|u0|F[3]~108_combout\ & (\inst|Z80|u0|alu|Mux37~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F[3]~64_combout\,
	datab => \inst|Z80|u0|F[3]~108_combout\,
	datac => \inst|Z80|u0|alu|Mux37~3_combout\,
	datad => \inst|Z80|u0|BusB\(5),
	combout => \inst|Z80|u0|F~102_combout\);

-- Location: LCCOMB_X10_Y15_N12
\inst|Z80|u0|BusA~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~30_combout\ = (\inst|Z80|u0|BusA[2]~2_combout\ & (((\inst|Z80|u0|BusA[2]~3_combout\) # (!\inst|Z80|u0|SP\(5))))) # (!\inst|Z80|u0|BusA[2]~2_combout\ & (!\inst|Z80|u0|ACC\(5) & (!\inst|Z80|u0|BusA[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(5),
	datab => \inst|Z80|u0|BusA[2]~2_combout\,
	datac => \inst|Z80|u0|BusA[2]~3_combout\,
	datad => \inst|Z80|u0|SP\(5),
	combout => \inst|Z80|u0|BusA~30_combout\);

-- Location: LCCOMB_X10_Y15_N2
\inst|Z80|u0|BusA~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~31_combout\ = (\inst|Z80|u0|BusA[2]~3_combout\ & ((\inst|Z80|u0|BusA~30_combout\ & (\inst|Z80|u0|Regs|Mux10~4_combout\)) # (!\inst|Z80|u0|BusA~30_combout\ & ((\inst|Z80|u0|Regs|Mux2~4_combout\))))) # (!\inst|Z80|u0|BusA[2]~3_combout\ & 
-- (((\inst|Z80|u0|BusA~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~3_combout\,
	datab => \inst|Z80|u0|Regs|Mux10~4_combout\,
	datac => \inst|Z80|u0|Regs|Mux2~4_combout\,
	datad => \inst|Z80|u0|BusA~30_combout\,
	combout => \inst|Z80|u0|BusA~31_combout\);

-- Location: LCCOMB_X10_Y15_N16
\inst|Z80|u0|BusA~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~32_combout\ = (\inst|Z80|u0|BusA[2]~11_combout\ & (!\inst|Z80|u0|SP\(13))) # (!\inst|Z80|u0|BusA[2]~11_combout\ & ((\inst|Z80|u0|BusA~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP\(13),
	datac => \inst|Z80|u0|BusA[2]~11_combout\,
	datad => \inst|Z80|u0|BusA~31_combout\,
	combout => \inst|Z80|u0|BusA~32_combout\);

-- Location: LCCOMB_X10_Y15_N18
\inst|Z80|u0|BusA~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~33_combout\ = (\inst|Z80|u0|BusA[2]~7_combout\ & ((\inst|Z80|DI_Reg\(5)) # ((!\inst|Z80|u0|BusA~8_combout\ & \inst|Z80|u0|BusA~32_combout\)))) # (!\inst|Z80|u0|BusA[2]~7_combout\ & (!\inst|Z80|u0|BusA~8_combout\ & 
-- ((\inst|Z80|u0|BusA~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~7_combout\,
	datab => \inst|Z80|u0|BusA~8_combout\,
	datac => \inst|Z80|DI_Reg\(5),
	datad => \inst|Z80|u0|BusA~32_combout\,
	combout => \inst|Z80|u0|BusA~33_combout\);

-- Location: FF_X10_Y15_N19
\inst|Z80|u0|BusA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(5));

-- Location: LCCOMB_X11_Y15_N12
\inst|Z80|u0|BusA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~4_combout\ = (\inst|Z80|u0|BusA[2]~3_combout\ & ((\inst|Z80|u0|Regs|Mux3~4_combout\) # ((\inst|Z80|u0|BusA[2]~2_combout\)))) # (!\inst|Z80|u0|BusA[2]~3_combout\ & (((!\inst|Z80|u0|ACC\(4) & !\inst|Z80|u0|BusA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux3~4_combout\,
	datab => \inst|Z80|u0|BusA[2]~3_combout\,
	datac => \inst|Z80|u0|ACC\(4),
	datad => \inst|Z80|u0|BusA[2]~2_combout\,
	combout => \inst|Z80|u0|BusA~4_combout\);

-- Location: LCCOMB_X11_Y15_N2
\inst|Z80|u0|BusA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~5_combout\ = (\inst|Z80|u0|BusA~4_combout\ & (((\inst|Z80|u0|Regs|Mux11~4_combout\) # (!\inst|Z80|u0|BusA[2]~2_combout\)))) # (!\inst|Z80|u0|BusA~4_combout\ & (!\inst|Z80|u0|SP\(4) & ((\inst|Z80|u0|BusA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA~4_combout\,
	datab => \inst|Z80|u0|SP\(4),
	datac => \inst|Z80|u0|Regs|Mux11~4_combout\,
	datad => \inst|Z80|u0|BusA[2]~2_combout\,
	combout => \inst|Z80|u0|BusA~5_combout\);

-- Location: LCCOMB_X11_Y15_N0
\inst|Z80|u0|BusA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~10_combout\ = (\inst|Z80|DI_Reg\(4) & ((\inst|Z80|u0|BusA[2]~7_combout\) # ((\inst|Z80|u0|BusA~9_combout\ & \inst|Z80|u0|BusA~5_combout\)))) # (!\inst|Z80|DI_Reg\(4) & (\inst|Z80|u0|BusA~9_combout\ & ((\inst|Z80|u0|BusA~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(4),
	datab => \inst|Z80|u0|BusA~9_combout\,
	datac => \inst|Z80|u0|BusA[2]~7_combout\,
	datad => \inst|Z80|u0|BusA~5_combout\,
	combout => \inst|Z80|u0|BusA~10_combout\);

-- Location: LCCOMB_X11_Y15_N22
\inst|Z80|u0|BusA~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~12_combout\ = (\inst|Z80|u0|BusA~10_combout\) # ((\inst|Z80|u0|BusA~42_combout\ & !\inst|Z80|u0|SP\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA~42_combout\,
	datac => \inst|Z80|u0|SP\(12),
	datad => \inst|Z80|u0|BusA~10_combout\,
	combout => \inst|Z80|u0|BusA~12_combout\);

-- Location: FF_X11_Y15_N23
\inst|Z80|u0|BusA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(4));

-- Location: LCCOMB_X13_Y18_N16
\inst|Z80|u0|alu|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add5~2_combout\ = (\inst|Z80|u0|BusA\(2) & (!\inst|Z80|u0|alu|Add5~1\)) # (!\inst|Z80|u0|BusA\(2) & ((\inst|Z80|u0|alu|Add5~1\) # (GND)))
-- \inst|Z80|u0|alu|Add5~3\ = CARRY((!\inst|Z80|u0|alu|Add5~1\) # (!\inst|Z80|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(2),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add5~1\,
	combout => \inst|Z80|u0|alu|Add5~2_combout\,
	cout => \inst|Z80|u0|alu|Add5~3\);

-- Location: LCCOMB_X13_Y18_N18
\inst|Z80|u0|alu|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add5~4_combout\ = (\inst|Z80|u0|BusA\(3) & ((GND) # (!\inst|Z80|u0|alu|Add5~3\))) # (!\inst|Z80|u0|BusA\(3) & (\inst|Z80|u0|alu|Add5~3\ $ (GND)))
-- \inst|Z80|u0|alu|Add5~5\ = CARRY((\inst|Z80|u0|BusA\(3)) # (!\inst|Z80|u0|alu|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(3),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add5~3\,
	combout => \inst|Z80|u0|alu|Add5~4_combout\,
	cout => \inst|Z80|u0|alu|Add5~5\);

-- Location: LCCOMB_X13_Y18_N20
\inst|Z80|u0|alu|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add5~6_combout\ = (\inst|Z80|u0|BusA\(4) & (\inst|Z80|u0|alu|Add5~5\ & VCC)) # (!\inst|Z80|u0|BusA\(4) & (!\inst|Z80|u0|alu|Add5~5\))
-- \inst|Z80|u0|alu|Add5~7\ = CARRY((!\inst|Z80|u0|BusA\(4) & !\inst|Z80|u0|alu|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(4),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add5~5\,
	combout => \inst|Z80|u0|alu|Add5~6_combout\,
	cout => \inst|Z80|u0|alu|Add5~7\);

-- Location: LCCOMB_X13_Y18_N22
\inst|Z80|u0|alu|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add5~8_combout\ = (\inst|Z80|u0|BusA\(5) & ((GND) # (!\inst|Z80|u0|alu|Add5~7\))) # (!\inst|Z80|u0|BusA\(5) & (\inst|Z80|u0|alu|Add5~7\ $ (GND)))
-- \inst|Z80|u0|alu|Add5~9\ = CARRY((\inst|Z80|u0|BusA\(5)) # (!\inst|Z80|u0|alu|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add5~7\,
	combout => \inst|Z80|u0|alu|Add5~8_combout\,
	cout => \inst|Z80|u0|alu|Add5~9\);

-- Location: LCCOMB_X13_Y18_N2
\inst|Z80|u0|alu|DAA_Q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q~4_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|alu|Add5~8_combout\))) # (!\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datac => \inst|Z80|u0|alu|Add5~8_combout\,
	datad => \inst|Z80|u0|alu|process_1~0_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q~4_combout\);

-- Location: LCCOMB_X11_Y14_N8
\inst|Z80|u0|Regs|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux33~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|RegAddrC\(1)) # (\inst|Z80|u0|Regs|RegsH[1][6]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|Regs|RegsH[0][6]~q\ & (!\inst|Z80|u0|RegAddrC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|Regs|RegsH[0][6]~q\,
	datac => \inst|Z80|u0|RegAddrC\(1),
	datad => \inst|Z80|u0|Regs|RegsH[1][6]~q\,
	combout => \inst|Z80|u0|Regs|Mux33~2_combout\);

-- Location: LCCOMB_X12_Y15_N20
\inst|Z80|u0|Regs|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux33~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux33~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][6]~q\)) # (!\inst|Z80|u0|Regs|Mux33~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][6]~q\))))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (((\inst|Z80|u0|Regs|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[2][6]~q\,
	datac => \inst|Z80|u0|RegAddrC\(1),
	datad => \inst|Z80|u0|Regs|Mux33~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux33~3_combout\);

-- Location: LCCOMB_X13_Y14_N16
\inst|Z80|u0|Regs|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux33~0_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[6][6]~q\) # ((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|Regs|RegsH[4][6]~q\ & !\inst|Z80|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[6][6]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[4][6]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux33~0_combout\);

-- Location: LCCOMB_X16_Y15_N28
\inst|Z80|u0|Regs|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux33~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux33~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][6]~q\))) # (!\inst|Z80|u0|Regs|Mux33~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][6]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[5][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[7][6]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|Mux33~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux33~1_combout\);

-- Location: LCCOMB_X16_Y15_N30
\inst|Z80|u0|Regs|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux33~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux33~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux33~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux33~3_combout\,
	datab => \inst|Z80|u0|RegAddrC\(2),
	datad => \inst|Z80|u0|Regs|Mux33~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux33~4_combout\);

-- Location: LCCOMB_X17_Y12_N28
\inst|Z80|u0|Add7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~28_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|SP\(14) $ (\inst|Z80|u0|Add7~27\)))) # (GND)
-- \inst|Z80|u0|Add7~29\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((!\inst|Z80|u0|Add7~27\) # (!\inst|Z80|u0|SP\(14)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|SP\(14) & !\inst|Z80|u0|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|SP\(14),
	datad => VCC,
	cin => \inst|Z80|u0|Add7~27\,
	combout => \inst|Z80|u0|Add7~28_combout\,
	cout => \inst|Z80|u0|Add7~29\);

-- Location: LCCOMB_X18_Y12_N18
\inst|Z80|u0|SP~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~1_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux33~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Regs|Mux33~4_combout\,
	datad => \inst|Z80|u0|Add7~28_combout\,
	combout => \inst|Z80|u0|SP~1_combout\);

-- Location: LCCOMB_X18_Y12_N24
\inst|Z80|u0|SP~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~2_combout\ = (!\inst|Z80|u0|SP~1_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Save_Mux[6]~7_combout\,
	datad => \inst|Z80|u0|SP~1_combout\,
	combout => \inst|Z80|u0|SP~2_combout\);

-- Location: FF_X18_Y12_N25
\inst|Z80|u0|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(14));

-- Location: LCCOMB_X11_Y13_N30
\inst|Z80|u0|Regs|RegsL[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[7][6]~feeder_combout\ = \inst|Z80|u0|RegDIL[6]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[6]~3_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[7][6]~feeder_combout\);

-- Location: FF_X11_Y13_N31
\inst|Z80|u0|Regs|RegsL[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[7][6]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][6]~q\);

-- Location: FF_X13_Y12_N3
\inst|Z80|u0|Regs|RegsL[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][6]~q\);

-- Location: FF_X13_Y12_N29
\inst|Z80|u0|Regs|RegsL[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][6]~q\);

-- Location: LCCOMB_X13_Y12_N8
\inst|Z80|u0|Regs|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux25~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsL[6][6]~q\) # (\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsL[4][6]~q\ & 
-- ((!\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[6][6]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux25~0_combout\);

-- Location: LCCOMB_X11_Y13_N28
\inst|Z80|u0|Regs|RegsL[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[5][6]~feeder_combout\ = \inst|Z80|u0|RegDIL[6]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[6]~3_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[5][6]~feeder_combout\);

-- Location: FF_X11_Y13_N29
\inst|Z80|u0|Regs|RegsL[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[5][6]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][6]~q\);

-- Location: LCCOMB_X13_Y12_N10
\inst|Z80|u0|Regs|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux25~1_combout\ = (\inst|Z80|u0|Regs|Mux25~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][6]~q\) # ((!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux25~0_combout\ & (((\inst|Z80|u0|Regs|RegsL[5][6]~q\ & 
-- \inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[7][6]~q\,
	datab => \inst|Z80|u0|Regs|Mux25~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[5][6]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux25~1_combout\);

-- Location: FF_X12_Y13_N19
\inst|Z80|u0|Regs|RegsL[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][6]~q\);

-- Location: FF_X16_Y13_N23
\inst|Z80|u0|Regs|RegsL[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][6]~q\);

-- Location: LCCOMB_X16_Y13_N12
\inst|Z80|u0|Regs|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux25~2_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[1][6]~q\) # ((\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|RegsL[0][6]~q\ & 
-- !\inst|Z80|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[1][6]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[0][6]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux25~2_combout\);

-- Location: FF_X12_Y13_N31
\inst|Z80|u0|Regs|RegsL[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIL[6]~3_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][6]~q\);

-- Location: LCCOMB_X16_Y13_N2
\inst|Z80|u0|Regs|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux25~3_combout\ = (\inst|Z80|u0|Regs|Mux25~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][6]~q\) # ((!\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|Regs|Mux25~2_combout\ & (((\inst|Z80|u0|Regs|RegsL[2][6]~q\ & 
-- \inst|Z80|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux25~2_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[3][6]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[2][6]~q\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux25~3_combout\);

-- Location: LCCOMB_X13_Y12_N12
\inst|Z80|u0|Regs|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux25~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux25~1_combout\)) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux25~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux25~1_combout\,
	datac => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datad => \inst|Z80|u0|Regs|Mux25~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux25~4_combout\);

-- Location: FF_X14_Y12_N1
\inst|Z80|u0|RegBusA_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(6));

-- Location: LCCOMB_X13_Y15_N10
\inst|Z80|u0|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~10_combout\ = (\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Regs|Mux10~4_combout\ & (\inst|Z80|u0|Add8~9\ & VCC)) # (!\inst|Z80|u0|Regs|Mux10~4_combout\ & (!\inst|Z80|u0|Add8~9\)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & 
-- ((\inst|Z80|u0|Regs|Mux10~4_combout\ & (!\inst|Z80|u0|Add8~9\)) # (!\inst|Z80|u0|Regs|Mux10~4_combout\ & ((\inst|Z80|u0|Add8~9\) # (GND)))))
-- \inst|Z80|u0|Add8~11\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Regs|Mux10~4_combout\ & !\inst|Z80|u0|Add8~9\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((!\inst|Z80|u0|Add8~9\) # (!\inst|Z80|u0|Regs|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|Regs|Mux10~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~9\,
	combout => \inst|Z80|u0|Add8~10_combout\,
	cout => \inst|Z80|u0|Add8~11\);

-- Location: LCCOMB_X13_Y15_N12
\inst|Z80|u0|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~12_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Regs|Mux9~4_combout\ $ (!\inst|Z80|u0|Add8~11\)))) # (GND)
-- \inst|Z80|u0|Add8~13\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Regs|Mux9~4_combout\) # (!\inst|Z80|u0|Add8~11\))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Regs|Mux9~4_combout\ & !\inst|Z80|u0|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|Regs|Mux9~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~11\,
	combout => \inst|Z80|u0|Add8~12_combout\,
	cout => \inst|Z80|u0|Add8~13\);

-- Location: LCCOMB_X12_Y13_N12
\inst|Z80|u0|RegDIL[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[6]~2_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~1_combout\) # (\inst|Z80|u0|Add8~12_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (\inst|Z80|u0|RegBusA_r\(6) & 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(6),
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datad => \inst|Z80|u0|Add8~12_combout\,
	combout => \inst|Z80|u0|RegDIL[6]~2_combout\);

-- Location: LCCOMB_X12_Y13_N30
\inst|Z80|u0|RegDIL[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[6]~3_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIL[6]~2_combout\ & ((\inst|Z80|u0|Regs|Mux25~4_combout\))) # (!\inst|Z80|u0|RegDIL[6]~2_combout\ & (\inst|Z80|u0|Save_Mux[6]~7_combout\)))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|RegDIL[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datab => \inst|Z80|u0|Save_Mux[6]~7_combout\,
	datac => \inst|Z80|u0|Regs|Mux25~4_combout\,
	datad => \inst|Z80|u0|RegDIL[6]~2_combout\,
	combout => \inst|Z80|u0|RegDIL[6]~3_combout\);

-- Location: LCCOMB_X16_Y13_N0
\inst|Z80|u0|Regs|RegsL[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[2][6]~feeder_combout\ = \inst|Z80|u0|RegDIL[6]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIL[6]~3_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[2][6]~feeder_combout\);

-- Location: FF_X16_Y13_N1
\inst|Z80|u0|Regs|RegsL[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[2][6]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][6]~q\);

-- Location: LCCOMB_X16_Y13_N22
\inst|Z80|u0|Regs|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux9~2_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\) # ((\inst|Z80|u0|Regs|RegsL[1][6]~q\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & 
-- (\inst|Z80|u0|Regs|RegsL[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[0][6]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[1][6]~q\,
	combout => \inst|Z80|u0|Regs|Mux9~2_combout\);

-- Location: LCCOMB_X16_Y13_N30
\inst|Z80|u0|Regs|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux9~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux9~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][6]~q\))) # (!\inst|Z80|u0|Regs|Mux9~2_combout\ & (\inst|Z80|u0|Regs|RegsL[2][6]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[2][6]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|Mux9~2_combout\,
	datad => \inst|Z80|u0|Regs|RegsL[3][6]~q\,
	combout => \inst|Z80|u0|Regs|Mux9~3_combout\);

-- Location: LCCOMB_X13_Y12_N2
\inst|Z80|u0|Regs|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux9~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsL[6][6]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsL[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][6]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[4][6]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux9~0_combout\);

-- Location: LCCOMB_X14_Y12_N2
\inst|Z80|u0|Regs|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux9~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux9~0_combout\ & (\inst|Z80|u0|Regs|RegsL[7][6]~q\)) # (!\inst|Z80|u0|Regs|Mux9~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][6]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[7][6]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[5][6]~q\,
	datad => \inst|Z80|u0|Regs|Mux9~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux9~1_combout\);

-- Location: LCCOMB_X14_Y12_N0
\inst|Z80|u0|Regs|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux9~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux9~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux9~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux9~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux9~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux9~4_combout\);

-- Location: FF_X18_Y11_N17
\inst|Z80|u0|Ap[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|ACC\(6),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(6));

-- Location: LCCOMB_X21_Y9_N18
\inst|Z80|u0|R[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[6]~22_combout\ = \inst|Z80|u0|R\(6) $ (!\inst|Z80|u0|R[5]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(6),
	cin => \inst|Z80|u0|R[5]~21\,
	combout => \inst|Z80|u0|R[6]~22_combout\);

-- Location: LCCOMB_X21_Y9_N28
\inst|Z80|u0|ACC[6]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[6]~_wirecell_combout\ = !\inst|Z80|u0|ACC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(6),
	combout => \inst|Z80|u0|ACC[6]~_wirecell_combout\);

-- Location: FF_X21_Y9_N19
\inst|Z80|u0|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[6]~22_combout\,
	asdata => \inst|Z80|u0|ACC[6]~_wirecell_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|R[7]~26_combout\,
	ena => \inst|Z80|u0|R[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(6));

-- Location: LCCOMB_X19_Y12_N24
\inst|Z80|u0|I[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[6]~3_combout\ = !\inst|Z80|u0|ACC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(6),
	combout => \inst|Z80|u0|I[6]~3_combout\);

-- Location: FF_X19_Y12_N25
\inst|Z80|u0|I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[6]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(6));

-- Location: LCCOMB_X19_Y12_N22
\inst|Z80|u0|ACC~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~10_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC[5]~9_combout\) # ((\inst|Z80|u0|I\(6))))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & (!\inst|Z80|u0|ACC[5]~9_combout\ & ((\inst|Z80|u0|Save_Mux[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~41_combout\,
	datab => \inst|Z80|u0|ACC[5]~9_combout\,
	datac => \inst|Z80|u0|I\(6),
	datad => \inst|Z80|u0|Save_Mux[6]~7_combout\,
	combout => \inst|Z80|u0|ACC~10_combout\);

-- Location: LCCOMB_X19_Y12_N16
\inst|Z80|u0|ACC~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~11_combout\ = (\inst|Z80|u0|ACC~10_combout\ & (((\inst|Z80|u0|R\(6)) # (!\inst|Z80|u0|ACC[5]~9_combout\)))) # (!\inst|Z80|u0|ACC~10_combout\ & (\inst|Z80|u0|ACC\(6) & ((\inst|Z80|u0|ACC[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(6),
	datab => \inst|Z80|u0|R\(6),
	datac => \inst|Z80|u0|ACC~10_combout\,
	datad => \inst|Z80|u0|ACC[5]~9_combout\,
	combout => \inst|Z80|u0|ACC~11_combout\);

-- Location: LCCOMB_X19_Y12_N26
\inst|Z80|u0|ACC~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~13_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(6))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Ap\(6),
	datac => \inst|Z80|u0|ACC[5]~12_combout\,
	datad => \inst|Z80|u0|ACC~11_combout\,
	combout => \inst|Z80|u0|ACC~13_combout\);

-- Location: FF_X19_Y12_N27
\inst|Z80|u0|ACC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~13_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(6));

-- Location: LCCOMB_X14_Y12_N26
\inst|Z80|u0|BusA~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~38_combout\ = (\inst|Z80|u0|BusA[2]~3_combout\ & (((\inst|Z80|u0|Regs|Mux1~4_combout\) # (\inst|Z80|u0|BusA[2]~2_combout\)))) # (!\inst|Z80|u0|BusA[2]~3_combout\ & (!\inst|Z80|u0|ACC\(6) & ((!\inst|Z80|u0|BusA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(6),
	datab => \inst|Z80|u0|Regs|Mux1~4_combout\,
	datac => \inst|Z80|u0|BusA[2]~3_combout\,
	datad => \inst|Z80|u0|BusA[2]~2_combout\,
	combout => \inst|Z80|u0|BusA~38_combout\);

-- Location: LCCOMB_X14_Y12_N28
\inst|Z80|u0|BusA~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~39_combout\ = (\inst|Z80|u0|BusA~38_combout\ & (((\inst|Z80|u0|Regs|Mux9~4_combout\) # (!\inst|Z80|u0|BusA[2]~2_combout\)))) # (!\inst|Z80|u0|BusA~38_combout\ & (!\inst|Z80|u0|SP\(6) & ((\inst|Z80|u0|BusA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(6),
	datab => \inst|Z80|u0|Regs|Mux9~4_combout\,
	datac => \inst|Z80|u0|BusA~38_combout\,
	datad => \inst|Z80|u0|BusA[2]~2_combout\,
	combout => \inst|Z80|u0|BusA~39_combout\);

-- Location: LCCOMB_X14_Y12_N6
\inst|Z80|u0|BusA~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~40_combout\ = (\inst|Z80|DI_Reg\(6) & ((\inst|Z80|u0|BusA[2]~7_combout\) # ((\inst|Z80|u0|BusA~39_combout\ & \inst|Z80|u0|BusA~9_combout\)))) # (!\inst|Z80|DI_Reg\(6) & (\inst|Z80|u0|BusA~39_combout\ & ((\inst|Z80|u0|BusA~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(6),
	datab => \inst|Z80|u0|BusA~39_combout\,
	datac => \inst|Z80|u0|BusA[2]~7_combout\,
	datad => \inst|Z80|u0|BusA~9_combout\,
	combout => \inst|Z80|u0|BusA~40_combout\);

-- Location: LCCOMB_X14_Y12_N4
\inst|Z80|u0|BusA~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~41_combout\ = (\inst|Z80|u0|BusA~40_combout\) # ((!\inst|Z80|u0|SP\(14) & \inst|Z80|u0|BusA~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP\(14),
	datac => \inst|Z80|u0|BusA~42_combout\,
	datad => \inst|Z80|u0|BusA~40_combout\,
	combout => \inst|Z80|u0|BusA~41_combout\);

-- Location: FF_X14_Y12_N5
\inst|Z80|u0|BusA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(6));

-- Location: LCCOMB_X11_Y18_N10
\inst|Z80|u0|alu|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~2_combout\ = (\inst|Z80|u0|BusA\(2) & (\inst|Z80|u0|alu|Add3~1\ & VCC)) # (!\inst|Z80|u0|BusA\(2) & (!\inst|Z80|u0|alu|Add3~1\))
-- \inst|Z80|u0|alu|Add3~3\ = CARRY((!\inst|Z80|u0|BusA\(2) & !\inst|Z80|u0|alu|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(2),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add3~1\,
	combout => \inst|Z80|u0|alu|Add3~2_combout\,
	cout => \inst|Z80|u0|alu|Add3~3\);

-- Location: LCCOMB_X11_Y18_N12
\inst|Z80|u0|alu|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~4_combout\ = (\inst|Z80|u0|BusA\(3) & (\inst|Z80|u0|alu|Add3~3\ $ (GND))) # (!\inst|Z80|u0|BusA\(3) & (!\inst|Z80|u0|alu|Add3~3\ & VCC))
-- \inst|Z80|u0|alu|Add3~5\ = CARRY((\inst|Z80|u0|BusA\(3) & !\inst|Z80|u0|alu|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(3),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add3~3\,
	combout => \inst|Z80|u0|alu|Add3~4_combout\,
	cout => \inst|Z80|u0|alu|Add3~5\);

-- Location: LCCOMB_X11_Y18_N14
\inst|Z80|u0|alu|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~6_combout\ = (\inst|Z80|u0|BusA\(4) & (!\inst|Z80|u0|alu|Add3~5\)) # (!\inst|Z80|u0|BusA\(4) & ((\inst|Z80|u0|alu|Add3~5\) # (GND)))
-- \inst|Z80|u0|alu|Add3~7\ = CARRY((!\inst|Z80|u0|alu|Add3~5\) # (!\inst|Z80|u0|BusA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(4),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add3~5\,
	combout => \inst|Z80|u0|alu|Add3~6_combout\,
	cout => \inst|Z80|u0|alu|Add3~7\);

-- Location: LCCOMB_X11_Y18_N16
\inst|Z80|u0|alu|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~8_combout\ = (\inst|Z80|u0|BusA\(5) & (\inst|Z80|u0|alu|Add3~7\ $ (GND))) # (!\inst|Z80|u0|BusA\(5) & (!\inst|Z80|u0|alu|Add3~7\ & VCC))
-- \inst|Z80|u0|alu|Add3~9\ = CARRY((\inst|Z80|u0|BusA\(5) & !\inst|Z80|u0|alu|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(5),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add3~7\,
	combout => \inst|Z80|u0|alu|Add3~8_combout\,
	cout => \inst|Z80|u0|alu|Add3~9\);

-- Location: LCCOMB_X11_Y18_N18
\inst|Z80|u0|alu|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~10_combout\ = (\inst|Z80|u0|BusA\(6) & (!\inst|Z80|u0|alu|Add3~9\)) # (!\inst|Z80|u0|BusA\(6) & ((\inst|Z80|u0|alu|Add3~9\) # (GND)))
-- \inst|Z80|u0|alu|Add3~11\ = CARRY((!\inst|Z80|u0|alu|Add3~9\) # (!\inst|Z80|u0|BusA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(6),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add3~9\,
	combout => \inst|Z80|u0|alu|Add3~10_combout\,
	cout => \inst|Z80|u0|alu|Add3~11\);

-- Location: LCCOMB_X11_Y18_N26
\inst|Z80|u0|alu|DAA_Q~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q~9_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|alu|Add3~10_combout\))) # (!\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|BusA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(6),
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|Add3~10_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q~9_combout\);

-- Location: LCCOMB_X11_Y18_N24
\inst|Z80|u0|alu|DAA_Q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q~5_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|alu|Add3~8_combout\))) # (!\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(5),
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|Add3~8_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q~5_combout\);

-- Location: LCCOMB_X11_Y18_N20
\inst|Z80|u0|alu|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~12_combout\ = (\inst|Z80|u0|BusA\(7) & (\inst|Z80|u0|alu|Add3~11\ $ (GND))) # (!\inst|Z80|u0|BusA\(7) & (!\inst|Z80|u0|alu|Add3~11\ & VCC))
-- \inst|Z80|u0|alu|Add3~13\ = CARRY((\inst|Z80|u0|BusA\(7) & !\inst|Z80|u0|alu|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add3~11\,
	combout => \inst|Z80|u0|alu|Add3~12_combout\,
	cout => \inst|Z80|u0|alu|Add3~13\);

-- Location: LCCOMB_X11_Y18_N22
\inst|Z80|u0|alu|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add3~14_combout\ = \inst|Z80|u0|alu|Add3~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|Z80|u0|alu|Add3~13\,
	combout => \inst|Z80|u0|alu|Add3~14_combout\);

-- Location: LCCOMB_X11_Y18_N30
\inst|Z80|u0|alu|DAA_Q~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q~7_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & \inst|Z80|u0|alu|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|alu|process_1~0_combout\,
	datac => \inst|Z80|u0|alu|Add3~14_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q~7_combout\);

-- Location: LCCOMB_X11_Y18_N0
\inst|Z80|u0|alu|DAA_Q~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q~8_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|alu|Add3~12_combout\))) # (!\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|BusA\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|Add3~12_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q~8_combout\);

-- Location: LCCOMB_X11_Y18_N4
\inst|Z80|u0|alu|DAA_Q[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[7]~10_combout\ = (\inst|Z80|u0|alu|DAA_Q~7_combout\) # ((\inst|Z80|u0|alu|DAA_Q~8_combout\ & ((\inst|Z80|u0|alu|DAA_Q~9_combout\) # (\inst|Z80|u0|alu|DAA_Q~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q~9_combout\,
	datab => \inst|Z80|u0|alu|DAA_Q~5_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q~7_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q~8_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[7]~10_combout\);

-- Location: LCCOMB_X13_Y18_N28
\inst|Z80|u0|alu|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|LessThan3~0_combout\ = (\inst|Z80|u0|BusA\(4) & (\inst|Z80|u0|BusA\(3) & ((\inst|Z80|u0|BusA\(2)) # (\inst|Z80|u0|BusA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(4),
	datab => \inst|Z80|u0|BusA\(2),
	datac => \inst|Z80|u0|BusA\(3),
	datad => \inst|Z80|u0|BusA\(1),
	combout => \inst|Z80|u0|alu|LessThan3~0_combout\);

-- Location: LCCOMB_X13_Y18_N6
\inst|Z80|u0|alu|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Equal3~0_combout\ = (!\inst|Z80|u0|BusA\(5) & !\inst|Z80|u0|BusA\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusA\(5),
	datad => \inst|Z80|u0|BusA\(6),
	combout => \inst|Z80|u0|alu|Equal3~0_combout\);

-- Location: LCCOMB_X13_Y18_N4
\inst|Z80|u0|alu|DAA_Q[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[7]~6_combout\ = (!\inst|Z80|u0|F\(1) & (\inst|Z80|u0|BusA\(7) & ((\inst|Z80|u0|alu|LessThan3~0_combout\) # (!\inst|Z80|u0|alu|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(1),
	datab => \inst|Z80|u0|alu|LessThan3~0_combout\,
	datac => \inst|Z80|u0|BusA\(7),
	datad => \inst|Z80|u0|alu|Equal3~0_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[7]~6_combout\);

-- Location: LCCOMB_X12_Y18_N20
\inst|Z80|u0|alu|DAA_Q[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[7]~11_combout\ = ((\inst|Z80|u0|alu|DAA_Q[7]~6_combout\) # ((\inst|Z80|u0|F\(1) & \inst|Z80|u0|alu|DAA_Q[7]~10_combout\))) # (!\inst|Z80|u0|F\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(1),
	datab => \inst|Z80|u0|F\(0),
	datac => \inst|Z80|u0|alu|DAA_Q[7]~10_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[7]~6_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[7]~11_combout\);

-- Location: LCCOMB_X12_Y18_N22
\inst|Z80|u0|alu|DAA_Q[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[5]~12_combout\ = \inst|Z80|u0|alu|DAA_Q[7]~11_combout\ $ (((\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|alu|DAA_Q~5_combout\))) # (!\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|DAA_Q~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q~4_combout\,
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|alu|DAA_Q[7]~11_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q~5_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[5]~12_combout\);

-- Location: LCCOMB_X11_Y17_N10
\inst|Z80|u0|alu|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux33~4_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusA\(5))) # (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|DAA_Q[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datad => \inst|Z80|u0|alu|DAA_Q[5]~12_combout\,
	combout => \inst|Z80|u0|alu|Mux33~4_combout\);

-- Location: LCCOMB_X13_Y20_N22
\inst|Z80|u0|F[3]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~86_combout\ = ((!\inst|Z80|u0|ALU_Op_r\(0) & !\inst|Z80|u0|ALU_Op_r\(2))) # (!\inst|Z80|u0|ALU_Op_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(3),
	combout => \inst|Z80|u0|F[3]~86_combout\);

-- Location: LCCOMB_X13_Y20_N24
\inst|Z80|u0|alu|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux33~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|ALU_Op_r\(1)) # (!\inst|Z80|u0|ALU_Op_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(3),
	combout => \inst|Z80|u0|alu|Mux33~0_combout\);

-- Location: LCCOMB_X16_Y17_N16
\inst|Z80|u0|alu|B_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|B_i~6_combout\ = \inst|Z80|u0|ALU_Op_r\(1) $ (\inst|Z80|u0|BusB\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|BusB\(5),
	combout => \inst|Z80|u0|alu|B_i~6_combout\);

-- Location: LCCOMB_X14_Y19_N14
\inst|Z80|u0|alu|B_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|B_i~4_combout\ = \inst|Z80|u0|BusB\(4) $ (\inst|Z80|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusB\(4),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|B_i~4_combout\);

-- Location: LCCOMB_X13_Y19_N0
\inst|Z80|u0|alu|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add1~1_cout\ = CARRY(\inst|Z80|u0|alu|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Add0~2_combout\,
	datad => VCC,
	cout => \inst|Z80|u0|alu|Add1~1_cout\);

-- Location: LCCOMB_X13_Y19_N2
\inst|Z80|u0|alu|Q_v[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_v[4]~8_combout\ = (\inst|Z80|u0|BusA\(4) & ((\inst|Z80|u0|alu|B_i~4_combout\ & (\inst|Z80|u0|alu|Add1~1_cout\ & VCC)) # (!\inst|Z80|u0|alu|B_i~4_combout\ & (!\inst|Z80|u0|alu|Add1~1_cout\)))) # (!\inst|Z80|u0|BusA\(4) & 
-- ((\inst|Z80|u0|alu|B_i~4_combout\ & (!\inst|Z80|u0|alu|Add1~1_cout\)) # (!\inst|Z80|u0|alu|B_i~4_combout\ & ((\inst|Z80|u0|alu|Add1~1_cout\) # (GND)))))
-- \inst|Z80|u0|alu|Q_v[4]~9\ = CARRY((\inst|Z80|u0|BusA\(4) & (!\inst|Z80|u0|alu|B_i~4_combout\ & !\inst|Z80|u0|alu|Add1~1_cout\)) # (!\inst|Z80|u0|BusA\(4) & ((!\inst|Z80|u0|alu|Add1~1_cout\) # (!\inst|Z80|u0|alu|B_i~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(4),
	datab => \inst|Z80|u0|alu|B_i~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add1~1_cout\,
	combout => \inst|Z80|u0|alu|Q_v[4]~8_combout\,
	cout => \inst|Z80|u0|alu|Q_v[4]~9\);

-- Location: LCCOMB_X13_Y19_N4
\inst|Z80|u0|alu|Q_v[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_v[5]~10_combout\ = ((\inst|Z80|u0|alu|B_i~6_combout\ $ (\inst|Z80|u0|BusA\(5) $ (!\inst|Z80|u0|alu|Q_v[4]~9\)))) # (GND)
-- \inst|Z80|u0|alu|Q_v[5]~11\ = CARRY((\inst|Z80|u0|alu|B_i~6_combout\ & ((\inst|Z80|u0|BusA\(5)) # (!\inst|Z80|u0|alu|Q_v[4]~9\))) # (!\inst|Z80|u0|alu|B_i~6_combout\ & (\inst|Z80|u0|BusA\(5) & !\inst|Z80|u0|alu|Q_v[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|B_i~6_combout\,
	datab => \inst|Z80|u0|BusA\(5),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Q_v[4]~9\,
	combout => \inst|Z80|u0|alu|Q_v[5]~10_combout\,
	cout => \inst|Z80|u0|alu|Q_v[5]~11\);

-- Location: LCCOMB_X12_Y19_N30
\inst|Z80|u0|alu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux10~0_combout\ = (\inst|Z80|u0|alu|Mux12~0_combout\ & (\inst|Z80|u0|BusB\(5))) # (!\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|alu|Mux12~1_combout\ & ((\inst|Z80|u0|alu|Q_v[5]~10_combout\))) # (!\inst|Z80|u0|alu|Mux12~1_combout\ 
-- & (\inst|Z80|u0|BusB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(5),
	datab => \inst|Z80|u0|alu|Mux12~0_combout\,
	datac => \inst|Z80|u0|alu|Mux12~1_combout\,
	datad => \inst|Z80|u0|alu|Q_v[5]~10_combout\,
	combout => \inst|Z80|u0|alu|Mux10~0_combout\);

-- Location: LCCOMB_X12_Y19_N4
\inst|Z80|u0|alu|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux10~1_combout\ = (\inst|Z80|u0|alu|Mux10~0_combout\ & ((\inst|Z80|u0|BusA\(5) $ (\inst|Z80|u0|alu|Mux12~1_combout\)) # (!\inst|Z80|u0|alu|Mux12~0_combout\))) # (!\inst|Z80|u0|alu|Mux10~0_combout\ & (\inst|Z80|u0|BusA\(5) & 
-- (\inst|Z80|u0|alu|Mux12~1_combout\ $ (!\inst|Z80|u0|alu|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|alu|Mux10~0_combout\,
	datad => \inst|Z80|u0|alu|Mux12~0_combout\,
	combout => \inst|Z80|u0|alu|Mux10~1_combout\);

-- Location: LCCOMB_X16_Y19_N8
\inst|Z80|u0|alu|Q_t~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~224_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(6))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|BusA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|BusA\(6),
	datad => \inst|Z80|u0|BusA\(4),
	combout => \inst|Z80|u0|alu|Q_t~224_combout\);

-- Location: LCCOMB_X13_Y20_N28
\inst|Z80|u0|F~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~98_combout\ = (\inst|Z80|u0|F[3]~86_combout\ & ((\inst|Z80|u0|alu|Mux33~0_combout\ & ((\inst|Z80|u0|alu|Q_t~224_combout\))) # (!\inst|Z80|u0|alu|Mux33~0_combout\ & (\inst|Z80|u0|alu|Mux10~1_combout\)))) # (!\inst|Z80|u0|F[3]~86_combout\ & 
-- (!\inst|Z80|u0|alu|Mux33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F[3]~86_combout\,
	datab => \inst|Z80|u0|alu|Mux33~0_combout\,
	datac => \inst|Z80|u0|alu|Mux10~1_combout\,
	datad => \inst|Z80|u0|alu|Q_t~224_combout\,
	combout => \inst|Z80|u0|F~98_combout\);

-- Location: LCCOMB_X13_Y20_N2
\inst|Z80|u0|F~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~99_combout\ = (\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|F~98_combout\ & (\inst|Z80|u0|alu|Mux33~4_combout\)) # (!\inst|Z80|u0|F~98_combout\ & ((\inst|Z80|u0|BusA\(5)))))) # (!\inst|Z80|u0|alu|Mux33~1_combout\ & 
-- (((\inst|Z80|u0|F~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux33~4_combout\,
	datab => \inst|Z80|u0|alu|Mux33~1_combout\,
	datac => \inst|Z80|u0|BusA\(5),
	datad => \inst|Z80|u0|F~98_combout\,
	combout => \inst|Z80|u0|F~99_combout\);

-- Location: LCCOMB_X18_Y18_N14
\inst|Z80|u0|F[3]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~85_combout\ = ((!\inst|Z80|u0|mcode|Mux92~1_combout\ & \inst|Z80|u0|F~76_combout\)) # (!\inst|Z80|u0|process_0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux92~1_combout\,
	datac => \inst|Z80|u0|process_0~9_combout\,
	datad => \inst|Z80|u0|F~76_combout\,
	combout => \inst|Z80|u0|F[3]~85_combout\);

-- Location: FF_X18_Y18_N9
\inst|Z80|u0|Fp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(5),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(5));

-- Location: LCCOMB_X18_Y18_N24
\inst|Z80|u0|F[3]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~89_combout\ = (!\inst|Z80|u0|Equal17~0_combout\ & (!\inst|Z80|u0|ACC[5]~40_combout\ & ((\inst|Z80|u0|mcode|Mux298~0_combout\) # (!\inst|Z80|u0|Save_ALU_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux298~0_combout\,
	datab => \inst|Z80|u0|Equal17~0_combout\,
	datac => \inst|Z80|u0|Save_ALU_r~q\,
	datad => \inst|Z80|u0|ACC[5]~40_combout\,
	combout => \inst|Z80|u0|F[3]~89_combout\);

-- Location: LCCOMB_X18_Y18_N8
\inst|Z80|u0|F~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~100_combout\ = (\inst|Z80|u0|F[3]~89_combout\ & (\inst|Z80|u0|ACC\(5))) # (!\inst|Z80|u0|F[3]~89_combout\ & ((\inst|Z80|u0|Fp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(5),
	datac => \inst|Z80|u0|Fp\(5),
	datad => \inst|Z80|u0|F[3]~89_combout\,
	combout => \inst|Z80|u0|F~100_combout\);

-- Location: LCCOMB_X18_Y18_N18
\inst|Z80|u0|F~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~101_combout\ = (\inst|Z80|u0|F[3]~85_combout\ & ((\inst|Z80|u0|F[3]~89_combout\ & ((\inst|Z80|u0|F~100_combout\))) # (!\inst|Z80|u0|F[3]~89_combout\ & (!\inst|Z80|u0|F~99_combout\)))) # (!\inst|Z80|u0|F[3]~85_combout\ & 
-- ((\inst|Z80|u0|F~100_combout\ $ (\inst|Z80|u0|F[3]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~99_combout\,
	datab => \inst|Z80|u0|F[3]~85_combout\,
	datac => \inst|Z80|u0|F~100_combout\,
	datad => \inst|Z80|u0|F[3]~89_combout\,
	combout => \inst|Z80|u0|F~101_combout\);

-- Location: LCCOMB_X17_Y17_N12
\inst|Z80|u0|F~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~103_combout\ = (\inst|Z80|u0|F~102_combout\ & (!\inst|Z80|u0|F[3]~108_combout\ & (\inst|Z80|u0|F~101_combout\))) # (!\inst|Z80|u0|F~102_combout\ & ((\inst|Z80|u0|F[3]~108_combout\) # ((!\inst|Z80|u0|Save_Mux[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~102_combout\,
	datab => \inst|Z80|u0|F[3]~108_combout\,
	datac => \inst|Z80|u0|F~101_combout\,
	datad => \inst|Z80|u0|Save_Mux[5]~13_combout\,
	combout => \inst|Z80|u0|F~103_combout\);

-- Location: LCCOMB_X17_Y18_N14
\inst|Z80|u0|F[3]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~96_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(0)) # (!\inst|Z80|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|ALU_Op_r\(2),
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|F[3]~96_combout\);

-- Location: LCCOMB_X23_Y21_N30
\inst|Z80|u0|F[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~20_combout\ = (\inst|Z80|u0|ISet\(0)) # ((\inst|Z80|u0|ISet\(1)) # ((!\inst|Z80|u0|IR\(4) & !\inst|Z80|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|F[3]~20_combout\);

-- Location: LCCOMB_X23_Y21_N0
\inst|Z80|u0|F[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~17_combout\ = (\inst|Z80|u0|IR\(6)) # ((\inst|Z80|u0|IR\(7)) # ((\inst|Z80|u0|F[3]~20_combout\) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|F[3]~20_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|F[3]~17_combout\);

-- Location: LCCOMB_X23_Y21_N26
\inst|Z80|u0|F[3]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~109_combout\ = (((\inst|Z80|u0|F[3]~17_combout\) # (!\inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|IR\(5))) # (!\inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|F[3]~17_combout\,
	combout => \inst|Z80|u0|F[3]~109_combout\);

-- Location: LCCOMB_X22_Y17_N16
\inst|Z80|u0|F[3]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~95_combout\ = ((!\inst|Z80|u0|ACC[5]~40_combout\ & ((\inst|Z80|u0|F[3]~109_combout\) # (!\inst|Z80|u0|Equal0~2_combout\)))) # (!\inst|Z80|u0|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|ACC[5]~40_combout\,
	datac => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|F[3]~109_combout\,
	combout => \inst|Z80|u0|F[3]~95_combout\);

-- Location: LCCOMB_X17_Y17_N8
\inst|Z80|u0|F[3]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F[3]~97_combout\ = ((\inst|Z80|u0|process_0~9_combout\ & ((!\inst|Z80|u0|F[3]~95_combout\))) # (!\inst|Z80|u0|process_0~9_combout\ & (!\inst|Z80|u0|F[3]~96_combout\))) # (!\inst|Z80|u0|F[3]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F[3]~64_combout\,
	datab => \inst|Z80|u0|process_0~9_combout\,
	datac => \inst|Z80|u0|F[3]~96_combout\,
	datad => \inst|Z80|u0|F[3]~95_combout\,
	combout => \inst|Z80|u0|F[3]~97_combout\);

-- Location: FF_X17_Y17_N13
\inst|Z80|u0|F[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~103_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|F[3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(5));

-- Location: LCCOMB_X18_Y14_N16
\inst|Z80|u0|BusB~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~56_combout\ = (\inst|Z80|u0|BusB[4]~10_combout\ & ((\inst|Z80|u0|PC\(5)) # ((!\inst|Z80|u0|BusB[4]~9_combout\)))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & (((\inst|Z80|u0|BusB[4]~9_combout\ & !\inst|Z80|u0|F\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(5),
	datab => \inst|Z80|u0|BusB[4]~10_combout\,
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|F\(5),
	combout => \inst|Z80|u0|BusB~56_combout\);

-- Location: LCCOMB_X18_Y14_N30
\inst|Z80|u0|BusB~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~57_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~56_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~56_combout\ & (!\inst|Z80|u0|SP\(13))) # (!\inst|Z80|u0|BusB~56_combout\ & 
-- ((!\inst|Z80|u0|SP\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(13),
	datab => \inst|Z80|u0|SP\(5),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~56_combout\,
	combout => \inst|Z80|u0|BusB~57_combout\);

-- Location: LCCOMB_X17_Y14_N30
\inst|Z80|u0|BusB~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~59_combout\ = (\inst|Z80|u0|BusB~58_combout\ & ((\inst|Z80|u0|Regs|Mux26~4_combout\) # ((!\inst|Z80|u0|BusB[4]~13_combout\)))) # (!\inst|Z80|u0|BusB~58_combout\ & (((\inst|Z80|u0|BusB~57_combout\ & \inst|Z80|u0|BusB[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux26~4_combout\,
	datab => \inst|Z80|u0|BusB~58_combout\,
	datac => \inst|Z80|u0|BusB~57_combout\,
	datad => \inst|Z80|u0|BusB[4]~13_combout\,
	combout => \inst|Z80|u0|BusB~59_combout\);

-- Location: LCCOMB_X17_Y14_N8
\inst|Z80|u0|BusB~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~60_combout\ = (!\inst|Z80|u0|BusB~20_combout\ & ((\inst|Z80|u0|BusB[4]~17_combout\ & (\inst|Z80|u0|PC\(13))) # (!\inst|Z80|u0|BusB[4]~17_combout\ & ((\inst|Z80|u0|BusB~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(13),
	datab => \inst|Z80|u0|BusB~20_combout\,
	datac => \inst|Z80|u0|BusB~59_combout\,
	datad => \inst|Z80|u0|BusB[4]~17_combout\,
	combout => \inst|Z80|u0|BusB~60_combout\);

-- Location: LCCOMB_X17_Y14_N6
\inst|Z80|u0|BusB~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~61_combout\ = (\inst|Z80|u0|BusB~60_combout\) # ((\inst|Z80|DI_Reg\(5) & \inst|Z80|u0|BusB[4]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(5),
	datab => \inst|Z80|u0|BusB[4]~19_combout\,
	datac => \inst|Z80|u0|BusB~60_combout\,
	combout => \inst|Z80|u0|BusB~61_combout\);

-- Location: FF_X17_Y14_N7
\inst|Z80|u0|BusB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(5));

-- Location: LCCOMB_X16_Y19_N10
\inst|Z80|u0|alu|Q_t~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~244_combout\ = (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IR\(3) & \inst|Z80|u0|BusB\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|BusB\(5),
	combout => \inst|Z80|u0|alu|Q_t~244_combout\);

-- Location: LCCOMB_X16_Y19_N4
\inst|Z80|u0|alu|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux33~2_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & (\inst|Z80|u0|ALU_Op_r\(0))) # (!\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|Q_t~244_combout\))) # (!\inst|Z80|u0|ALU_Op_r\(0) & 
-- (\inst|Z80|u0|alu|Q_t~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Q_t~224_combout\,
	datad => \inst|Z80|u0|alu|Q_t~244_combout\,
	combout => \inst|Z80|u0|alu|Mux33~2_combout\);

-- Location: LCCOMB_X17_Y19_N18
\inst|Z80|u0|alu|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux7~6_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Mux7~6_combout\);

-- Location: LCCOMB_X16_Y19_N14
\inst|Z80|u0|alu|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux33~3_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|alu|Mux7~6_combout\ & ((!\inst|Z80|u0|alu|Mux33~2_combout\))) # (!\inst|Z80|u0|alu|Mux7~6_combout\ & (\inst|Z80|u0|BusB\(5))))) # (!\inst|Z80|u0|ALU_Op_r\(1) & 
-- (((\inst|Z80|u0|alu|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|BusB\(5),
	datac => \inst|Z80|u0|alu|Mux33~2_combout\,
	datad => \inst|Z80|u0|alu|Mux7~6_combout\,
	combout => \inst|Z80|u0|alu|Mux33~3_combout\);

-- Location: LCCOMB_X11_Y17_N20
\inst|Z80|u0|alu|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux33~5_combout\ = (\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|alu|Mux33~4_combout\) # ((\inst|Z80|u0|alu|Mux33~0_combout\)))) # (!\inst|Z80|u0|alu|Mux33~1_combout\ & (((!\inst|Z80|u0|alu|Mux33~0_combout\ & 
-- \inst|Z80|u0|alu|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux33~4_combout\,
	datab => \inst|Z80|u0|alu|Mux33~1_combout\,
	datac => \inst|Z80|u0|alu|Mux33~0_combout\,
	datad => \inst|Z80|u0|alu|Mux10~1_combout\,
	combout => \inst|Z80|u0|alu|Mux33~5_combout\);

-- Location: LCCOMB_X11_Y17_N18
\inst|Z80|u0|alu|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux33~6_combout\ = (\inst|Z80|u0|alu|Mux33~0_combout\ & ((\inst|Z80|u0|alu|Mux33~5_combout\ & (\inst|Z80|u0|BusA\(5))) # (!\inst|Z80|u0|alu|Mux33~5_combout\ & ((\inst|Z80|u0|alu|Mux33~3_combout\))))) # (!\inst|Z80|u0|alu|Mux33~0_combout\ 
-- & (((\inst|Z80|u0|alu|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datab => \inst|Z80|u0|alu|Mux33~3_combout\,
	datac => \inst|Z80|u0|alu|Mux33~0_combout\,
	datad => \inst|Z80|u0|alu|Mux33~5_combout\,
	combout => \inst|Z80|u0|alu|Mux33~6_combout\);

-- Location: LCCOMB_X11_Y17_N4
\inst|Z80|u0|Save_Mux[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[5]~12_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|alu|Mux33~6_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|DI_Reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_ALU_r~q\,
	datab => \inst|Z80|DI_Reg\(5),
	datac => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|alu|Mux33~6_combout\,
	combout => \inst|Z80|u0|Save_Mux[5]~12_combout\);

-- Location: LCCOMB_X11_Y17_N2
\inst|Z80|u0|Save_Mux[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[5]~13_combout\ = (\inst|Z80|u0|Save_Mux[5]~12_combout\) # ((\inst|Z80|u0|mcode|Mux252~0_combout\ & \inst|Z80|u0|BusB\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datab => \inst|Z80|u0|BusB\(5),
	datac => \inst|Z80|u0|Save_Mux[5]~12_combout\,
	combout => \inst|Z80|u0|Save_Mux[5]~13_combout\);

-- Location: LCCOMB_X12_Y13_N22
\inst|Z80|u0|RegDIL[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[5]~4_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~1_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|Save_Mux[5]~13_combout\))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegBusA_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(5),
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datad => \inst|Z80|u0|Save_Mux[5]~13_combout\,
	combout => \inst|Z80|u0|RegDIL[5]~4_combout\);

-- Location: LCCOMB_X12_Y13_N10
\inst|Z80|u0|RegDIL[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[5]~5_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIL[5]~4_combout\ & (\inst|Z80|u0|Regs|Mux26~4_combout\)) # (!\inst|Z80|u0|RegDIL[5]~4_combout\ & ((\inst|Z80|u0|Add8~10_combout\))))) # 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIL[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux26~4_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegDIL[5]~4_combout\,
	datad => \inst|Z80|u0|Add8~10_combout\,
	combout => \inst|Z80|u0|RegDIL[5]~5_combout\);

-- Location: FF_X13_Y12_N25
\inst|Z80|u0|Regs|RegsL[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[5]~5_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][5]~q\);

-- Location: LCCOMB_X13_Y12_N24
\inst|Z80|u0|Regs|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux42~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|RegAddrC\(1))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[6][5]~q\)) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- ((\inst|Z80|u0|Regs|RegsL[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsL[6][5]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[4][5]~q\,
	combout => \inst|Z80|u0|Regs|Mux42~0_combout\);

-- Location: LCCOMB_X11_Y13_N14
\inst|Z80|u0|Regs|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux42~1_combout\ = (\inst|Z80|u0|Regs|Mux42~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][5]~q\) # ((!\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|Regs|Mux42~0_combout\ & (((\inst|Z80|u0|RegAddrC\(0) & \inst|Z80|u0|Regs|RegsL[5][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux42~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[7][5]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|RegsL[5][5]~q\,
	combout => \inst|Z80|u0|Regs|Mux42~1_combout\);

-- Location: LCCOMB_X16_Y13_N14
\inst|Z80|u0|Regs|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux42~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|RegsL[1][5]~q\) # ((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|Regs|RegsL[0][5]~q\ & !\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[1][5]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|RegsL[0][5]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux42~2_combout\);

-- Location: LCCOMB_X16_Y13_N4
\inst|Z80|u0|Regs|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux42~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux42~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][5]~q\)) # (!\inst|Z80|u0|Regs|Mux42~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][5]~q\))))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (((\inst|Z80|u0|Regs|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][5]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|Mux42~2_combout\,
	datad => \inst|Z80|u0|Regs|RegsL[2][5]~q\,
	combout => \inst|Z80|u0|Regs|Mux42~3_combout\);

-- Location: LCCOMB_X12_Y13_N4
\inst|Z80|u0|Regs|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux42~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux42~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux42~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(2),
	datab => \inst|Z80|u0|Regs|Mux42~1_combout\,
	datac => \inst|Z80|u0|Regs|Mux42~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux42~4_combout\);

-- Location: LCCOMB_X16_Y12_N26
\inst|Z80|u0|SP~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~26_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Regs|Mux42~4_combout\))) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datac => \inst|Z80|u0|Add7~10_combout\,
	datad => \inst|Z80|u0|Regs|Mux42~4_combout\,
	combout => \inst|Z80|u0|SP~26_combout\);

-- Location: LCCOMB_X16_Y12_N24
\inst|Z80|u0|SP~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~27_combout\ = (!\inst|Z80|u0|SP~26_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[5]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP~26_combout\,
	datac => \inst|Z80|u0|SP[6]~20_combout\,
	datad => \inst|Z80|u0|Save_Mux[5]~13_combout\,
	combout => \inst|Z80|u0|SP~27_combout\);

-- Location: FF_X16_Y12_N25
\inst|Z80|u0|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~27_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(5));

-- Location: LCCOMB_X17_Y12_N12
\inst|Z80|u0|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~12_combout\ = ((\inst|Z80|u0|SP\(6) $ (\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Add7~11\)))) # (GND)
-- \inst|Z80|u0|Add7~13\ = CARRY((\inst|Z80|u0|SP\(6) & (\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add7~11\)) # (!\inst|Z80|u0|SP\(6) & ((\inst|Z80|u0|mcode|Mux274~11_combout\) # (!\inst|Z80|u0|Add7~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(6),
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add7~11\,
	combout => \inst|Z80|u0|Add7~12_combout\,
	cout => \inst|Z80|u0|Add7~13\);

-- Location: LCCOMB_X13_Y12_N28
\inst|Z80|u0|Regs|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux41~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|RegAddrC\(1))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[6][6]~q\)) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- ((\inst|Z80|u0|Regs|RegsL[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsL[6][6]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[4][6]~q\,
	combout => \inst|Z80|u0|Regs|Mux41~0_combout\);

-- Location: LCCOMB_X11_Y13_N24
\inst|Z80|u0|Regs|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux41~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux41~0_combout\ & (\inst|Z80|u0|Regs|RegsL[7][6]~q\)) # (!\inst|Z80|u0|Regs|Mux41~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][6]~q\))))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[7][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[5][6]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|Mux41~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux41~1_combout\);

-- Location: LCCOMB_X12_Y13_N8
\inst|Z80|u0|Regs|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux41~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|Regs|RegsL[1][6]~q\) # (\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|Regs|RegsL[0][6]~q\ & ((!\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[0][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[1][6]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux41~2_combout\);

-- Location: LCCOMB_X12_Y13_N0
\inst|Z80|u0|Regs|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux41~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux41~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][6]~q\))) # (!\inst|Z80|u0|Regs|Mux41~2_combout\ & (\inst|Z80|u0|Regs|RegsL[2][6]~q\)))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (\inst|Z80|u0|Regs|Mux41~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(1),
	datab => \inst|Z80|u0|Regs|Mux41~2_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[2][6]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[3][6]~q\,
	combout => \inst|Z80|u0|Regs|Mux41~3_combout\);

-- Location: LCCOMB_X12_Y13_N2
\inst|Z80|u0|Regs|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux41~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux41~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(2),
	datab => \inst|Z80|u0|Regs|Mux41~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux41~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux41~4_combout\);

-- Location: LCCOMB_X16_Y12_N16
\inst|Z80|u0|SP~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~24_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Regs|Mux41~4_combout\))) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Add7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datac => \inst|Z80|u0|Add7~12_combout\,
	datad => \inst|Z80|u0|Regs|Mux41~4_combout\,
	combout => \inst|Z80|u0|SP~24_combout\);

-- Location: LCCOMB_X16_Y12_N2
\inst|Z80|u0|SP~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~25_combout\ = (!\inst|Z80|u0|SP~24_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datac => \inst|Z80|u0|Save_Mux[6]~7_combout\,
	datad => \inst|Z80|u0|SP~24_combout\,
	combout => \inst|Z80|u0|SP~25_combout\);

-- Location: FF_X16_Y12_N3
\inst|Z80|u0|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~25_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(6));

-- Location: LCCOMB_X17_Y12_N14
\inst|Z80|u0|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~14_combout\ = (\inst|Z80|u0|SP\(7) & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~13\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add7~13\) # (GND))))) # (!\inst|Z80|u0|SP\(7) & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add7~13\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add7~13\))))
-- \inst|Z80|u0|Add7~15\ = CARRY((\inst|Z80|u0|SP\(7) & ((!\inst|Z80|u0|Add7~13\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))) # (!\inst|Z80|u0|SP\(7) & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add7~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(7),
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add7~13\,
	combout => \inst|Z80|u0|Add7~14_combout\,
	cout => \inst|Z80|u0|Add7~15\);

-- Location: FF_X12_Y13_N21
\inst|Z80|u0|Regs|RegsL[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[7]~1_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[1][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[1][7]~q\);

-- Location: FF_X13_Y13_N11
\inst|Z80|u0|Regs|RegsL[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[7]~1_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[0][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[0][7]~q\);

-- Location: LCCOMB_X12_Y13_N14
\inst|Z80|u0|Regs|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux40~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|RegsL[1][7]~q\) # ((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|Regs|RegsL[0][7]~q\ & !\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[1][7]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[0][7]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux40~2_combout\);

-- Location: FF_X13_Y13_N21
\inst|Z80|u0|Regs|RegsL[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[7]~1_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[2][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[2][7]~q\);

-- Location: LCCOMB_X13_Y13_N20
\inst|Z80|u0|Regs|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux40~3_combout\ = (\inst|Z80|u0|Regs|Mux40~2_combout\ & (((\inst|Z80|u0|Regs|RegsL[3][7]~q\)) # (!\inst|Z80|u0|RegAddrC\(1)))) # (!\inst|Z80|u0|Regs|Mux40~2_combout\ & (\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux40~2_combout\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsL[2][7]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[3][7]~q\,
	combout => \inst|Z80|u0|Regs|Mux40~3_combout\);

-- Location: FF_X13_Y11_N1
\inst|Z80|u0|Regs|RegsL[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[7]~1_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[5][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[5][7]~q\);

-- Location: FF_X13_Y12_N27
\inst|Z80|u0|Regs|RegsL[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[7]~1_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][7]~q\);

-- Location: FF_X13_Y12_N1
\inst|Z80|u0|Regs|RegsL[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[7]~1_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[6][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[6][7]~q\);

-- Location: LCCOMB_X12_Y12_N16
\inst|Z80|u0|Regs|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux40~0_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|Regs|RegsL[6][7]~q\) # (\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[4][7]~q\ & ((!\inst|Z80|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][7]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsL[6][7]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux40~0_combout\);

-- Location: LCCOMB_X13_Y16_N28
\inst|Z80|u0|Regs|RegsL[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsL[7][7]~feeder_combout\ = \inst|Z80|u0|RegDIL[7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIL[7]~1_combout\,
	combout => \inst|Z80|u0|Regs|RegsL[7][7]~feeder_combout\);

-- Location: FF_X13_Y16_N29
\inst|Z80|u0|Regs|RegsL[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsL[7][7]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[7][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[7][7]~q\);

-- Location: LCCOMB_X13_Y16_N18
\inst|Z80|u0|Regs|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux40~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux40~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][7]~q\))) # (!\inst|Z80|u0|Regs|Mux40~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][7]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][7]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|Mux40~0_combout\,
	datad => \inst|Z80|u0|Regs|RegsL[7][7]~q\,
	combout => \inst|Z80|u0|Regs|Mux40~1_combout\);

-- Location: LCCOMB_X13_Y16_N16
\inst|Z80|u0|Regs|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux40~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux40~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux40~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrC\(2),
	datac => \inst|Z80|u0|Regs|Mux40~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux40~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux40~4_combout\);

-- Location: LCCOMB_X16_Y12_N28
\inst|Z80|u0|SP~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~21_combout\ = (\inst|Z80|u0|SP[6]~20_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Regs|Mux40~4_combout\))) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Add7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP[6]~20_combout\,
	datab => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datac => \inst|Z80|u0|Add7~14_combout\,
	datad => \inst|Z80|u0|Regs|Mux40~4_combout\,
	combout => \inst|Z80|u0|SP~21_combout\);

-- Location: LCCOMB_X16_Y12_N0
\inst|Z80|u0|SP~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~22_combout\ = (!\inst|Z80|u0|SP~21_combout\ & ((\inst|Z80|u0|SP[6]~20_combout\) # (!\inst|Z80|u0|Save_Mux[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Save_Mux[7]~5_combout\,
	datac => \inst|Z80|u0|SP[6]~20_combout\,
	datad => \inst|Z80|u0|SP~21_combout\,
	combout => \inst|Z80|u0|SP~22_combout\);

-- Location: FF_X16_Y12_N1
\inst|Z80|u0|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~22_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(7));

-- Location: LCCOMB_X17_Y12_N16
\inst|Z80|u0|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~16_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|SP\(8) $ (\inst|Z80|u0|Add7~15\)))) # (GND)
-- \inst|Z80|u0|Add7~17\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((!\inst|Z80|u0|Add7~15\) # (!\inst|Z80|u0|SP\(8)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|SP\(8) & !\inst|Z80|u0|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|SP\(8),
	datad => VCC,
	cin => \inst|Z80|u0|Add7~15\,
	combout => \inst|Z80|u0|Add7~16_combout\,
	cout => \inst|Z80|u0|Add7~17\);

-- Location: LCCOMB_X17_Y12_N18
\inst|Z80|u0|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~18_combout\ = (\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(9) & (!\inst|Z80|u0|Add7~17\)) # (!\inst|Z80|u0|SP\(9) & (\inst|Z80|u0|Add7~17\ & VCC)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(9) & 
-- ((\inst|Z80|u0|Add7~17\) # (GND))) # (!\inst|Z80|u0|SP\(9) & (!\inst|Z80|u0|Add7~17\))))
-- \inst|Z80|u0|Add7~19\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|SP\(9) & !\inst|Z80|u0|Add7~17\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|SP\(9)) # (!\inst|Z80|u0|Add7~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|SP\(9),
	datad => VCC,
	cin => \inst|Z80|u0|Add7~17\,
	combout => \inst|Z80|u0|Add7~18_combout\,
	cout => \inst|Z80|u0|Add7~19\);

-- Location: LCCOMB_X17_Y19_N28
\inst|Z80|u0|SP~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~16_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux38~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux38~4_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Add7~18_combout\,
	datad => \inst|Z80|u0|mcode|Mux273~0_combout\,
	combout => \inst|Z80|u0|SP~16_combout\);

-- Location: LCCOMB_X17_Y19_N8
\inst|Z80|u0|SP~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~17_combout\ = (!\inst|Z80|u0|SP~16_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[1]~11_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datad => \inst|Z80|u0|SP~16_combout\,
	combout => \inst|Z80|u0|SP~17_combout\);

-- Location: FF_X17_Y19_N9
\inst|Z80|u0|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~17_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(9));

-- Location: LCCOMB_X17_Y12_N20
\inst|Z80|u0|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~20_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|SP\(10) $ (\inst|Z80|u0|Add7~19\)))) # (GND)
-- \inst|Z80|u0|Add7~21\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((!\inst|Z80|u0|Add7~19\) # (!\inst|Z80|u0|SP\(10)))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|SP\(10) & !\inst|Z80|u0|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|SP\(10),
	datad => VCC,
	cin => \inst|Z80|u0|Add7~19\,
	combout => \inst|Z80|u0|Add7~20_combout\,
	cout => \inst|Z80|u0|Add7~21\);

-- Location: LCCOMB_X18_Y12_N28
\inst|Z80|u0|SP~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~14_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux37~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Regs|Mux37~4_combout\,
	datad => \inst|Z80|u0|Add7~20_combout\,
	combout => \inst|Z80|u0|SP~14_combout\);

-- Location: LCCOMB_X18_Y12_N14
\inst|Z80|u0|SP~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~15_combout\ = (!\inst|Z80|u0|SP~14_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Save_Mux[2]~3_combout\,
	datad => \inst|Z80|u0|SP~14_combout\,
	combout => \inst|Z80|u0|SP~15_combout\);

-- Location: FF_X18_Y12_N15
\inst|Z80|u0|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~15_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(10));

-- Location: LCCOMB_X18_Y12_N10
\inst|Z80|u0|SP~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~12_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux36~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux36~4_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datad => \inst|Z80|u0|Add7~22_combout\,
	combout => \inst|Z80|u0|SP~12_combout\);

-- Location: LCCOMB_X18_Y12_N4
\inst|Z80|u0|SP~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~13_combout\ = (!\inst|Z80|u0|SP~12_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP~12_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[3]~1_combout\,
	combout => \inst|Z80|u0|SP~13_combout\);

-- Location: FF_X18_Y12_N5
\inst|Z80|u0|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~13_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(11));

-- Location: FF_X18_Y18_N5
\inst|Z80|u0|Fp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(3),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(3));

-- Location: LCCOMB_X18_Y18_N4
\inst|Z80|u0|F~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~91_combout\ = (\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|ACC[5]~40_combout\ & ((!\inst|Z80|u0|Fp\(3)))) # (!\inst|Z80|u0|ACC[5]~40_combout\ & (\inst|Z80|u0|ACC\(3))))) # (!\inst|Z80|u0|process_0~9_combout\ & 
-- (((!\inst|Z80|u0|Fp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~9_combout\,
	datab => \inst|Z80|u0|ACC\(3),
	datac => \inst|Z80|u0|Fp\(3),
	datad => \inst|Z80|u0|ACC[5]~40_combout\,
	combout => \inst|Z80|u0|F~91_combout\);

-- Location: LCCOMB_X18_Y20_N12
\inst|Z80|u0|alu|Q_t~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~216_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|BusB\(7)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|BusB\(7),
	combout => \inst|Z80|u0|alu|Q_t~216_combout\);

-- Location: LCCOMB_X14_Y19_N24
\inst|Z80|u0|alu|Q_t~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~215_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|BusA\(4)))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(2),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|BusA\(4),
	combout => \inst|Z80|u0|alu|Q_t~215_combout\);

-- Location: LCCOMB_X12_Y19_N18
\inst|Z80|u0|alu|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux12~2_combout\ = (\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|BusA\(3) & (\inst|Z80|u0|BusB\(3) $ (\inst|Z80|u0|alu|Mux12~1_combout\))) # (!\inst|Z80|u0|BusA\(3) & (\inst|Z80|u0|BusB\(3) & \inst|Z80|u0|alu|Mux12~1_combout\)))) # 
-- (!\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|BusA\(3)) # ((\inst|Z80|u0|BusB\(3)) # (\inst|Z80|u0|alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~0_combout\,
	datab => \inst|Z80|u0|BusA\(3),
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|alu|Mux12~1_combout\,
	combout => \inst|Z80|u0|alu|Mux12~2_combout\);

-- Location: LCCOMB_X14_Y19_N6
\inst|Z80|u0|alu|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux12~3_combout\ = (\inst|Z80|u0|alu|Mux12~2_combout\ & ((\inst|Z80|u0|alu|Mux12~0_combout\) # ((\inst|Z80|u0|alu|Q_v[3]~6_combout\) # (!\inst|Z80|u0|alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~0_combout\,
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|alu|Mux12~2_combout\,
	datad => \inst|Z80|u0|alu|Q_v[3]~6_combout\,
	combout => \inst|Z80|u0|alu|Mux12~3_combout\);

-- Location: LCCOMB_X18_Y20_N24
\inst|Z80|u0|F~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~87_combout\ = (\inst|Z80|u0|alu|Mux33~0_combout\ & (\inst|Z80|u0|alu|Q_t~215_combout\ & (\inst|Z80|u0|F[3]~86_combout\))) # (!\inst|Z80|u0|alu|Mux33~0_combout\ & (((\inst|Z80|u0|alu|Mux12~3_combout\) # (!\inst|Z80|u0|F[3]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~215_combout\,
	datab => \inst|Z80|u0|alu|Mux33~0_combout\,
	datac => \inst|Z80|u0|F[3]~86_combout\,
	datad => \inst|Z80|u0|alu|Mux12~3_combout\,
	combout => \inst|Z80|u0|F~87_combout\);

-- Location: LCCOMB_X14_Y18_N0
\inst|Z80|u0|alu|DAA_Q[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[3]~0_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|Add3~4_combout\)) # (!\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|alu|Add5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|process_1~0_combout\,
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|alu|Add3~4_combout\,
	datad => \inst|Z80|u0|alu|Add5~4_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[3]~0_combout\);

-- Location: LCCOMB_X14_Y18_N22
\inst|Z80|u0|alu|DAA_Q[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[3]~1_combout\ = (\inst|Z80|u0|alu|DAA_Q[3]~0_combout\) # ((!\inst|Z80|u0|alu|process_1~0_combout\ & \inst|Z80|u0|BusA\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|process_1~0_combout\,
	datac => \inst|Z80|u0|BusA\(3),
	datad => \inst|Z80|u0|alu|DAA_Q[3]~0_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[3]~1_combout\);

-- Location: LCCOMB_X18_Y20_N8
\inst|Z80|u0|alu|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux35~2_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(7))) # (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|DAA_Q[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|BusB\(7),
	datad => \inst|Z80|u0|alu|DAA_Q[3]~1_combout\,
	combout => \inst|Z80|u0|alu|Mux35~2_combout\);

-- Location: LCCOMB_X18_Y20_N14
\inst|Z80|u0|F~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~88_combout\ = (\inst|Z80|u0|F~87_combout\ & (((\inst|Z80|u0|alu|Mux35~2_combout\) # (!\inst|Z80|u0|alu|Mux33~1_combout\)))) # (!\inst|Z80|u0|F~87_combout\ & (\inst|Z80|u0|alu|Q_t~216_combout\ & ((\inst|Z80|u0|alu|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~216_combout\,
	datab => \inst|Z80|u0|F~87_combout\,
	datac => \inst|Z80|u0|alu|Mux35~2_combout\,
	datad => \inst|Z80|u0|alu|Mux33~1_combout\,
	combout => \inst|Z80|u0|F~88_combout\);

-- Location: LCCOMB_X18_Y18_N6
\inst|Z80|u0|F~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~90_combout\ = (\inst|Z80|u0|F[3]~85_combout\ & ((\inst|Z80|u0|F[3]~89_combout\ & (!\inst|Z80|u0|ACC\(3))) # (!\inst|Z80|u0|F[3]~89_combout\ & ((\inst|Z80|u0|F~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F[3]~85_combout\,
	datab => \inst|Z80|u0|F[3]~89_combout\,
	datac => \inst|Z80|u0|ACC\(3),
	datad => \inst|Z80|u0|F~88_combout\,
	combout => \inst|Z80|u0|F~90_combout\);

-- Location: LCCOMB_X18_Y18_N2
\inst|Z80|u0|F~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~92_combout\ = (\inst|Z80|u0|F~90_combout\) # ((!\inst|Z80|u0|F[3]~85_combout\ & \inst|Z80|u0|F~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|F[3]~85_combout\,
	datac => \inst|Z80|u0|F~91_combout\,
	datad => \inst|Z80|u0|F~90_combout\,
	combout => \inst|Z80|u0|F~92_combout\);

-- Location: LCCOMB_X17_Y17_N22
\inst|Z80|u0|F~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~93_combout\ = (\inst|Z80|u0|F[3]~64_combout\ & ((\inst|Z80|u0|F[3]~108_combout\) # ((\inst|Z80|u0|F~92_combout\)))) # (!\inst|Z80|u0|F[3]~64_combout\ & (!\inst|Z80|u0|F[3]~108_combout\ & ((\inst|Z80|u0|Save_Mux[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F[3]~64_combout\,
	datab => \inst|Z80|u0|F[3]~108_combout\,
	datac => \inst|Z80|u0|F~92_combout\,
	datad => \inst|Z80|u0|Save_Mux[3]~1_combout\,
	combout => \inst|Z80|u0|F~93_combout\);

-- Location: LCCOMB_X18_Y20_N26
\inst|Z80|u0|alu|Q_t~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~214_combout\ = (\inst|Z80|u0|BusB\(3)) # ((\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(5) & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Q_t~214_combout\);

-- Location: LCCOMB_X18_Y20_N28
\inst|Z80|u0|alu|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux35~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (((\inst|Z80|u0|ALU_Op_r\(1))))) # (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|ALU_Op_r\(1) & (\inst|Z80|u0|alu|Q_t~214_combout\)) # (!\inst|Z80|u0|ALU_Op_r\(1) & 
-- ((\inst|Z80|u0|alu|Q_t~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~214_combout\,
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|alu|Q_t~215_combout\,
	combout => \inst|Z80|u0|alu|Mux35~0_combout\);

-- Location: LCCOMB_X18_Y20_N30
\inst|Z80|u0|alu|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux35~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(3) & (\inst|Z80|u0|alu|Mux35~0_combout\ $ (\inst|Z80|u0|alu|Mux7~2_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|alu|Mux35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux35~0_combout\,
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|alu|Mux7~2_combout\,
	combout => \inst|Z80|u0|alu|Mux35~1_combout\);

-- Location: LCCOMB_X18_Y20_N6
\inst|Z80|u0|alu|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux35~3_combout\ = (\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|alu|Mux33~0_combout\) # ((\inst|Z80|u0|alu|Mux35~2_combout\)))) # (!\inst|Z80|u0|alu|Mux33~1_combout\ & (!\inst|Z80|u0|alu|Mux33~0_combout\ & 
-- ((\inst|Z80|u0|alu|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux33~1_combout\,
	datab => \inst|Z80|u0|alu|Mux33~0_combout\,
	datac => \inst|Z80|u0|alu|Mux35~2_combout\,
	datad => \inst|Z80|u0|alu|Mux12~3_combout\,
	combout => \inst|Z80|u0|alu|Mux35~3_combout\);

-- Location: LCCOMB_X18_Y20_N22
\inst|Z80|u0|alu|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux35~4_combout\ = (\inst|Z80|u0|alu|Mux33~0_combout\ & ((\inst|Z80|u0|alu|Mux35~3_combout\ & (\inst|Z80|u0|alu|Q_t~216_combout\)) # (!\inst|Z80|u0|alu|Mux35~3_combout\ & ((\inst|Z80|u0|alu|Mux35~1_combout\))))) # 
-- (!\inst|Z80|u0|alu|Mux33~0_combout\ & (((\inst|Z80|u0|alu|Mux35~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~216_combout\,
	datab => \inst|Z80|u0|alu|Mux33~0_combout\,
	datac => \inst|Z80|u0|alu|Mux35~1_combout\,
	datad => \inst|Z80|u0|alu|Mux35~3_combout\,
	combout => \inst|Z80|u0|alu|Mux35~4_combout\);

-- Location: LCCOMB_X17_Y17_N14
\inst|Z80|u0|F~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~94_combout\ = (\inst|Z80|u0|F[3]~108_combout\ & ((\inst|Z80|u0|F~93_combout\ & (!\inst|Z80|u0|BusB\(3))) # (!\inst|Z80|u0|F~93_combout\ & ((!\inst|Z80|u0|alu|Mux35~4_combout\))))) # (!\inst|Z80|u0|F[3]~108_combout\ & 
-- (((!\inst|Z80|u0|F~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(3),
	datab => \inst|Z80|u0|F[3]~108_combout\,
	datac => \inst|Z80|u0|F~93_combout\,
	datad => \inst|Z80|u0|alu|Mux35~4_combout\,
	combout => \inst|Z80|u0|F~94_combout\);

-- Location: FF_X17_Y17_N15
\inst|Z80|u0|F[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~94_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|F[3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(3));

-- Location: LCCOMB_X18_Y14_N18
\inst|Z80|u0|BusB~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~11_combout\ = (\inst|Z80|u0|BusB[4]~9_combout\ & ((\inst|Z80|u0|BusB[4]~10_combout\ & ((\inst|Z80|u0|PC\(3)))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & (!\inst|Z80|u0|F\(3))))) # (!\inst|Z80|u0|BusB[4]~9_combout\ & 
-- (((\inst|Z80|u0|BusB[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(3),
	datab => \inst|Z80|u0|PC\(3),
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|BusB[4]~10_combout\,
	combout => \inst|Z80|u0|BusB~11_combout\);

-- Location: LCCOMB_X18_Y14_N8
\inst|Z80|u0|BusB~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~12_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~11_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~11_combout\ & (!\inst|Z80|u0|SP\(11))) # (!\inst|Z80|u0|BusB~11_combout\ & 
-- ((!\inst|Z80|u0|SP\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(11),
	datab => \inst|Z80|u0|SP\(3),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~11_combout\,
	combout => \inst|Z80|u0|BusB~12_combout\);

-- Location: LCCOMB_X17_Y17_N20
\inst|Z80|u0|BusB~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~15_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & (((\inst|Z80|u0|BusB[4]~13_combout\) # (\inst|Z80|u0|Regs|Mux20~4_combout\)))) # (!\inst|Z80|u0|BusB[4]~14_combout\ & (!\inst|Z80|u0|ACC\(3) & (!\inst|Z80|u0|BusB[4]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~14_combout\,
	datab => \inst|Z80|u0|ACC\(3),
	datac => \inst|Z80|u0|BusB[4]~13_combout\,
	datad => \inst|Z80|u0|Regs|Mux20~4_combout\,
	combout => \inst|Z80|u0|BusB~15_combout\);

-- Location: LCCOMB_X17_Y17_N26
\inst|Z80|u0|BusB~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~16_combout\ = (\inst|Z80|u0|BusB[4]~13_combout\ & ((\inst|Z80|u0|BusB~15_combout\ & (\inst|Z80|u0|Regs|Mux28~4_combout\)) # (!\inst|Z80|u0|BusB~15_combout\ & ((\inst|Z80|u0|BusB~12_combout\))))) # (!\inst|Z80|u0|BusB[4]~13_combout\ & 
-- (((\inst|Z80|u0|BusB~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux28~4_combout\,
	datab => \inst|Z80|u0|BusB[4]~13_combout\,
	datac => \inst|Z80|u0|BusB~12_combout\,
	datad => \inst|Z80|u0|BusB~15_combout\,
	combout => \inst|Z80|u0|BusB~16_combout\);

-- Location: LCCOMB_X17_Y17_N28
\inst|Z80|u0|BusB~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~21_combout\ = (!\inst|Z80|u0|BusB~20_combout\ & ((\inst|Z80|u0|BusB[4]~17_combout\ & (\inst|Z80|u0|PC\(11))) # (!\inst|Z80|u0|BusB[4]~17_combout\ & ((\inst|Z80|u0|BusB~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~17_combout\,
	datab => \inst|Z80|u0|PC\(11),
	datac => \inst|Z80|u0|BusB~16_combout\,
	datad => \inst|Z80|u0|BusB~20_combout\,
	combout => \inst|Z80|u0|BusB~21_combout\);

-- Location: LCCOMB_X17_Y17_N10
\inst|Z80|u0|BusB~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~22_combout\ = (\inst|Z80|u0|BusB~21_combout\) # ((\inst|Z80|DI_Reg\(3) & \inst|Z80|u0|BusB[4]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(3),
	datac => \inst|Z80|u0|BusB[4]~19_combout\,
	datad => \inst|Z80|u0|BusB~21_combout\,
	combout => \inst|Z80|u0|BusB~22_combout\);

-- Location: FF_X17_Y17_N11
\inst|Z80|u0|BusB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(3));

-- Location: LCCOMB_X17_Y17_N0
\inst|Z80|u0|Save_Mux[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[3]~0_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|alu|Mux35~4_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|DI_Reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(3),
	datab => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datac => \inst|Z80|u0|Save_ALU_r~q\,
	datad => \inst|Z80|u0|alu|Mux35~4_combout\,
	combout => \inst|Z80|u0|Save_Mux[3]~0_combout\);

-- Location: LCCOMB_X17_Y17_N2
\inst|Z80|u0|Save_Mux[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[3]~1_combout\ = (\inst|Z80|u0|Save_Mux[3]~0_combout\) # ((\inst|Z80|u0|BusB\(3) & \inst|Z80|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(3),
	datab => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[3]~0_combout\,
	combout => \inst|Z80|u0|Save_Mux[3]~1_combout\);

-- Location: LCCOMB_X12_Y17_N24
\inst|Z80|u0|RegDIH[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[3]~10_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIH[3]~0_combout\) # ((\inst|Z80|u0|Save_Mux[3]~1_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (!\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- (\inst|Z80|u0|RegBusA_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|RegBusA_r\(11),
	datad => \inst|Z80|u0|Save_Mux[3]~1_combout\,
	combout => \inst|Z80|u0|RegDIH[3]~10_combout\);

-- Location: LCCOMB_X12_Y17_N4
\inst|Z80|u0|RegDIH[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[3]~11_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[3]~10_combout\ & (\inst|Z80|u0|Regs|Mux20~4_combout\)) # (!\inst|Z80|u0|RegDIH[3]~10_combout\ & ((\inst|Z80|u0|Add8~22_combout\))))) # 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux20~4_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datac => \inst|Z80|u0|Add8~22_combout\,
	datad => \inst|Z80|u0|RegDIH[3]~10_combout\,
	combout => \inst|Z80|u0|RegDIH[3]~11_combout\);

-- Location: LCCOMB_X13_Y17_N16
\inst|Z80|u0|Regs|RegsH[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[0][3]~feeder_combout\ = \inst|Z80|u0|RegDIH[3]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|RegDIH[3]~11_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[0][3]~feeder_combout\);

-- Location: FF_X13_Y17_N17
\inst|Z80|u0|Regs|RegsH[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[0][3]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[0][3]~q\);

-- Location: LCCOMB_X11_Y14_N16
\inst|Z80|u0|Regs|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux36~2_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|RegsH[1][3]~q\))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (\inst|Z80|u0|Regs|RegsH[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][3]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[1][3]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux36~2_combout\);

-- Location: LCCOMB_X12_Y17_N14
\inst|Z80|u0|Regs|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux36~3_combout\ = (\inst|Z80|u0|Regs|Mux36~2_combout\ & (((\inst|Z80|u0|Regs|RegsH[3][3]~q\) # (!\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|Regs|Mux36~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][3]~q\ & ((\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux36~2_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[2][3]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[3][3]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux36~3_combout\);

-- Location: LCCOMB_X13_Y14_N20
\inst|Z80|u0|Regs|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux36~0_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[6][3]~q\) # ((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|Regs|RegsH[4][3]~q\ & !\inst|Z80|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[6][3]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[4][3]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux36~0_combout\);

-- Location: LCCOMB_X13_Y14_N18
\inst|Z80|u0|Regs|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux36~1_combout\ = (\inst|Z80|u0|Regs|Mux36~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[7][3]~q\) # (!\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|Regs|Mux36~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][3]~q\ & ((\inst|Z80|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[5][3]~q\,
	datab => \inst|Z80|u0|Regs|Mux36~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[7][3]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux36~1_combout\);

-- Location: LCCOMB_X13_Y14_N26
\inst|Z80|u0|Regs|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux36~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux36~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux36~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux36~3_combout\,
	datab => \inst|Z80|u0|RegAddrC\(2),
	datad => \inst|Z80|u0|Regs|Mux36~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux36~4_combout\);

-- Location: LCCOMB_X16_Y14_N14
\inst|Z80|u0|Regs|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux39~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[6][0]~q\))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (\inst|Z80|u0|Regs|RegsH[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[4][0]~q\,
	datab => \inst|Z80|u0|RegAddrC\(0),
	datac => \inst|Z80|u0|Regs|RegsH[6][0]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux39~0_combout\);

-- Location: LCCOMB_X12_Y14_N4
\inst|Z80|u0|Regs|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux39~1_combout\ = (\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|Mux39~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][0]~q\))) # (!\inst|Z80|u0|Regs|Mux39~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][0]~q\)))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (((\inst|Z80|u0|Regs|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|Regs|RegsH[5][0]~q\,
	datac => \inst|Z80|u0|Regs|Mux39~0_combout\,
	datad => \inst|Z80|u0|Regs|RegsH[7][0]~q\,
	combout => \inst|Z80|u0|Regs|Mux39~1_combout\);

-- Location: LCCOMB_X11_Y14_N4
\inst|Z80|u0|Regs|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux39~2_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|Regs|RegsH[1][0]~q\))) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- (\inst|Z80|u0|Regs|RegsH[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][0]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[1][0]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux39~2_combout\);

-- Location: LCCOMB_X12_Y17_N26
\inst|Z80|u0|Regs|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux39~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux39~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][0]~q\)) # (!\inst|Z80|u0|Regs|Mux39~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][0]~q\))))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (((\inst|Z80|u0|Regs|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][0]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[2][0]~q\,
	datad => \inst|Z80|u0|Regs|Mux39~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux39~3_combout\);

-- Location: LCCOMB_X12_Y14_N16
\inst|Z80|u0|Regs|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux39~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux39~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux39~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrC\(2),
	datac => \inst|Z80|u0|Regs|Mux39~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux39~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux39~4_combout\);

-- Location: LCCOMB_X25_Y14_N2
\inst|Z80|u0|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~2_combout\ = (\inst|Z80|u0|Regs|Mux46~4_combout\ & ((\inst|Z80|DI_Reg\(1) & (\inst|Z80|u0|Add5~1\ & VCC)) # (!\inst|Z80|DI_Reg\(1) & (!\inst|Z80|u0|Add5~1\)))) # (!\inst|Z80|u0|Regs|Mux46~4_combout\ & ((\inst|Z80|DI_Reg\(1) & 
-- (!\inst|Z80|u0|Add5~1\)) # (!\inst|Z80|DI_Reg\(1) & ((\inst|Z80|u0|Add5~1\) # (GND)))))
-- \inst|Z80|u0|Add5~3\ = CARRY((\inst|Z80|u0|Regs|Mux46~4_combout\ & (!\inst|Z80|DI_Reg\(1) & !\inst|Z80|u0|Add5~1\)) # (!\inst|Z80|u0|Regs|Mux46~4_combout\ & ((!\inst|Z80|u0|Add5~1\) # (!\inst|Z80|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux46~4_combout\,
	datab => \inst|Z80|DI_Reg\(1),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~1\,
	combout => \inst|Z80|u0|Add5~2_combout\,
	cout => \inst|Z80|u0|Add5~3\);

-- Location: LCCOMB_X25_Y14_N4
\inst|Z80|u0|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~4_combout\ = ((\inst|Z80|u0|Regs|Mux45~4_combout\ $ (\inst|Z80|DI_Reg\(2) $ (!\inst|Z80|u0|Add5~3\)))) # (GND)
-- \inst|Z80|u0|Add5~5\ = CARRY((\inst|Z80|u0|Regs|Mux45~4_combout\ & ((\inst|Z80|DI_Reg\(2)) # (!\inst|Z80|u0|Add5~3\))) # (!\inst|Z80|u0|Regs|Mux45~4_combout\ & (\inst|Z80|DI_Reg\(2) & !\inst|Z80|u0|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux45~4_combout\,
	datab => \inst|Z80|DI_Reg\(2),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~3\,
	combout => \inst|Z80|u0|Add5~4_combout\,
	cout => \inst|Z80|u0|Add5~5\);

-- Location: LCCOMB_X25_Y14_N6
\inst|Z80|u0|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~6_combout\ = (\inst|Z80|DI_Reg\(3) & ((\inst|Z80|u0|Regs|Mux44~4_combout\ & (\inst|Z80|u0|Add5~5\ & VCC)) # (!\inst|Z80|u0|Regs|Mux44~4_combout\ & (!\inst|Z80|u0|Add5~5\)))) # (!\inst|Z80|DI_Reg\(3) & ((\inst|Z80|u0|Regs|Mux44~4_combout\ 
-- & (!\inst|Z80|u0|Add5~5\)) # (!\inst|Z80|u0|Regs|Mux44~4_combout\ & ((\inst|Z80|u0|Add5~5\) # (GND)))))
-- \inst|Z80|u0|Add5~7\ = CARRY((\inst|Z80|DI_Reg\(3) & (!\inst|Z80|u0|Regs|Mux44~4_combout\ & !\inst|Z80|u0|Add5~5\)) # (!\inst|Z80|DI_Reg\(3) & ((!\inst|Z80|u0|Add5~5\) # (!\inst|Z80|u0|Regs|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(3),
	datab => \inst|Z80|u0|Regs|Mux44~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add5~5\,
	combout => \inst|Z80|u0|Add5~6_combout\,
	cout => \inst|Z80|u0|Add5~7\);

-- Location: LCCOMB_X25_Y14_N8
\inst|Z80|u0|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~8_combout\ = ((\inst|Z80|u0|Regs|Mux43~4_combout\ $ (\inst|Z80|DI_Reg\(4) $ (!\inst|Z80|u0|Add5~7\)))) # (GND)
-- \inst|Z80|u0|Add5~9\ = CARRY((\inst|Z80|u0|Regs|Mux43~4_combout\ & ((\inst|Z80|DI_Reg\(4)) # (!\inst|Z80|u0|Add5~7\))) # (!\inst|Z80|u0|Regs|Mux43~4_combout\ & (\inst|Z80|DI_Reg\(4) & !\inst|Z80|u0|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux43~4_combout\,
	datab => \inst|Z80|DI_Reg\(4),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~7\,
	combout => \inst|Z80|u0|Add5~8_combout\,
	cout => \inst|Z80|u0|Add5~9\);

-- Location: LCCOMB_X25_Y14_N10
\inst|Z80|u0|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~10_combout\ = (\inst|Z80|DI_Reg\(5) & ((\inst|Z80|u0|Regs|Mux42~4_combout\ & (\inst|Z80|u0|Add5~9\ & VCC)) # (!\inst|Z80|u0|Regs|Mux42~4_combout\ & (!\inst|Z80|u0|Add5~9\)))) # (!\inst|Z80|DI_Reg\(5) & 
-- ((\inst|Z80|u0|Regs|Mux42~4_combout\ & (!\inst|Z80|u0|Add5~9\)) # (!\inst|Z80|u0|Regs|Mux42~4_combout\ & ((\inst|Z80|u0|Add5~9\) # (GND)))))
-- \inst|Z80|u0|Add5~11\ = CARRY((\inst|Z80|DI_Reg\(5) & (!\inst|Z80|u0|Regs|Mux42~4_combout\ & !\inst|Z80|u0|Add5~9\)) # (!\inst|Z80|DI_Reg\(5) & ((!\inst|Z80|u0|Add5~9\) # (!\inst|Z80|u0|Regs|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(5),
	datab => \inst|Z80|u0|Regs|Mux42~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add5~9\,
	combout => \inst|Z80|u0|Add5~10_combout\,
	cout => \inst|Z80|u0|Add5~11\);

-- Location: LCCOMB_X25_Y14_N12
\inst|Z80|u0|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~12_combout\ = ((\inst|Z80|u0|Regs|Mux41~4_combout\ $ (\inst|Z80|DI_Reg\(6) $ (!\inst|Z80|u0|Add5~11\)))) # (GND)
-- \inst|Z80|u0|Add5~13\ = CARRY((\inst|Z80|u0|Regs|Mux41~4_combout\ & ((\inst|Z80|DI_Reg\(6)) # (!\inst|Z80|u0|Add5~11\))) # (!\inst|Z80|u0|Regs|Mux41~4_combout\ & (\inst|Z80|DI_Reg\(6) & !\inst|Z80|u0|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux41~4_combout\,
	datab => \inst|Z80|DI_Reg\(6),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~11\,
	combout => \inst|Z80|u0|Add5~12_combout\,
	cout => \inst|Z80|u0|Add5~13\);

-- Location: LCCOMB_X25_Y14_N14
\inst|Z80|u0|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~14_combout\ = (\inst|Z80|u0|Regs|Mux40~4_combout\ & ((\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|Add5~13\ & VCC)) # (!\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add5~13\)))) # (!\inst|Z80|u0|Regs|Mux40~4_combout\ & ((\inst|Z80|DI_Reg\(7) & 
-- (!\inst|Z80|u0|Add5~13\)) # (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|Add5~13\) # (GND)))))
-- \inst|Z80|u0|Add5~15\ = CARRY((\inst|Z80|u0|Regs|Mux40~4_combout\ & (!\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~13\)) # (!\inst|Z80|u0|Regs|Mux40~4_combout\ & ((!\inst|Z80|u0|Add5~13\) # (!\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux40~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~13\,
	combout => \inst|Z80|u0|Add5~14_combout\,
	cout => \inst|Z80|u0|Add5~15\);

-- Location: LCCOMB_X25_Y14_N16
\inst|Z80|u0|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~16_combout\ = ((\inst|Z80|u0|Regs|Mux39~4_combout\ $ (\inst|Z80|DI_Reg\(7) $ (!\inst|Z80|u0|Add5~15\)))) # (GND)
-- \inst|Z80|u0|Add5~17\ = CARRY((\inst|Z80|u0|Regs|Mux39~4_combout\ & ((\inst|Z80|DI_Reg\(7)) # (!\inst|Z80|u0|Add5~15\))) # (!\inst|Z80|u0|Regs|Mux39~4_combout\ & (\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux39~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~15\,
	combout => \inst|Z80|u0|Add5~16_combout\,
	cout => \inst|Z80|u0|Add5~17\);

-- Location: LCCOMB_X25_Y14_N18
\inst|Z80|u0|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~18_combout\ = (\inst|Z80|u0|Regs|Mux38~4_combout\ & ((\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|Add5~17\ & VCC)) # (!\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add5~17\)))) # (!\inst|Z80|u0|Regs|Mux38~4_combout\ & ((\inst|Z80|DI_Reg\(7) & 
-- (!\inst|Z80|u0|Add5~17\)) # (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|Add5~17\) # (GND)))))
-- \inst|Z80|u0|Add5~19\ = CARRY((\inst|Z80|u0|Regs|Mux38~4_combout\ & (!\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~17\)) # (!\inst|Z80|u0|Regs|Mux38~4_combout\ & ((!\inst|Z80|u0|Add5~17\) # (!\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux38~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~17\,
	combout => \inst|Z80|u0|Add5~18_combout\,
	cout => \inst|Z80|u0|Add5~19\);

-- Location: LCCOMB_X25_Y14_N20
\inst|Z80|u0|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~20_combout\ = ((\inst|Z80|u0|Regs|Mux37~4_combout\ $ (\inst|Z80|DI_Reg\(7) $ (!\inst|Z80|u0|Add5~19\)))) # (GND)
-- \inst|Z80|u0|Add5~21\ = CARRY((\inst|Z80|u0|Regs|Mux37~4_combout\ & ((\inst|Z80|DI_Reg\(7)) # (!\inst|Z80|u0|Add5~19\))) # (!\inst|Z80|u0|Regs|Mux37~4_combout\ & (\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux37~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~19\,
	combout => \inst|Z80|u0|Add5~20_combout\,
	cout => \inst|Z80|u0|Add5~21\);

-- Location: LCCOMB_X25_Y14_N22
\inst|Z80|u0|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~22_combout\ = (\inst|Z80|u0|Regs|Mux36~4_combout\ & ((\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|Add5~21\ & VCC)) # (!\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add5~21\)))) # (!\inst|Z80|u0|Regs|Mux36~4_combout\ & ((\inst|Z80|DI_Reg\(7) & 
-- (!\inst|Z80|u0|Add5~21\)) # (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|Add5~21\) # (GND)))))
-- \inst|Z80|u0|Add5~23\ = CARRY((\inst|Z80|u0|Regs|Mux36~4_combout\ & (!\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~21\)) # (!\inst|Z80|u0|Regs|Mux36~4_combout\ & ((!\inst|Z80|u0|Add5~21\) # (!\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux36~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~21\,
	combout => \inst|Z80|u0|Add5~22_combout\,
	cout => \inst|Z80|u0|Add5~23\);

-- Location: LCCOMB_X24_Y14_N18
\inst|Z80|u0|TmpAddr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~32_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|DI_Reg\(3))))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\ & ((\inst|Z80|u0|Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|DI_Reg\(3),
	datad => \inst|Z80|u0|Add5~22_combout\,
	combout => \inst|Z80|u0|TmpAddr~32_combout\);

-- Location: LCCOMB_X24_Y14_N26
\inst|Z80|u0|TmpAddr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~52_combout\ = (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & (!\inst|Z80|u0|TState\(2) & \inst|Z80|u0|TmpAddr~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(1),
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|TState\(2),
	datad => \inst|Z80|u0|TmpAddr~32_combout\,
	combout => \inst|Z80|u0|TmpAddr~52_combout\);

-- Location: LCCOMB_X26_Y14_N4
\inst|Z80|u0|TmpAddr[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr[14]~29_combout\ = ((\inst|Z80|Equal1~0_combout\ & \inst|Z80|u0|mcode|Mux268~2_combout\)) # (!\inst|Z80|u0|TmpAddr[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|TmpAddr[14]~28_combout\,
	datad => \inst|Z80|u0|mcode|Mux268~2_combout\,
	combout => \inst|Z80|u0|TmpAddr[14]~29_combout\);

-- Location: FF_X24_Y14_N27
\inst|Z80|u0|TmpAddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~52_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(11));

-- Location: LCCOMB_X26_Y12_N28
\inst|Z80|u0|PC[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~9_combout\ = (\inst|Z80|u0|mcode|Mux290~3_combout\) # ((\inst|Z80|u0|process_0~4_combout\ & !\inst|Z80|u0|mcode|Mux297~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux297~0_combout\,
	combout => \inst|Z80|u0|PC[13]~9_combout\);

-- Location: LCCOMB_X28_Y17_N16
\inst|Z80|u0|mcode|Mux103~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~2_combout\ = (\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(1) $ (\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux103~2_combout\);

-- Location: LCCOMB_X28_Y15_N28
\inst|Z80|u0|mcode|Mux103~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~3_combout\ = (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(0) & \inst|Z80|u0|mcode|Mux147~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux103~3_combout\);

-- Location: LCCOMB_X28_Y15_N10
\inst|Z80|u0|mcode|Mux103~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~4_combout\ = (\inst|Z80|u0|mcode|Mux103~2_combout\ & ((\inst|Z80|u0|mcode|Mux103~3_combout\) # ((\inst|Z80|u0|mcode|Mux103~1_combout\ & \inst|Z80|u0|mcode|Mux299~0_combout\)))) # (!\inst|Z80|u0|mcode|Mux103~2_combout\ & 
-- (\inst|Z80|u0|mcode|Mux103~1_combout\ & (\inst|Z80|u0|mcode|Mux299~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux103~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux103~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux299~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux103~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux103~4_combout\);

-- Location: LCCOMB_X28_Y15_N2
\inst|Z80|u0|mcode|Mux103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~0_combout\ = (\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux103~0_combout\);

-- Location: LCCOMB_X28_Y15_N12
\inst|Z80|u0|mcode|Mux103~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~6_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux147~5_combout\ & ((\inst|Z80|u0|mcode|Mux45~2_combout\) # (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux103~6_combout\);

-- Location: LCCOMB_X28_Y15_N6
\inst|Z80|u0|mcode|Mux103~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux103~7_combout\ = (\inst|Z80|u0|mcode|Mux103~4_combout\ & ((\inst|Z80|u0|Equal3~0_combout\) # ((\inst|Z80|u0|mcode|Mux103~0_combout\ & \inst|Z80|u0|mcode|Mux103~6_combout\)))) # (!\inst|Z80|u0|mcode|Mux103~4_combout\ & 
-- (\inst|Z80|u0|mcode|Mux103~0_combout\ & ((\inst|Z80|u0|mcode|Mux103~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux103~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux103~0_combout\,
	datac => \inst|Z80|u0|Equal3~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux103~6_combout\,
	combout => \inst|Z80|u0|mcode|Mux103~7_combout\);

-- Location: LCCOMB_X28_Y15_N26
\inst|Z80|u0|PC[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~4_combout\ = (!\inst|Z80|u0|mcode|Mux297~0_combout\ & (!\inst|Z80|u0|mcode|Mux290~2_combout\ & ((!\inst|Z80|u0|mcode|Mux103~7_combout\) # (!\inst|Z80|u0|mcode|Mux258~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux290~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux103~7_combout\,
	combout => \inst|Z80|u0|PC[13]~4_combout\);

-- Location: LCCOMB_X24_Y11_N24
\inst|Z80|u0|PC~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~32_combout\ = (\inst|Z80|u0|PC[13]~9_combout\ & (((\inst|Z80|u0|PC[13]~4_combout\)))) # (!\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|u0|PC[13]~4_combout\ & (\inst|Z80|u0|I\(3))) # (!\inst|Z80|u0|PC[13]~4_combout\ & 
-- ((\inst|Z80|u0|Regs|Mux36~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|I\(3),
	datab => \inst|Z80|u0|PC[13]~9_combout\,
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|Regs|Mux36~4_combout\,
	combout => \inst|Z80|u0|PC~32_combout\);

-- Location: LCCOMB_X24_Y11_N14
\inst|Z80|u0|PC~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~33_combout\ = (\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|u0|PC~32_combout\ & ((\inst|Z80|u0|TmpAddr\(11)))) # (!\inst|Z80|u0|PC~32_combout\ & (\inst|Z80|DI_Reg\(3))))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- (((\inst|Z80|u0|PC~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(3),
	datab => \inst|Z80|u0|TmpAddr\(11),
	datac => \inst|Z80|u0|PC[13]~9_combout\,
	datad => \inst|Z80|u0|PC~32_combout\,
	combout => \inst|Z80|u0|PC~33_combout\);

-- Location: LCCOMB_X21_Y13_N12
\inst|Z80|u0|PC~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~34_combout\ = (\inst|Z80|u0|PC[13]~8_combout\ & (\inst|Z80|u0|PC[13]~79_combout\)) # (!\inst|Z80|u0|PC[13]~8_combout\ & ((\inst|Z80|u0|PC[13]~79_combout\ & (\inst|Z80|u0|Add2~22_combout\)) # (!\inst|Z80|u0|PC[13]~79_combout\ & 
-- ((\inst|Z80|u0|PC~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~8_combout\,
	datab => \inst|Z80|u0|PC[13]~79_combout\,
	datac => \inst|Z80|u0|Add2~22_combout\,
	datad => \inst|Z80|u0|PC~33_combout\,
	combout => \inst|Z80|u0|PC~34_combout\);

-- Location: LCCOMB_X22_Y13_N12
\inst|Z80|u0|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~12_combout\ = (\inst|Z80|u0|PC\(6) & (\inst|Z80|u0|Add3~11\ $ (GND))) # (!\inst|Z80|u0|PC\(6) & (!\inst|Z80|u0|Add3~11\ & VCC))
-- \inst|Z80|u0|Add3~13\ = CARRY((\inst|Z80|u0|PC\(6) & !\inst|Z80|u0|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(6),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~11\,
	combout => \inst|Z80|u0|Add3~12_combout\,
	cout => \inst|Z80|u0|Add3~13\);

-- Location: LCCOMB_X22_Y13_N14
\inst|Z80|u0|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~14_combout\ = (\inst|Z80|u0|PC\(7) & (!\inst|Z80|u0|Add3~13\)) # (!\inst|Z80|u0|PC\(7) & ((\inst|Z80|u0|Add3~13\) # (GND)))
-- \inst|Z80|u0|Add3~15\ = CARRY((!\inst|Z80|u0|Add3~13\) # (!\inst|Z80|u0|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~13\,
	combout => \inst|Z80|u0|Add3~14_combout\,
	cout => \inst|Z80|u0|Add3~15\);

-- Location: LCCOMB_X22_Y13_N16
\inst|Z80|u0|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~16_combout\ = (\inst|Z80|u0|PC\(8) & (\inst|Z80|u0|Add3~15\ $ (GND))) # (!\inst|Z80|u0|PC\(8) & (!\inst|Z80|u0|Add3~15\ & VCC))
-- \inst|Z80|u0|Add3~17\ = CARRY((\inst|Z80|u0|PC\(8) & !\inst|Z80|u0|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(8),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~15\,
	combout => \inst|Z80|u0|Add3~16_combout\,
	cout => \inst|Z80|u0|Add3~17\);

-- Location: LCCOMB_X22_Y13_N18
\inst|Z80|u0|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~18_combout\ = (\inst|Z80|u0|PC\(9) & (!\inst|Z80|u0|Add3~17\)) # (!\inst|Z80|u0|PC\(9) & ((\inst|Z80|u0|Add3~17\) # (GND)))
-- \inst|Z80|u0|Add3~19\ = CARRY((!\inst|Z80|u0|Add3~17\) # (!\inst|Z80|u0|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(9),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~17\,
	combout => \inst|Z80|u0|Add3~18_combout\,
	cout => \inst|Z80|u0|Add3~19\);

-- Location: LCCOMB_X22_Y13_N20
\inst|Z80|u0|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~20_combout\ = (\inst|Z80|u0|PC\(10) & (\inst|Z80|u0|Add3~19\ $ (GND))) # (!\inst|Z80|u0|PC\(10) & (!\inst|Z80|u0|Add3~19\ & VCC))
-- \inst|Z80|u0|Add3~21\ = CARRY((\inst|Z80|u0|PC\(10) & !\inst|Z80|u0|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(10),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~19\,
	combout => \inst|Z80|u0|Add3~20_combout\,
	cout => \inst|Z80|u0|Add3~21\);

-- Location: LCCOMB_X22_Y13_N22
\inst|Z80|u0|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~22_combout\ = (\inst|Z80|u0|PC\(11) & (!\inst|Z80|u0|Add3~21\)) # (!\inst|Z80|u0|PC\(11) & ((\inst|Z80|u0|Add3~21\) # (GND)))
-- \inst|Z80|u0|Add3~23\ = CARRY((!\inst|Z80|u0|Add3~21\) # (!\inst|Z80|u0|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(11),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~21\,
	combout => \inst|Z80|u0|Add3~22_combout\,
	cout => \inst|Z80|u0|Add3~23\);

-- Location: LCCOMB_X21_Y12_N18
\inst|Z80|u0|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~18_combout\ = (\inst|Z80|u0|PC\(10) & (\inst|Z80|u0|Add4~17\ & VCC)) # (!\inst|Z80|u0|PC\(10) & (!\inst|Z80|u0|Add4~17\))
-- \inst|Z80|u0|Add4~19\ = CARRY((!\inst|Z80|u0|PC\(10) & !\inst|Z80|u0|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(10),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~17\,
	combout => \inst|Z80|u0|Add4~18_combout\,
	cout => \inst|Z80|u0|Add4~19\);

-- Location: LCCOMB_X21_Y12_N20
\inst|Z80|u0|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~20_combout\ = (\inst|Z80|u0|PC\(11) & ((GND) # (!\inst|Z80|u0|Add4~19\))) # (!\inst|Z80|u0|PC\(11) & (\inst|Z80|u0|Add4~19\ $ (GND)))
-- \inst|Z80|u0|Add4~21\ = CARRY((\inst|Z80|u0|PC\(11)) # (!\inst|Z80|u0|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(11),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~19\,
	combout => \inst|Z80|u0|Add4~20_combout\,
	cout => \inst|Z80|u0|Add4~21\);

-- Location: LCCOMB_X21_Y13_N24
\inst|Z80|u0|PC~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~35_combout\ = (\inst|Z80|u0|PC~34_combout\ & (((\inst|Z80|u0|Add4~20_combout\) # (!\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC~34_combout\ & (\inst|Z80|u0|Add3~22_combout\ & ((\inst|Z80|u0|PC[13]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC~34_combout\,
	datab => \inst|Z80|u0|Add3~22_combout\,
	datac => \inst|Z80|u0|Add4~20_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~35_combout\);

-- Location: LCCOMB_X25_Y13_N30
\inst|Z80|u0|PC[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~14_combout\ = ((\inst|Z80|u0|process_0~5_combout\ & (!\inst|Z80|u0|mcode|Inc_PC~3_combout\ & \inst|Z80|u0|PC[13]~5_combout\))) # (!\inst|Z80|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|mcode|Inc_PC~3_combout\,
	datad => \inst|Z80|u0|PC[13]~5_combout\,
	combout => \inst|Z80|u0|PC[13]~14_combout\);

-- Location: LCCOMB_X28_Y15_N30
\inst|Z80|u0|PC[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~15_combout\ = (((\inst|Z80|u0|IR\(7)) # (!\inst|Z80|u0|Equal3~2_combout\)) # (!\inst|Z80|u0|mcode|Mux147~5_combout\)) # (!\inst|Z80|u0|mcode|Mux244~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datac => \inst|Z80|u0|Equal3~2_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|PC[13]~15_combout\);

-- Location: LCCOMB_X28_Y15_N4
\inst|Z80|u0|PC[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~16_combout\ = (!\inst|Z80|u0|mcode|Mux103~7_combout\ & (((\inst|Z80|u0|IR\(4)) # (!\inst|Z80|u0|mcode|Mux110~0_combout\)) # (!\inst|Z80|u0|mcode|Mux110~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux110~0_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux103~7_combout\,
	combout => \inst|Z80|u0|PC[13]~16_combout\);

-- Location: LCCOMB_X28_Y15_N18
\inst|Z80|u0|PC[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~17_combout\ = (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|PC[13]~15_combout\)) # (!\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|ISet\(0)) # (\inst|Z80|u0|PC[13]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~15_combout\,
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|PC[13]~16_combout\,
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|PC[13]~17_combout\);

-- Location: LCCOMB_X25_Y13_N8
\inst|Z80|u0|PC[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~18_combout\ = (\inst|Z80|u0|PC[13]~14_combout\ & (((\inst|Z80|u0|A[14]~2_combout\ & \inst|Z80|u0|PC[13]~17_combout\)) # (!\inst|Z80|u0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~14_combout\,
	datab => \inst|Z80|u0|A[14]~2_combout\,
	datac => \inst|Z80|u0|PC[13]~17_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|PC[13]~18_combout\);

-- Location: LCCOMB_X25_Y13_N2
\inst|Z80|u0|PC[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~19_combout\ = (!\inst|Z80|u0|PC[13]~18_combout\ & ((\inst|Z80|u0|process_0~5_combout\) # ((\inst|Z80|Equal3~0_combout\ & !\inst|Z80|u0|process_0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|PC[13]~18_combout\,
	datad => \inst|Z80|u0|process_0~14_combout\,
	combout => \inst|Z80|u0|PC[13]~19_combout\);

-- Location: FF_X21_Y13_N25
\inst|Z80|u0|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~35_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(11));

-- Location: LCCOMB_X19_Y13_N24
\inst|Z80|u0|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~24_combout\ = ((\inst|Z80|u0|PC\(12) $ (\inst|Z80|DI_Reg\(7) $ (!\inst|Z80|u0|Add2~23\)))) # (GND)
-- \inst|Z80|u0|Add2~25\ = CARRY((\inst|Z80|u0|PC\(12) & ((\inst|Z80|DI_Reg\(7)) # (!\inst|Z80|u0|Add2~23\))) # (!\inst|Z80|u0|PC\(12) & (\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(12),
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~23\,
	combout => \inst|Z80|u0|Add2~24_combout\,
	cout => \inst|Z80|u0|Add2~25\);

-- Location: LCCOMB_X21_Y12_N22
\inst|Z80|u0|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~22_combout\ = (\inst|Z80|u0|PC\(12) & (\inst|Z80|u0|Add4~21\ & VCC)) # (!\inst|Z80|u0|PC\(12) & (!\inst|Z80|u0|Add4~21\))
-- \inst|Z80|u0|Add4~23\ = CARRY((!\inst|Z80|u0|PC\(12) & !\inst|Z80|u0|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(12),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~21\,
	combout => \inst|Z80|u0|Add4~22_combout\,
	cout => \inst|Z80|u0|Add4~23\);

-- Location: LCCOMB_X22_Y13_N24
\inst|Z80|u0|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~24_combout\ = (\inst|Z80|u0|PC\(12) & (\inst|Z80|u0|Add3~23\ $ (GND))) # (!\inst|Z80|u0|PC\(12) & (!\inst|Z80|u0|Add3~23\ & VCC))
-- \inst|Z80|u0|Add3~25\ = CARRY((\inst|Z80|u0|PC\(12) & !\inst|Z80|u0|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(12),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~23\,
	combout => \inst|Z80|u0|Add3~24_combout\,
	cout => \inst|Z80|u0|Add3~25\);

-- Location: LCCOMB_X19_Y11_N14
\inst|Z80|u0|PC~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~28_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & (((\inst|Z80|u0|PC[13]~9_combout\)))) # (!\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|DI_Reg\(4)))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- (\inst|Z80|u0|Regs|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux35~4_combout\,
	datab => \inst|Z80|DI_Reg\(4),
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|PC[13]~9_combout\,
	combout => \inst|Z80|u0|PC~28_combout\);

-- Location: LCCOMB_X25_Y14_N24
\inst|Z80|u0|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~24_combout\ = ((\inst|Z80|u0|Regs|Mux35~4_combout\ $ (\inst|Z80|DI_Reg\(7) $ (!\inst|Z80|u0|Add5~23\)))) # (GND)
-- \inst|Z80|u0|Add5~25\ = CARRY((\inst|Z80|u0|Regs|Mux35~4_combout\ & ((\inst|Z80|DI_Reg\(7)) # (!\inst|Z80|u0|Add5~23\))) # (!\inst|Z80|u0|Regs|Mux35~4_combout\ & (\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux35~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~23\,
	combout => \inst|Z80|u0|Add5~24_combout\,
	cout => \inst|Z80|u0|Add5~25\);

-- Location: LCCOMB_X24_Y14_N24
\inst|Z80|u0|TmpAddr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~31_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|DI_Reg\(4))))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|u0|Add5~24_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add5~24_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datad => \inst|Z80|DI_Reg\(4),
	combout => \inst|Z80|u0|TmpAddr~31_combout\);

-- Location: LCCOMB_X24_Y14_N0
\inst|Z80|u0|TmpAddr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~51_combout\ = (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & (!\inst|Z80|u0|TState\(2) & \inst|Z80|u0|TmpAddr~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(1),
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|TState\(2),
	datad => \inst|Z80|u0|TmpAddr~31_combout\,
	combout => \inst|Z80|u0|TmpAddr~51_combout\);

-- Location: FF_X24_Y14_N1
\inst|Z80|u0|TmpAddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~51_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(12));

-- Location: LCCOMB_X19_Y11_N28
\inst|Z80|u0|PC~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~29_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC~28_combout\ & ((\inst|Z80|u0|TmpAddr\(12)))) # (!\inst|Z80|u0|PC~28_combout\ & (\inst|Z80|u0|I\(4))))) # (!\inst|Z80|u0|PC[13]~4_combout\ & 
-- (((\inst|Z80|u0|PC~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~4_combout\,
	datab => \inst|Z80|u0|I\(4),
	datac => \inst|Z80|u0|PC~28_combout\,
	datad => \inst|Z80|u0|TmpAddr\(12),
	combout => \inst|Z80|u0|PC~29_combout\);

-- Location: LCCOMB_X21_Y13_N2
\inst|Z80|u0|PC~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~30_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & (((\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC[13]~8_combout\ & (\inst|Z80|u0|Add3~24_combout\)) # (!\inst|Z80|u0|PC[13]~8_combout\ & 
-- ((\inst|Z80|u0|PC~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|Add3~24_combout\,
	datac => \inst|Z80|u0|PC~29_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~30_combout\);

-- Location: LCCOMB_X21_Y13_N22
\inst|Z80|u0|PC~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~31_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC~30_combout\ & ((\inst|Z80|u0|Add4~22_combout\))) # (!\inst|Z80|u0|PC~30_combout\ & (\inst|Z80|u0|Add2~24_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & 
-- (((\inst|Z80|u0|PC~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|Add2~24_combout\,
	datac => \inst|Z80|u0|Add4~22_combout\,
	datad => \inst|Z80|u0|PC~30_combout\,
	combout => \inst|Z80|u0|PC~31_combout\);

-- Location: FF_X21_Y13_N23
\inst|Z80|u0|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~31_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(12));

-- Location: LCCOMB_X21_Y12_N24
\inst|Z80|u0|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~24_combout\ = (\inst|Z80|u0|PC\(13) & ((GND) # (!\inst|Z80|u0|Add4~23\))) # (!\inst|Z80|u0|PC\(13) & (\inst|Z80|u0|Add4~23\ $ (GND)))
-- \inst|Z80|u0|Add4~25\ = CARRY((\inst|Z80|u0|PC\(13)) # (!\inst|Z80|u0|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(13),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~23\,
	combout => \inst|Z80|u0|Add4~24_combout\,
	cout => \inst|Z80|u0|Add4~25\);

-- Location: LCCOMB_X22_Y13_N26
\inst|Z80|u0|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~26_combout\ = (\inst|Z80|u0|PC\(13) & (!\inst|Z80|u0|Add3~25\)) # (!\inst|Z80|u0|PC\(13) & ((\inst|Z80|u0|Add3~25\) # (GND)))
-- \inst|Z80|u0|Add3~27\ = CARRY((!\inst|Z80|u0|Add3~25\) # (!\inst|Z80|u0|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(13),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~25\,
	combout => \inst|Z80|u0|Add3~26_combout\,
	cout => \inst|Z80|u0|Add3~27\);

-- Location: LCCOMB_X19_Y13_N26
\inst|Z80|u0|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~26_combout\ = (\inst|Z80|u0|PC\(13) & ((\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|Add2~25\ & VCC)) # (!\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add2~25\)))) # (!\inst|Z80|u0|PC\(13) & ((\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add2~25\)) # 
-- (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|Add2~25\) # (GND)))))
-- \inst|Z80|u0|Add2~27\ = CARRY((\inst|Z80|u0|PC\(13) & (!\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add2~25\)) # (!\inst|Z80|u0|PC\(13) & ((!\inst|Z80|u0|Add2~25\) # (!\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(13),
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~25\,
	combout => \inst|Z80|u0|Add2~26_combout\,
	cout => \inst|Z80|u0|Add2~27\);

-- Location: LCCOMB_X25_Y14_N26
\inst|Z80|u0|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~26_combout\ = (\inst|Z80|u0|Regs|Mux34~4_combout\ & ((\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|Add5~25\ & VCC)) # (!\inst|Z80|DI_Reg\(7) & (!\inst|Z80|u0|Add5~25\)))) # (!\inst|Z80|u0|Regs|Mux34~4_combout\ & ((\inst|Z80|DI_Reg\(7) & 
-- (!\inst|Z80|u0|Add5~25\)) # (!\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|Add5~25\) # (GND)))))
-- \inst|Z80|u0|Add5~27\ = CARRY((\inst|Z80|u0|Regs|Mux34~4_combout\ & (!\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~25\)) # (!\inst|Z80|u0|Regs|Mux34~4_combout\ & ((!\inst|Z80|u0|Add5~25\) # (!\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux34~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~25\,
	combout => \inst|Z80|u0|Add5~26_combout\,
	cout => \inst|Z80|u0|Add5~27\);

-- Location: LCCOMB_X24_Y14_N10
\inst|Z80|u0|TmpAddr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~30_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|DI_Reg\(5))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|u0|mcode|Mux147~7_combout\ & \inst|Z80|u0|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(5),
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datad => \inst|Z80|u0|Add5~26_combout\,
	combout => \inst|Z80|u0|TmpAddr~30_combout\);

-- Location: LCCOMB_X23_Y14_N20
\inst|Z80|u0|TmpAddr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~50_combout\ = (\inst|Z80|u0|TState\(0) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TmpAddr~30_combout\ & !\inst|Z80|u0|TState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(0),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TmpAddr~30_combout\,
	datad => \inst|Z80|u0|TState\(2),
	combout => \inst|Z80|u0|TmpAddr~50_combout\);

-- Location: FF_X23_Y14_N21
\inst|Z80|u0|TmpAddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~50_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(13));

-- Location: LCCOMB_X22_Y12_N28
\inst|Z80|u0|PC~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~24_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC[13]~9_combout\) # ((\inst|Z80|u0|I\(5))))) # (!\inst|Z80|u0|PC[13]~4_combout\ & (!\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|u0|Regs|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~4_combout\,
	datab => \inst|Z80|u0|PC[13]~9_combout\,
	datac => \inst|Z80|u0|I\(5),
	datad => \inst|Z80|u0|Regs|Mux34~4_combout\,
	combout => \inst|Z80|u0|PC~24_combout\);

-- Location: LCCOMB_X22_Y12_N26
\inst|Z80|u0|PC~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~25_combout\ = (\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|u0|PC~24_combout\ & ((\inst|Z80|u0|TmpAddr\(13)))) # (!\inst|Z80|u0|PC~24_combout\ & (\inst|Z80|DI_Reg\(5))))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- (((\inst|Z80|u0|PC~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(5),
	datab => \inst|Z80|u0|PC[13]~9_combout\,
	datac => \inst|Z80|u0|TmpAddr\(13),
	datad => \inst|Z80|u0|PC~24_combout\,
	combout => \inst|Z80|u0|PC~25_combout\);

-- Location: LCCOMB_X21_Y13_N8
\inst|Z80|u0|PC~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~26_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|Add2~26_combout\) # ((\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & (((\inst|Z80|u0|PC~25_combout\ & !\inst|Z80|u0|PC[13]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|Add2~26_combout\,
	datac => \inst|Z80|u0|PC~25_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~26_combout\);

-- Location: LCCOMB_X21_Y13_N16
\inst|Z80|u0|PC~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~27_combout\ = (\inst|Z80|u0|PC~26_combout\ & ((\inst|Z80|u0|Add4~24_combout\) # ((!\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC~26_combout\ & (((\inst|Z80|u0|Add3~26_combout\ & \inst|Z80|u0|PC[13]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add4~24_combout\,
	datab => \inst|Z80|u0|Add3~26_combout\,
	datac => \inst|Z80|u0|PC~26_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~27_combout\);

-- Location: FF_X21_Y13_N17
\inst|Z80|u0|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~27_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(13));

-- Location: LCCOMB_X21_Y12_N26
\inst|Z80|u0|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~26_combout\ = (\inst|Z80|u0|PC\(14) & (\inst|Z80|u0|Add4~25\ & VCC)) # (!\inst|Z80|u0|PC\(14) & (!\inst|Z80|u0|Add4~25\))
-- \inst|Z80|u0|Add4~27\ = CARRY((!\inst|Z80|u0|PC\(14) & !\inst|Z80|u0|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(14),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~25\,
	combout => \inst|Z80|u0|Add4~26_combout\,
	cout => \inst|Z80|u0|Add4~27\);

-- Location: LCCOMB_X22_Y13_N28
\inst|Z80|u0|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~28_combout\ = (\inst|Z80|u0|PC\(14) & (\inst|Z80|u0|Add3~27\ $ (GND))) # (!\inst|Z80|u0|PC\(14) & (!\inst|Z80|u0|Add3~27\ & VCC))
-- \inst|Z80|u0|Add3~29\ = CARRY((\inst|Z80|u0|PC\(14) & !\inst|Z80|u0|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(14),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~27\,
	combout => \inst|Z80|u0|Add3~28_combout\,
	cout => \inst|Z80|u0|Add3~29\);

-- Location: LCCOMB_X24_Y11_N20
\inst|Z80|u0|PC~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~10_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|I\(6)) # ((\inst|Z80|u0|PC[13]~9_combout\)))) # (!\inst|Z80|u0|PC[13]~4_combout\ & (((!\inst|Z80|u0|PC[13]~9_combout\ & \inst|Z80|u0|Regs|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~4_combout\,
	datab => \inst|Z80|u0|I\(6),
	datac => \inst|Z80|u0|PC[13]~9_combout\,
	datad => \inst|Z80|u0|Regs|Mux33~4_combout\,
	combout => \inst|Z80|u0|PC~10_combout\);

-- Location: LCCOMB_X24_Y11_N2
\inst|Z80|u0|PC~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~11_combout\ = (\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|u0|PC~10_combout\ & ((\inst|Z80|u0|TmpAddr\(14)))) # (!\inst|Z80|u0|PC~10_combout\ & (\inst|Z80|DI_Reg\(6))))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- (((\inst|Z80|u0|PC~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(6),
	datab => \inst|Z80|u0|TmpAddr\(14),
	datac => \inst|Z80|u0|PC[13]~9_combout\,
	datad => \inst|Z80|u0|PC~10_combout\,
	combout => \inst|Z80|u0|PC~11_combout\);

-- Location: LCCOMB_X19_Y13_N28
\inst|Z80|u0|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~28_combout\ = ((\inst|Z80|DI_Reg\(7) $ (\inst|Z80|u0|PC\(14) $ (!\inst|Z80|u0|Add2~27\)))) # (GND)
-- \inst|Z80|u0|Add2~29\ = CARRY((\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|PC\(14)) # (!\inst|Z80|u0|Add2~27\))) # (!\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|PC\(14) & !\inst|Z80|u0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(7),
	datab => \inst|Z80|u0|PC\(14),
	datad => VCC,
	cin => \inst|Z80|u0|Add2~27\,
	combout => \inst|Z80|u0|Add2~28_combout\,
	cout => \inst|Z80|u0|Add2~29\);

-- Location: LCCOMB_X21_Y13_N4
\inst|Z80|u0|PC~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~12_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & (((\inst|Z80|u0|Add2~28_combout\) # (\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & (\inst|Z80|u0|PC~11_combout\ & ((!\inst|Z80|u0|PC[13]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|PC~11_combout\,
	datac => \inst|Z80|u0|Add2~28_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~12_combout\);

-- Location: LCCOMB_X21_Y13_N20
\inst|Z80|u0|PC~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~13_combout\ = (\inst|Z80|u0|PC~12_combout\ & ((\inst|Z80|u0|Add4~26_combout\) # ((!\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC~12_combout\ & (((\inst|Z80|u0|Add3~28_combout\ & \inst|Z80|u0|PC[13]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add4~26_combout\,
	datab => \inst|Z80|u0|Add3~28_combout\,
	datac => \inst|Z80|u0|PC~12_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~13_combout\);

-- Location: FF_X21_Y13_N21
\inst|Z80|u0|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~13_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(14));

-- Location: LCCOMB_X21_Y11_N0
\inst|Z80|u0|F~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~51_combout\ = (!\inst|Z80|DI_Reg\(4) & (!\inst|Z80|DI_Reg\(3) & (!\inst|Z80|DI_Reg\(1) & !\inst|Z80|DI_Reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(4),
	datab => \inst|Z80|DI_Reg\(3),
	datac => \inst|Z80|DI_Reg\(1),
	datad => \inst|Z80|DI_Reg\(2),
	combout => \inst|Z80|u0|F~51_combout\);

-- Location: LCCOMB_X21_Y17_N4
\inst|Z80|u0|F~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~50_combout\ = (!\inst|Z80|DI_Reg\(6) & (!\inst|Z80|DI_Reg\(5) & (!\inst|Z80|DI_Reg\(0) & !\inst|Z80|DI_Reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(6),
	datab => \inst|Z80|DI_Reg\(5),
	datac => \inst|Z80|DI_Reg\(0),
	datad => \inst|Z80|DI_Reg\(7),
	combout => \inst|Z80|u0|F~50_combout\);

-- Location: FF_X19_Y17_N31
\inst|Z80|u0|Fp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(6),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(6));

-- Location: LCCOMB_X19_Y17_N30
\inst|Z80|u0|F~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~52_combout\ = (\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|ACC[5]~40_combout\ & ((!\inst|Z80|u0|Fp\(6)))) # (!\inst|Z80|u0|ACC[5]~40_combout\ & (!\inst|Z80|u0|F\(6))))) # (!\inst|Z80|u0|process_0~5_combout\ & (!\inst|Z80|u0|F\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|F\(6),
	datac => \inst|Z80|u0|Fp\(6),
	datad => \inst|Z80|u0|ACC[5]~40_combout\,
	combout => \inst|Z80|u0|F~52_combout\);

-- Location: LCCOMB_X21_Y17_N24
\inst|Z80|u0|mcode|Mux295~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux295~1_combout\ = (\inst|Z80|u0|mcode|Mux92~0_combout\ & (\inst|Z80|u0|mcode|Mux101~2_combout\ & (\inst|Z80|u0|mcode|Mux295~0_combout\ & \inst|Z80|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux295~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux258~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux295~1_combout\);

-- Location: FF_X21_Y17_N25
\inst|Z80|u0|Arith16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|mcode|Mux295~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Arith16_r~q\);

-- Location: LCCOMB_X18_Y18_N12
\inst|Z80|u0|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~16_combout\ = (\inst|Z80|u0|process_0~2_combout\ & (\inst|Z80|u0|mcode|Mux286~7_combout\ & (!\inst|Z80|u0|mcode|Mux284~14_combout\ & !\inst|Z80|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux286~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux284~14_combout\,
	datad => \inst|Z80|u0|ISet\(0),
	combout => \inst|Z80|u0|process_0~16_combout\);

-- Location: FF_X18_Y18_N13
\inst|Z80|u0|Z16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|process_0~16_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Z16_r~q\);

-- Location: LCCOMB_X17_Y18_N8
\inst|Z80|u0|alu|Mux24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~16_combout\ = (!\inst|Z80|u0|Arith16_r~q\ & (!\inst|Z80|u0|alu|Mux12~3_combout\ & ((!\inst|Z80|u0|Z16_r~q\) # (!\inst|Z80|u0|F\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(6),
	datab => \inst|Z80|u0|Arith16_r~q\,
	datac => \inst|Z80|u0|Z16_r~q\,
	datad => \inst|Z80|u0|alu|Mux12~3_combout\,
	combout => \inst|Z80|u0|alu|Mux24~16_combout\);

-- Location: LCCOMB_X14_Y19_N0
\inst|Z80|u0|alu|B_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|B_i~5_combout\ = \inst|Z80|u0|BusB\(6) $ (\inst|Z80|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusB\(6),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|B_i~5_combout\);

-- Location: LCCOMB_X13_Y19_N6
\inst|Z80|u0|alu|Q_v[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_v[6]~12_combout\ = (\inst|Z80|u0|BusA\(6) & ((\inst|Z80|u0|alu|B_i~5_combout\ & (\inst|Z80|u0|alu|Q_v[5]~11\ & VCC)) # (!\inst|Z80|u0|alu|B_i~5_combout\ & (!\inst|Z80|u0|alu|Q_v[5]~11\)))) # (!\inst|Z80|u0|BusA\(6) & 
-- ((\inst|Z80|u0|alu|B_i~5_combout\ & (!\inst|Z80|u0|alu|Q_v[5]~11\)) # (!\inst|Z80|u0|alu|B_i~5_combout\ & ((\inst|Z80|u0|alu|Q_v[5]~11\) # (GND)))))
-- \inst|Z80|u0|alu|Q_v[6]~13\ = CARRY((\inst|Z80|u0|BusA\(6) & (!\inst|Z80|u0|alu|B_i~5_combout\ & !\inst|Z80|u0|alu|Q_v[5]~11\)) # (!\inst|Z80|u0|BusA\(6) & ((!\inst|Z80|u0|alu|Q_v[5]~11\) # (!\inst|Z80|u0|alu|B_i~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(6),
	datab => \inst|Z80|u0|alu|B_i~5_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|alu|Q_v[5]~11\,
	combout => \inst|Z80|u0|alu|Q_v[6]~12_combout\,
	cout => \inst|Z80|u0|alu|Q_v[6]~13\);

-- Location: LCCOMB_X12_Y18_N24
\inst|Z80|u0|alu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux9~0_combout\ = (\inst|Z80|u0|alu|Mux12~1_combout\ & ((\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|BusB\(6)))) # (!\inst|Z80|u0|alu|Mux12~0_combout\ & (\inst|Z80|u0|alu|Q_v[6]~12_combout\)))) # (!\inst|Z80|u0|alu|Mux12~1_combout\ 
-- & (((\inst|Z80|u0|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_v[6]~12_combout\,
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|alu|Mux12~0_combout\,
	datad => \inst|Z80|u0|BusB\(6),
	combout => \inst|Z80|u0|alu|Mux9~0_combout\);

-- Location: LCCOMB_X12_Y18_N18
\inst|Z80|u0|alu|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux9~1_combout\ = (\inst|Z80|u0|alu|Mux9~0_combout\ & ((\inst|Z80|u0|BusA\(6) $ (\inst|Z80|u0|alu|Mux12~1_combout\)) # (!\inst|Z80|u0|alu|Mux12~0_combout\))) # (!\inst|Z80|u0|alu|Mux9~0_combout\ & (\inst|Z80|u0|BusA\(6) & 
-- (\inst|Z80|u0|alu|Mux12~1_combout\ $ (!\inst|Z80|u0|alu|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(6),
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|alu|Mux12~0_combout\,
	datad => \inst|Z80|u0|alu|Mux9~0_combout\,
	combout => \inst|Z80|u0|alu|Mux9~1_combout\);

-- Location: LCCOMB_X12_Y19_N14
\inst|Z80|u0|alu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux13~0_combout\ = (\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|BusA\(2) & (\inst|Z80|u0|BusB\(2) $ (\inst|Z80|u0|alu|Mux12~1_combout\))) # (!\inst|Z80|u0|BusA\(2) & (\inst|Z80|u0|BusB\(2) & \inst|Z80|u0|alu|Mux12~1_combout\)))) # 
-- (!\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|BusA\(2)) # ((\inst|Z80|u0|BusB\(2)) # (\inst|Z80|u0|alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~0_combout\,
	datab => \inst|Z80|u0|BusA\(2),
	datac => \inst|Z80|u0|BusB\(2),
	datad => \inst|Z80|u0|alu|Mux12~1_combout\,
	combout => \inst|Z80|u0|alu|Mux13~0_combout\);

-- Location: LCCOMB_X12_Y19_N20
\inst|Z80|u0|alu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux13~1_combout\ = (\inst|Z80|u0|alu|Mux13~0_combout\ & ((\inst|Z80|u0|alu|Mux12~0_combout\) # ((\inst|Z80|u0|alu|Q_v[2]~4_combout\) # (!\inst|Z80|u0|alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~0_combout\,
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|alu|Mux13~0_combout\,
	datad => \inst|Z80|u0|alu|Q_v[2]~4_combout\,
	combout => \inst|Z80|u0|alu|Mux13~1_combout\);

-- Location: LCCOMB_X14_Y17_N12
\inst|Z80|u0|alu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux11~0_combout\ = (\inst|Z80|u0|alu|Mux12~1_combout\ & ((\inst|Z80|u0|alu|Mux12~0_combout\ & (\inst|Z80|u0|BusB\(4))) # (!\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|alu|Q_v[4]~8_combout\))))) # (!\inst|Z80|u0|alu|Mux12~1_combout\ 
-- & (\inst|Z80|u0|BusB\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(4),
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|alu|Q_v[4]~8_combout\,
	datad => \inst|Z80|u0|alu|Mux12~0_combout\,
	combout => \inst|Z80|u0|alu|Mux11~0_combout\);

-- Location: LCCOMB_X14_Y17_N14
\inst|Z80|u0|alu|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux11~1_combout\ = (\inst|Z80|u0|alu|Mux11~0_combout\ & ((\inst|Z80|u0|alu|Mux12~1_combout\ $ (\inst|Z80|u0|BusA\(4))) # (!\inst|Z80|u0|alu|Mux12~0_combout\))) # (!\inst|Z80|u0|alu|Mux11~0_combout\ & (\inst|Z80|u0|BusA\(4) & 
-- (\inst|Z80|u0|alu|Mux12~0_combout\ $ (!\inst|Z80|u0|alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~0_combout\,
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|BusA\(4),
	datad => \inst|Z80|u0|alu|Mux11~0_combout\,
	combout => \inst|Z80|u0|alu|Mux11~1_combout\);

-- Location: LCCOMB_X12_Y19_N6
\inst|Z80|u0|alu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux15~0_combout\ = (\inst|Z80|u0|alu|Mux12~0_combout\ & (\inst|Z80|u0|BusB\(0))) # (!\inst|Z80|u0|alu|Mux12~0_combout\ & ((\inst|Z80|u0|alu|Mux12~1_combout\ & ((\inst|Z80|u0|alu|Q_v[0]~0_combout\))) # (!\inst|Z80|u0|alu|Mux12~1_combout\ & 
-- (\inst|Z80|u0|BusB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(0),
	datab => \inst|Z80|u0|alu|Mux12~0_combout\,
	datac => \inst|Z80|u0|alu|Mux12~1_combout\,
	datad => \inst|Z80|u0|alu|Q_v[0]~0_combout\,
	combout => \inst|Z80|u0|alu|Mux15~0_combout\);

-- Location: LCCOMB_X12_Y19_N28
\inst|Z80|u0|alu|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux15~1_combout\ = (\inst|Z80|u0|alu|Mux15~0_combout\ & ((\inst|Z80|u0|alu|Mux12~1_combout\ $ (\inst|Z80|u0|BusA\(0))) # (!\inst|Z80|u0|alu|Mux12~0_combout\))) # (!\inst|Z80|u0|alu|Mux15~0_combout\ & (\inst|Z80|u0|BusA\(0) & 
-- (\inst|Z80|u0|alu|Mux12~0_combout\ $ (!\inst|Z80|u0|alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~0_combout\,
	datab => \inst|Z80|u0|alu|Mux12~1_combout\,
	datac => \inst|Z80|u0|BusA\(0),
	datad => \inst|Z80|u0|alu|Mux15~0_combout\,
	combout => \inst|Z80|u0|alu|Mux15~1_combout\);

-- Location: LCCOMB_X14_Y17_N18
\inst|Z80|u0|alu|Mux24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~17_combout\ = (!\inst|Z80|u0|alu|Mux14~1_combout\ & (!\inst|Z80|u0|alu|Mux13~1_combout\ & (!\inst|Z80|u0|alu|Mux11~1_combout\ & !\inst|Z80|u0|alu|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux14~1_combout\,
	datab => \inst|Z80|u0|alu|Mux13~1_combout\,
	datac => \inst|Z80|u0|alu|Mux11~1_combout\,
	datad => \inst|Z80|u0|alu|Mux15~1_combout\,
	combout => \inst|Z80|u0|alu|Mux24~17_combout\);

-- Location: LCCOMB_X13_Y19_N8
\inst|Z80|u0|alu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add1~2_combout\ = !\inst|Z80|u0|alu|Q_v[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|Z80|u0|alu|Q_v[6]~13\,
	combout => \inst|Z80|u0|alu|Add1~2_combout\);

-- Location: LCCOMB_X13_Y19_N14
\inst|Z80|u0|alu|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux8~5_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|alu|Add1~2_combout\ & ((\inst|Z80|u0|ALU_Op_r\(0)) # (!\inst|Z80|u0|ALU_Op_r\(2))))) # (!\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(2) & (!\inst|Z80|u0|ALU_Op_r\(0))) 
-- # (!\inst|Z80|u0|ALU_Op_r\(2) & ((\inst|Z80|u0|alu|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Add1~2_combout\,
	datad => \inst|Z80|u0|ALU_Op_r\(2),
	combout => \inst|Z80|u0|alu|Mux8~5_combout\);

-- Location: LCCOMB_X12_Y14_N22
\inst|Z80|u0|alu|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux8~4_combout\ = (\inst|Z80|u0|BusA\(7) & ((\inst|Z80|u0|BusB\(7) & ((\inst|Z80|u0|alu|Mux8~5_combout\) # (!\inst|Z80|u0|alu|Mux12~1_combout\))) # (!\inst|Z80|u0|BusB\(7) & ((!\inst|Z80|u0|alu|Mux8~5_combout\))))) # 
-- (!\inst|Z80|u0|BusA\(7) & ((\inst|Z80|u0|BusB\(7) & ((!\inst|Z80|u0|alu|Mux8~5_combout\))) # (!\inst|Z80|u0|BusB\(7) & (\inst|Z80|u0|alu|Mux12~1_combout\ & \inst|Z80|u0|alu|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datab => \inst|Z80|u0|BusB\(7),
	datac => \inst|Z80|u0|alu|Mux12~1_combout\,
	datad => \inst|Z80|u0|alu|Mux8~5_combout\,
	combout => \inst|Z80|u0|alu|Mux8~4_combout\);

-- Location: LCCOMB_X17_Y18_N10
\inst|Z80|u0|alu|Mux24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~18_combout\ = (!\inst|Z80|u0|alu|Mux10~1_combout\ & (!\inst|Z80|u0|alu|Mux9~1_combout\ & (\inst|Z80|u0|alu|Mux24~17_combout\ & !\inst|Z80|u0|alu|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux10~1_combout\,
	datab => \inst|Z80|u0|alu|Mux9~1_combout\,
	datac => \inst|Z80|u0|alu|Mux24~17_combout\,
	datad => \inst|Z80|u0|alu|Mux8~4_combout\,
	combout => \inst|Z80|u0|alu|Mux24~18_combout\);

-- Location: LCCOMB_X17_Y18_N20
\inst|Z80|u0|alu|Mux24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~19_combout\ = (\inst|Z80|u0|F\(6) & (((\inst|Z80|u0|alu|Mux24~16_combout\ & \inst|Z80|u0|alu|Mux24~18_combout\)))) # (!\inst|Z80|u0|F\(6) & ((\inst|Z80|u0|Arith16_r~q\) # ((\inst|Z80|u0|alu|Mux24~16_combout\ & 
-- \inst|Z80|u0|alu|Mux24~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(6),
	datab => \inst|Z80|u0|Arith16_r~q\,
	datac => \inst|Z80|u0|alu|Mux24~16_combout\,
	datad => \inst|Z80|u0|alu|Mux24~18_combout\,
	combout => \inst|Z80|u0|alu|Mux24~19_combout\);

-- Location: LCCOMB_X14_Y19_N2
\inst|Z80|u0|alu|Q_t~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~217_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(6))) # (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|BusB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(6),
	datac => \inst|Z80|u0|BusB\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|alu|Q_t~217_combout\);

-- Location: LCCOMB_X16_Y18_N22
\inst|Z80|u0|alu|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Equal3~1_combout\ = (!\inst|Z80|u0|alu|Q_t~217_combout\ & (!\inst|Z80|u0|BusA\(4) & (!\inst|Z80|u0|BusA\(7) & !\inst|Z80|u0|alu|Q_t~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~217_combout\,
	datab => \inst|Z80|u0|BusA\(4),
	datac => \inst|Z80|u0|BusA\(7),
	datad => \inst|Z80|u0|alu|Q_t~216_combout\,
	combout => \inst|Z80|u0|alu|Equal3~1_combout\);

-- Location: LCCOMB_X11_Y17_N0
\inst|Z80|u0|alu|Q_t~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~218_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(4))) # (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|BusB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(4),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datad => \inst|Z80|u0|BusB\(0),
	combout => \inst|Z80|u0|alu|Q_t~218_combout\);

-- Location: LCCOMB_X16_Y18_N20
\inst|Z80|u0|alu|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Equal3~2_combout\ = (\inst|Z80|u0|alu|Equal3~1_combout\ & (\inst|Z80|u0|alu|Equal3~0_combout\ & (!\inst|Z80|u0|alu|Q_t~218_combout\ & !\inst|Z80|u0|alu|Q_t~219_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Equal3~1_combout\,
	datab => \inst|Z80|u0|alu|Equal3~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~218_combout\,
	datad => \inst|Z80|u0|alu|Q_t~219_combout\,
	combout => \inst|Z80|u0|alu|Equal3~2_combout\);

-- Location: LCCOMB_X17_Y18_N26
\inst|Z80|u0|alu|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~2_combout\ = ((\inst|Z80|u0|IR\(3) & ((!\inst|Z80|u0|BusB\(5)))) # (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|BusB\(4)))) # (!\inst|Z80|u0|mcode|Mux100~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|BusB\(4),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|BusB\(5),
	combout => \inst|Z80|u0|alu|Mux24~2_combout\);

-- Location: LCCOMB_X17_Y18_N0
\inst|Z80|u0|alu|Q_t~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~220_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(4) & \inst|Z80|u0|BusB\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|BusB\(7),
	combout => \inst|Z80|u0|alu|Q_t~220_combout\);

-- Location: LCCOMB_X17_Y18_N2
\inst|Z80|u0|alu|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~3_combout\ = (\inst|Z80|u0|alu|Mux24~2_combout\ & (!\inst|Z80|u0|alu|Q_t~220_combout\ & ((!\inst|Z80|u0|Equal4~1_combout\) # (!\inst|Z80|u0|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(6),
	datab => \inst|Z80|u0|Equal4~1_combout\,
	datac => \inst|Z80|u0|alu|Mux24~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~220_combout\,
	combout => \inst|Z80|u0|alu|Mux24~3_combout\);

-- Location: LCCOMB_X14_Y18_N12
\inst|Z80|u0|alu|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~0_combout\ = ((\inst|Z80|u0|IR\(3) & ((!\inst|Z80|u0|BusB\(1)))) # (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|BusB\(0)))) # (!\inst|Z80|u0|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(0),
	datab => \inst|Z80|u0|BusB\(1),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|Equal3~0_combout\,
	combout => \inst|Z80|u0|alu|Mux24~0_combout\);

-- Location: LCCOMB_X18_Y20_N4
\inst|Z80|u0|alu|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~1_combout\ = (\inst|Z80|u0|BusB\(2) & (!\inst|Z80|u0|alu|Mux7~3_combout\ & ((!\inst|Z80|u0|BusB\(3)) # (!\inst|Z80|u0|alu|Mux7~2_combout\)))) # (!\inst|Z80|u0|BusB\(2) & (((!\inst|Z80|u0|BusB\(3))) # 
-- (!\inst|Z80|u0|alu|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(2),
	datab => \inst|Z80|u0|alu|Mux7~2_combout\,
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|alu|Mux7~3_combout\,
	combout => \inst|Z80|u0|alu|Mux24~1_combout\);

-- Location: LCCOMB_X17_Y18_N4
\inst|Z80|u0|alu|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~4_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|alu|Mux24~3_combout\ & (\inst|Z80|u0|alu|Mux24~0_combout\ & \inst|Z80|u0|alu|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(0),
	datab => \inst|Z80|u0|alu|Mux24~3_combout\,
	datac => \inst|Z80|u0|alu|Mux24~0_combout\,
	datad => \inst|Z80|u0|alu|Mux24~1_combout\,
	combout => \inst|Z80|u0|alu|Mux24~4_combout\);

-- Location: LCCOMB_X16_Y18_N10
\inst|Z80|u0|alu|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux21~1_combout\ = (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|BusA\(7)))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|BusA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|BusA\(0),
	datac => \inst|Z80|u0|BusA\(7),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Mux21~1_combout\);

-- Location: LCCOMB_X16_Y18_N0
\inst|Z80|u0|alu|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux21~0_combout\ = (\inst|Z80|u0|IR\(4) & (!\inst|Z80|u0|F\(0) & !\inst|Z80|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|F\(0),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Mux21~0_combout\);

-- Location: LCCOMB_X16_Y18_N24
\inst|Z80|u0|alu|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux21~2_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Mux21~1_combout\) # ((\inst|Z80|u0|alu|Mux21~0_combout\)))) # (!\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux21~1_combout\,
	datab => \inst|Z80|u0|BusA\(6),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Mux21~0_combout\,
	combout => \inst|Z80|u0|alu|Mux21~2_combout\);

-- Location: LCCOMB_X16_Y19_N26
\inst|Z80|u0|alu|Q_t~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~225_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(5))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|BusA\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|BusA\(3),
	combout => \inst|Z80|u0|alu|Q_t~225_combout\);

-- Location: LCCOMB_X16_Y19_N28
\inst|Z80|u0|alu|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~9_combout\ = (!\inst|Z80|u0|mcode|Mux258~0_combout\ & ((\inst|Z80|u0|IR\(3) & ((!\inst|Z80|u0|BusA\(7)))) # (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|BusA\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|BusA\(7),
	datad => \inst|Z80|u0|mcode|Mux258~0_combout\,
	combout => \inst|Z80|u0|alu|Mux24~9_combout\);

-- Location: LCCOMB_X16_Y19_N16
\inst|Z80|u0|alu|Q_t~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~222_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(3))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|BusA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(3),
	datac => \inst|Z80|u0|BusA\(1),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Q_t~222_combout\);

-- Location: LCCOMB_X16_Y19_N18
\inst|Z80|u0|alu|Mux24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~10_combout\ = (!\inst|Z80|u0|alu|Q_t~225_combout\ & (\inst|Z80|u0|alu|Mux24~9_combout\ & (!\inst|Z80|u0|alu|Q_t~224_combout\ & !\inst|Z80|u0|alu|Q_t~222_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~225_combout\,
	datab => \inst|Z80|u0|alu|Mux24~9_combout\,
	datac => \inst|Z80|u0|alu|Q_t~224_combout\,
	datad => \inst|Z80|u0|alu|Q_t~222_combout\,
	combout => \inst|Z80|u0|alu|Mux24~10_combout\);

-- Location: LCCOMB_X16_Y19_N0
\inst|Z80|u0|alu|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux22~0_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|IR\(5)) # (!\inst|Z80|u0|F\(0))))) # (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|BusA\(7) & ((!\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datab => \inst|Z80|u0|F\(0),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Mux22~0_combout\);

-- Location: LCCOMB_X16_Y19_N22
\inst|Z80|u0|alu|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux22~1_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(1))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|BusA\(1),
	datad => \inst|Z80|u0|alu|Mux22~0_combout\,
	combout => \inst|Z80|u0|alu|Mux22~1_combout\);

-- Location: LCCOMB_X16_Y19_N20
\inst|Z80|u0|alu|Mux24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~11_combout\ = (!\inst|Z80|u0|alu|Q_t~215_combout\ & (\inst|Z80|u0|alu|Mux24~10_combout\ & (!\inst|Z80|u0|alu|Mux22~1_combout\ & !\inst|Z80|u0|alu|Q_t~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~215_combout\,
	datab => \inst|Z80|u0|alu|Mux24~10_combout\,
	datac => \inst|Z80|u0|alu|Mux22~1_combout\,
	datad => \inst|Z80|u0|alu|Q_t~221_combout\,
	combout => \inst|Z80|u0|alu|Mux24~11_combout\);

-- Location: LCCOMB_X17_Y18_N22
\inst|Z80|u0|alu|Mux24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~12_combout\ = (\inst|Z80|u0|F\(6) & (!\inst|Z80|u0|alu|Mux21~2_combout\ & ((\inst|Z80|u0|alu|Mux24~11_combout\)))) # (!\inst|Z80|u0|F\(6) & ((\inst|Z80|u0|mcode|Mux258~0_combout\) # ((!\inst|Z80|u0|alu|Mux21~2_combout\ & 
-- \inst|Z80|u0|alu|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(6),
	datab => \inst|Z80|u0|alu|Mux21~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datad => \inst|Z80|u0|alu|Mux24~11_combout\,
	combout => \inst|Z80|u0|alu|Mux24~12_combout\);

-- Location: LCCOMB_X14_Y18_N8
\inst|Z80|u0|alu|Mux24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~13_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & (\inst|Z80|u0|ALU_Op_r\(0))) # (!\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|alu|Mux24~4_combout\) # ((!\inst|Z80|u0|ALU_Op_r\(0) & \inst|Z80|u0|alu|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(0),
	datab => \inst|Z80|u0|ALU_Op_r\(1),
	datac => \inst|Z80|u0|alu|Mux24~4_combout\,
	datad => \inst|Z80|u0|alu|Mux24~12_combout\,
	combout => \inst|Z80|u0|alu|Mux24~13_combout\);

-- Location: LCCOMB_X14_Y18_N16
\inst|Z80|u0|alu|DAA_Q[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[2]~2_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|alu|Add3~2_combout\))) # (!\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|process_1~0_combout\,
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|alu|Add5~2_combout\,
	datad => \inst|Z80|u0|alu|Add3~2_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[2]~2_combout\);

-- Location: LCCOMB_X14_Y18_N30
\inst|Z80|u0|alu|DAA_Q[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[2]~3_combout\ = (\inst|Z80|u0|alu|DAA_Q[2]~2_combout\) # ((!\inst|Z80|u0|alu|process_1~0_combout\ & \inst|Z80|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|process_1~0_combout\,
	datac => \inst|Z80|u0|BusA\(2),
	datad => \inst|Z80|u0|alu|DAA_Q[2]~2_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[2]~3_combout\);

-- Location: LCCOMB_X14_Y18_N6
\inst|Z80|u0|alu|DAA_Q[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[4]~21_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|Add3~6_combout\)) # (!\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|alu|Add5~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|process_1~0_combout\,
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|alu|Add3~6_combout\,
	datad => \inst|Z80|u0|alu|Add5~6_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[4]~21_combout\);

-- Location: LCCOMB_X14_Y18_N20
\inst|Z80|u0|alu|DAA_Q[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[4]~22_combout\ = (\inst|Z80|u0|alu|DAA_Q[4]~21_combout\) # ((\inst|Z80|u0|BusA\(4) & !\inst|Z80|u0|alu|process_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusA\(4),
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[4]~21_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[4]~22_combout\);

-- Location: LCCOMB_X14_Y18_N14
\inst|Z80|u0|alu|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~6_combout\ = (!\inst|Z80|u0|alu|DAA_Q[1]~20_combout\ & (!\inst|Z80|u0|alu|DAA_Q[4]~22_combout\ & ((\inst|Z80|u0|alu|process_1~0_combout\) # (!\inst|Z80|u0|BusA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(1),
	datab => \inst|Z80|u0|alu|DAA_Q[1]~20_combout\,
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[4]~22_combout\,
	combout => \inst|Z80|u0|alu|Mux24~6_combout\);

-- Location: LCCOMB_X13_Y18_N24
\inst|Z80|u0|alu|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add5~10_combout\ = (\inst|Z80|u0|BusA\(6) & (\inst|Z80|u0|alu|Add5~9\ & VCC)) # (!\inst|Z80|u0|BusA\(6) & (!\inst|Z80|u0|alu|Add5~9\))
-- \inst|Z80|u0|alu|Add5~11\ = CARRY((!\inst|Z80|u0|BusA\(6) & !\inst|Z80|u0|alu|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(6),
	datad => VCC,
	cin => \inst|Z80|u0|alu|Add5~9\,
	combout => \inst|Z80|u0|alu|Add5~10_combout\,
	cout => \inst|Z80|u0|alu|Add5~11\);

-- Location: LCCOMB_X13_Y18_N26
\inst|Z80|u0|alu|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add5~12_combout\ = \inst|Z80|u0|BusA\(7) $ (\inst|Z80|u0|alu|Add5~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	cin => \inst|Z80|u0|alu|Add5~11\,
	combout => \inst|Z80|u0|alu|Add5~12_combout\);

-- Location: LCCOMB_X13_Y18_N8
\inst|Z80|u0|alu|DAA_Q~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q~16_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|alu|Add5~12_combout\))) # (!\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|BusA\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datac => \inst|Z80|u0|alu|Add5~12_combout\,
	datad => \inst|Z80|u0|alu|process_1~0_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q~16_combout\);

-- Location: LCCOMB_X13_Y18_N30
\inst|Z80|u0|alu|DAA_Q~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q~13_combout\ = (\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|alu|Add5~10_combout\))) # (!\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|BusA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(6),
	datab => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|Add5~10_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q~13_combout\);

-- Location: LCCOMB_X12_Y18_N4
\inst|Z80|u0|alu|DAA_Q[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[7]~17_combout\ = (\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|DAA_Q~5_combout\)) # (!\inst|Z80|u0|F\(1) & (((\inst|Z80|u0|alu|DAA_Q~13_combout\ & \inst|Z80|u0|alu|DAA_Q~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(1),
	datab => \inst|Z80|u0|alu|DAA_Q~5_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q~13_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q~4_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[7]~17_combout\);

-- Location: LCCOMB_X12_Y18_N2
\inst|Z80|u0|alu|DAA_Q[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[7]~18_combout\ = (\inst|Z80|u0|alu|DAA_Q[7]~11_combout\ & ((\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|alu|DAA_Q[7]~17_combout\) # (\inst|Z80|u0|alu|DAA_Q~9_combout\))) # (!\inst|Z80|u0|F\(1) & (!\inst|Z80|u0|alu|DAA_Q[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(1),
	datab => \inst|Z80|u0|alu|DAA_Q[7]~17_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q~9_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[7]~11_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[7]~18_combout\);

-- Location: LCCOMB_X12_Y18_N8
\inst|Z80|u0|alu|DAA_Q[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[7]~19_combout\ = \inst|Z80|u0|alu|DAA_Q[7]~18_combout\ $ (((\inst|Z80|u0|F\(1) & ((\inst|Z80|u0|alu|DAA_Q~8_combout\))) # (!\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|DAA_Q~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(1),
	datab => \inst|Z80|u0|alu|DAA_Q~16_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q~8_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[7]~18_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[7]~19_combout\);

-- Location: LCCOMB_X11_Y18_N2
\inst|Z80|u0|alu|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add4~0_combout\ = \inst|Z80|u0|alu|DAA_Q~5_combout\ $ (((\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|alu|Add3~10_combout\)) # (!\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|BusA\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Add3~10_combout\,
	datab => \inst|Z80|u0|BusA\(6),
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q~5_combout\,
	combout => \inst|Z80|u0|alu|Add4~0_combout\);

-- Location: LCCOMB_X13_Y18_N12
\inst|Z80|u0|alu|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add6~0_combout\ = \inst|Z80|u0|alu|DAA_Q~4_combout\ $ (((\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|alu|Add5~10_combout\))) # (!\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(6),
	datab => \inst|Z80|u0|alu|process_1~0_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q~4_combout\,
	datad => \inst|Z80|u0|alu|Add5~10_combout\,
	combout => \inst|Z80|u0|alu|Add6~0_combout\);

-- Location: LCCOMB_X12_Y18_N12
\inst|Z80|u0|alu|DAA_Q[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[6]~14_combout\ = (\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|DAA_Q~9_combout\ & ((!\inst|Z80|u0|alu|DAA_Q[7]~11_combout\)))) # (!\inst|Z80|u0|F\(1) & (((\inst|Z80|u0|alu|DAA_Q~13_combout\) # (\inst|Z80|u0|alu|DAA_Q[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q~9_combout\,
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|alu|DAA_Q~13_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[7]~11_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[6]~14_combout\);

-- Location: LCCOMB_X12_Y18_N6
\inst|Z80|u0|alu|DAA_Q[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|DAA_Q[6]~15_combout\ = (\inst|Z80|u0|alu|DAA_Q[7]~11_combout\ & ((\inst|Z80|u0|alu|DAA_Q[6]~14_combout\ & ((\inst|Z80|u0|alu|Add6~0_combout\))) # (!\inst|Z80|u0|alu|DAA_Q[6]~14_combout\ & (!\inst|Z80|u0|alu|Add4~0_combout\)))) # 
-- (!\inst|Z80|u0|alu|DAA_Q[7]~11_combout\ & (((\inst|Z80|u0|alu|DAA_Q[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Add4~0_combout\,
	datab => \inst|Z80|u0|alu|DAA_Q[7]~11_combout\,
	datac => \inst|Z80|u0|alu|Add6~0_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[6]~14_combout\,
	combout => \inst|Z80|u0|alu|DAA_Q[6]~15_combout\);

-- Location: LCCOMB_X12_Y18_N16
\inst|Z80|u0|alu|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~5_combout\ = (!\inst|Z80|u0|BusA\(0) & (!\inst|Z80|u0|ALU_Op_r\(0) & (!\inst|Z80|u0|alu|DAA_Q[7]~19_combout\ & !\inst|Z80|u0|alu|DAA_Q[6]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(0),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|DAA_Q[7]~19_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[6]~15_combout\,
	combout => \inst|Z80|u0|alu|Mux24~5_combout\);

-- Location: LCCOMB_X14_Y18_N24
\inst|Z80|u0|alu|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~7_combout\ = (!\inst|Z80|u0|alu|DAA_Q[2]~3_combout\ & (\inst|Z80|u0|alu|Mux24~6_combout\ & (!\inst|Z80|u0|alu|DAA_Q[3]~1_combout\ & \inst|Z80|u0|alu|Mux24~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q[2]~3_combout\,
	datab => \inst|Z80|u0|alu|Mux24~6_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q[3]~1_combout\,
	datad => \inst|Z80|u0|alu|Mux24~5_combout\,
	combout => \inst|Z80|u0|alu|Mux24~7_combout\);

-- Location: LCCOMB_X14_Y18_N18
\inst|Z80|u0|alu|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~8_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|Equal3~2_combout\) # ((!\inst|Z80|u0|alu|DAA_Q[5]~12_combout\ & \inst|Z80|u0|alu|Mux24~7_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & 
-- (!\inst|Z80|u0|alu|DAA_Q[5]~12_combout\ & ((\inst|Z80|u0|alu|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(0),
	datab => \inst|Z80|u0|alu|DAA_Q[5]~12_combout\,
	datac => \inst|Z80|u0|alu|Equal3~2_combout\,
	datad => \inst|Z80|u0|alu|Mux24~7_combout\,
	combout => \inst|Z80|u0|alu|Mux24~8_combout\);

-- Location: LCCOMB_X14_Y18_N2
\inst|Z80|u0|alu|Mux24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~14_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & (\inst|Z80|u0|ALU_Op_r\(2) & (!\inst|Z80|u0|alu|Mux24~13_combout\))) # (!\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(2) & ((\inst|Z80|u0|alu|Mux24~8_combout\))) # 
-- (!\inst|Z80|u0|ALU_Op_r\(2) & (\inst|Z80|u0|alu|Mux24~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(2),
	datac => \inst|Z80|u0|alu|Mux24~13_combout\,
	datad => \inst|Z80|u0|alu|Mux24~8_combout\,
	combout => \inst|Z80|u0|alu|Mux24~14_combout\);

-- Location: LCCOMB_X14_Y18_N28
\inst|Z80|u0|alu|Mux24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~15_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|alu|Mux24~14_combout\ & ((\inst|Z80|u0|alu|Equal3~2_combout\))) # (!\inst|Z80|u0|alu|Mux24~14_combout\ & (!\inst|Z80|u0|F\(6))))) # (!\inst|Z80|u0|ALU_Op_r\(1) & 
-- (((\inst|Z80|u0|alu|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|F\(6),
	datac => \inst|Z80|u0|alu|Equal3~2_combout\,
	datad => \inst|Z80|u0|alu|Mux24~14_combout\,
	combout => \inst|Z80|u0|alu|Mux24~15_combout\);

-- Location: LCCOMB_X18_Y15_N6
\inst|Z80|u0|alu|Mux24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux24~20_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|alu|Mux24~15_combout\))) # (!\inst|Z80|u0|ALU_Op_r\(3) & (\inst|Z80|u0|alu|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datac => \inst|Z80|u0|alu|Mux24~19_combout\,
	datad => \inst|Z80|u0|alu|Mux24~15_combout\,
	combout => \inst|Z80|u0|alu|Mux24~20_combout\);

-- Location: LCCOMB_X21_Y17_N2
\inst|Z80|u0|F~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~53_combout\ = (\inst|Z80|u0|process_0~9_combout\ & (\inst|Z80|u0|F~52_combout\)) # (!\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|alu|Mux24~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~52_combout\,
	datac => \inst|Z80|u0|process_0~9_combout\,
	datad => \inst|Z80|u0|alu|Mux24~20_combout\,
	combout => \inst|Z80|u0|F~53_combout\);

-- Location: LCCOMB_X21_Y17_N20
\inst|Z80|u0|F~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~54_combout\ = (\inst|Z80|u0|process_0~11_combout\ & (\inst|Z80|u0|F~51_combout\ & (\inst|Z80|u0|F~50_combout\))) # (!\inst|Z80|u0|process_0~11_combout\ & (((\inst|Z80|u0|F~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~51_combout\,
	datab => \inst|Z80|u0|process_0~11_combout\,
	datac => \inst|Z80|u0|F~50_combout\,
	datad => \inst|Z80|u0|F~53_combout\,
	combout => \inst|Z80|u0|F~54_combout\);

-- Location: LCCOMB_X21_Y17_N0
\inst|Z80|u0|F~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~55_combout\ = (\inst|Z80|u0|F~43_combout\ & (!\inst|Z80|u0|Save_Mux[6]~7_combout\)) # (!\inst|Z80|u0|F~43_combout\ & ((!\inst|Z80|u0|F~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Save_Mux[6]~7_combout\,
	datac => \inst|Z80|u0|F~43_combout\,
	datad => \inst|Z80|u0|F~54_combout\,
	combout => \inst|Z80|u0|F~55_combout\);

-- Location: FF_X21_Y17_N1
\inst|Z80|u0|F[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~55_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(6));

-- Location: LCCOMB_X18_Y14_N6
\inst|Z80|u0|BusB~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~45_combout\ = (\inst|Z80|u0|BusB[4]~9_combout\ & ((\inst|Z80|u0|BusB[4]~10_combout\ & ((\inst|Z80|u0|PC\(6)))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & (!\inst|Z80|u0|F\(6))))) # (!\inst|Z80|u0|BusB[4]~9_combout\ & 
-- (((\inst|Z80|u0|BusB[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(6),
	datab => \inst|Z80|u0|PC\(6),
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|BusB[4]~10_combout\,
	combout => \inst|Z80|u0|BusB~45_combout\);

-- Location: LCCOMB_X14_Y12_N24
\inst|Z80|u0|BusB~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~46_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~45_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~45_combout\ & ((!\inst|Z80|u0|SP\(14)))) # (!\inst|Z80|u0|BusB~45_combout\ & 
-- (!\inst|Z80|u0|SP\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(6),
	datab => \inst|Z80|u0|SP\(14),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~45_combout\,
	combout => \inst|Z80|u0|BusB~46_combout\);

-- Location: LCCOMB_X14_Y12_N22
\inst|Z80|u0|BusB~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~47_combout\ = (\inst|Z80|u0|BusB[4]~13_combout\ & (((\inst|Z80|u0|BusB[4]~14_combout\) # (\inst|Z80|u0|BusB~46_combout\)))) # (!\inst|Z80|u0|BusB[4]~13_combout\ & (!\inst|Z80|u0|ACC\(6) & (!\inst|Z80|u0|BusB[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(6),
	datab => \inst|Z80|u0|BusB[4]~13_combout\,
	datac => \inst|Z80|u0|BusB[4]~14_combout\,
	datad => \inst|Z80|u0|BusB~46_combout\,
	combout => \inst|Z80|u0|BusB~47_combout\);

-- Location: LCCOMB_X14_Y12_N8
\inst|Z80|u0|BusB~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~48_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|BusB~47_combout\ & (\inst|Z80|u0|Regs|Mux25~4_combout\)) # (!\inst|Z80|u0|BusB~47_combout\ & ((\inst|Z80|u0|Regs|Mux17~4_combout\))))) # (!\inst|Z80|u0|BusB[4]~14_combout\ 
-- & (((\inst|Z80|u0|BusB~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux25~4_combout\,
	datab => \inst|Z80|u0|BusB[4]~14_combout\,
	datac => \inst|Z80|u0|BusB~47_combout\,
	datad => \inst|Z80|u0|Regs|Mux17~4_combout\,
	combout => \inst|Z80|u0|BusB~48_combout\);

-- Location: LCCOMB_X13_Y11_N14
\inst|Z80|u0|BusB~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~27_combout\ = (!\inst|Z80|u0|BusB~20_combout\ & !\inst|Z80|u0|BusB[4]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|BusB~20_combout\,
	datad => \inst|Z80|u0|BusB[4]~17_combout\,
	combout => \inst|Z80|u0|BusB~27_combout\);

-- Location: LCCOMB_X14_Y12_N10
\inst|Z80|u0|BusB~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~49_combout\ = (\inst|Z80|u0|BusB[4]~19_combout\ & ((\inst|Z80|DI_Reg\(6)) # ((\inst|Z80|u0|BusB~48_combout\ & \inst|Z80|u0|BusB~27_combout\)))) # (!\inst|Z80|u0|BusB[4]~19_combout\ & (((\inst|Z80|u0|BusB~48_combout\ & 
-- \inst|Z80|u0|BusB~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~19_combout\,
	datab => \inst|Z80|DI_Reg\(6),
	datac => \inst|Z80|u0|BusB~48_combout\,
	datad => \inst|Z80|u0|BusB~27_combout\,
	combout => \inst|Z80|u0|BusB~49_combout\);

-- Location: LCCOMB_X14_Y12_N18
\inst|Z80|u0|BusB~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~65_combout\ = (\inst|Z80|u0|BusB~49_combout\) # ((!\inst|Z80|u0|BusB~20_combout\ & (\inst|Z80|u0|PC\(14) & \inst|Z80|u0|BusB[4]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB~20_combout\,
	datab => \inst|Z80|u0|PC\(14),
	datac => \inst|Z80|u0|BusB[4]~17_combout\,
	datad => \inst|Z80|u0|BusB~49_combout\,
	combout => \inst|Z80|u0|BusB~65_combout\);

-- Location: FF_X14_Y12_N19
\inst|Z80|u0|BusB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(6));

-- Location: LCCOMB_X16_Y19_N6
\inst|Z80|u0|alu|Q_t~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~223_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|BusA\(7)))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(5),
	datac => \inst|Z80|u0|BusA\(7),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Q_t~223_combout\);

-- Location: LCCOMB_X17_Y19_N2
\inst|Z80|u0|alu|Q_t~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~227_combout\ = (\inst|Z80|u0|BusB\(6)) # ((\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|BusB\(6),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Q_t~227_combout\);

-- Location: LCCOMB_X17_Y19_N12
\inst|Z80|u0|alu|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux32~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(0)) # ((\inst|Z80|u0|alu|Q_t~227_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|alu|Q_t~223_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Q_t~223_combout\,
	datad => \inst|Z80|u0|alu|Q_t~227_combout\,
	combout => \inst|Z80|u0|alu|Mux32~1_combout\);

-- Location: LCCOMB_X17_Y19_N30
\inst|Z80|u0|alu|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux32~2_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(6) & (\inst|Z80|u0|Equal4~1_combout\ $ (\inst|Z80|u0|alu|Mux32~1_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (((\inst|Z80|u0|alu|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~1_combout\,
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|BusB\(6),
	datad => \inst|Z80|u0|alu|Mux32~1_combout\,
	combout => \inst|Z80|u0|alu|Mux32~2_combout\);

-- Location: LCCOMB_X12_Y18_N0
\inst|Z80|u0|alu|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux32~3_combout\ = (\inst|Z80|u0|alu|Mux32~0_combout\ & (((\inst|Z80|u0|alu|Mux33~1_combout\)))) # (!\inst|Z80|u0|alu|Mux32~0_combout\ & ((\inst|Z80|u0|alu|Mux33~1_combout\ & (\inst|Z80|u0|alu|DAA_Q[6]~15_combout\)) # 
-- (!\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|alu|Mux9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q[6]~15_combout\,
	datab => \inst|Z80|u0|alu|Mux32~0_combout\,
	datac => \inst|Z80|u0|alu|Mux33~1_combout\,
	datad => \inst|Z80|u0|alu|Mux9~1_combout\,
	combout => \inst|Z80|u0|alu|Mux32~3_combout\);

-- Location: LCCOMB_X12_Y18_N10
\inst|Z80|u0|alu|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux32~4_combout\ = (\inst|Z80|u0|alu|Mux32~0_combout\ & ((\inst|Z80|u0|alu|Mux32~3_combout\ & (\inst|Z80|u0|BusA\(6))) # (!\inst|Z80|u0|alu|Mux32~3_combout\ & ((\inst|Z80|u0|alu|Mux32~2_combout\))))) # (!\inst|Z80|u0|alu|Mux32~0_combout\ 
-- & (((\inst|Z80|u0|alu|Mux32~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(6),
	datab => \inst|Z80|u0|alu|Mux32~2_combout\,
	datac => \inst|Z80|u0|alu|Mux32~0_combout\,
	datad => \inst|Z80|u0|alu|Mux32~3_combout\,
	combout => \inst|Z80|u0|alu|Mux32~4_combout\);

-- Location: LCCOMB_X12_Y18_N28
\inst|Z80|u0|Save_Mux[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[6]~6_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|alu|Mux32~4_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|DI_Reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_ALU_r~q\,
	datab => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datac => \inst|Z80|DI_Reg\(6),
	datad => \inst|Z80|u0|alu|Mux32~4_combout\,
	combout => \inst|Z80|u0|Save_Mux[6]~6_combout\);

-- Location: LCCOMB_X12_Y18_N14
\inst|Z80|u0|Save_Mux[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[6]~7_combout\ = (\inst|Z80|u0|Save_Mux[6]~6_combout\) # ((\inst|Z80|u0|BusB\(6) & \inst|Z80|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(6),
	datac => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[6]~6_combout\,
	combout => \inst|Z80|u0|Save_Mux[6]~7_combout\);

-- Location: LCCOMB_X12_Y15_N18
\inst|Z80|u0|RegDIH[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[6]~2_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\) # (\inst|Z80|u0|Save_Mux[6]~7_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegBusA_r\(14) & 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegBusA_r\(14),
	datab => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[6]~7_combout\,
	combout => \inst|Z80|u0|RegDIH[6]~2_combout\);

-- Location: LCCOMB_X13_Y15_N28
\inst|Z80|u0|Add8~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~28_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Regs|Mux1~4_combout\ $ (!\inst|Z80|u0|Add8~27\)))) # (GND)
-- \inst|Z80|u0|Add8~29\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Regs|Mux1~4_combout\) # (!\inst|Z80|u0|Add8~27\))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Regs|Mux1~4_combout\ & !\inst|Z80|u0|Add8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|Regs|Mux1~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~27\,
	combout => \inst|Z80|u0|Add8~28_combout\,
	cout => \inst|Z80|u0|Add8~29\);

-- Location: LCCOMB_X12_Y15_N30
\inst|Z80|u0|RegDIH[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[6]~3_combout\ = (\inst|Z80|u0|RegDIH[6]~2_combout\ & ((\inst|Z80|u0|Regs|Mux17~4_combout\) # ((!\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIH[6]~2_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- \inst|Z80|u0|Add8~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux17~4_combout\,
	datab => \inst|Z80|u0|RegDIH[6]~2_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Add8~28_combout\,
	combout => \inst|Z80|u0|RegDIH[6]~3_combout\);

-- Location: FF_X13_Y15_N5
\inst|Z80|u0|Regs|RegsH[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIH[6]~3_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsH[7][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[7][6]~q\);

-- Location: LCCOMB_X13_Y12_N6
\inst|Z80|u0|Regs|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux1~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][6]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsH[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[4][6]~q\,
	datab => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[6][6]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux1~0_combout\);

-- Location: LCCOMB_X13_Y12_N16
\inst|Z80|u0|Regs|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux1~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux1~0_combout\ & (\inst|Z80|u0|Regs|RegsH[7][6]~q\)) # (!\inst|Z80|u0|Regs|Mux1~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[5][6]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[7][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[5][6]~q\,
	datac => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datad => \inst|Z80|u0|Regs|Mux1~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux1~1_combout\);

-- Location: LCCOMB_X11_Y16_N6
\inst|Z80|u0|Regs|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux1~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsH[1][6]~q\))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[1][6]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux1~2_combout\);

-- Location: LCCOMB_X14_Y12_N12
\inst|Z80|u0|Regs|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux1~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux1~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][6]~q\))) # (!\inst|Z80|u0|Regs|Mux1~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][6]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][6]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[3][6]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux1~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux1~3_combout\);

-- Location: LCCOMB_X14_Y12_N14
\inst|Z80|u0|Regs|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux1~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux1~1_combout\)) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux1~1_combout\,
	datad => \inst|Z80|u0|Regs|Mux1~3_combout\,
	combout => \inst|Z80|u0|Regs|Mux1~4_combout\);

-- Location: LCCOMB_X13_Y15_N30
\inst|Z80|u0|Add8~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~30_combout\ = \inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Add8~29\ $ (\inst|Z80|u0|Regs|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => \inst|Z80|u0|Regs|Mux0~4_combout\,
	cin => \inst|Z80|u0|Add8~29\,
	combout => \inst|Z80|u0|Add8~30_combout\);

-- Location: LCCOMB_X12_Y14_N26
\inst|Z80|u0|RegDIH[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[7]~5_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[7]~4_combout\ & (\inst|Z80|u0|Regs|Mux16~4_combout\)) # (!\inst|Z80|u0|RegDIH[7]~4_combout\ & ((\inst|Z80|u0|Add8~30_combout\))))) # 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datab => \inst|Z80|u0|Regs|Mux16~4_combout\,
	datac => \inst|Z80|u0|RegDIH[7]~4_combout\,
	datad => \inst|Z80|u0|Add8~30_combout\,
	combout => \inst|Z80|u0|RegDIH[7]~5_combout\);

-- Location: FF_X12_Y14_N27
\inst|Z80|u0|Regs|RegsH[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIH[7]~5_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[3][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[3][7]~q\);

-- Location: LCCOMB_X11_Y14_N20
\inst|Z80|u0|Regs|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux32~2_combout\ = (\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|Regs|RegsH[1][7]~q\)) # (!\inst|Z80|u0|RegAddrC\(0) & 
-- ((\inst|Z80|u0|Regs|RegsH[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][7]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[0][7]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux32~2_combout\);

-- Location: LCCOMB_X10_Y14_N6
\inst|Z80|u0|Regs|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux32~3_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|Mux32~2_combout\ & (\inst|Z80|u0|Regs|RegsH[3][7]~q\)) # (!\inst|Z80|u0|Regs|Mux32~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[2][7]~q\))))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (((\inst|Z80|u0|Regs|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[3][7]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[2][7]~q\,
	datac => \inst|Z80|u0|RegAddrC\(1),
	datad => \inst|Z80|u0|Regs|Mux32~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux32~3_combout\);

-- Location: LCCOMB_X13_Y14_N30
\inst|Z80|u0|Regs|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux32~0_combout\ = (\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsH[6][7]~q\) # ((\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|RegAddrC\(1) & (((\inst|Z80|u0|Regs|RegsH[4][7]~q\ & !\inst|Z80|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[6][7]~q\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsH[4][7]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux32~0_combout\);

-- Location: LCCOMB_X13_Y14_N28
\inst|Z80|u0|Regs|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux32~1_combout\ = (\inst|Z80|u0|Regs|Mux32~0_combout\ & (((\inst|Z80|u0|Regs|RegsH[7][7]~q\) # (!\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|Regs|Mux32~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][7]~q\ & ((\inst|Z80|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux32~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[5][7]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[7][7]~q\,
	datad => \inst|Z80|u0|RegAddrC\(0),
	combout => \inst|Z80|u0|Regs|Mux32~1_combout\);

-- Location: LCCOMB_X12_Y14_N28
\inst|Z80|u0|Regs|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux32~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux32~1_combout\))) # (!\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux32~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux32~3_combout\,
	datab => \inst|Z80|u0|RegAddrC\(2),
	datad => \inst|Z80|u0|Regs|Mux32~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux32~4_combout\);

-- Location: LCCOMB_X25_Y14_N28
\inst|Z80|u0|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~28_combout\ = ((\inst|Z80|u0|Regs|Mux33~4_combout\ $ (\inst|Z80|DI_Reg\(7) $ (!\inst|Z80|u0|Add5~27\)))) # (GND)
-- \inst|Z80|u0|Add5~29\ = CARRY((\inst|Z80|u0|Regs|Mux33~4_combout\ & ((\inst|Z80|DI_Reg\(7)) # (!\inst|Z80|u0|Add5~27\))) # (!\inst|Z80|u0|Regs|Mux33~4_combout\ & (\inst|Z80|DI_Reg\(7) & !\inst|Z80|u0|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux33~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add5~27\,
	combout => \inst|Z80|u0|Add5~28_combout\,
	cout => \inst|Z80|u0|Add5~29\);

-- Location: LCCOMB_X25_Y14_N30
\inst|Z80|u0|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add5~30_combout\ = \inst|Z80|DI_Reg\(7) $ (\inst|Z80|u0|Add5~29\ $ (\inst|Z80|u0|Regs|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|DI_Reg\(7),
	datad => \inst|Z80|u0|Regs|Mux32~4_combout\,
	cin => \inst|Z80|u0|Add5~29\,
	combout => \inst|Z80|u0|Add5~30_combout\);

-- Location: LCCOMB_X26_Y14_N2
\inst|Z80|u0|TmpAddr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~48_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|DI_Reg\(7))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|u0|mcode|Mux147~7_combout\ & \inst|Z80|u0|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(7),
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datad => \inst|Z80|u0|Add5~30_combout\,
	combout => \inst|Z80|u0|TmpAddr~48_combout\);

-- Location: LCCOMB_X26_Y14_N0
\inst|Z80|u0|TmpAddr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~61_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & \inst|Z80|u0|TmpAddr~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TmpAddr~48_combout\,
	combout => \inst|Z80|u0|TmpAddr~61_combout\);

-- Location: FF_X26_Y14_N1
\inst|Z80|u0|TmpAddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~61_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(15));

-- Location: LCCOMB_X24_Y11_N0
\inst|Z80|u0|PC~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~20_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & (((\inst|Z80|u0|PC[13]~9_combout\)))) # (!\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC[13]~9_combout\ & (\inst|Z80|DI_Reg\(7))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- ((\inst|Z80|u0|Regs|Mux32~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~4_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datac => \inst|Z80|u0|PC[13]~9_combout\,
	datad => \inst|Z80|u0|Regs|Mux32~4_combout\,
	combout => \inst|Z80|u0|PC~20_combout\);

-- Location: LCCOMB_X24_Y11_N10
\inst|Z80|u0|PC~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~21_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC~20_combout\ & ((\inst|Z80|u0|TmpAddr\(15)))) # (!\inst|Z80|u0|PC~20_combout\ & (\inst|Z80|u0|I\(7))))) # (!\inst|Z80|u0|PC[13]~4_combout\ & 
-- (((\inst|Z80|u0|PC~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|I\(7),
	datab => \inst|Z80|u0|TmpAddr\(15),
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|PC~20_combout\,
	combout => \inst|Z80|u0|PC~21_combout\);

-- Location: LCCOMB_X22_Y13_N30
\inst|Z80|u0|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~30_combout\ = \inst|Z80|u0|Add3~29\ $ (\inst|Z80|u0|PC\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|PC\(15),
	cin => \inst|Z80|u0|Add3~29\,
	combout => \inst|Z80|u0|Add3~30_combout\);

-- Location: LCCOMB_X21_Y13_N18
\inst|Z80|u0|PC~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~22_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & (((\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC[13]~8_combout\ & ((\inst|Z80|u0|Add3~30_combout\))) # (!\inst|Z80|u0|PC[13]~8_combout\ & 
-- (\inst|Z80|u0|PC~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|PC~21_combout\,
	datac => \inst|Z80|u0|Add3~30_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~22_combout\);

-- Location: LCCOMB_X19_Y13_N30
\inst|Z80|u0|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add2~30_combout\ = \inst|Z80|u0|PC\(15) $ (\inst|Z80|u0|Add2~29\ $ (\inst|Z80|DI_Reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(15),
	datad => \inst|Z80|DI_Reg\(7),
	cin => \inst|Z80|u0|Add2~29\,
	combout => \inst|Z80|u0|Add2~30_combout\);

-- Location: LCCOMB_X21_Y12_N28
\inst|Z80|u0|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~28_combout\ = \inst|Z80|u0|PC\(15) $ (\inst|Z80|u0|Add4~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(15),
	cin => \inst|Z80|u0|Add4~27\,
	combout => \inst|Z80|u0|Add4~28_combout\);

-- Location: LCCOMB_X21_Y13_N30
\inst|Z80|u0|PC~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~23_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC~22_combout\ & ((\inst|Z80|u0|Add4~28_combout\))) # (!\inst|Z80|u0|PC~22_combout\ & (\inst|Z80|u0|Add2~30_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & 
-- (\inst|Z80|u0|PC~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|PC~22_combout\,
	datac => \inst|Z80|u0|Add2~30_combout\,
	datad => \inst|Z80|u0|Add4~28_combout\,
	combout => \inst|Z80|u0|PC~23_combout\);

-- Location: FF_X21_Y13_N31
\inst|Z80|u0|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~23_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(15));

-- Location: LCCOMB_X13_Y13_N4
\inst|Z80|u0|Regs|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux24~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsL[1][7]~q\)) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[1][7]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[0][7]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux24~2_combout\);

-- Location: LCCOMB_X13_Y13_N6
\inst|Z80|u0|Regs|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux24~3_combout\ = (\inst|Z80|u0|Regs|Mux24~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[3][7]~q\) # ((!\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|Regs|Mux24~2_combout\ & (((\inst|Z80|u0|RegAddrB[1]~1_combout\ & 
-- \inst|Z80|u0|Regs|RegsL[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][7]~q\,
	datab => \inst|Z80|u0|Regs|Mux24~2_combout\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|Regs|RegsL[2][7]~q\,
	combout => \inst|Z80|u0|Regs|Mux24~3_combout\);

-- Location: LCCOMB_X13_Y12_N0
\inst|Z80|u0|Regs|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux24~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsL[6][7]~q\) # (\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (\inst|Z80|u0|Regs|RegsL[4][7]~q\ & 
-- ((!\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[4][7]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[6][7]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux24~0_combout\);

-- Location: LCCOMB_X13_Y13_N26
\inst|Z80|u0|Regs|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux24~1_combout\ = (\inst|Z80|u0|Regs|Mux24~0_combout\ & (((\inst|Z80|u0|Regs|RegsL[7][7]~q\) # (!\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|Regs|Mux24~0_combout\ & (\inst|Z80|u0|Regs|RegsL[5][7]~q\ & 
-- ((\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[5][7]~q\,
	datab => \inst|Z80|u0|Regs|Mux24~0_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[7][7]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux24~1_combout\);

-- Location: LCCOMB_X12_Y13_N20
\inst|Z80|u0|Regs|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux24~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux24~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux24~3_combout\,
	datab => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datad => \inst|Z80|u0|Regs|Mux24~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux24~4_combout\);

-- Location: LCCOMB_X17_Y12_N30
\inst|Z80|u0|Add7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add7~30_combout\ = \inst|Z80|u0|SP\(15) $ (\inst|Z80|u0|Add7~29\ $ (!\inst|Z80|u0|mcode|Mux274~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP\(15),
	datad => \inst|Z80|u0|mcode|Mux274~11_combout\,
	cin => \inst|Z80|u0|Add7~29\,
	combout => \inst|Z80|u0|Add7~30_combout\);

-- Location: LCCOMB_X18_Y12_N8
\inst|Z80|u0|SP~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~6_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Regs|Mux32~4_combout\)) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Add7~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Regs|Mux32~4_combout\,
	datad => \inst|Z80|u0|Add7~30_combout\,
	combout => \inst|Z80|u0|SP~6_combout\);

-- Location: LCCOMB_X18_Y12_N26
\inst|Z80|u0|SP~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~7_combout\ = (!\inst|Z80|u0|SP~6_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|SP~6_combout\,
	datad => \inst|Z80|u0|Save_Mux[7]~5_combout\,
	combout => \inst|Z80|u0|SP~7_combout\);

-- Location: FF_X18_Y12_N27
\inst|Z80|u0|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(15));

-- Location: LCCOMB_X21_Y17_N10
\inst|Z80|u0|alu|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux23~6_combout\ = (!\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|Arith16_r~q\ & (!\inst|Z80|u0|F\(7))) # (!\inst|Z80|u0|Arith16_r~q\ & ((\inst|Z80|u0|alu|Mux8~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|Arith16_r~q\,
	datac => \inst|Z80|u0|F\(7),
	datad => \inst|Z80|u0|alu|Mux8~4_combout\,
	combout => \inst|Z80|u0|alu|Mux23~6_combout\);

-- Location: LCCOMB_X17_Y18_N28
\inst|Z80|u0|alu|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~6_combout\ = (\inst|Z80|u0|ALU_Op_r\(1)) # ((!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|ISet\(0) & !\inst|Z80|u0|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|alu|Mux28~6_combout\);

-- Location: LCCOMB_X17_Y18_N12
\inst|Z80|u0|alu|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux23~3_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (((\inst|Z80|u0|alu|Q_t~220_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|alu|Mux21~2_combout\ & (!\inst|Z80|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(0),
	datab => \inst|Z80|u0|alu|Mux21~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~220_combout\,
	combout => \inst|Z80|u0|alu|Mux23~3_combout\);

-- Location: LCCOMB_X16_Y18_N28
\inst|Z80|u0|alu|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux23~4_combout\ = (\inst|Z80|u0|F\(7) & (((\inst|Z80|u0|alu|Mux23~3_combout\ & !\inst|Z80|u0|ALU_Op_r\(1))))) # (!\inst|Z80|u0|F\(7) & ((\inst|Z80|u0|alu|Mux28~6_combout\) # ((\inst|Z80|u0|alu|Mux23~3_combout\ & 
-- !\inst|Z80|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(7),
	datab => \inst|Z80|u0|alu|Mux28~6_combout\,
	datac => \inst|Z80|u0|alu|Mux23~3_combout\,
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|Mux23~4_combout\);

-- Location: LCCOMB_X16_Y18_N26
\inst|Z80|u0|alu|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux23~8_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|F\(7))) # (!\inst|Z80|u0|ALU_Op_r\(1) & (((\inst|Z80|u0|ALU_Op_r\(2) & \inst|Z80|u0|alu|DAA_Q[7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(7),
	datab => \inst|Z80|u0|ALU_Op_r\(1),
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|alu|DAA_Q[7]~19_combout\,
	combout => \inst|Z80|u0|alu|Mux23~8_combout\);

-- Location: LCCOMB_X17_Y18_N24
\inst|Z80|u0|alu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~1_combout\ = \inst|Z80|u0|ALU_Op_r\(1) $ (\inst|Z80|u0|ALU_Op_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|alu|Mux28~1_combout\);

-- Location: LCCOMB_X16_Y18_N14
\inst|Z80|u0|alu|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux23~2_combout\ = (\inst|Z80|u0|alu|Mux28~1_combout\ & (((\inst|Z80|u0|ALU_Op_r\(2) & \inst|Z80|u0|BusA\(7))))) # (!\inst|Z80|u0|alu|Mux28~1_combout\ & (\inst|Z80|u0|alu|Mux23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux23~8_combout\,
	datab => \inst|Z80|u0|ALU_Op_r\(2),
	datac => \inst|Z80|u0|BusA\(7),
	datad => \inst|Z80|u0|alu|Mux28~1_combout\,
	combout => \inst|Z80|u0|alu|Mux23~2_combout\);

-- Location: LCCOMB_X17_Y18_N30
\inst|Z80|u0|alu|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux23~5_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|alu|Mux23~2_combout\) # ((\inst|Z80|u0|alu|Mux23~4_combout\ & !\inst|Z80|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|alu|Mux23~4_combout\,
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|alu|Mux23~2_combout\,
	combout => \inst|Z80|u0|alu|Mux23~5_combout\);

-- Location: FF_X21_Y17_N29
\inst|Z80|u0|Fp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(7),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(7));

-- Location: LCCOMB_X21_Y17_N28
\inst|Z80|u0|F~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~46_combout\ = (\inst|Z80|u0|F~38_combout\ & ((!\inst|Z80|u0|Fp\(7)))) # (!\inst|Z80|u0|F~38_combout\ & (!\inst|Z80|u0|F\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(7),
	datac => \inst|Z80|u0|Fp\(7),
	datad => \inst|Z80|u0|F~38_combout\,
	combout => \inst|Z80|u0|F~46_combout\);

-- Location: LCCOMB_X21_Y17_N12
\inst|Z80|u0|F~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~47_combout\ = (\inst|Z80|u0|process_0~9_combout\ & (((\inst|Z80|u0|F~46_combout\)))) # (!\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|alu|Mux23~6_combout\) # ((\inst|Z80|u0|alu|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux23~6_combout\,
	datab => \inst|Z80|u0|process_0~9_combout\,
	datac => \inst|Z80|u0|alu|Mux23~5_combout\,
	datad => \inst|Z80|u0|F~46_combout\,
	combout => \inst|Z80|u0|F~47_combout\);

-- Location: LCCOMB_X21_Y17_N22
\inst|Z80|u0|F~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~48_combout\ = (!\inst|Z80|u0|F~43_combout\ & ((\inst|Z80|u0|process_0~11_combout\ & ((\inst|Z80|DI_Reg\(7)))) # (!\inst|Z80|u0|process_0~11_combout\ & (\inst|Z80|u0|F~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~47_combout\,
	datab => \inst|Z80|DI_Reg\(7),
	datac => \inst|Z80|u0|F~43_combout\,
	datad => \inst|Z80|u0|process_0~11_combout\,
	combout => \inst|Z80|u0|F~48_combout\);

-- Location: LCCOMB_X21_Y14_N26
\inst|Z80|u0|F~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~49_combout\ = (!\inst|Z80|u0|F~48_combout\ & ((!\inst|Z80|u0|Save_Mux[7]~5_combout\) # (!\inst|Z80|u0|F~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|F~43_combout\,
	datac => \inst|Z80|u0|Save_Mux[7]~5_combout\,
	datad => \inst|Z80|u0|F~48_combout\,
	combout => \inst|Z80|u0|F~49_combout\);

-- Location: FF_X21_Y14_N27
\inst|Z80|u0|F[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~49_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(7));

-- Location: LCCOMB_X18_Y14_N2
\inst|Z80|u0|BusB~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~23_combout\ = (\inst|Z80|u0|BusB[4]~9_combout\ & ((\inst|Z80|u0|BusB[4]~10_combout\ & (\inst|Z80|u0|PC\(7))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & ((!\inst|Z80|u0|F\(7)))))) # (!\inst|Z80|u0|BusB[4]~9_combout\ & 
-- (((\inst|Z80|u0|BusB[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(7),
	datab => \inst|Z80|u0|F\(7),
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|BusB[4]~10_combout\,
	combout => \inst|Z80|u0|BusB~23_combout\);

-- Location: LCCOMB_X14_Y11_N16
\inst|Z80|u0|BusB~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~24_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~23_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~23_combout\ & ((!\inst|Z80|u0|SP\(15)))) # (!\inst|Z80|u0|BusB~23_combout\ & 
-- (!\inst|Z80|u0|SP\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(7),
	datab => \inst|Z80|u0|SP\(15),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~23_combout\,
	combout => \inst|Z80|u0|BusB~24_combout\);

-- Location: LCCOMB_X13_Y11_N2
\inst|Z80|u0|BusB~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~25_combout\ = (\inst|Z80|u0|BusB[4]~13_combout\ & (((\inst|Z80|u0|BusB[4]~14_combout\) # (\inst|Z80|u0|BusB~24_combout\)))) # (!\inst|Z80|u0|BusB[4]~13_combout\ & (!\inst|Z80|u0|ACC\(7) & (!\inst|Z80|u0|BusB[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~13_combout\,
	datab => \inst|Z80|u0|ACC\(7),
	datac => \inst|Z80|u0|BusB[4]~14_combout\,
	datad => \inst|Z80|u0|BusB~24_combout\,
	combout => \inst|Z80|u0|BusB~25_combout\);

-- Location: LCCOMB_X13_Y11_N12
\inst|Z80|u0|BusB~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~26_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|BusB~25_combout\ & ((\inst|Z80|u0|Regs|Mux24~4_combout\))) # (!\inst|Z80|u0|BusB~25_combout\ & (\inst|Z80|u0|Regs|Mux16~4_combout\)))) # (!\inst|Z80|u0|BusB[4]~14_combout\ 
-- & (((\inst|Z80|u0|BusB~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux16~4_combout\,
	datab => \inst|Z80|u0|Regs|Mux24~4_combout\,
	datac => \inst|Z80|u0|BusB[4]~14_combout\,
	datad => \inst|Z80|u0|BusB~25_combout\,
	combout => \inst|Z80|u0|BusB~26_combout\);

-- Location: LCCOMB_X13_Y11_N20
\inst|Z80|u0|BusB~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~28_combout\ = (\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|BusB[4]~19_combout\) # ((\inst|Z80|u0|BusB~27_combout\ & \inst|Z80|u0|BusB~26_combout\)))) # (!\inst|Z80|DI_Reg\(7) & (((\inst|Z80|u0|BusB~27_combout\ & 
-- \inst|Z80|u0|BusB~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(7),
	datab => \inst|Z80|u0|BusB[4]~19_combout\,
	datac => \inst|Z80|u0|BusB~27_combout\,
	datad => \inst|Z80|u0|BusB~26_combout\,
	combout => \inst|Z80|u0|BusB~28_combout\);

-- Location: LCCOMB_X13_Y11_N26
\inst|Z80|u0|BusB~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~62_combout\ = (\inst|Z80|u0|BusB~28_combout\) # ((\inst|Z80|u0|PC\(15) & (\inst|Z80|u0|BusB[4]~17_combout\ & !\inst|Z80|u0|BusB~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(15),
	datab => \inst|Z80|u0|BusB[4]~17_combout\,
	datac => \inst|Z80|u0|BusB~20_combout\,
	datad => \inst|Z80|u0|BusB~28_combout\,
	combout => \inst|Z80|u0|BusB~62_combout\);

-- Location: FF_X13_Y11_N27
\inst|Z80|u0|BusB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(7));

-- Location: LCCOMB_X12_Y14_N12
\inst|Z80|u0|Save_Mux[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[7]~4_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|alu|Mux31~3_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(7),
	datab => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datac => \inst|Z80|u0|Save_ALU_r~q\,
	datad => \inst|Z80|u0|alu|Mux31~3_combout\,
	combout => \inst|Z80|u0|Save_Mux[7]~4_combout\);

-- Location: LCCOMB_X12_Y14_N14
\inst|Z80|u0|Save_Mux[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[7]~5_combout\ = (\inst|Z80|u0|Save_Mux[7]~4_combout\) # ((\inst|Z80|u0|BusB\(7) & \inst|Z80|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|BusB\(7),
	datac => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[7]~4_combout\,
	combout => \inst|Z80|u0|Save_Mux[7]~5_combout\);

-- Location: FF_X13_Y11_N7
\inst|Z80|u0|RegBusA_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|Mux8~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|RegBusA_r\(7));

-- Location: LCCOMB_X12_Y14_N30
\inst|Z80|u0|RegDIL[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[7]~0_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~1_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|Save_Mux[7]~5_combout\)) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegBusA_r\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datab => \inst|Z80|u0|Save_Mux[7]~5_combout\,
	datac => \inst|Z80|u0|RegBusA_r\(7),
	datad => \inst|Z80|u0|RegDIH[3]~1_combout\,
	combout => \inst|Z80|u0|RegDIL[7]~0_combout\);

-- Location: LCCOMB_X13_Y15_N14
\inst|Z80|u0|Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~14_combout\ = (\inst|Z80|u0|Regs|Mux8~4_combout\ & ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Add8~13\ & VCC)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~13\)))) # (!\inst|Z80|u0|Regs|Mux8~4_combout\ & 
-- ((\inst|Z80|u0|mcode|Mux274~11_combout\ & (!\inst|Z80|u0|Add8~13\)) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Add8~13\) # (GND)))))
-- \inst|Z80|u0|Add8~15\ = CARRY((\inst|Z80|u0|Regs|Mux8~4_combout\ & (!\inst|Z80|u0|mcode|Mux274~11_combout\ & !\inst|Z80|u0|Add8~13\)) # (!\inst|Z80|u0|Regs|Mux8~4_combout\ & ((!\inst|Z80|u0|Add8~13\) # (!\inst|Z80|u0|mcode|Mux274~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux8~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~13\,
	combout => \inst|Z80|u0|Add8~14_combout\,
	cout => \inst|Z80|u0|Add8~15\);

-- Location: LCCOMB_X12_Y13_N16
\inst|Z80|u0|RegDIL[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[7]~1_combout\ = (\inst|Z80|u0|RegDIL[7]~0_combout\ & ((\inst|Z80|u0|Regs|Mux24~4_combout\) # ((!\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIL[7]~0_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- \inst|Z80|u0|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIL[7]~0_combout\,
	datab => \inst|Z80|u0|Regs|Mux24~4_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Add8~14_combout\,
	combout => \inst|Z80|u0|RegDIL[7]~1_combout\);

-- Location: FF_X12_Y13_N17
\inst|Z80|u0|Regs|RegsL[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|RegDIL[7]~1_combout\,
	ena => \inst|Z80|u0|Regs|RegsL[3][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[3][7]~q\);

-- Location: LCCOMB_X13_Y13_N10
\inst|Z80|u0|Regs|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux8~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsL[1][7]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsL[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[1][7]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[0][7]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux8~2_combout\);

-- Location: LCCOMB_X13_Y13_N18
\inst|Z80|u0|Regs|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux8~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux8~2_combout\ & (\inst|Z80|u0|Regs|RegsL[3][7]~q\)) # (!\inst|Z80|u0|Regs|Mux8~2_combout\ & ((\inst|Z80|u0|Regs|RegsL[2][7]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[3][7]~q\,
	datab => \inst|Z80|u0|Regs|RegsL[2][7]~q\,
	datac => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux8~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux8~3_combout\);

-- Location: LCCOMB_X13_Y12_N26
\inst|Z80|u0|Regs|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux8~0_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsL[6][7]~q\) # ((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|RegsL[4][7]~q\ & 
-- !\inst|Z80|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsL[6][7]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsL[4][7]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux8~0_combout\);

-- Location: LCCOMB_X13_Y11_N0
\inst|Z80|u0|Regs|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux8~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux8~0_combout\ & (\inst|Z80|u0|Regs|RegsL[7][7]~q\)) # (!\inst|Z80|u0|Regs|Mux8~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[5][7]~q\))))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[7][7]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[5][7]~q\,
	datad => \inst|Z80|u0|Regs|Mux8~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux8~1_combout\);

-- Location: LCCOMB_X13_Y11_N6
\inst|Z80|u0|Regs|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux8~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux8~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux8~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux8~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux8~4_combout\);

-- Location: LCCOMB_X13_Y15_N16
\inst|Z80|u0|Add8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add8~16_combout\ = ((\inst|Z80|u0|mcode|Mux274~11_combout\ $ (\inst|Z80|u0|Regs|Mux7~4_combout\ $ (!\inst|Z80|u0|Add8~15\)))) # (GND)
-- \inst|Z80|u0|Add8~17\ = CARRY((\inst|Z80|u0|mcode|Mux274~11_combout\ & ((\inst|Z80|u0|Regs|Mux7~4_combout\) # (!\inst|Z80|u0|Add8~15\))) # (!\inst|Z80|u0|mcode|Mux274~11_combout\ & (\inst|Z80|u0|Regs|Mux7~4_combout\ & !\inst|Z80|u0|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux274~11_combout\,
	datab => \inst|Z80|u0|Regs|Mux7~4_combout\,
	datad => VCC,
	cin => \inst|Z80|u0|Add8~15\,
	combout => \inst|Z80|u0|Add8~16_combout\,
	cout => \inst|Z80|u0|Add8~17\);

-- Location: LCCOMB_X12_Y14_N0
\inst|Z80|u0|RegDIH[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[0]~16_combout\ = (\inst|Z80|u0|RegDIH[3]~0_combout\ & ((\inst|Z80|u0|RegDIH[3]~1_combout\) # ((\inst|Z80|u0|Add8~16_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~0_combout\ & (!\inst|Z80|u0|RegDIH[3]~1_combout\ & 
-- (\inst|Z80|u0|RegBusA_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datac => \inst|Z80|u0|RegBusA_r\(8),
	datad => \inst|Z80|u0|Add8~16_combout\,
	combout => \inst|Z80|u0|RegDIH[0]~16_combout\);

-- Location: LCCOMB_X12_Y14_N18
\inst|Z80|u0|RegDIH[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[0]~17_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & ((\inst|Z80|u0|RegDIH[0]~16_combout\ & ((\inst|Z80|u0|Regs|Mux23~4_combout\))) # (!\inst|Z80|u0|RegDIH[0]~16_combout\ & (\inst|Z80|u0|Save_Mux[0]~9_combout\)))) # 
-- (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|RegDIH[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[0]~9_combout\,
	datab => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datac => \inst|Z80|u0|Regs|Mux23~4_combout\,
	datad => \inst|Z80|u0|RegDIH[0]~16_combout\,
	combout => \inst|Z80|u0|RegDIH[0]~17_combout\);

-- Location: LCCOMB_X13_Y17_N10
\inst|Z80|u0|Regs|RegsH[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[2][0]~feeder_combout\ = \inst|Z80|u0|RegDIH[0]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[0]~17_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[2][0]~feeder_combout\);

-- Location: FF_X13_Y17_N11
\inst|Z80|u0|Regs|RegsH[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[2][0]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][0]~q\);

-- Location: LCCOMB_X13_Y17_N12
\inst|Z80|u0|Regs|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux7~2_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|RegAddrA[0]~6_combout\)))) # (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|RegAddrA[0]~6_combout\ & (\inst|Z80|u0|Regs|RegsH[1][0]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|RegsH[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[1][0]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[0][0]~q\,
	datad => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	combout => \inst|Z80|u0|Regs|Mux7~2_combout\);

-- Location: LCCOMB_X13_Y17_N2
\inst|Z80|u0|Regs|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux7~3_combout\ = (\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|Mux7~2_combout\ & ((\inst|Z80|u0|Regs|RegsH[3][0]~q\))) # (!\inst|Z80|u0|Regs|Mux7~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][0]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & (((\inst|Z80|u0|Regs|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][0]~q\,
	datab => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[3][0]~q\,
	datad => \inst|Z80|u0|Regs|Mux7~2_combout\,
	combout => \inst|Z80|u0|Regs|Mux7~3_combout\);

-- Location: LCCOMB_X13_Y14_N24
\inst|Z80|u0|Regs|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux7~0_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|RegAddrA[1]~8_combout\)))) # (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|RegAddrA[1]~8_combout\ & (\inst|Z80|u0|Regs|RegsH[6][0]~q\)) # 
-- (!\inst|Z80|u0|RegAddrA[1]~8_combout\ & ((\inst|Z80|u0|Regs|RegsH[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[6][0]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[4][0]~q\,
	datad => \inst|Z80|u0|RegAddrA[1]~8_combout\,
	combout => \inst|Z80|u0|Regs|Mux7~0_combout\);

-- Location: LCCOMB_X13_Y14_N6
\inst|Z80|u0|Regs|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux7~1_combout\ = (\inst|Z80|u0|RegAddrA[0]~6_combout\ & ((\inst|Z80|u0|Regs|Mux7~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][0]~q\))) # (!\inst|Z80|u0|Regs|Mux7~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][0]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrA[0]~6_combout\ & (((\inst|Z80|u0|Regs|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrA[0]~6_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[5][0]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[7][0]~q\,
	datad => \inst|Z80|u0|Regs|Mux7~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux7~1_combout\);

-- Location: LCCOMB_X14_Y15_N28
\inst|Z80|u0|Regs|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux7~4_combout\ = (\inst|Z80|u0|RegAddrA[2]~11_combout\ & ((\inst|Z80|u0|Regs|Mux7~1_combout\))) # (!\inst|Z80|u0|RegAddrA[2]~11_combout\ & (\inst|Z80|u0|Regs|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|RegAddrA[2]~11_combout\,
	datac => \inst|Z80|u0|Regs|Mux7~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux7~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux7~4_combout\);

-- Location: LCCOMB_X12_Y15_N2
\inst|Z80|u0|RegDIH[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIH[1]~15_combout\ = (\inst|Z80|u0|RegDIH[1]~14_combout\ & ((\inst|Z80|u0|Regs|Mux22~4_combout\) # ((!\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIH[1]~14_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- \inst|Z80|u0|Add8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[1]~14_combout\,
	datab => \inst|Z80|u0|Regs|Mux22~4_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Add8~18_combout\,
	combout => \inst|Z80|u0|RegDIH[1]~15_combout\);

-- Location: LCCOMB_X11_Y16_N12
\inst|Z80|u0|Regs|RegsH[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|RegsH[2][1]~feeder_combout\ = \inst|Z80|u0|RegDIH[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|RegDIH[1]~15_combout\,
	combout => \inst|Z80|u0|Regs|RegsH[2][1]~feeder_combout\);

-- Location: FF_X11_Y16_N13
\inst|Z80|u0|Regs|RegsH[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Regs|RegsH[2][1]~feeder_combout\,
	ena => \inst|Z80|u0|Regs|RegsH[2][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsH[2][1]~q\);

-- Location: LCCOMB_X11_Y16_N26
\inst|Z80|u0|Regs|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux22~2_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[1][1]~q\))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (\inst|Z80|u0|Regs|RegsH[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[0][1]~q\,
	datab => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datac => \inst|Z80|u0|Regs|RegsH[1][1]~q\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux22~2_combout\);

-- Location: LCCOMB_X11_Y16_N8
\inst|Z80|u0|Regs|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux22~3_combout\ = (\inst|Z80|u0|Regs|Mux22~2_combout\ & (((\inst|Z80|u0|Regs|RegsH[3][1]~q\) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\)))) # (!\inst|Z80|u0|Regs|Mux22~2_combout\ & (\inst|Z80|u0|Regs|RegsH[2][1]~q\ & 
-- ((\inst|Z80|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[2][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[3][1]~q\,
	datac => \inst|Z80|u0|Regs|Mux22~2_combout\,
	datad => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux22~3_combout\);

-- Location: LCCOMB_X12_Y16_N18
\inst|Z80|u0|Regs|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux22~0_combout\ = (\inst|Z80|u0|RegAddrB[1]~1_combout\ & ((\inst|Z80|u0|Regs|RegsH[6][1]~q\) # ((\inst|Z80|u0|RegAddrB[0]~0_combout\)))) # (!\inst|Z80|u0|RegAddrB[1]~1_combout\ & (((\inst|Z80|u0|Regs|RegsH[4][1]~q\ & 
-- !\inst|Z80|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|RegsH[6][1]~q\,
	datab => \inst|Z80|u0|Regs|RegsH[4][1]~q\,
	datac => \inst|Z80|u0|RegAddrB[1]~1_combout\,
	datad => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux22~0_combout\);

-- Location: LCCOMB_X11_Y16_N0
\inst|Z80|u0|Regs|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux22~1_combout\ = (\inst|Z80|u0|RegAddrB[0]~0_combout\ & ((\inst|Z80|u0|Regs|Mux22~0_combout\ & ((\inst|Z80|u0|Regs|RegsH[7][1]~q\))) # (!\inst|Z80|u0|Regs|Mux22~0_combout\ & (\inst|Z80|u0|Regs|RegsH[5][1]~q\)))) # 
-- (!\inst|Z80|u0|RegAddrB[0]~0_combout\ & (((\inst|Z80|u0|Regs|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[0]~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsH[5][1]~q\,
	datac => \inst|Z80|u0|Regs|RegsH[7][1]~q\,
	datad => \inst|Z80|u0|Regs|Mux22~0_combout\,
	combout => \inst|Z80|u0|Regs|Mux22~1_combout\);

-- Location: LCCOMB_X11_Y16_N14
\inst|Z80|u0|Regs|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux22~4_combout\ = (\inst|Z80|u0|RegAddrB[2]~2_combout\ & ((\inst|Z80|u0|Regs|Mux22~1_combout\))) # (!\inst|Z80|u0|RegAddrB[2]~2_combout\ & (\inst|Z80|u0|Regs|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrB[2]~2_combout\,
	datac => \inst|Z80|u0|Regs|Mux22~3_combout\,
	datad => \inst|Z80|u0|Regs|Mux22~1_combout\,
	combout => \inst|Z80|u0|Regs|Mux22~4_combout\);

-- Location: LCCOMB_X14_Y11_N4
\inst|Z80|u0|BusB~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~36_combout\ = (\inst|Z80|u0|BusB[4]~13_combout\ & (((\inst|Z80|u0|BusB[4]~14_combout\)))) # (!\inst|Z80|u0|BusB[4]~13_combout\ & ((\inst|Z80|u0|BusB[4]~14_combout\ & (\inst|Z80|u0|Regs|Mux22~4_combout\)) # 
-- (!\inst|Z80|u0|BusB[4]~14_combout\ & ((!\inst|Z80|u0|ACC\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux22~4_combout\,
	datab => \inst|Z80|u0|ACC\(1),
	datac => \inst|Z80|u0|BusB[4]~13_combout\,
	datad => \inst|Z80|u0|BusB[4]~14_combout\,
	combout => \inst|Z80|u0|BusB~36_combout\);

-- Location: LCCOMB_X18_Y14_N24
\inst|Z80|u0|BusB~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~34_combout\ = (\inst|Z80|u0|BusB[4]~9_combout\ & ((\inst|Z80|u0|BusB[4]~10_combout\ & (\inst|Z80|u0|PC\(1))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & ((!\inst|Z80|u0|F\(1)))))) # (!\inst|Z80|u0|BusB[4]~9_combout\ & 
-- (((\inst|Z80|u0|BusB[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(1),
	datab => \inst|Z80|u0|F\(1),
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|BusB[4]~10_combout\,
	combout => \inst|Z80|u0|BusB~34_combout\);

-- Location: LCCOMB_X14_Y11_N18
\inst|Z80|u0|BusB~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~35_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~34_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~34_combout\ & (!\inst|Z80|u0|SP\(9))) # (!\inst|Z80|u0|BusB~34_combout\ & 
-- ((!\inst|Z80|u0|SP\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(9),
	datab => \inst|Z80|u0|SP\(1),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~34_combout\,
	combout => \inst|Z80|u0|BusB~35_combout\);

-- Location: LCCOMB_X14_Y11_N30
\inst|Z80|u0|BusB~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~37_combout\ = (\inst|Z80|u0|BusB[4]~13_combout\ & ((\inst|Z80|u0|BusB~36_combout\ & (\inst|Z80|u0|Regs|Mux30~4_combout\)) # (!\inst|Z80|u0|BusB~36_combout\ & ((\inst|Z80|u0|BusB~35_combout\))))) # (!\inst|Z80|u0|BusB[4]~13_combout\ & 
-- (((\inst|Z80|u0|BusB~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~13_combout\,
	datab => \inst|Z80|u0|Regs|Mux30~4_combout\,
	datac => \inst|Z80|u0|BusB~36_combout\,
	datad => \inst|Z80|u0|BusB~35_combout\,
	combout => \inst|Z80|u0|BusB~37_combout\);

-- Location: LCCOMB_X14_Y11_N20
\inst|Z80|u0|BusB~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~38_combout\ = (!\inst|Z80|u0|BusB~20_combout\ & ((\inst|Z80|u0|BusB[4]~17_combout\ & (\inst|Z80|u0|PC\(9))) # (!\inst|Z80|u0|BusB[4]~17_combout\ & ((\inst|Z80|u0|BusB~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(9),
	datab => \inst|Z80|u0|BusB[4]~17_combout\,
	datac => \inst|Z80|u0|BusB~37_combout\,
	datad => \inst|Z80|u0|BusB~20_combout\,
	combout => \inst|Z80|u0|BusB~38_combout\);

-- Location: LCCOMB_X14_Y19_N30
\inst|Z80|u0|BusB~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~39_combout\ = (\inst|Z80|u0|BusB~38_combout\) # ((\inst|Z80|DI_Reg\(1) & \inst|Z80|u0|BusB[4]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|DI_Reg\(1),
	datac => \inst|Z80|u0|BusB[4]~19_combout\,
	datad => \inst|Z80|u0|BusB~38_combout\,
	combout => \inst|Z80|u0|BusB~39_combout\);

-- Location: FF_X14_Y19_N31
\inst|Z80|u0|BusB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(1));

-- Location: LCCOMB_X11_Y17_N16
\inst|Z80|u0|Save_Mux[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[1]~10_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|alu|Mux37~3_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_ALU_r~q\,
	datab => \inst|Z80|DI_Reg\(1),
	datac => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|alu|Mux37~3_combout\,
	combout => \inst|Z80|u0|Save_Mux[1]~10_combout\);

-- Location: LCCOMB_X11_Y17_N6
\inst|Z80|u0|Save_Mux[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[1]~11_combout\ = (\inst|Z80|u0|Save_Mux[1]~10_combout\) # ((\inst|Z80|u0|BusB\(1) & \inst|Z80|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(1),
	datac => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[1]~10_combout\,
	combout => \inst|Z80|u0|Save_Mux[1]~11_combout\);

-- Location: LCCOMB_X14_Y11_N26
\inst|Z80|u0|RegDIL[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[1]~12_combout\ = (\inst|Z80|u0|RegDIH[3]~1_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\) # (\inst|Z80|u0|Save_Mux[1]~11_combout\)))) # (!\inst|Z80|u0|RegDIH[3]~1_combout\ & (\inst|Z80|u0|RegBusA_r\(1) & 
-- (!\inst|Z80|u0|RegDIH[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIH[3]~1_combout\,
	datab => \inst|Z80|u0|RegBusA_r\(1),
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[1]~11_combout\,
	combout => \inst|Z80|u0|RegDIL[1]~12_combout\);

-- Location: LCCOMB_X14_Y11_N24
\inst|Z80|u0|RegDIL[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|RegDIL[1]~13_combout\ = (\inst|Z80|u0|RegDIL[1]~12_combout\ & ((\inst|Z80|u0|Regs|Mux30~4_combout\) # ((!\inst|Z80|u0|RegDIH[3]~0_combout\)))) # (!\inst|Z80|u0|RegDIL[1]~12_combout\ & (((\inst|Z80|u0|RegDIH[3]~0_combout\ & 
-- \inst|Z80|u0|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegDIL[1]~12_combout\,
	datab => \inst|Z80|u0|Regs|Mux30~4_combout\,
	datac => \inst|Z80|u0|RegDIH[3]~0_combout\,
	datad => \inst|Z80|u0|Add8~2_combout\,
	combout => \inst|Z80|u0|RegDIL[1]~13_combout\);

-- Location: FF_X13_Y12_N5
\inst|Z80|u0|Regs|RegsL[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|RegDIL[1]~13_combout\,
	sload => VCC,
	ena => \inst|Z80|u0|Regs|RegsL[4][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Regs|RegsL[4][1]~q\);

-- Location: LCCOMB_X13_Y12_N30
\inst|Z80|u0|Regs|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux46~0_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & ((\inst|Z80|u0|RegAddrC\(1) & ((\inst|Z80|u0|Regs|RegsL[6][1]~q\))) # (!\inst|Z80|u0|RegAddrC\(1) & 
-- (\inst|Z80|u0|Regs|RegsL[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|Regs|RegsL[4][1]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[6][1]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux46~0_combout\);

-- Location: LCCOMB_X13_Y16_N4
\inst|Z80|u0|Regs|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux46~1_combout\ = (\inst|Z80|u0|Regs|Mux46~0_combout\ & ((\inst|Z80|u0|Regs|RegsL[7][1]~q\) # ((!\inst|Z80|u0|RegAddrC\(0))))) # (!\inst|Z80|u0|Regs|Mux46~0_combout\ & (((\inst|Z80|u0|RegAddrC\(0) & \inst|Z80|u0|Regs|RegsL[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux46~0_combout\,
	datab => \inst|Z80|u0|Regs|RegsL[7][1]~q\,
	datac => \inst|Z80|u0|RegAddrC\(0),
	datad => \inst|Z80|u0|Regs|RegsL[5][1]~q\,
	combout => \inst|Z80|u0|Regs|Mux46~1_combout\);

-- Location: LCCOMB_X12_Y13_N26
\inst|Z80|u0|Regs|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux46~2_combout\ = (\inst|Z80|u0|RegAddrC\(0) & (((\inst|Z80|u0|Regs|RegsL[1][1]~q\) # (\inst|Z80|u0|RegAddrC\(1))))) # (!\inst|Z80|u0|RegAddrC\(0) & (\inst|Z80|u0|Regs|RegsL[0][1]~q\ & ((!\inst|Z80|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|RegAddrC\(0),
	datab => \inst|Z80|u0|Regs|RegsL[0][1]~q\,
	datac => \inst|Z80|u0|Regs|RegsL[1][1]~q\,
	datad => \inst|Z80|u0|RegAddrC\(1),
	combout => \inst|Z80|u0|Regs|Mux46~2_combout\);

-- Location: LCCOMB_X13_Y13_N22
\inst|Z80|u0|Regs|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux46~3_combout\ = (\inst|Z80|u0|Regs|Mux46~2_combout\ & (((\inst|Z80|u0|Regs|RegsL[3][1]~q\)) # (!\inst|Z80|u0|RegAddrC\(1)))) # (!\inst|Z80|u0|Regs|Mux46~2_combout\ & (\inst|Z80|u0|RegAddrC\(1) & (\inst|Z80|u0|Regs|RegsL[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux46~2_combout\,
	datab => \inst|Z80|u0|RegAddrC\(1),
	datac => \inst|Z80|u0|Regs|RegsL[2][1]~q\,
	datad => \inst|Z80|u0|Regs|RegsL[3][1]~q\,
	combout => \inst|Z80|u0|Regs|Mux46~3_combout\);

-- Location: LCCOMB_X13_Y16_N6
\inst|Z80|u0|Regs|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Regs|Mux46~4_combout\ = (\inst|Z80|u0|RegAddrC\(2) & (\inst|Z80|u0|Regs|Mux46~1_combout\)) # (!\inst|Z80|u0|RegAddrC\(2) & ((\inst|Z80|u0|Regs|Mux46~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Regs|Mux46~1_combout\,
	datac => \inst|Z80|u0|Regs|Mux46~3_combout\,
	datad => \inst|Z80|u0|RegAddrC\(2),
	combout => \inst|Z80|u0|Regs|Mux46~4_combout\);

-- Location: LCCOMB_X26_Y14_N16
\inst|Z80|u0|TmpAddr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~46_combout\ = (\inst|Z80|u0|mcode|Mux267~3_combout\ & (\inst|Z80|u0|Add5~2_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & (((\inst|Z80|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add5~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|DI_Reg\(1),
	datad => \inst|Z80|u0|mcode|Mux267~3_combout\,
	combout => \inst|Z80|u0|TmpAddr~46_combout\);

-- Location: LCCOMB_X26_Y14_N30
\inst|Z80|u0|TmpAddr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~59_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & \inst|Z80|u0|TmpAddr~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TmpAddr~46_combout\,
	combout => \inst|Z80|u0|TmpAddr~59_combout\);

-- Location: FF_X26_Y14_N31
\inst|Z80|u0|TmpAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~59_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(1));

-- Location: LCCOMB_X24_Y13_N16
\inst|Z80|u0|PC~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~67_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & (((\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|PC[13]~7_combout\ & ((\inst|Z80|u0|Add2~2_combout\))) # (!\inst|Z80|u0|PC[13]~7_combout\ & 
-- (\inst|Z80|u0|Regs|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux46~4_combout\,
	datab => \inst|Z80|u0|Add2~2_combout\,
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~67_combout\);

-- Location: LCCOMB_X24_Y13_N14
\inst|Z80|u0|PC~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~68_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|PC~67_combout\ & (\inst|Z80|u0|Add4~0_combout\)) # (!\inst|Z80|u0|PC~67_combout\ & ((\inst|Z80|u0|TmpAddr\(1)))))) # (!\inst|Z80|u0|PC[1]~48_combout\ & 
-- (((\inst|Z80|u0|PC~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[1]~48_combout\,
	datab => \inst|Z80|u0|Add4~0_combout\,
	datac => \inst|Z80|u0|TmpAddr\(1),
	datad => \inst|Z80|u0|PC~67_combout\,
	combout => \inst|Z80|u0|PC~68_combout\);

-- Location: LCCOMB_X24_Y13_N2
\inst|Z80|u0|PC~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~69_combout\ = (\inst|Z80|u0|PC[13]~6_combout\ & (\inst|Z80|u0|Add3~2_combout\)) # (!\inst|Z80|u0|PC[13]~6_combout\ & ((\inst|Z80|u0|PC~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Add3~2_combout\,
	datac => \inst|Z80|u0|PC~68_combout\,
	datad => \inst|Z80|u0|PC[13]~6_combout\,
	combout => \inst|Z80|u0|PC~69_combout\);

-- Location: FF_X24_Y13_N3
\inst|Z80|u0|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~69_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(1));

-- Location: LCCOMB_X22_Y13_N4
\inst|Z80|u0|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~4_combout\ = (\inst|Z80|u0|PC\(2) & (\inst|Z80|u0|Add3~3\ $ (GND))) # (!\inst|Z80|u0|PC\(2) & (!\inst|Z80|u0|Add3~3\ & VCC))
-- \inst|Z80|u0|Add3~5\ = CARRY((\inst|Z80|u0|PC\(2) & !\inst|Z80|u0|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(2),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~3\,
	combout => \inst|Z80|u0|Add3~4_combout\,
	cout => \inst|Z80|u0|Add3~5\);

-- Location: LCCOMB_X21_Y12_N2
\inst|Z80|u0|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~2_combout\ = (\inst|Z80|u0|PC\(2) & (\inst|Z80|u0|Add4~1\ & VCC)) # (!\inst|Z80|u0|PC\(2) & (!\inst|Z80|u0|Add4~1\))
-- \inst|Z80|u0|Add4~3\ = CARRY((!\inst|Z80|u0|PC\(2) & !\inst|Z80|u0|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(2),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~1\,
	combout => \inst|Z80|u0|Add4~2_combout\,
	cout => \inst|Z80|u0|Add4~3\);

-- Location: LCCOMB_X26_Y14_N10
\inst|Z80|u0|TmpAddr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~45_combout\ = (\inst|Z80|u0|mcode|Mux267~3_combout\ & (((\inst|Z80|u0|mcode|Mux147~7_combout\ & \inst|Z80|u0|Add5~4_combout\)))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & (\inst|Z80|DI_Reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(2),
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|Add5~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux267~3_combout\,
	combout => \inst|Z80|u0|TmpAddr~45_combout\);

-- Location: LCCOMB_X26_Y14_N8
\inst|Z80|u0|TmpAddr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~58_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & \inst|Z80|u0|TmpAddr~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TmpAddr~45_combout\,
	combout => \inst|Z80|u0|TmpAddr~58_combout\);

-- Location: FF_X26_Y14_N9
\inst|Z80|u0|TmpAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~58_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(2));

-- Location: LCCOMB_X24_Y12_N4
\inst|Z80|u0|PC~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~64_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|TmpAddr\(2)) # ((\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC[1]~48_combout\ & (((\inst|Z80|u0|Regs|Mux45~4_combout\ & !\inst|Z80|u0|PC[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(2),
	datab => \inst|Z80|u0|Regs|Mux45~4_combout\,
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~64_combout\);

-- Location: LCCOMB_X24_Y12_N26
\inst|Z80|u0|PC~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~65_combout\ = (\inst|Z80|u0|PC~64_combout\ & ((\inst|Z80|u0|Add4~2_combout\) # ((!\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC~64_combout\ & (((\inst|Z80|u0|Add2~4_combout\ & \inst|Z80|u0|PC[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add4~2_combout\,
	datab => \inst|Z80|u0|Add2~4_combout\,
	datac => \inst|Z80|u0|PC~64_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~65_combout\);

-- Location: LCCOMB_X24_Y12_N0
\inst|Z80|u0|PC~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~66_combout\ = (\inst|Z80|u0|PC[13]~6_combout\ & (\inst|Z80|u0|Add3~4_combout\)) # (!\inst|Z80|u0|PC[13]~6_combout\ & ((\inst|Z80|u0|PC~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add3~4_combout\,
	datac => \inst|Z80|u0|PC~65_combout\,
	datad => \inst|Z80|u0|PC[13]~6_combout\,
	combout => \inst|Z80|u0|PC~66_combout\);

-- Location: FF_X24_Y12_N1
\inst|Z80|u0|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~66_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(2));

-- Location: LCCOMB_X22_Y13_N6
\inst|Z80|u0|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~6_combout\ = (\inst|Z80|u0|PC\(3) & (!\inst|Z80|u0|Add3~5\)) # (!\inst|Z80|u0|PC\(3) & ((\inst|Z80|u0|Add3~5\) # (GND)))
-- \inst|Z80|u0|Add3~7\ = CARRY((!\inst|Z80|u0|Add3~5\) # (!\inst|Z80|u0|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(3),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~5\,
	combout => \inst|Z80|u0|Add3~6_combout\,
	cout => \inst|Z80|u0|Add3~7\);

-- Location: LCCOMB_X24_Y14_N4
\inst|Z80|u0|TmpAddr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~43_combout\ = (\inst|Z80|u0|mcode|Mux147~7_combout\ & ((\inst|Z80|Equal1~0_combout\ & (\inst|Z80|u0|Add5~6_combout\)) # (!\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|IR\(3)))))) # (!\inst|Z80|u0|mcode|Mux147~7_combout\ & 
-- (((\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add5~6_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|TmpAddr~43_combout\);

-- Location: LCCOMB_X24_Y14_N22
\inst|Z80|u0|TmpAddr~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~44_combout\ = (\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|mcode|Mux267~3_combout\ & ((\inst|Z80|u0|TmpAddr~43_combout\))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & (\inst|Z80|DI_Reg\(3))))) # (!\inst|Z80|Equal1~0_combout\ & 
-- (((\inst|Z80|u0|TmpAddr~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(3),
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|TmpAddr~43_combout\,
	datad => \inst|Z80|u0|mcode|Mux267~3_combout\,
	combout => \inst|Z80|u0|TmpAddr~44_combout\);

-- Location: FF_X24_Y14_N23
\inst|Z80|u0|TmpAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~44_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(3));

-- Location: LCCOMB_X21_Y12_N4
\inst|Z80|u0|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~4_combout\ = (\inst|Z80|u0|PC\(3) & ((GND) # (!\inst|Z80|u0|Add4~3\))) # (!\inst|Z80|u0|PC\(3) & (\inst|Z80|u0|Add4~3\ $ (GND)))
-- \inst|Z80|u0|Add4~5\ = CARRY((\inst|Z80|u0|PC\(3)) # (!\inst|Z80|u0|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(3),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~3\,
	combout => \inst|Z80|u0|Add4~4_combout\,
	cout => \inst|Z80|u0|Add4~5\);

-- Location: LCCOMB_X24_Y13_N12
\inst|Z80|u0|PC~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~61_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & (((\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|PC[13]~7_combout\ & (\inst|Z80|u0|Add2~6_combout\)) # (!\inst|Z80|u0|PC[13]~7_combout\ & 
-- ((\inst|Z80|u0|Regs|Mux44~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add2~6_combout\,
	datab => \inst|Z80|u0|Regs|Mux44~4_combout\,
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~61_combout\);

-- Location: LCCOMB_X24_Y13_N26
\inst|Z80|u0|PC~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~62_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|PC~61_combout\ & ((\inst|Z80|u0|Add4~4_combout\))) # (!\inst|Z80|u0|PC~61_combout\ & (\inst|Z80|u0|TmpAddr\(3))))) # (!\inst|Z80|u0|PC[1]~48_combout\ & 
-- (((\inst|Z80|u0|PC~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(3),
	datab => \inst|Z80|u0|Add4~4_combout\,
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC~61_combout\,
	combout => \inst|Z80|u0|PC~62_combout\);

-- Location: LCCOMB_X24_Y13_N8
\inst|Z80|u0|PC~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~63_combout\ = (\inst|Z80|u0|PC[13]~6_combout\ & (\inst|Z80|u0|Add3~6_combout\)) # (!\inst|Z80|u0|PC[13]~6_combout\ & ((\inst|Z80|u0|PC~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Add3~6_combout\,
	datac => \inst|Z80|u0|PC~62_combout\,
	datad => \inst|Z80|u0|PC[13]~6_combout\,
	combout => \inst|Z80|u0|PC~63_combout\);

-- Location: FF_X24_Y13_N9
\inst|Z80|u0|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~63_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(3));

-- Location: LCCOMB_X22_Y13_N8
\inst|Z80|u0|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~8_combout\ = (\inst|Z80|u0|PC\(4) & (\inst|Z80|u0|Add3~7\ $ (GND))) # (!\inst|Z80|u0|PC\(4) & (!\inst|Z80|u0|Add3~7\ & VCC))
-- \inst|Z80|u0|Add3~9\ = CARRY((\inst|Z80|u0|PC\(4) & !\inst|Z80|u0|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(4),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~7\,
	combout => \inst|Z80|u0|Add3~8_combout\,
	cout => \inst|Z80|u0|Add3~9\);

-- Location: LCCOMB_X24_Y14_N14
\inst|Z80|u0|TmpAddr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~41_combout\ = (\inst|Z80|u0|mcode|Mux147~7_combout\ & ((\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|Add5~8_combout\))) # (!\inst|Z80|Equal1~0_combout\ & (\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|mcode|Mux147~7_combout\ & 
-- (\inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|Add5~8_combout\,
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|TmpAddr~41_combout\);

-- Location: LCCOMB_X24_Y14_N28
\inst|Z80|u0|TmpAddr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~42_combout\ = (\inst|Z80|u0|mcode|Mux267~3_combout\ & (((\inst|Z80|u0|TmpAddr~41_combout\)))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & ((\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|DI_Reg\(4)))) # (!\inst|Z80|Equal1~0_combout\ & 
-- (\inst|Z80|u0|TmpAddr~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux267~3_combout\,
	datab => \inst|Z80|Equal1~0_combout\,
	datac => \inst|Z80|u0|TmpAddr~41_combout\,
	datad => \inst|Z80|DI_Reg\(4),
	combout => \inst|Z80|u0|TmpAddr~42_combout\);

-- Location: FF_X24_Y14_N29
\inst|Z80|u0|TmpAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~42_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(4));

-- Location: LCCOMB_X24_Y12_N12
\inst|Z80|u0|PC~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~58_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & (((\inst|Z80|u0|TmpAddr\(4)) # (\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC[1]~48_combout\ & (\inst|Z80|u0|Regs|Mux43~4_combout\ & ((!\inst|Z80|u0|PC[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux43~4_combout\,
	datab => \inst|Z80|u0|TmpAddr\(4),
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~58_combout\);

-- Location: LCCOMB_X21_Y12_N6
\inst|Z80|u0|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~6_combout\ = (\inst|Z80|u0|PC\(4) & (\inst|Z80|u0|Add4~5\ & VCC)) # (!\inst|Z80|u0|PC\(4) & (!\inst|Z80|u0|Add4~5\))
-- \inst|Z80|u0|Add4~7\ = CARRY((!\inst|Z80|u0|PC\(4) & !\inst|Z80|u0|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(4),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~5\,
	combout => \inst|Z80|u0|Add4~6_combout\,
	cout => \inst|Z80|u0|Add4~7\);

-- Location: LCCOMB_X24_Y12_N22
\inst|Z80|u0|PC~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~59_combout\ = (\inst|Z80|u0|PC~58_combout\ & ((\inst|Z80|u0|Add4~6_combout\) # ((!\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC~58_combout\ & (((\inst|Z80|u0|Add2~8_combout\ & \inst|Z80|u0|PC[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC~58_combout\,
	datab => \inst|Z80|u0|Add4~6_combout\,
	datac => \inst|Z80|u0|Add2~8_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~59_combout\);

-- Location: LCCOMB_X24_Y12_N2
\inst|Z80|u0|PC~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~60_combout\ = (\inst|Z80|u0|PC[13]~6_combout\ & (\inst|Z80|u0|Add3~8_combout\)) # (!\inst|Z80|u0|PC[13]~6_combout\ & ((\inst|Z80|u0|PC~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Add3~8_combout\,
	datac => \inst|Z80|u0|PC~59_combout\,
	datad => \inst|Z80|u0|PC[13]~6_combout\,
	combout => \inst|Z80|u0|PC~60_combout\);

-- Location: FF_X24_Y12_N3
\inst|Z80|u0|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~60_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(4));

-- Location: LCCOMB_X22_Y13_N10
\inst|Z80|u0|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add3~10_combout\ = (\inst|Z80|u0|PC\(5) & (!\inst|Z80|u0|Add3~9\)) # (!\inst|Z80|u0|PC\(5) & ((\inst|Z80|u0|Add3~9\) # (GND)))
-- \inst|Z80|u0|Add3~11\ = CARRY((!\inst|Z80|u0|Add3~9\) # (!\inst|Z80|u0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(5),
	datad => VCC,
	cin => \inst|Z80|u0|Add3~9\,
	combout => \inst|Z80|u0|Add3~10_combout\,
	cout => \inst|Z80|u0|Add3~11\);

-- Location: LCCOMB_X21_Y12_N8
\inst|Z80|u0|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~8_combout\ = (\inst|Z80|u0|PC\(5) & ((GND) # (!\inst|Z80|u0|Add4~7\))) # (!\inst|Z80|u0|PC\(5) & (\inst|Z80|u0|Add4~7\ $ (GND)))
-- \inst|Z80|u0|Add4~9\ = CARRY((\inst|Z80|u0|PC\(5)) # (!\inst|Z80|u0|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(5),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~7\,
	combout => \inst|Z80|u0|Add4~8_combout\,
	cout => \inst|Z80|u0|Add4~9\);

-- Location: LCCOMB_X24_Y14_N8
\inst|Z80|u0|TmpAddr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~39_combout\ = (\inst|Z80|u0|mcode|Mux147~7_combout\ & ((\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|Add5~10_combout\))) # (!\inst|Z80|Equal1~0_combout\ & (\inst|Z80|u0|IR\(5))))) # (!\inst|Z80|u0|mcode|Mux147~7_combout\ & 
-- (\inst|Z80|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|Add5~10_combout\,
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|TmpAddr~39_combout\);

-- Location: LCCOMB_X24_Y14_N30
\inst|Z80|u0|TmpAddr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~40_combout\ = (\inst|Z80|u0|mcode|Mux267~3_combout\ & (((\inst|Z80|u0|TmpAddr~39_combout\)))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & ((\inst|Z80|Equal1~0_combout\ & (\inst|Z80|DI_Reg\(5))) # (!\inst|Z80|Equal1~0_combout\ & 
-- ((\inst|Z80|u0|TmpAddr~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux267~3_combout\,
	datab => \inst|Z80|DI_Reg\(5),
	datac => \inst|Z80|u0|TmpAddr~39_combout\,
	datad => \inst|Z80|Equal1~0_combout\,
	combout => \inst|Z80|u0|TmpAddr~40_combout\);

-- Location: FF_X24_Y14_N31
\inst|Z80|u0|TmpAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~40_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(5));

-- Location: LCCOMB_X24_Y12_N20
\inst|Z80|u0|PC~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~55_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & (((\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|PC[13]~7_combout\ & ((\inst|Z80|u0|Add2~10_combout\))) # (!\inst|Z80|u0|PC[13]~7_combout\ & 
-- (\inst|Z80|u0|Regs|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux42~4_combout\,
	datab => \inst|Z80|u0|Add2~10_combout\,
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~55_combout\);

-- Location: LCCOMB_X24_Y12_N10
\inst|Z80|u0|PC~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~56_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|PC~55_combout\ & (\inst|Z80|u0|Add4~8_combout\)) # (!\inst|Z80|u0|PC~55_combout\ & ((\inst|Z80|u0|TmpAddr\(5)))))) # (!\inst|Z80|u0|PC[1]~48_combout\ & 
-- (((\inst|Z80|u0|PC~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add4~8_combout\,
	datab => \inst|Z80|u0|TmpAddr\(5),
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC~55_combout\,
	combout => \inst|Z80|u0|PC~56_combout\);

-- Location: LCCOMB_X24_Y12_N8
\inst|Z80|u0|PC~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~57_combout\ = (\inst|Z80|u0|PC[13]~6_combout\ & (\inst|Z80|u0|Add3~10_combout\)) # (!\inst|Z80|u0|PC[13]~6_combout\ & ((\inst|Z80|u0|PC~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add3~10_combout\,
	datab => \inst|Z80|u0|PC[13]~6_combout\,
	datad => \inst|Z80|u0|PC~56_combout\,
	combout => \inst|Z80|u0|PC~57_combout\);

-- Location: FF_X24_Y12_N9
\inst|Z80|u0|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~57_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(5));

-- Location: LCCOMB_X26_Y14_N24
\inst|Z80|u0|TmpAddr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~38_combout\ = (\inst|Z80|u0|mcode|Mux267~3_combout\ & (\inst|Z80|u0|Add5~12_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & (((\inst|Z80|DI_Reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add5~12_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|DI_Reg\(6),
	datad => \inst|Z80|u0|mcode|Mux267~3_combout\,
	combout => \inst|Z80|u0|TmpAddr~38_combout\);

-- Location: LCCOMB_X26_Y14_N14
\inst|Z80|u0|TmpAddr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~57_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & \inst|Z80|u0|TmpAddr~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TmpAddr~38_combout\,
	combout => \inst|Z80|u0|TmpAddr~57_combout\);

-- Location: FF_X26_Y14_N15
\inst|Z80|u0|TmpAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~57_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(6));

-- Location: LCCOMB_X24_Y12_N16
\inst|Z80|u0|PC~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~52_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|TmpAddr\(6)) # ((\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC[1]~48_combout\ & (((\inst|Z80|u0|Regs|Mux41~4_combout\ & !\inst|Z80|u0|PC[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(6),
	datab => \inst|Z80|u0|Regs|Mux41~4_combout\,
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~52_combout\);

-- Location: LCCOMB_X21_Y12_N10
\inst|Z80|u0|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~10_combout\ = (\inst|Z80|u0|PC\(6) & (\inst|Z80|u0|Add4~9\ & VCC)) # (!\inst|Z80|u0|PC\(6) & (!\inst|Z80|u0|Add4~9\))
-- \inst|Z80|u0|Add4~11\ = CARRY((!\inst|Z80|u0|PC\(6) & !\inst|Z80|u0|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(6),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~9\,
	combout => \inst|Z80|u0|Add4~10_combout\,
	cout => \inst|Z80|u0|Add4~11\);

-- Location: LCCOMB_X24_Y12_N30
\inst|Z80|u0|PC~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~53_combout\ = (\inst|Z80|u0|PC~52_combout\ & (((\inst|Z80|u0|Add4~10_combout\) # (!\inst|Z80|u0|PC[13]~7_combout\)))) # (!\inst|Z80|u0|PC~52_combout\ & (\inst|Z80|u0|Add2~12_combout\ & ((\inst|Z80|u0|PC[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add2~12_combout\,
	datab => \inst|Z80|u0|PC~52_combout\,
	datac => \inst|Z80|u0|Add4~10_combout\,
	datad => \inst|Z80|u0|PC[13]~7_combout\,
	combout => \inst|Z80|u0|PC~53_combout\);

-- Location: LCCOMB_X24_Y12_N6
\inst|Z80|u0|PC~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~54_combout\ = (\inst|Z80|u0|PC[13]~6_combout\ & (\inst|Z80|u0|Add3~12_combout\)) # (!\inst|Z80|u0|PC[13]~6_combout\ & ((\inst|Z80|u0|PC~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Add3~12_combout\,
	datac => \inst|Z80|u0|PC~53_combout\,
	datad => \inst|Z80|u0|PC[13]~6_combout\,
	combout => \inst|Z80|u0|PC~54_combout\);

-- Location: FF_X24_Y12_N7
\inst|Z80|u0|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~54_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(6));

-- Location: LCCOMB_X21_Y12_N12
\inst|Z80|u0|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~12_combout\ = (\inst|Z80|u0|PC\(7) & ((GND) # (!\inst|Z80|u0|Add4~11\))) # (!\inst|Z80|u0|PC\(7) & (\inst|Z80|u0|Add4~11\ $ (GND)))
-- \inst|Z80|u0|Add4~13\ = CARRY((\inst|Z80|u0|PC\(7)) # (!\inst|Z80|u0|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~11\,
	combout => \inst|Z80|u0|Add4~12_combout\,
	cout => \inst|Z80|u0|Add4~13\);

-- Location: LCCOMB_X26_Y14_N28
\inst|Z80|u0|TmpAddr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~36_combout\ = (\inst|Z80|u0|mcode|Mux267~3_combout\ & (\inst|Z80|u0|Add5~14_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\))) # (!\inst|Z80|u0|mcode|Mux267~3_combout\ & (((\inst|Z80|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add5~14_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|DI_Reg\(7),
	datad => \inst|Z80|u0|mcode|Mux267~3_combout\,
	combout => \inst|Z80|u0|TmpAddr~36_combout\);

-- Location: LCCOMB_X26_Y14_N12
\inst|Z80|u0|TmpAddr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~56_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & \inst|Z80|u0|TmpAddr~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TmpAddr~36_combout\,
	combout => \inst|Z80|u0|TmpAddr~56_combout\);

-- Location: FF_X26_Y14_N13
\inst|Z80|u0|TmpAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~56_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(7));

-- Location: LCCOMB_X24_Y12_N28
\inst|Z80|u0|PC~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~49_combout\ = (\inst|Z80|u0|PC[13]~7_combout\ & ((\inst|Z80|u0|Add2~14_combout\) # ((\inst|Z80|u0|PC[1]~48_combout\)))) # (!\inst|Z80|u0|PC[13]~7_combout\ & (((!\inst|Z80|u0|PC[1]~48_combout\ & \inst|Z80|u0|Regs|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add2~14_combout\,
	datab => \inst|Z80|u0|PC[13]~7_combout\,
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|Regs|Mux40~4_combout\,
	combout => \inst|Z80|u0|PC~49_combout\);

-- Location: LCCOMB_X24_Y12_N18
\inst|Z80|u0|PC~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~50_combout\ = (\inst|Z80|u0|PC[1]~48_combout\ & ((\inst|Z80|u0|PC~49_combout\ & (\inst|Z80|u0|Add4~12_combout\)) # (!\inst|Z80|u0|PC~49_combout\ & ((\inst|Z80|u0|TmpAddr\(7)))))) # (!\inst|Z80|u0|PC[1]~48_combout\ & 
-- (((\inst|Z80|u0|PC~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add4~12_combout\,
	datab => \inst|Z80|u0|TmpAddr\(7),
	datac => \inst|Z80|u0|PC[1]~48_combout\,
	datad => \inst|Z80|u0|PC~49_combout\,
	combout => \inst|Z80|u0|PC~50_combout\);

-- Location: LCCOMB_X24_Y12_N24
\inst|Z80|u0|PC~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~51_combout\ = (\inst|Z80|u0|PC[13]~6_combout\ & ((\inst|Z80|u0|Add3~14_combout\))) # (!\inst|Z80|u0|PC[13]~6_combout\ & (\inst|Z80|u0|PC~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC~50_combout\,
	datac => \inst|Z80|u0|Add3~14_combout\,
	datad => \inst|Z80|u0|PC[13]~6_combout\,
	combout => \inst|Z80|u0|PC~51_combout\);

-- Location: FF_X24_Y12_N25
\inst|Z80|u0|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~51_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(7));

-- Location: LCCOMB_X21_Y12_N14
\inst|Z80|u0|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~14_combout\ = (\inst|Z80|u0|PC\(8) & (\inst|Z80|u0|Add4~13\ & VCC)) # (!\inst|Z80|u0|PC\(8) & (!\inst|Z80|u0|Add4~13\))
-- \inst|Z80|u0|Add4~15\ = CARRY((!\inst|Z80|u0|PC\(8) & !\inst|Z80|u0|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|PC\(8),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~13\,
	combout => \inst|Z80|u0|Add4~14_combout\,
	cout => \inst|Z80|u0|Add4~15\);

-- Location: LCCOMB_X21_Y12_N16
\inst|Z80|u0|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add4~16_combout\ = (\inst|Z80|u0|PC\(9) & ((GND) # (!\inst|Z80|u0|Add4~15\))) # (!\inst|Z80|u0|PC\(9) & (\inst|Z80|u0|Add4~15\ $ (GND)))
-- \inst|Z80|u0|Add4~17\ = CARRY((\inst|Z80|u0|PC\(9)) # (!\inst|Z80|u0|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(9),
	datad => VCC,
	cin => \inst|Z80|u0|Add4~15\,
	combout => \inst|Z80|u0|Add4~16_combout\,
	cout => \inst|Z80|u0|Add4~17\);

-- Location: LCCOMB_X26_Y14_N6
\inst|Z80|u0|TmpAddr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~34_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|DI_Reg\(1))))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\ & ((\inst|Z80|u0|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|DI_Reg\(1),
	datad => \inst|Z80|u0|Add5~18_combout\,
	combout => \inst|Z80|u0|TmpAddr~34_combout\);

-- Location: LCCOMB_X26_Y14_N26
\inst|Z80|u0|TmpAddr~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~54_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & \inst|Z80|u0|TmpAddr~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TmpAddr~34_combout\,
	combout => \inst|Z80|u0|TmpAddr~54_combout\);

-- Location: FF_X26_Y14_N27
\inst|Z80|u0|TmpAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~54_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(9));

-- Location: LCCOMB_X19_Y9_N26
\inst|Z80|u0|I[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[1]~9_combout\ = !\inst|Z80|u0|ACC\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(1),
	combout => \inst|Z80|u0|I[1]~9_combout\);

-- Location: FF_X19_Y9_N27
\inst|Z80|u0|I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[1]~9_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(1));

-- Location: LCCOMB_X26_Y12_N18
\inst|Z80|u0|PC~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~40_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|I\(1)) # ((\inst|Z80|u0|PC[13]~9_combout\)))) # (!\inst|Z80|u0|PC[13]~4_combout\ & (((\inst|Z80|u0|Regs|Mux38~4_combout\ & !\inst|Z80|u0|PC[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|I\(1),
	datab => \inst|Z80|u0|Regs|Mux38~4_combout\,
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|PC[13]~9_combout\,
	combout => \inst|Z80|u0|PC~40_combout\);

-- Location: LCCOMB_X26_Y12_N0
\inst|Z80|u0|PC~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~41_combout\ = (\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|u0|PC~40_combout\ & (\inst|Z80|u0|TmpAddr\(9))) # (!\inst|Z80|u0|PC~40_combout\ & ((\inst|Z80|DI_Reg\(1)))))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- (((\inst|Z80|u0|PC~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(9),
	datab => \inst|Z80|u0|PC[13]~9_combout\,
	datac => \inst|Z80|DI_Reg\(1),
	datad => \inst|Z80|u0|PC~40_combout\,
	combout => \inst|Z80|u0|PC~41_combout\);

-- Location: LCCOMB_X21_Y13_N28
\inst|Z80|u0|PC~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~42_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC[13]~8_combout\) # ((\inst|Z80|u0|Add2~18_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & (!\inst|Z80|u0|PC[13]~8_combout\ & (\inst|Z80|u0|PC~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|PC[13]~8_combout\,
	datac => \inst|Z80|u0|PC~41_combout\,
	datad => \inst|Z80|u0|Add2~18_combout\,
	combout => \inst|Z80|u0|PC~42_combout\);

-- Location: LCCOMB_X21_Y13_N0
\inst|Z80|u0|PC~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~43_combout\ = (\inst|Z80|u0|PC~42_combout\ & ((\inst|Z80|u0|Add4~16_combout\) # ((!\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC~42_combout\ & (((\inst|Z80|u0|Add3~18_combout\ & \inst|Z80|u0|PC[13]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add4~16_combout\,
	datab => \inst|Z80|u0|PC~42_combout\,
	datac => \inst|Z80|u0|Add3~18_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~43_combout\);

-- Location: FF_X21_Y13_N1
\inst|Z80|u0|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~43_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(9));

-- Location: LCCOMB_X21_Y11_N14
\inst|Z80|u0|PC~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~36_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & (((\inst|Z80|u0|PC[13]~9_combout\)))) # (!\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|DI_Reg\(2)))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- (\inst|Z80|u0|Regs|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux37~4_combout\,
	datab => \inst|Z80|DI_Reg\(2),
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|PC[13]~9_combout\,
	combout => \inst|Z80|u0|PC~36_combout\);

-- Location: LCCOMB_X24_Y14_N12
\inst|Z80|u0|TmpAddr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~33_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|DI_Reg\(2))))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\ & (\inst|Z80|u0|Add5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|Add5~20_combout\,
	datad => \inst|Z80|DI_Reg\(2),
	combout => \inst|Z80|u0|TmpAddr~33_combout\);

-- Location: LCCOMB_X24_Y14_N16
\inst|Z80|u0|TmpAddr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~53_combout\ = (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & (!\inst|Z80|u0|TState\(2) & \inst|Z80|u0|TmpAddr~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(1),
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|TState\(2),
	datad => \inst|Z80|u0|TmpAddr~33_combout\,
	combout => \inst|Z80|u0|TmpAddr~53_combout\);

-- Location: FF_X24_Y14_N17
\inst|Z80|u0|TmpAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~53_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(10));

-- Location: LCCOMB_X21_Y11_N8
\inst|Z80|u0|PC~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~37_combout\ = (\inst|Z80|u0|PC~36_combout\ & (((\inst|Z80|u0|TmpAddr\(10)) # (!\inst|Z80|u0|PC[13]~4_combout\)))) # (!\inst|Z80|u0|PC~36_combout\ & (\inst|Z80|u0|I\(2) & (\inst|Z80|u0|PC[13]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|I\(2),
	datab => \inst|Z80|u0|PC~36_combout\,
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|TmpAddr\(10),
	combout => \inst|Z80|u0|PC~37_combout\);

-- Location: LCCOMB_X21_Y13_N6
\inst|Z80|u0|PC~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~38_combout\ = (\inst|Z80|u0|PC[13]~8_combout\ & ((\inst|Z80|u0|PC[13]~79_combout\) # ((\inst|Z80|u0|Add3~20_combout\)))) # (!\inst|Z80|u0|PC[13]~8_combout\ & (!\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~8_combout\,
	datab => \inst|Z80|u0|PC[13]~79_combout\,
	datac => \inst|Z80|u0|Add3~20_combout\,
	datad => \inst|Z80|u0|PC~37_combout\,
	combout => \inst|Z80|u0|PC~38_combout\);

-- Location: LCCOMB_X21_Y13_N26
\inst|Z80|u0|PC~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~39_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC~38_combout\ & (\inst|Z80|u0|Add4~18_combout\)) # (!\inst|Z80|u0|PC~38_combout\ & ((\inst|Z80|u0|Add2~20_combout\))))) # (!\inst|Z80|u0|PC[13]~79_combout\ & 
-- (((\inst|Z80|u0|PC~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|Add4~18_combout\,
	datac => \inst|Z80|u0|Add2~20_combout\,
	datad => \inst|Z80|u0|PC~38_combout\,
	combout => \inst|Z80|u0|PC~39_combout\);

-- Location: FF_X21_Y13_N27
\inst|Z80|u0|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~39_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(10));

-- Location: LCCOMB_X18_Y14_N0
\inst|Z80|u0|BusB~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~29_combout\ = (\inst|Z80|u0|BusB[4]~9_combout\ & ((\inst|Z80|u0|BusB[4]~10_combout\ & (\inst|Z80|u0|PC\(2))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & ((!\inst|Z80|u0|F\(2)))))) # (!\inst|Z80|u0|BusB[4]~9_combout\ & 
-- (((\inst|Z80|u0|BusB[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(2),
	datab => \inst|Z80|u0|F\(2),
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|BusB[4]~10_combout\,
	combout => \inst|Z80|u0|BusB~29_combout\);

-- Location: LCCOMB_X18_Y14_N22
\inst|Z80|u0|BusB~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~30_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~29_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~29_combout\ & (!\inst|Z80|u0|SP\(10))) # (!\inst|Z80|u0|BusB~29_combout\ & 
-- ((!\inst|Z80|u0|SP\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(10),
	datab => \inst|Z80|u0|SP\(2),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~29_combout\,
	combout => \inst|Z80|u0|BusB~30_combout\);

-- Location: LCCOMB_X14_Y14_N18
\inst|Z80|u0|BusB~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~31_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & (((\inst|Z80|u0|BusB[4]~13_combout\)))) # (!\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|BusB[4]~13_combout\ & ((\inst|Z80|u0|BusB~30_combout\))) # (!\inst|Z80|u0|BusB[4]~13_combout\ 
-- & (!\inst|Z80|u0|ACC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~14_combout\,
	datab => \inst|Z80|u0|ACC\(2),
	datac => \inst|Z80|u0|BusB[4]~13_combout\,
	datad => \inst|Z80|u0|BusB~30_combout\,
	combout => \inst|Z80|u0|BusB~31_combout\);

-- Location: LCCOMB_X14_Y14_N4
\inst|Z80|u0|BusB~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~32_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|BusB~31_combout\ & ((\inst|Z80|u0|Regs|Mux29~4_combout\))) # (!\inst|Z80|u0|BusB~31_combout\ & (\inst|Z80|u0|Regs|Mux21~4_combout\)))) # (!\inst|Z80|u0|BusB[4]~14_combout\ 
-- & (((\inst|Z80|u0|BusB~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux21~4_combout\,
	datab => \inst|Z80|u0|Regs|Mux29~4_combout\,
	datac => \inst|Z80|u0|BusB[4]~14_combout\,
	datad => \inst|Z80|u0|BusB~31_combout\,
	combout => \inst|Z80|u0|BusB~32_combout\);

-- Location: LCCOMB_X14_Y14_N6
\inst|Z80|u0|BusB~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~33_combout\ = (\inst|Z80|u0|BusB[4]~19_combout\ & ((\inst|Z80|DI_Reg\(2)) # ((\inst|Z80|u0|BusB~32_combout\ & \inst|Z80|u0|BusB~27_combout\)))) # (!\inst|Z80|u0|BusB[4]~19_combout\ & (((\inst|Z80|u0|BusB~32_combout\ & 
-- \inst|Z80|u0|BusB~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~19_combout\,
	datab => \inst|Z80|DI_Reg\(2),
	datac => \inst|Z80|u0|BusB~32_combout\,
	datad => \inst|Z80|u0|BusB~27_combout\,
	combout => \inst|Z80|u0|BusB~33_combout\);

-- Location: LCCOMB_X14_Y14_N22
\inst|Z80|u0|BusB~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~63_combout\ = (\inst|Z80|u0|BusB~33_combout\) # ((\inst|Z80|u0|PC\(10) & (\inst|Z80|u0|BusB[4]~17_combout\ & !\inst|Z80|u0|BusB~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(10),
	datab => \inst|Z80|u0|BusB[4]~17_combout\,
	datac => \inst|Z80|u0|BusB~20_combout\,
	datad => \inst|Z80|u0|BusB~33_combout\,
	combout => \inst|Z80|u0|BusB~63_combout\);

-- Location: FF_X14_Y14_N23
\inst|Z80|u0|BusB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(2));

-- Location: LCCOMB_X12_Y17_N16
\inst|Z80|u0|alu|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux36~2_combout\ = (\inst|Z80|u0|alu|Mux32~0_combout\ & (((\inst|Z80|u0|alu|Mux33~1_combout\)))) # (!\inst|Z80|u0|alu|Mux32~0_combout\ & ((\inst|Z80|u0|alu|Mux33~1_combout\ & (\inst|Z80|u0|alu|DAA_Q[2]~3_combout\)) # 
-- (!\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|alu|Mux13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux32~0_combout\,
	datab => \inst|Z80|u0|alu|DAA_Q[2]~3_combout\,
	datac => \inst|Z80|u0|alu|Mux33~1_combout\,
	datad => \inst|Z80|u0|alu|Mux13~1_combout\,
	combout => \inst|Z80|u0|alu|Mux36~2_combout\);

-- Location: LCCOMB_X17_Y19_N10
\inst|Z80|u0|alu|Q_t~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~226_combout\ = (\inst|Z80|u0|BusB\(2)) # ((!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|BusB\(2),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Q_t~226_combout\);

-- Location: LCCOMB_X17_Y19_N0
\inst|Z80|u0|alu|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux36~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(0)) # ((\inst|Z80|u0|alu|Q_t~226_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|alu|Q_t~222_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Q_t~222_combout\,
	datad => \inst|Z80|u0|alu|Q_t~226_combout\,
	combout => \inst|Z80|u0|alu|Mux36~0_combout\);

-- Location: LCCOMB_X18_Y20_N18
\inst|Z80|u0|alu|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux36~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(2) & (\inst|Z80|u0|alu|Mux36~0_combout\ $ (\inst|Z80|u0|alu|Mux7~3_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (((\inst|Z80|u0|alu|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(2),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Mux36~0_combout\,
	datad => \inst|Z80|u0|alu|Mux7~3_combout\,
	combout => \inst|Z80|u0|alu|Mux36~1_combout\);

-- Location: LCCOMB_X12_Y17_N22
\inst|Z80|u0|alu|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux36~3_combout\ = (\inst|Z80|u0|alu|Mux32~0_combout\ & ((\inst|Z80|u0|alu|Mux36~2_combout\ & ((\inst|Z80|u0|alu|Q_t~217_combout\))) # (!\inst|Z80|u0|alu|Mux36~2_combout\ & (\inst|Z80|u0|alu|Mux36~1_combout\)))) # 
-- (!\inst|Z80|u0|alu|Mux32~0_combout\ & (\inst|Z80|u0|alu|Mux36~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux32~0_combout\,
	datab => \inst|Z80|u0|alu|Mux36~2_combout\,
	datac => \inst|Z80|u0|alu|Mux36~1_combout\,
	datad => \inst|Z80|u0|alu|Q_t~217_combout\,
	combout => \inst|Z80|u0|alu|Mux36~3_combout\);

-- Location: LCCOMB_X12_Y17_N28
\inst|Z80|u0|Save_Mux[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[2]~2_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|alu|Mux36~3_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|DI_Reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(2),
	datab => \inst|Z80|u0|Save_ALU_r~q\,
	datac => \inst|Z80|u0|alu|Mux36~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux252~0_combout\,
	combout => \inst|Z80|u0|Save_Mux[2]~2_combout\);

-- Location: LCCOMB_X12_Y17_N18
\inst|Z80|u0|Save_Mux[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[2]~3_combout\ = (\inst|Z80|u0|Save_Mux[2]~2_combout\) # ((\inst|Z80|u0|mcode|Mux252~0_combout\ & \inst|Z80|u0|BusB\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datac => \inst|Z80|u0|BusB\(2),
	datad => \inst|Z80|u0|Save_Mux[2]~2_combout\,
	combout => \inst|Z80|u0|Save_Mux[2]~3_combout\);

-- Location: LCCOMB_X21_Y17_N6
\inst|Z80|u0|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~12_combout\ = (\inst|Z80|u0|process_0~2_combout\ & (\inst|Z80|u0|mcode|Mux110~0_combout\ & ((\inst|Z80|u0|mcode|Mux238~0_combout\) # (\inst|Z80|u0|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux238~0_combout\,
	datab => \inst|Z80|u0|Equal4~0_combout\,
	datac => \inst|Z80|u0|process_0~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux110~0_combout\,
	combout => \inst|Z80|u0|process_0~12_combout\);

-- Location: LCCOMB_X17_Y14_N16
\inst|Z80|u0|F~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~36_combout\ = \inst|Z80|DI_Reg\(6) $ (\inst|Z80|DI_Reg\(7) $ (\inst|Z80|DI_Reg\(0) $ (\inst|Z80|DI_Reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(6),
	datab => \inst|Z80|DI_Reg\(7),
	datac => \inst|Z80|DI_Reg\(0),
	datad => \inst|Z80|DI_Reg\(5),
	combout => \inst|Z80|u0|F~36_combout\);

-- Location: LCCOMB_X21_Y12_N30
\inst|Z80|u0|F~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~37_combout\ = \inst|Z80|DI_Reg\(1) $ (\inst|Z80|DI_Reg\(3) $ (\inst|Z80|DI_Reg\(2) $ (\inst|Z80|DI_Reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(1),
	datab => \inst|Z80|DI_Reg\(3),
	datac => \inst|Z80|DI_Reg\(2),
	datad => \inst|Z80|DI_Reg\(4),
	combout => \inst|Z80|u0|F~37_combout\);

-- Location: LCCOMB_X16_Y18_N4
\inst|Z80|u0|alu|F_Out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~4_combout\ = \inst|Z80|u0|BusA\(7) $ (\inst|Z80|u0|BusA\(6) $ (\inst|Z80|u0|alu|Q_t~218_combout\ $ (\inst|Z80|u0|alu|Q_t~219_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datab => \inst|Z80|u0|BusA\(6),
	datac => \inst|Z80|u0|alu|Q_t~218_combout\,
	datad => \inst|Z80|u0|alu|Q_t~219_combout\,
	combout => \inst|Z80|u0|alu|F_Out~4_combout\);

-- Location: LCCOMB_X16_Y18_N6
\inst|Z80|u0|alu|F_Out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~3_combout\ = \inst|Z80|u0|alu|Q_t~217_combout\ $ (\inst|Z80|u0|BusA\(4) $ (\inst|Z80|u0|BusA\(5) $ (\inst|Z80|u0|alu|Q_t~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~217_combout\,
	datab => \inst|Z80|u0|BusA\(4),
	datac => \inst|Z80|u0|BusA\(5),
	datad => \inst|Z80|u0|alu|Q_t~216_combout\,
	combout => \inst|Z80|u0|alu|F_Out~3_combout\);

-- Location: LCCOMB_X16_Y18_N18
\inst|Z80|u0|alu|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~3_combout\ = (\inst|Z80|u0|ALU_Op_r\(2) & (\inst|Z80|u0|alu|Mux28~1_combout\ & (\inst|Z80|u0|alu|F_Out~4_combout\ $ (!\inst|Z80|u0|alu|F_Out~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(2),
	datab => \inst|Z80|u0|alu|Mux28~1_combout\,
	datac => \inst|Z80|u0|alu|F_Out~4_combout\,
	datad => \inst|Z80|u0|alu|F_Out~3_combout\,
	combout => \inst|Z80|u0|alu|Mux28~3_combout\);

-- Location: LCCOMB_X16_Y19_N24
\inst|Z80|u0|alu|F_Out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~5_combout\ = \inst|Z80|u0|alu|Q_t~223_combout\ $ (\inst|Z80|u0|alu|Q_t~224_combout\ $ (\inst|Z80|u0|alu|Q_t~225_combout\ $ (\inst|Z80|u0|alu|Q_t~222_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~223_combout\,
	datab => \inst|Z80|u0|alu|Q_t~224_combout\,
	datac => \inst|Z80|u0|alu|Q_t~225_combout\,
	datad => \inst|Z80|u0|alu|Q_t~222_combout\,
	combout => \inst|Z80|u0|alu|F_Out~5_combout\);

-- Location: LCCOMB_X16_Y19_N2
\inst|Z80|u0|alu|F_Out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~6_combout\ = \inst|Z80|u0|alu|Mux22~1_combout\ $ (\inst|Z80|u0|alu|F_Out~5_combout\ $ (\inst|Z80|u0|alu|Q_t~215_combout\ $ (\inst|Z80|u0|alu|Q_t~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux22~1_combout\,
	datab => \inst|Z80|u0|alu|F_Out~5_combout\,
	datac => \inst|Z80|u0|alu|Q_t~215_combout\,
	datad => \inst|Z80|u0|alu|Q_t~221_combout\,
	combout => \inst|Z80|u0|alu|F_Out~6_combout\);

-- Location: LCCOMB_X17_Y18_N18
\inst|Z80|u0|alu|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~4_combout\ = (!\inst|Z80|u0|ALU_Op_r\(0) & (!\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|alu|F_Out~6_combout\ $ (!\inst|Z80|u0|alu|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(0),
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|alu|F_Out~6_combout\,
	datad => \inst|Z80|u0|alu|Mux21~2_combout\,
	combout => \inst|Z80|u0|alu|Mux28~4_combout\);

-- Location: LCCOMB_X16_Y18_N30
\inst|Z80|u0|alu|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~5_combout\ = (!\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|alu|Mux24~4_combout\) # (\inst|Z80|u0|alu|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datac => \inst|Z80|u0|alu|Mux24~4_combout\,
	datad => \inst|Z80|u0|alu|Mux28~4_combout\,
	combout => \inst|Z80|u0|alu|Mux28~5_combout\);

-- Location: LCCOMB_X16_Y18_N16
\inst|Z80|u0|alu|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~7_combout\ = (!\inst|Z80|u0|ALU_Op_r\(2) & ((\inst|Z80|u0|alu|Mux28~5_combout\) # ((!\inst|Z80|u0|F\(2) & \inst|Z80|u0|alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(2),
	datab => \inst|Z80|u0|F\(2),
	datac => \inst|Z80|u0|alu|Mux28~5_combout\,
	datad => \inst|Z80|u0|alu|Mux28~6_combout\,
	combout => \inst|Z80|u0|alu|Mux28~7_combout\);

-- Location: LCCOMB_X16_Y18_N8
\inst|Z80|u0|alu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~0_combout\ = (!\inst|Z80|u0|F\(2) & \inst|Z80|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|F\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|Mux28~0_combout\);

-- Location: LCCOMB_X14_Y18_N10
\inst|Z80|u0|alu|F_Out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~1_combout\ = \inst|Z80|u0|alu|DAA_Q[4]~22_combout\ $ (((\inst|Z80|u0|alu|DAA_Q[1]~20_combout\) # ((!\inst|Z80|u0|alu|process_1~0_combout\ & \inst|Z80|u0|BusA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|process_1~0_combout\,
	datab => \inst|Z80|u0|alu|DAA_Q[4]~22_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q[1]~20_combout\,
	datad => \inst|Z80|u0|BusA\(1),
	combout => \inst|Z80|u0|alu|F_Out~1_combout\);

-- Location: LCCOMB_X12_Y18_N30
\inst|Z80|u0|alu|F_Out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~0_combout\ = \inst|Z80|u0|BusA\(0) $ (\inst|Z80|u0|alu|DAA_Q[3]~1_combout\ $ (\inst|Z80|u0|alu|DAA_Q[7]~19_combout\ $ (\inst|Z80|u0|alu|DAA_Q[6]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(0),
	datab => \inst|Z80|u0|alu|DAA_Q[3]~1_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q[7]~19_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[6]~15_combout\,
	combout => \inst|Z80|u0|alu|F_Out~0_combout\);

-- Location: LCCOMB_X16_Y18_N2
\inst|Z80|u0|alu|F_Out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~2_combout\ = \inst|Z80|u0|alu|DAA_Q[2]~3_combout\ $ (\inst|Z80|u0|alu|F_Out~1_combout\ $ (\inst|Z80|u0|alu|F_Out~0_combout\ $ (\inst|Z80|u0|alu|DAA_Q[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q[2]~3_combout\,
	datab => \inst|Z80|u0|alu|F_Out~1_combout\,
	datac => \inst|Z80|u0|alu|F_Out~0_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[5]~12_combout\,
	combout => \inst|Z80|u0|alu|F_Out~2_combout\);

-- Location: LCCOMB_X16_Y18_N12
\inst|Z80|u0|alu|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~2_combout\ = (!\inst|Z80|u0|alu|Mux28~1_combout\ & ((\inst|Z80|u0|alu|Mux28~0_combout\) # ((\inst|Z80|u0|alu|Mux12~0_combout\ & !\inst|Z80|u0|alu|F_Out~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~0_combout\,
	datab => \inst|Z80|u0|alu|Mux28~1_combout\,
	datac => \inst|Z80|u0|alu|Mux28~0_combout\,
	datad => \inst|Z80|u0|alu|F_Out~2_combout\,
	combout => \inst|Z80|u0|alu|Mux28~2_combout\);

-- Location: LCCOMB_X17_Y18_N6
\inst|Z80|u0|alu|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~8_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|alu|Mux28~3_combout\) # ((\inst|Z80|u0|alu|Mux28~7_combout\) # (\inst|Z80|u0|alu|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|alu|Mux28~3_combout\,
	datac => \inst|Z80|u0|alu|Mux28~7_combout\,
	datad => \inst|Z80|u0|alu|Mux28~2_combout\,
	combout => \inst|Z80|u0|alu|Mux28~8_combout\);

-- Location: LCCOMB_X21_Y14_N0
\inst|Z80|u0|mcode|Mux293~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux293~0_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|Mux110~1_combout\ & \inst|Z80|u0|mcode|Mux278~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux278~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux293~0_combout\);

-- Location: LCCOMB_X30_Y17_N26
\inst|Z80|u0|mcode|Mux83~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~12_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux83~12_combout\);

-- Location: LCCOMB_X19_Y16_N26
\inst|Z80|u0|mcode|Mux277~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~8_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|ISet\(0) & !\inst|Z80|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|mcode|Mux277~8_combout\);

-- Location: LCCOMB_X21_Y14_N18
\inst|Z80|u0|mcode|Mux292~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux292~0_combout\ = (\inst|Z80|u0|mcode|Mux83~12_combout\ & (\inst|Z80|u0|mcode|Mux277~8_combout\ & (\inst|Z80|u0|Equal3~1_combout\ & !\inst|Z80|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux83~12_combout\,
	datab => \inst|Z80|u0|mcode|Mux277~8_combout\,
	datac => \inst|Z80|u0|Equal3~1_combout\,
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux292~0_combout\);

-- Location: LCCOMB_X21_Y14_N16
\inst|Z80|u0|IntE_FF2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF2~2_combout\ = (!\inst|Z80|u0|mcode|Mux292~0_combout\ & ((\inst|Z80|u0|IntE_FF2~q\) # ((\inst|Z80|Equal3~0_combout\ & \inst|Z80|u0|mcode|Mux293~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|IntE_FF2~q\,
	datac => \inst|Z80|u0|mcode|Mux293~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux292~0_combout\,
	combout => \inst|Z80|u0|IntE_FF2~2_combout\);

-- Location: LCCOMB_X21_Y14_N30
\inst|Z80|u0|IntE_FF2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF2~1_combout\ = (\inst|Z80|u0|IntE_FF2~q\) # ((\inst|Z80|Equal3~0_combout\ & \inst|Z80|u0|mcode|Mux293~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux293~0_combout\,
	datad => \inst|Z80|u0|IntE_FF2~q\,
	combout => \inst|Z80|u0|IntE_FF2~1_combout\);

-- Location: LCCOMB_X22_Y14_N24
\inst|Z80|u0|IntE_FF2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF2~0_combout\ = (\inst|Z80|Equal1~0_combout\ & (\inst|Z80|u0|IntE_FF2~2_combout\)) # (!\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|IntE_FF2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntE_FF2~2_combout\,
	datab => \inst|Z80|Equal1~0_combout\,
	datad => \inst|Z80|u0|IntE_FF2~1_combout\,
	combout => \inst|Z80|u0|IntE_FF2~0_combout\);

-- Location: LCCOMB_X25_Y11_N8
\inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~2_combout\ = (\inst|hcnt\(1) & (!\inst|Add1~1\)) # (!\inst|hcnt\(1) & ((\inst|Add1~1\) # (GND)))
-- \inst|Add1~3\ = CARRY((!\inst|Add1~1\) # (!\inst|hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(1),
	datad => VCC,
	cin => \inst|Add1~1\,
	combout => \inst|Add1~2_combout\,
	cout => \inst|Add1~3\);

-- Location: FF_X25_Y11_N31
\inst|hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Add1~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(1));

-- Location: LCCOMB_X25_Y11_N10
\inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~4_combout\ = (\inst|hcnt\(2) & (\inst|Add1~3\ $ (GND))) # (!\inst|hcnt\(2) & (!\inst|Add1~3\ & VCC))
-- \inst|Add1~5\ = CARRY((\inst|hcnt\(2) & !\inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|hcnt\(2),
	datad => VCC,
	cin => \inst|Add1~3\,
	combout => \inst|Add1~4_combout\,
	cout => \inst|Add1~5\);

-- Location: FF_X25_Y11_N25
\inst|hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Add1~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(2));

-- Location: LCCOMB_X25_Y11_N12
\inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~6_combout\ = (\inst|hcnt\(3) & (!\inst|Add1~5\)) # (!\inst|hcnt\(3) & ((\inst|Add1~5\) # (GND)))
-- \inst|Add1~7\ = CARRY((!\inst|Add1~5\) # (!\inst|hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|hcnt\(3),
	datad => VCC,
	cin => \inst|Add1~5\,
	combout => \inst|Add1~6_combout\,
	cout => \inst|Add1~7\);

-- Location: FF_X25_Y11_N17
\inst|hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Add1~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(3));

-- Location: LCCOMB_X25_Y11_N14
\inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~8_combout\ = (\inst|hcnt\(4) & (\inst|Add1~7\ $ (GND))) # (!\inst|hcnt\(4) & (!\inst|Add1~7\ & VCC))
-- \inst|Add1~9\ = CARRY((\inst|hcnt\(4) & !\inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(4),
	datad => VCC,
	cin => \inst|Add1~7\,
	combout => \inst|Add1~8_combout\,
	cout => \inst|Add1~9\);

-- Location: FF_X25_Y11_N15
\inst|hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(4));

-- Location: LCCOMB_X25_Y11_N16
\inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~10_combout\ = (\inst|hcnt\(5) & (!\inst|Add1~9\)) # (!\inst|hcnt\(5) & ((\inst|Add1~9\) # (GND)))
-- \inst|Add1~11\ = CARRY((!\inst|Add1~9\) # (!\inst|hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|hcnt\(5),
	datad => VCC,
	cin => \inst|Add1~9\,
	combout => \inst|Add1~10_combout\,
	cout => \inst|Add1~11\);

-- Location: FF_X25_Y11_N1
\inst|hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Add1~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(5));

-- Location: LCCOMB_X25_Y11_N18
\inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~12_combout\ = (\inst|hcnt\(6) & (\inst|Add1~11\ $ (GND))) # (!\inst|hcnt\(6) & (!\inst|Add1~11\ & VCC))
-- \inst|Add1~13\ = CARRY((\inst|hcnt\(6) & !\inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(6),
	datad => VCC,
	cin => \inst|Add1~11\,
	combout => \inst|Add1~12_combout\,
	cout => \inst|Add1~13\);

-- Location: LCCOMB_X25_Y11_N26
\inst|hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hcnt~1_combout\ = (\inst|Add1~12_combout\ & (((!\inst|hcnt\(5)) # (!\inst|Equal3~1_combout\)) # (!\inst|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal3~0_combout\,
	datab => \inst|Add1~12_combout\,
	datac => \inst|Equal3~1_combout\,
	datad => \inst|hcnt\(5),
	combout => \inst|hcnt~1_combout\);

-- Location: FF_X25_Y11_N27
\inst|hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|hcnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(6));

-- Location: LCCOMB_X25_Y11_N20
\inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~14_combout\ = (\inst|hcnt\(7) & (!\inst|Add1~13\)) # (!\inst|hcnt\(7) & ((\inst|Add1~13\) # (GND)))
-- \inst|Add1~15\ = CARRY((!\inst|Add1~13\) # (!\inst|hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(7),
	datad => VCC,
	cin => \inst|Add1~13\,
	combout => \inst|Add1~14_combout\,
	cout => \inst|Add1~15\);

-- Location: LCCOMB_X25_Y11_N0
\inst|hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hcnt~0_combout\ = (\inst|Add1~14_combout\ & (((!\inst|Equal3~0_combout\) # (!\inst|hcnt\(5))) # (!\inst|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Add1~14_combout\,
	datab => \inst|Equal3~1_combout\,
	datac => \inst|hcnt\(5),
	datad => \inst|Equal3~0_combout\,
	combout => \inst|hcnt~0_combout\);

-- Location: FF_X25_Y11_N5
\inst|hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|hcnt~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(7));

-- Location: LCCOMB_X25_Y11_N4
\inst|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal3~1_combout\ = (\inst|hcnt\(1) & (!\inst|hcnt\(6) & (\inst|hcnt\(7) & \inst|hcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(1),
	datab => \inst|hcnt\(6),
	datac => \inst|hcnt\(7),
	datad => \inst|hcnt\(0),
	combout => \inst|Equal3~1_combout\);

-- Location: LCCOMB_X25_Y11_N22
\inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Add1~16_combout\ = \inst|Add1~15\ $ (!\inst|hcnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|hcnt\(8),
	cin => \inst|Add1~15\,
	combout => \inst|Add1~16_combout\);

-- Location: LCCOMB_X26_Y11_N16
\inst|hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hcnt~2_combout\ = (\inst|Add1~16_combout\ & (((!\inst|Equal3~0_combout\) # (!\inst|hcnt\(5))) # (!\inst|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal3~1_combout\,
	datab => \inst|hcnt\(5),
	datac => \inst|Add1~16_combout\,
	datad => \inst|Equal3~0_combout\,
	combout => \inst|hcnt~2_combout\);

-- Location: FF_X25_Y11_N23
\inst|hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|hcnt~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hcnt\(8));

-- Location: LCCOMB_X26_Y11_N28
\inst|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal3~0_combout\ = (\inst|hcnt\(2) & (\inst|hcnt\(8) & (\inst|hcnt\(3) & \inst|hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(2),
	datab => \inst|hcnt\(8),
	datac => \inst|hcnt\(3),
	datad => \inst|hcnt\(4),
	combout => \inst|Equal3~0_combout\);

-- Location: LCCOMB_X26_Y11_N10
\inst|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_2~0_combout\ = (\inst|Equal3~0_combout\ & (!\inst|hcnt\(7) & \inst|hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal3~0_combout\,
	datab => \inst|hcnt\(7),
	datad => \inst|hcnt\(5),
	combout => \inst|process_2~0_combout\);

-- Location: LCCOMB_X26_Y11_N6
\inst|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal5~1_combout\ = (\inst|hcnt\(6) & (!\inst|hcnt\(5) & (\inst|hcnt\(3) & \inst|hcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(6),
	datab => \inst|hcnt\(5),
	datac => \inst|hcnt\(3),
	datad => \inst|hcnt\(8),
	combout => \inst|Equal5~1_combout\);

-- Location: LCCOMB_X26_Y11_N18
\inst|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal5~0_combout\ = (!\inst|hcnt\(2) & (!\inst|hcnt\(0) & (!\inst|hcnt\(1) & !\inst|hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(2),
	datab => \inst|hcnt\(0),
	datac => \inst|hcnt\(1),
	datad => \inst|hcnt\(4),
	combout => \inst|Equal5~0_combout\);

-- Location: LCCOMB_X26_Y11_N24
\inst|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal5~2_combout\ = (\inst|Equal5~1_combout\ & (\inst|Equal5~0_combout\ & !\inst|hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal5~1_combout\,
	datab => \inst|Equal5~0_combout\,
	datac => \inst|hcnt\(7),
	combout => \inst|Equal5~2_combout\);

-- Location: LCCOMB_X25_Y10_N12
\inst|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal4~1_combout\ = (\inst|vcnt\(3) & (\inst|vcnt\(2) & \inst|vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|vcnt\(3),
	datac => \inst|vcnt\(2),
	datad => \inst|vcnt\(1),
	combout => \inst|Equal4~1_combout\);

-- Location: LCCOMB_X26_Y10_N24
\inst|vcnt[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[8]~23_combout\ = (\inst|vcnt\(8) & (!\inst|vcnt[7]~22\)) # (!\inst|vcnt\(8) & ((\inst|vcnt[7]~22\) # (GND)))
-- \inst|vcnt[8]~24\ = CARRY((!\inst|vcnt[7]~22\) # (!\inst|vcnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(8),
	datad => VCC,
	cin => \inst|vcnt[7]~22\,
	combout => \inst|vcnt[8]~23_combout\,
	cout => \inst|vcnt[8]~24\);

-- Location: LCCOMB_X26_Y10_N26
\inst|vcnt[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[9]~25_combout\ = \inst|vcnt\(9) $ (!\inst|vcnt[8]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(9),
	cin => \inst|vcnt[8]~24\,
	combout => \inst|vcnt[9]~25_combout\);

-- Location: FF_X26_Y10_N27
\inst|vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vcnt[9]~25_combout\,
	sclr => \inst|Equal4~2_combout\,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(9));

-- Location: LCCOMB_X26_Y10_N2
\inst|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal4~0_combout\ = (!\inst|vcnt\(8) & (\inst|vcnt\(6) & (\inst|vcnt\(9) & !\inst|vcnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(8),
	datab => \inst|vcnt\(6),
	datac => \inst|vcnt\(9),
	datad => \inst|vcnt\(7),
	combout => \inst|Equal4~0_combout\);

-- Location: LCCOMB_X25_Y10_N6
\inst|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal4~2_combout\ = (\inst|Equal4~1_combout\ & (\inst|vcnt\(5) & (!\inst|vcnt\(4) & \inst|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal4~1_combout\,
	datab => \inst|vcnt\(5),
	datac => \inst|vcnt\(4),
	datad => \inst|Equal4~0_combout\,
	combout => \inst|Equal4~2_combout\);

-- Location: LCCOMB_X25_Y10_N30
\inst|vcnt[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[0]~27_combout\ = \inst|vcnt\(0) $ (((\inst|Equal5~2_combout\ & !\inst|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal5~2_combout\,
	datac => \inst|vcnt\(0),
	datad => \inst|Equal4~2_combout\,
	combout => \inst|vcnt[0]~27_combout\);

-- Location: FF_X25_Y10_N31
\inst|vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vcnt[0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(0));

-- Location: LCCOMB_X26_Y10_N10
\inst|vcnt[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[1]~9_combout\ = (\inst|vcnt\(1) & (\inst|vcnt\(0) $ (VCC))) # (!\inst|vcnt\(1) & (\inst|vcnt\(0) & VCC))
-- \inst|vcnt[1]~10\ = CARRY((\inst|vcnt\(1) & \inst|vcnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(1),
	datab => \inst|vcnt\(0),
	datad => VCC,
	combout => \inst|vcnt[1]~9_combout\,
	cout => \inst|vcnt[1]~10\);

-- Location: FF_X25_Y10_N1
\inst|vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[1]~9_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(1));

-- Location: LCCOMB_X26_Y10_N12
\inst|vcnt[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[2]~11_combout\ = (\inst|vcnt\(2) & (!\inst|vcnt[1]~10\)) # (!\inst|vcnt\(2) & ((\inst|vcnt[1]~10\) # (GND)))
-- \inst|vcnt[2]~12\ = CARRY((!\inst|vcnt[1]~10\) # (!\inst|vcnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|vcnt\(2),
	datad => VCC,
	cin => \inst|vcnt[1]~10\,
	combout => \inst|vcnt[2]~11_combout\,
	cout => \inst|vcnt[2]~12\);

-- Location: FF_X25_Y10_N15
\inst|vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[2]~11_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(2));

-- Location: LCCOMB_X26_Y10_N14
\inst|vcnt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[3]~13_combout\ = (\inst|vcnt\(3) & (\inst|vcnt[2]~12\ $ (GND))) # (!\inst|vcnt\(3) & (!\inst|vcnt[2]~12\ & VCC))
-- \inst|vcnt[3]~14\ = CARRY((\inst|vcnt\(3) & !\inst|vcnt[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(3),
	datad => VCC,
	cin => \inst|vcnt[2]~12\,
	combout => \inst|vcnt[3]~13_combout\,
	cout => \inst|vcnt[3]~14\);

-- Location: FF_X25_Y10_N29
\inst|vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[3]~13_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(3));

-- Location: LCCOMB_X26_Y10_N16
\inst|vcnt[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[4]~15_combout\ = (\inst|vcnt\(4) & (!\inst|vcnt[3]~14\)) # (!\inst|vcnt\(4) & ((\inst|vcnt[3]~14\) # (GND)))
-- \inst|vcnt[4]~16\ = CARRY((!\inst|vcnt[3]~14\) # (!\inst|vcnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(4),
	datad => VCC,
	cin => \inst|vcnt[3]~14\,
	combout => \inst|vcnt[4]~15_combout\,
	cout => \inst|vcnt[4]~16\);

-- Location: FF_X25_Y10_N7
\inst|vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[4]~15_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(4));

-- Location: LCCOMB_X26_Y10_N18
\inst|vcnt[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[5]~17_combout\ = (\inst|vcnt\(5) & (\inst|vcnt[4]~16\ $ (GND))) # (!\inst|vcnt\(5) & (!\inst|vcnt[4]~16\ & VCC))
-- \inst|vcnt[5]~18\ = CARRY((\inst|vcnt\(5) & !\inst|vcnt[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|vcnt\(5),
	datad => VCC,
	cin => \inst|vcnt[4]~16\,
	combout => \inst|vcnt[5]~17_combout\,
	cout => \inst|vcnt[5]~18\);

-- Location: FF_X25_Y10_N5
\inst|vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[5]~17_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(5));

-- Location: LCCOMB_X26_Y10_N20
\inst|vcnt[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[6]~19_combout\ = (\inst|vcnt\(6) & (!\inst|vcnt[5]~18\)) # (!\inst|vcnt\(6) & ((\inst|vcnt[5]~18\) # (GND)))
-- \inst|vcnt[6]~20\ = CARRY((!\inst|vcnt[5]~18\) # (!\inst|vcnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|vcnt\(6),
	datad => VCC,
	cin => \inst|vcnt[5]~18\,
	combout => \inst|vcnt[6]~19_combout\,
	cout => \inst|vcnt[6]~20\);

-- Location: FF_X25_Y10_N23
\inst|vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[6]~19_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(6));

-- Location: LCCOMB_X26_Y10_N22
\inst|vcnt[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vcnt[7]~21_combout\ = (\inst|vcnt\(7) & (\inst|vcnt[6]~20\ $ (GND))) # (!\inst|vcnt\(7) & (!\inst|vcnt[6]~20\ & VCC))
-- \inst|vcnt[7]~22\ = CARRY((\inst|vcnt\(7) & !\inst|vcnt[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(7),
	datad => VCC,
	cin => \inst|vcnt[6]~20\,
	combout => \inst|vcnt[7]~21_combout\,
	cout => \inst|vcnt[7]~22\);

-- Location: FF_X25_Y10_N11
\inst|vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[7]~21_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(7));

-- Location: FF_X25_Y10_N17
\inst|vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vcnt[8]~23_combout\,
	sclr => \inst|Equal4~2_combout\,
	sload => VCC,
	ena => \inst|Equal5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vcnt\(8));

-- Location: LCCOMB_X26_Y10_N0
\inst|process_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_2~1_combout\ = (\inst|vcnt\(8) & (\inst|vcnt\(6) & (!\inst|vcnt\(9) & \inst|vcnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(8),
	datab => \inst|vcnt\(6),
	datac => \inst|vcnt\(9),
	datad => \inst|vcnt\(7),
	combout => \inst|process_2~1_combout\);

-- Location: LCCOMB_X26_Y11_N20
\inst|process_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_2~3_combout\ = (!\inst|hcnt\(1) & (!\inst|vcnt\(5) & (\inst|vcnt\(4) & !\inst|hcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(1),
	datab => \inst|vcnt\(5),
	datac => \inst|vcnt\(4),
	datad => \inst|hcnt\(0),
	combout => \inst|process_2~3_combout\);

-- Location: LCCOMB_X25_Y10_N2
\inst|process_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_2~2_combout\ = (\inst|vcnt\(2) & (\inst|vcnt\(3) & (!\inst|hcnt\(6) & \inst|vcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(2),
	datab => \inst|vcnt\(3),
	datac => \inst|hcnt\(6),
	datad => \inst|vcnt\(1),
	combout => \inst|process_2~2_combout\);

-- Location: LCCOMB_X26_Y11_N4
\inst|process_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_2~4_combout\ = (\inst|process_2~0_combout\ & (\inst|process_2~1_combout\ & (\inst|process_2~3_combout\ & \inst|process_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|process_2~0_combout\,
	datab => \inst|process_2~1_combout\,
	datac => \inst|process_2~3_combout\,
	datad => \inst|process_2~2_combout\,
	combout => \inst|process_2~4_combout\);

-- Location: FF_X26_Y11_N5
\inst|int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|process_2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|int~q\);

-- Location: LCCOMB_X25_Y11_N2
\inst|cpu_int_n~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_int_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu_int_n~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N28
\inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal2~0_combout\ = (!\inst|hcnt\(1) & (!\inst|hcnt\(3) & (!\inst|hcnt\(0) & !\inst|hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(1),
	datab => \inst|hcnt\(3),
	datac => \inst|hcnt\(0),
	datad => \inst|hcnt\(4),
	combout => \inst|Equal2~0_combout\);

-- Location: LCCOMB_X25_Y11_N24
\inst|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal2~1_combout\ = (!\inst|hcnt\(6) & (\inst|hcnt\(7) & (\inst|hcnt\(2) & !\inst|hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(6),
	datab => \inst|hcnt\(7),
	datac => \inst|hcnt\(2),
	datad => \inst|hcnt\(5),
	combout => \inst|Equal2~1_combout\);

-- Location: LCCOMB_X25_Y11_N30
\inst|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal2~2_combout\ = (\inst|Equal2~0_combout\ & (\inst|hcnt\(8) & \inst|Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal2~0_combout\,
	datab => \inst|hcnt\(8),
	datad => \inst|Equal2~1_combout\,
	combout => \inst|Equal2~2_combout\);

-- Location: FF_X25_Y11_N3
\inst|cpu_int_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|int~q\,
	d => \inst|cpu_int_n~feeder_combout\,
	clrn => \inst|ALT_INV_Equal2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_int_n~q\);

-- Location: FF_X21_Y14_N5
\inst|Z80|u0|INT_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|cpu_int_n~q\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|INT_s~q\);

-- Location: LCCOMB_X21_Y14_N8
\inst|Z80|u0|IntE_FF1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF1~1_combout\ = (\inst|Z80|u0|mcode|Mux290~2_combout\ & (((\inst|Z80|u0|IntE_FF2~q\)))) # (!\inst|Z80|u0|mcode|Mux290~2_combout\ & ((\inst|Z80|u0|IntE_FF1~q\) # ((\inst|Z80|u0|mcode|Mux293~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux290~2_combout\,
	datab => \inst|Z80|u0|IntE_FF1~q\,
	datac => \inst|Z80|u0|mcode|Mux293~0_combout\,
	datad => \inst|Z80|u0|IntE_FF2~q\,
	combout => \inst|Z80|u0|IntE_FF1~1_combout\);

-- Location: LCCOMB_X21_Y14_N10
\inst|Z80|u0|IntE_FF1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF1~2_combout\ = (\inst|Z80|u0|TState\(0) & (!\inst|Z80|u0|mcode|Mux292~0_combout\ & ((\inst|Z80|u0|IntE_FF1~q\)))) # (!\inst|Z80|u0|TState\(0) & (((\inst|Z80|u0|IntE_FF1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(0),
	datab => \inst|Z80|u0|mcode|Mux292~0_combout\,
	datac => \inst|Z80|u0|IntE_FF1~1_combout\,
	datad => \inst|Z80|u0|IntE_FF1~q\,
	combout => \inst|Z80|u0|IntE_FF1~2_combout\);

-- Location: LCCOMB_X23_Y14_N28
\inst|Z80|u0|IntE_FF1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF1~0_combout\ = (\inst|Z80|Equal1~1_combout\ & ((\inst|Z80|u0|IntE_FF1~2_combout\))) # (!\inst|Z80|Equal1~1_combout\ & (\inst|Z80|u0|IntE_FF1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|Equal1~1_combout\,
	datac => \inst|Z80|u0|IntE_FF1~q\,
	datad => \inst|Z80|u0|IntE_FF1~2_combout\,
	combout => \inst|Z80|u0|IntE_FF1~0_combout\);

-- Location: LCCOMB_X23_Y14_N4
\inst|Z80|u0|IntE_FF1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF1~3_combout\ = (\inst|Z80|u0|IntE_FF1~0_combout\ & !\inst|Z80|u0|IntCycle~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IntE_FF1~0_combout\,
	datad => \inst|Z80|u0|IntCycle~1_combout\,
	combout => \inst|Z80|u0|IntE_FF1~3_combout\);

-- Location: FF_X23_Y14_N29
\inst|Z80|u0|IntE_FF1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IntE_FF1~0_combout\,
	asdata => \inst|Z80|u0|IntE_FF1~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IntE_FF1~q\);

-- Location: LCCOMB_X21_Y14_N4
\inst|Z80|u0|IntCycle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntCycle~0_combout\ = (!\inst|Z80|u0|Equal56~2_combout\ & (!\inst|Z80|u0|mcode|Mux293~0_combout\ & (\inst|Z80|u0|INT_s~q\ & \inst|Z80|u0|IntE_FF1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal56~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux293~0_combout\,
	datac => \inst|Z80|u0|INT_s~q\,
	datad => \inst|Z80|u0|IntE_FF1~q\,
	combout => \inst|Z80|u0|IntCycle~0_combout\);

-- Location: LCCOMB_X22_Y14_N14
\inst|Z80|u0|IntCycle~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntCycle~1_combout\ = (!\inst|Z80|u0|mcode|Mux147~4_combout\ & (\inst|Z80|u0|IntCycle~0_combout\ & (!\inst|Z80|u0|process_7~1_combout\ & !\inst|Z80|u0|NextIs_XY_Fetch~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datab => \inst|Z80|u0|IntCycle~0_combout\,
	datac => \inst|Z80|u0|process_7~1_combout\,
	datad => \inst|Z80|u0|NextIs_XY_Fetch~3_combout\,
	combout => \inst|Z80|u0|IntCycle~1_combout\);

-- Location: LCCOMB_X22_Y14_N22
\inst|Z80|u0|IntE_FF2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntE_FF2~3_combout\ = (!\inst|Z80|u0|IntCycle~1_combout\ & \inst|Z80|u0|IntE_FF2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IntCycle~1_combout\,
	datad => \inst|Z80|u0|IntE_FF2~0_combout\,
	combout => \inst|Z80|u0|IntE_FF2~3_combout\);

-- Location: FF_X22_Y14_N25
\inst|Z80|u0|IntE_FF2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IntE_FF2~0_combout\,
	asdata => \inst|Z80|u0|IntE_FF2~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IntE_FF2~q\);

-- Location: FF_X21_Y14_N25
\inst|Z80|u0|Fp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(2),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(2));

-- Location: LCCOMB_X21_Y14_N24
\inst|Z80|u0|F~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~39_combout\ = (\inst|Z80|u0|F~38_combout\ & ((!\inst|Z80|u0|Fp\(2)))) # (!\inst|Z80|u0|F~38_combout\ & (!\inst|Z80|u0|F\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|F\(2),
	datac => \inst|Z80|u0|Fp\(2),
	datad => \inst|Z80|u0|F~38_combout\,
	combout => \inst|Z80|u0|F~39_combout\);

-- Location: LCCOMB_X21_Y14_N20
\inst|Z80|u0|F~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~40_combout\ = (\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|ACC[5]~39_combout\ & ((\inst|Z80|u0|F~39_combout\))) # (!\inst|Z80|u0|ACC[5]~39_combout\ & (\inst|Z80|u0|IntE_FF2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~39_combout\,
	datab => \inst|Z80|u0|IntE_FF2~q\,
	datac => \inst|Z80|u0|process_0~9_combout\,
	datad => \inst|Z80|u0|F~39_combout\,
	combout => \inst|Z80|u0|F~40_combout\);

-- Location: LCCOMB_X13_Y20_N0
\inst|Z80|u0|alu|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux20~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(2) & ((!\inst|Z80|u0|ALU_Op_r\(1)) # (!\inst|Z80|u0|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|ALU_Op_r\(1),
	combout => \inst|Z80|u0|alu|Mux20~0_combout\);

-- Location: LCCOMB_X14_Y17_N26
\inst|Z80|u0|alu|F_Out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~7_combout\ = \inst|Z80|u0|alu|Mux12~3_combout\ $ (\inst|Z80|u0|alu|Mux13~1_combout\ $ (\inst|Z80|u0|alu|Mux11~1_combout\ $ (\inst|Z80|u0|alu|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux12~3_combout\,
	datab => \inst|Z80|u0|alu|Mux13~1_combout\,
	datac => \inst|Z80|u0|alu|Mux11~1_combout\,
	datad => \inst|Z80|u0|alu|Mux15~1_combout\,
	combout => \inst|Z80|u0|alu|F_Out~7_combout\);

-- Location: LCCOMB_X13_Y20_N30
\inst|Z80|u0|alu|Overflow_v\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Overflow_v~combout\ = (\inst|Z80|u0|BusA\(7) & (!\inst|Z80|u0|alu|Add1~2_combout\ & (\inst|Z80|u0|ALU_Op_r\(1) $ (\inst|Z80|u0|BusB\(7))))) # (!\inst|Z80|u0|BusA\(7) & (\inst|Z80|u0|alu|Add1~2_combout\ & (\inst|Z80|u0|ALU_Op_r\(1) $ 
-- (!\inst|Z80|u0|BusB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|BusA\(7),
	datac => \inst|Z80|u0|BusB\(7),
	datad => \inst|Z80|u0|alu|Add1~2_combout\,
	combout => \inst|Z80|u0|alu|Overflow_v~combout\);

-- Location: LCCOMB_X13_Y20_N16
\inst|Z80|u0|alu|F_Out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|F_Out~8_combout\ = \inst|Z80|u0|alu|Mux14~1_combout\ $ (\inst|Z80|u0|alu|Mux10~1_combout\ $ (\inst|Z80|u0|alu|Mux8~4_combout\ $ (\inst|Z80|u0|alu|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux14~1_combout\,
	datab => \inst|Z80|u0|alu|Mux10~1_combout\,
	datac => \inst|Z80|u0|alu|Mux8~4_combout\,
	datad => \inst|Z80|u0|alu|Mux9~1_combout\,
	combout => \inst|Z80|u0|alu|F_Out~8_combout\);

-- Location: LCCOMB_X13_Y20_N14
\inst|Z80|u0|alu|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~9_combout\ = (\inst|Z80|u0|alu|Mux20~0_combout\ & (\inst|Z80|u0|alu|F_Out~7_combout\ $ (((!\inst|Z80|u0|alu|F_Out~8_combout\))))) # (!\inst|Z80|u0|alu|Mux20~0_combout\ & (((\inst|Z80|u0|alu|Overflow_v~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux20~0_combout\,
	datab => \inst|Z80|u0|alu|F_Out~7_combout\,
	datac => \inst|Z80|u0|alu|Overflow_v~combout\,
	datad => \inst|Z80|u0|alu|F_Out~8_combout\,
	combout => \inst|Z80|u0|alu|Mux28~9_combout\);

-- Location: LCCOMB_X21_Y14_N28
\inst|Z80|u0|alu|Mux28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux28~10_combout\ = (!\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|Arith16_r~q\ & (!\inst|Z80|u0|F\(2))) # (!\inst|Z80|u0|Arith16_r~q\ & ((\inst|Z80|u0|alu|Mux28~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(3),
	datab => \inst|Z80|u0|Arith16_r~q\,
	datac => \inst|Z80|u0|F\(2),
	datad => \inst|Z80|u0|alu|Mux28~9_combout\,
	combout => \inst|Z80|u0|alu|Mux28~10_combout\);

-- Location: LCCOMB_X21_Y14_N6
\inst|Z80|u0|F~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~41_combout\ = (\inst|Z80|u0|F~40_combout\) # ((!\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|alu|Mux28~8_combout\) # (\inst|Z80|u0|alu|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux28~8_combout\,
	datab => \inst|Z80|u0|F~40_combout\,
	datac => \inst|Z80|u0|process_0~9_combout\,
	datad => \inst|Z80|u0|alu|Mux28~10_combout\,
	combout => \inst|Z80|u0|F~41_combout\);

-- Location: LCCOMB_X21_Y14_N12
\inst|Z80|u0|F~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~42_combout\ = (\inst|Z80|u0|process_0~11_combout\ & (\inst|Z80|u0|F~36_combout\ $ ((!\inst|Z80|u0|F~37_combout\)))) # (!\inst|Z80|u0|process_0~11_combout\ & (((\inst|Z80|u0|F~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~36_combout\,
	datab => \inst|Z80|u0|F~37_combout\,
	datac => \inst|Z80|u0|process_0~11_combout\,
	datad => \inst|Z80|u0|F~41_combout\,
	combout => \inst|Z80|u0|F~42_combout\);

-- Location: LCCOMB_X21_Y14_N2
\inst|Z80|u0|F~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~44_combout\ = (!\inst|Z80|u0|F~43_combout\ & ((\inst|Z80|u0|process_0~12_combout\ & (\inst|Z80|u0|IncDecZ~q\)) # (!\inst|Z80|u0|process_0~12_combout\ & ((\inst|Z80|u0|F~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~12_combout\,
	datab => \inst|Z80|u0|IncDecZ~q\,
	datac => \inst|Z80|u0|F~43_combout\,
	datad => \inst|Z80|u0|F~42_combout\,
	combout => \inst|Z80|u0|F~44_combout\);

-- Location: LCCOMB_X21_Y14_N14
\inst|Z80|u0|F~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~45_combout\ = (!\inst|Z80|u0|F~44_combout\ & ((!\inst|Z80|u0|F~43_combout\) # (!\inst|Z80|u0|Save_Mux[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[2]~3_combout\,
	datab => \inst|Z80|u0|F~43_combout\,
	datad => \inst|Z80|u0|F~44_combout\,
	combout => \inst|Z80|u0|F~45_combout\);

-- Location: FF_X21_Y14_N15
\inst|Z80|u0|F[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~45_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(2));

-- Location: LCCOMB_X25_Y17_N30
\inst|Z80|u0|No_BTR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|No_BTR~2_combout\ = (\inst|Z80|u0|IR\(1) & (((!\inst|Z80|u0|F\(6))))) # (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|F\(2)) # ((\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|F\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|F\(2),
	datac => \inst|Z80|u0|F\(6),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|No_BTR~2_combout\);

-- Location: LCCOMB_X25_Y20_N26
\inst|Z80|u0|No_BTR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|No_BTR~1_combout\ = (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|No_BTR~0_combout\ & (\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux264~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|No_BTR~0_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux264~4_combout\,
	combout => \inst|Z80|u0|No_BTR~1_combout\);

-- Location: LCCOMB_X25_Y17_N28
\inst|Z80|u0|No_BTR~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|No_BTR~3_combout\ = (\inst|Z80|u0|No_BTR~1_combout\ & ((\inst|Z80|u0|No_BTR~2_combout\) # (!\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|No_BTR~2_combout\,
	datad => \inst|Z80|u0|No_BTR~1_combout\,
	combout => \inst|Z80|u0|No_BTR~3_combout\);

-- Location: FF_X25_Y17_N29
\inst|Z80|u0|No_BTR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|No_BTR~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|No_BTR~q\);

-- Location: LCCOMB_X25_Y17_N0
\inst|Z80|u0|BTR_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BTR_r~0_combout\ = (!\inst|Z80|u0|No_BTR~q\ & (\inst|Z80|u0|mcode|Mux274~4_combout\ & \inst|Z80|u0|mcode|Mux147~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|No_BTR~q\,
	datac => \inst|Z80|u0|mcode|Mux274~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|BTR_r~0_combout\);

-- Location: LCCOMB_X25_Y13_N6
\inst|Z80|u0|BTR_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BTR_r~1_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|process_0~5_combout\ & (\inst|Z80|u0|BTR_r~0_combout\)) # (!\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|BTR_r~q\))))) # (!\inst|Z80|u0|Equal0~2_combout\ & 
-- (((\inst|Z80|u0|BTR_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal0~2_combout\,
	datab => \inst|Z80|u0|BTR_r~0_combout\,
	datac => \inst|Z80|u0|BTR_r~q\,
	datad => \inst|Z80|u0|process_0~5_combout\,
	combout => \inst|Z80|u0|BTR_r~1_combout\);

-- Location: FF_X25_Y13_N7
\inst|Z80|u0|BTR_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BTR_r~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BTR_r~q\);

-- Location: LCCOMB_X24_Y13_N22
\inst|Z80|u0|PC[13]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC[13]~79_combout\ = (\inst|Z80|Equal3~0_combout\ & (\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|mcode|Mux296~0_combout\) # (\inst|Z80|u0|BTR_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal3~0_combout\,
	datab => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|mcode|Mux296~0_combout\,
	datad => \inst|Z80|u0|BTR_r~q\,
	combout => \inst|Z80|u0|PC[13]~79_combout\);

-- Location: LCCOMB_X24_Y14_N2
\inst|Z80|u0|TmpAddr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~35_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|DI_Reg\(0))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|u0|mcode|Mux147~7_combout\ & \inst|Z80|u0|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(0),
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datad => \inst|Z80|u0|Add5~16_combout\,
	combout => \inst|Z80|u0|TmpAddr~35_combout\);

-- Location: LCCOMB_X23_Y14_N2
\inst|Z80|u0|TmpAddr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~55_combout\ = (\inst|Z80|u0|TmpAddr~35_combout\ & (\inst|Z80|u0|TState\(0) & (\inst|Z80|u0|TState\(1) & !\inst|Z80|u0|TState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr~35_combout\,
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(2),
	combout => \inst|Z80|u0|TmpAddr~55_combout\);

-- Location: FF_X23_Y14_N3
\inst|Z80|u0|TmpAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~55_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(8));

-- Location: LCCOMB_X19_Y11_N8
\inst|Z80|u0|I[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[0]~10_combout\ = !\inst|Z80|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(0),
	combout => \inst|Z80|u0|I[0]~10_combout\);

-- Location: FF_X19_Y11_N9
\inst|Z80|u0|I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[0]~10_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(0));

-- Location: LCCOMB_X19_Y11_N10
\inst|Z80|u0|PC~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~44_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & (((\inst|Z80|u0|PC[13]~9_combout\)))) # (!\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC[13]~9_combout\ & ((\inst|Z80|DI_Reg\(0)))) # (!\inst|Z80|u0|PC[13]~9_combout\ & 
-- (\inst|Z80|u0|Regs|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux39~4_combout\,
	datab => \inst|Z80|DI_Reg\(0),
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|PC[13]~9_combout\,
	combout => \inst|Z80|u0|PC~44_combout\);

-- Location: LCCOMB_X19_Y11_N20
\inst|Z80|u0|PC~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~45_combout\ = (\inst|Z80|u0|PC[13]~4_combout\ & ((\inst|Z80|u0|PC~44_combout\ & (\inst|Z80|u0|TmpAddr\(8))) # (!\inst|Z80|u0|PC~44_combout\ & ((\inst|Z80|u0|I\(0)))))) # (!\inst|Z80|u0|PC[13]~4_combout\ & (((\inst|Z80|u0|PC~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(8),
	datab => \inst|Z80|u0|I\(0),
	datac => \inst|Z80|u0|PC[13]~4_combout\,
	datad => \inst|Z80|u0|PC~44_combout\,
	combout => \inst|Z80|u0|PC~45_combout\);

-- Location: LCCOMB_X21_Y13_N10
\inst|Z80|u0|PC~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~46_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & (((\inst|Z80|u0|PC[13]~8_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC[13]~8_combout\ & (\inst|Z80|u0|Add3~16_combout\)) # (!\inst|Z80|u0|PC[13]~8_combout\ & 
-- ((\inst|Z80|u0|PC~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|Add3~16_combout\,
	datac => \inst|Z80|u0|PC~45_combout\,
	datad => \inst|Z80|u0|PC[13]~8_combout\,
	combout => \inst|Z80|u0|PC~46_combout\);

-- Location: LCCOMB_X21_Y13_N14
\inst|Z80|u0|PC~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|PC~47_combout\ = (\inst|Z80|u0|PC[13]~79_combout\ & ((\inst|Z80|u0|PC~46_combout\ & ((\inst|Z80|u0|Add4~14_combout\))) # (!\inst|Z80|u0|PC~46_combout\ & (\inst|Z80|u0|Add2~16_combout\)))) # (!\inst|Z80|u0|PC[13]~79_combout\ & 
-- (((\inst|Z80|u0|PC~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~79_combout\,
	datab => \inst|Z80|u0|Add2~16_combout\,
	datac => \inst|Z80|u0|Add4~14_combout\,
	datad => \inst|Z80|u0|PC~46_combout\,
	combout => \inst|Z80|u0|PC~47_combout\);

-- Location: FF_X21_Y13_N15
\inst|Z80|u0|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|PC~47_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|PC[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PC\(8));

-- Location: LCCOMB_X18_Y14_N10
\inst|Z80|u0|BusB~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~40_combout\ = (\inst|Z80|u0|BusB[4]~9_combout\ & ((\inst|Z80|u0|BusB[4]~10_combout\ & ((\inst|Z80|u0|PC\(0)))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & (!\inst|Z80|u0|F\(0))))) # (!\inst|Z80|u0|BusB[4]~9_combout\ & 
-- (((!\inst|Z80|u0|BusB[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(0),
	datab => \inst|Z80|u0|PC\(0),
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|BusB[4]~10_combout\,
	combout => \inst|Z80|u0|BusB~40_combout\);

-- Location: LCCOMB_X18_Y14_N28
\inst|Z80|u0|BusB~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~41_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~40_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~40_combout\ & ((!\inst|Z80|u0|SP\(0)))) # (!\inst|Z80|u0|BusB~40_combout\ & 
-- (!\inst|Z80|u0|SP\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(8),
	datab => \inst|Z80|u0|SP\(0),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~40_combout\,
	combout => \inst|Z80|u0|BusB~41_combout\);

-- Location: LCCOMB_X14_Y14_N28
\inst|Z80|u0|BusB~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~42_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & (((\inst|Z80|u0|BusB[4]~13_combout\)))) # (!\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|BusB[4]~13_combout\ & ((\inst|Z80|u0|BusB~41_combout\))) # (!\inst|Z80|u0|BusB[4]~13_combout\ 
-- & (!\inst|Z80|u0|ACC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~14_combout\,
	datab => \inst|Z80|u0|ACC\(0),
	datac => \inst|Z80|u0|BusB[4]~13_combout\,
	datad => \inst|Z80|u0|BusB~41_combout\,
	combout => \inst|Z80|u0|BusB~42_combout\);

-- Location: LCCOMB_X14_Y14_N14
\inst|Z80|u0|BusB~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~43_combout\ = (\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|BusB~42_combout\ & (\inst|Z80|u0|Regs|Mux31~4_combout\)) # (!\inst|Z80|u0|BusB~42_combout\ & ((\inst|Z80|u0|Regs|Mux23~4_combout\))))) # (!\inst|Z80|u0|BusB[4]~14_combout\ 
-- & (((\inst|Z80|u0|BusB~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~14_combout\,
	datab => \inst|Z80|u0|Regs|Mux31~4_combout\,
	datac => \inst|Z80|u0|Regs|Mux23~4_combout\,
	datad => \inst|Z80|u0|BusB~42_combout\,
	combout => \inst|Z80|u0|BusB~43_combout\);

-- Location: LCCOMB_X14_Y14_N24
\inst|Z80|u0|BusB~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~44_combout\ = (\inst|Z80|DI_Reg\(0) & ((\inst|Z80|u0|BusB[4]~19_combout\) # ((\inst|Z80|u0|BusB~43_combout\ & \inst|Z80|u0|BusB~27_combout\)))) # (!\inst|Z80|DI_Reg\(0) & (\inst|Z80|u0|BusB~43_combout\ & 
-- ((\inst|Z80|u0|BusB~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(0),
	datab => \inst|Z80|u0|BusB~43_combout\,
	datac => \inst|Z80|u0|BusB[4]~19_combout\,
	datad => \inst|Z80|u0|BusB~27_combout\,
	combout => \inst|Z80|u0|BusB~44_combout\);

-- Location: LCCOMB_X14_Y14_N0
\inst|Z80|u0|BusB~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~64_combout\ = (\inst|Z80|u0|BusB~44_combout\) # ((\inst|Z80|u0|PC\(8) & (\inst|Z80|u0|BusB[4]~17_combout\ & !\inst|Z80|u0|BusB~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(8),
	datab => \inst|Z80|u0|BusB[4]~17_combout\,
	datac => \inst|Z80|u0|BusB~20_combout\,
	datad => \inst|Z80|u0|BusB~44_combout\,
	combout => \inst|Z80|u0|BusB~64_combout\);

-- Location: FF_X14_Y14_N1
\inst|Z80|u0|BusB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(0));

-- Location: LCCOMB_X14_Y19_N4
\inst|Z80|u0|alu|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux7~5_combout\ = (!\inst|Z80|u0|IR\(4) & (!\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Mux7~5_combout\);

-- Location: LCCOMB_X14_Y19_N10
\inst|Z80|u0|alu|Q_t~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~228_combout\ = (\inst|Z80|u0|BusB\(0)) # ((!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(3) & !\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|BusB\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Q_t~228_combout\);

-- Location: LCCOMB_X14_Y19_N16
\inst|Z80|u0|alu|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux38~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(0)) # ((\inst|Z80|u0|alu|Q_t~228_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|alu|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Mux22~1_combout\,
	datad => \inst|Z80|u0|alu|Q_t~228_combout\,
	combout => \inst|Z80|u0|alu|Mux38~0_combout\);

-- Location: LCCOMB_X14_Y19_N26
\inst|Z80|u0|alu|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux38~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(0) & (\inst|Z80|u0|alu|Mux7~5_combout\ $ (\inst|Z80|u0|alu|Mux38~0_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (((\inst|Z80|u0|alu|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(0),
	datab => \inst|Z80|u0|BusB\(0),
	datac => \inst|Z80|u0|alu|Mux7~5_combout\,
	datad => \inst|Z80|u0|alu|Mux38~0_combout\,
	combout => \inst|Z80|u0|alu|Mux38~1_combout\);

-- Location: LCCOMB_X14_Y17_N28
\inst|Z80|u0|alu|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux38~2_combout\ = (\inst|Z80|u0|alu|Mux33~1_combout\ & (((\inst|Z80|u0|BusA\(0)) # (\inst|Z80|u0|alu|Mux32~0_combout\)))) # (!\inst|Z80|u0|alu|Mux33~1_combout\ & (\inst|Z80|u0|alu|Mux15~1_combout\ & 
-- ((!\inst|Z80|u0|alu|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux15~1_combout\,
	datab => \inst|Z80|u0|alu|Mux33~1_combout\,
	datac => \inst|Z80|u0|BusA\(0),
	datad => \inst|Z80|u0|alu|Mux32~0_combout\,
	combout => \inst|Z80|u0|alu|Mux38~2_combout\);

-- Location: LCCOMB_X14_Y17_N22
\inst|Z80|u0|alu|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux38~3_combout\ = (\inst|Z80|u0|alu|Mux32~0_combout\ & ((\inst|Z80|u0|alu|Mux38~2_combout\ & (\inst|Z80|u0|alu|Q_t~218_combout\)) # (!\inst|Z80|u0|alu|Mux38~2_combout\ & ((\inst|Z80|u0|alu|Mux38~1_combout\))))) # 
-- (!\inst|Z80|u0|alu|Mux32~0_combout\ & (((\inst|Z80|u0|alu|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~218_combout\,
	datab => \inst|Z80|u0|alu|Mux32~0_combout\,
	datac => \inst|Z80|u0|alu|Mux38~1_combout\,
	datad => \inst|Z80|u0|alu|Mux38~2_combout\,
	combout => \inst|Z80|u0|alu|Mux38~3_combout\);

-- Location: LCCOMB_X12_Y17_N20
\inst|Z80|u0|Save_Mux[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[0]~8_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|u0|alu|Mux38~3_combout\)) # (!\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|DI_Reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux38~3_combout\,
	datab => \inst|Z80|u0|Save_ALU_r~q\,
	datac => \inst|Z80|DI_Reg\(0),
	datad => \inst|Z80|u0|mcode|Mux252~0_combout\,
	combout => \inst|Z80|u0|Save_Mux[0]~8_combout\);

-- Location: LCCOMB_X12_Y17_N6
\inst|Z80|u0|Save_Mux[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[0]~9_combout\ = (\inst|Z80|u0|Save_Mux[0]~8_combout\) # ((\inst|Z80|u0|BusB\(0) & \inst|Z80|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(0),
	datab => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[0]~8_combout\,
	combout => \inst|Z80|u0|Save_Mux[0]~9_combout\);

-- Location: LCCOMB_X18_Y12_N6
\inst|Z80|u0|SP~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~18_combout\ = (\inst|Z80|u0|SP[12]~0_combout\ & ((\inst|Z80|u0|mcode|Mux273~0_combout\ & ((\inst|Z80|u0|Regs|Mux39~4_combout\))) # (!\inst|Z80|u0|mcode|Mux273~0_combout\ & (\inst|Z80|u0|Add7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux273~0_combout\,
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Add7~16_combout\,
	datad => \inst|Z80|u0|Regs|Mux39~4_combout\,
	combout => \inst|Z80|u0|SP~18_combout\);

-- Location: LCCOMB_X18_Y12_N20
\inst|Z80|u0|SP~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|SP~19_combout\ = (!\inst|Z80|u0|SP~18_combout\ & ((\inst|Z80|u0|SP[12]~0_combout\) # (!\inst|Z80|u0|Save_Mux[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP[12]~0_combout\,
	datac => \inst|Z80|u0|Save_Mux[0]~9_combout\,
	datad => \inst|Z80|u0|SP~18_combout\,
	combout => \inst|Z80|u0|SP~19_combout\);

-- Location: FF_X18_Y12_N21
\inst|Z80|u0|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|SP~19_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|SP[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|SP\(8));

-- Location: LCCOMB_X10_Y15_N10
\inst|Z80|u0|BusA~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~26_combout\ = (\inst|Z80|u0|BusA[2]~3_combout\ & (\inst|Z80|u0|BusA[2]~2_combout\)) # (!\inst|Z80|u0|BusA[2]~3_combout\ & ((\inst|Z80|u0|BusA[2]~2_combout\ & (!\inst|Z80|u0|SP\(0))) # (!\inst|Z80|u0|BusA[2]~2_combout\ & 
-- ((!\inst|Z80|u0|ACC\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA[2]~3_combout\,
	datab => \inst|Z80|u0|BusA[2]~2_combout\,
	datac => \inst|Z80|u0|SP\(0),
	datad => \inst|Z80|u0|ACC\(0),
	combout => \inst|Z80|u0|BusA~26_combout\);

-- Location: LCCOMB_X14_Y15_N4
\inst|Z80|u0|BusA~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~27_combout\ = (\inst|Z80|u0|BusA~26_combout\ & (((\inst|Z80|u0|Regs|Mux15~8_combout\)) # (!\inst|Z80|u0|BusA[2]~3_combout\))) # (!\inst|Z80|u0|BusA~26_combout\ & (\inst|Z80|u0|BusA[2]~3_combout\ & ((\inst|Z80|u0|Regs|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA~26_combout\,
	datab => \inst|Z80|u0|BusA[2]~3_combout\,
	datac => \inst|Z80|u0|Regs|Mux15~8_combout\,
	datad => \inst|Z80|u0|Regs|Mux7~4_combout\,
	combout => \inst|Z80|u0|BusA~27_combout\);

-- Location: LCCOMB_X14_Y15_N6
\inst|Z80|u0|BusA~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~28_combout\ = (\inst|Z80|u0|BusA[2]~11_combout\ & (!\inst|Z80|u0|SP\(8))) # (!\inst|Z80|u0|BusA[2]~11_combout\ & ((\inst|Z80|u0|BusA~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|SP\(8),
	datac => \inst|Z80|u0|BusA~27_combout\,
	datad => \inst|Z80|u0|BusA[2]~11_combout\,
	combout => \inst|Z80|u0|BusA~28_combout\);

-- Location: LCCOMB_X14_Y15_N2
\inst|Z80|u0|BusA~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~29_combout\ = (\inst|Z80|u0|BusA~28_combout\ & (((\inst|Z80|DI_Reg\(0) & \inst|Z80|u0|BusA[2]~7_combout\)) # (!\inst|Z80|u0|BusA~8_combout\))) # (!\inst|Z80|u0|BusA~28_combout\ & (\inst|Z80|DI_Reg\(0) & 
-- ((\inst|Z80|u0|BusA[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA~28_combout\,
	datab => \inst|Z80|DI_Reg\(0),
	datac => \inst|Z80|u0|BusA~8_combout\,
	datad => \inst|Z80|u0|BusA[2]~7_combout\,
	combout => \inst|Z80|u0|BusA~29_combout\);

-- Location: FF_X14_Y15_N3
\inst|Z80|u0|BusA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(0));

-- Location: LCCOMB_X14_Y20_N20
\inst|Z80|u0|alu|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux30~3_combout\ = (!\inst|Z80|u0|ALU_Op_r\(2) & ((\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|BusA\(0))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|BusA\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(0),
	datab => \inst|Z80|u0|ALU_Op_r\(2),
	datac => \inst|Z80|u0|BusA\(7),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Mux30~3_combout\);

-- Location: LCCOMB_X11_Y18_N28
\inst|Z80|u0|alu|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add4~1_combout\ = (\inst|Z80|u0|alu|DAA_Q~5_combout\) # ((\inst|Z80|u0|alu|process_1~0_combout\ & (\inst|Z80|u0|alu|Add3~10_combout\)) # (!\inst|Z80|u0|alu|process_1~0_combout\ & ((\inst|Z80|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Add3~10_combout\,
	datab => \inst|Z80|u0|BusA\(6),
	datac => \inst|Z80|u0|alu|process_1~0_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q~5_combout\,
	combout => \inst|Z80|u0|alu|Add4~1_combout\);

-- Location: LCCOMB_X11_Y18_N6
\inst|Z80|u0|alu|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux30~0_combout\ = (\inst|Z80|u0|F\(1) & (\inst|Z80|u0|alu|DAA_Q~7_combout\ $ (((\inst|Z80|u0|alu|Add4~1_combout\ & \inst|Z80|u0|alu|DAA_Q~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(1),
	datab => \inst|Z80|u0|alu|Add4~1_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q~7_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q~8_combout\,
	combout => \inst|Z80|u0|alu|Mux30~0_combout\);

-- Location: LCCOMB_X12_Y18_N26
\inst|Z80|u0|alu|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux30~1_combout\ = (\inst|Z80|u0|alu|DAA_Q[7]~6_combout\ & ((\inst|Z80|u0|alu|DAA_Q~16_combout\) # ((\inst|Z80|u0|alu|DAA_Q~4_combout\ & \inst|Z80|u0|alu|DAA_Q~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q~4_combout\,
	datab => \inst|Z80|u0|alu|DAA_Q~16_combout\,
	datac => \inst|Z80|u0|alu|DAA_Q~13_combout\,
	datad => \inst|Z80|u0|alu|DAA_Q[7]~6_combout\,
	combout => \inst|Z80|u0|alu|Mux30~1_combout\);

-- Location: LCCOMB_X13_Y20_N6
\inst|Z80|u0|alu|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux30~2_combout\ = (\inst|Z80|u0|ALU_Op_r\(2) & ((\inst|Z80|u0|alu|Mux30~0_combout\) # ((\inst|Z80|u0|alu|Mux30~1_combout\) # (!\inst|Z80|u0|F\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux30~0_combout\,
	datab => \inst|Z80|u0|alu|Mux30~1_combout\,
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|F\(0),
	combout => \inst|Z80|u0|alu|Mux30~2_combout\);

-- Location: LCCOMB_X13_Y20_N4
\inst|Z80|u0|F~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~59_combout\ = (!\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|Mux30~3_combout\) # (\inst|Z80|u0|alu|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Mux30~3_combout\,
	datad => \inst|Z80|u0|alu|Mux30~2_combout\,
	combout => \inst|Z80|u0|F~59_combout\);

-- Location: LCCOMB_X13_Y20_N12
\inst|Z80|u0|alu|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Add2~0_combout\ = (\inst|Z80|u0|BusA\(7) & ((\inst|Z80|u0|alu|Add1~2_combout\) # (\inst|Z80|u0|ALU_Op_r\(1) $ (\inst|Z80|u0|BusB\(7))))) # (!\inst|Z80|u0|BusA\(7) & (\inst|Z80|u0|alu|Add1~2_combout\ & (\inst|Z80|u0|ALU_Op_r\(1) $ 
-- (\inst|Z80|u0|BusB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|BusA\(7),
	datac => \inst|Z80|u0|BusB\(7),
	datad => \inst|Z80|u0|alu|Add1~2_combout\,
	combout => \inst|Z80|u0|alu|Add2~0_combout\);

-- Location: LCCOMB_X13_Y20_N20
\inst|Z80|u0|F~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~104_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|alu|Add2~0_combout\ & ((\inst|Z80|u0|ALU_Op_r\(0)) # (!\inst|Z80|u0|ALU_Op_r\(2))))) # (!\inst|Z80|u0|ALU_Op_r\(1) & (((!\inst|Z80|u0|ALU_Op_r\(2) & 
-- \inst|Z80|u0|alu|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|ALU_Op_r\(2),
	datad => \inst|Z80|u0|alu|Add2~0_combout\,
	combout => \inst|Z80|u0|F~104_combout\);

-- Location: LCCOMB_X13_Y20_N8
\inst|Z80|u0|F~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~61_combout\ = (\inst|Z80|u0|ALU_Op_r\(3) & ((\inst|Z80|u0|F~60_combout\) # ((\inst|Z80|u0|F~59_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(3) & (((\inst|Z80|u0|F~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~60_combout\,
	datab => \inst|Z80|u0|ALU_Op_r\(3),
	datac => \inst|Z80|u0|F~59_combout\,
	datad => \inst|Z80|u0|F~104_combout\,
	combout => \inst|Z80|u0|F~61_combout\);

-- Location: LCCOMB_X25_Y18_N30
\inst|Z80|u0|mcode|Mux282~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux282~8_combout\ = (\inst|Z80|u0|mcode|Mux92~0_combout\ & (\inst|Z80|u0|mcode|Mux258~0_combout\ & (!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux282~8_combout\);

-- Location: LCCOMB_X25_Y17_N14
\inst|Z80|u0|mcode|Mux282~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux282~6_combout\ = (\inst|Z80|u0|mcode|Mux147~3_combout\ & (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|mcode|Mux110~0_combout\ & \inst|Z80|u0|mcode|Mux238~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux110~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux238~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux282~6_combout\);

-- Location: LCCOMB_X25_Y18_N10
\inst|Z80|u0|mcode|Mux282~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux282~7_combout\ = (\inst|Z80|u0|mcode|Mux282~6_combout\) # ((\inst|Z80|u0|mcode|Mux282~8_combout\ & ((\inst|Z80|u0|mcode|Mux147~3_combout\) # (!\inst|Z80|u0|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux282~8_combout\,
	datad => \inst|Z80|u0|mcode|Mux282~6_combout\,
	combout => \inst|Z80|u0|mcode|Mux282~7_combout\);

-- Location: FF_X25_Y18_N11
\inst|Z80|u0|PreserveC_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|mcode|Mux282~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|PreserveC_r~q\);

-- Location: FF_X22_Y17_N25
\inst|Z80|u0|Fp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|F\(0),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Fp\(0));

-- Location: LCCOMB_X22_Y17_N12
\inst|Z80|u0|F~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~56_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|mcode|Mux289~0_combout\ & ((\inst|Z80|u0|F\(0)))) # (!\inst|Z80|u0|mcode|Mux289~0_combout\ & (\inst|Z80|u0|mcode|Mux288~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux288~4_combout\,
	datab => \inst|Z80|u0|F\(0),
	datac => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux289~0_combout\,
	combout => \inst|Z80|u0|F~56_combout\);

-- Location: LCCOMB_X22_Y17_N6
\inst|Z80|u0|F~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~57_combout\ = \inst|Z80|u0|F\(0) $ (((\inst|Z80|u0|process_0~5_combout\ & \inst|Z80|u0|F~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datac => \inst|Z80|u0|F\(0),
	datad => \inst|Z80|u0|F~56_combout\,
	combout => \inst|Z80|u0|F~57_combout\);

-- Location: LCCOMB_X22_Y17_N24
\inst|Z80|u0|F~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~58_combout\ = (\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|ACC[5]~40_combout\ & (!\inst|Z80|u0|Fp\(0))) # (!\inst|Z80|u0|ACC[5]~40_combout\ & ((!\inst|Z80|u0|F~57_combout\))))) # (!\inst|Z80|u0|process_0~5_combout\ & 
-- (((!\inst|Z80|u0|F~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|ACC[5]~40_combout\,
	datac => \inst|Z80|u0|Fp\(0),
	datad => \inst|Z80|u0|F~57_combout\,
	combout => \inst|Z80|u0|F~58_combout\);

-- Location: LCCOMB_X21_Y17_N18
\inst|Z80|u0|F~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~62_combout\ = (\inst|Z80|u0|process_0~9_combout\ & (((\inst|Z80|u0|F~58_combout\)))) # (!\inst|Z80|u0|process_0~9_combout\ & ((\inst|Z80|u0|PreserveC_r~q\ & ((\inst|Z80|u0|F~58_combout\))) # (!\inst|Z80|u0|PreserveC_r~q\ & 
-- (\inst|Z80|u0|F~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~61_combout\,
	datab => \inst|Z80|u0|process_0~9_combout\,
	datac => \inst|Z80|u0|PreserveC_r~q\,
	datad => \inst|Z80|u0|F~58_combout\,
	combout => \inst|Z80|u0|F~62_combout\);

-- Location: LCCOMB_X21_Y17_N30
\inst|Z80|u0|F~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~63_combout\ = (\inst|Z80|u0|F~43_combout\ & ((!\inst|Z80|u0|Save_Mux[0]~9_combout\))) # (!\inst|Z80|u0|F~43_combout\ & (!\inst|Z80|u0|F~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F~43_combout\,
	datab => \inst|Z80|u0|F~62_combout\,
	datad => \inst|Z80|u0|Save_Mux[0]~9_combout\,
	combout => \inst|Z80|u0|F~63_combout\);

-- Location: FF_X21_Y17_N31
\inst|Z80|u0|F[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|F~63_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|F\(0));

-- Location: LCCOMB_X22_Y16_N22
\inst|Z80|u0|mcode|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux45~1_combout\ = (\inst|Z80|u0|IR\(4) & (!\inst|Z80|u0|F\(0))) # (!\inst|Z80|u0|IR\(4) & ((!\inst|Z80|u0|F\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|F\(0),
	datad => \inst|Z80|u0|F\(6),
	combout => \inst|Z80|u0|mcode|Mux45~1_combout\);

-- Location: LCCOMB_X21_Y14_N22
\inst|Z80|u0|mcode|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux45~0_combout\ = (\inst|Z80|u0|IR\(4) & (!\inst|Z80|u0|F\(7))) # (!\inst|Z80|u0|IR\(4) & ((!\inst|Z80|u0|F\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(7),
	datac => \inst|Z80|u0|F\(2),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux45~0_combout\);

-- Location: LCCOMB_X22_Y16_N0
\inst|Z80|u0|mcode|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux45~2_combout\ = \inst|Z80|u0|IR\(3) $ (((\inst|Z80|u0|IR\(5) & ((!\inst|Z80|u0|mcode|Mux45~0_combout\))) # (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|mcode|Mux45~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux45~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux45~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux45~2_combout\);

-- Location: LCCOMB_X23_Y16_N8
\inst|Z80|u0|alu|Q_t~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~133_combout\ = (\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(0) & ((!\inst|Z80|u0|MCycle\(1))))) # (!\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|mcode|Mux45~2_combout\ & \inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~133_combout\);

-- Location: LCCOMB_X23_Y16_N2
\inst|Z80|u0|alu|Q_t~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~132_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|MCycle\(0) & ((!\inst|Z80|u0|MCycle\(1)))) # (!\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|MCycle\(1)) # (!\inst|Z80|u0|mcode|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~132_combout\);

-- Location: LCCOMB_X23_Y16_N30
\inst|Z80|u0|alu|Q_t~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~134_combout\ = ((\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|alu|Q_t~133_combout\)) # (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|alu|Q_t~132_combout\)))) # (!\inst|Z80|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~133_combout\,
	datad => \inst|Z80|u0|alu|Q_t~132_combout\,
	combout => \inst|Z80|u0|alu|Q_t~134_combout\);

-- Location: LCCOMB_X22_Y15_N26
\inst|Z80|u0|alu|Q_t~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~135_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~131_combout\)) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~134_combout\) # (\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~131_combout\,
	datac => \inst|Z80|u0|alu|Q_t~134_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~135_combout\);

-- Location: LCCOMB_X22_Y15_N18
\inst|Z80|u0|alu|Q_t~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~144_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|alu|Q_t~144_combout\);

-- Location: LCCOMB_X22_Y15_N8
\inst|Z80|u0|alu|Q_t~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~386_combout\ = (\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|alu|Q_t~144_combout\))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~144_combout\,
	datac => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~386_combout\);

-- Location: LCCOMB_X22_Y15_N4
\inst|Z80|u0|alu|Q_t~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~146_combout\ = (\inst|Z80|u0|alu|Q_t~386_combout\) # ((\inst|Z80|u0|alu|Q_t~134_combout\ & !\inst|Z80|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|alu|Q_t~386_combout\,
	datac => \inst|Z80|u0|alu|Q_t~134_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~146_combout\);

-- Location: LCCOMB_X22_Y15_N24
\inst|Z80|u0|alu|Q_t~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~141_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|mcode|Mux244~0_combout\ & ((\inst|Z80|u0|mcode|Mux43~0_combout\))) # (!\inst|Z80|u0|mcode|Mux244~0_combout\ & (!\inst|Z80|u0|mcode|Mux193~0_combout\)))) # (!\inst|Z80|u0|IR\(3) & 
-- (!\inst|Z80|u0|mcode|Mux193~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux43~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~141_combout\);

-- Location: LCCOMB_X24_Y15_N20
\inst|Z80|u0|alu|Q_t~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~142_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(2)) # (!\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~142_combout\);

-- Location: LCCOMB_X22_Y15_N6
\inst|Z80|u0|alu|Q_t~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~143_combout\ = ((\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~141_combout\)) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~134_combout\)))) # (!\inst|Z80|u0|alu|Q_t~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~141_combout\,
	datac => \inst|Z80|u0|alu|Q_t~134_combout\,
	datad => \inst|Z80|u0|alu|Q_t~142_combout\,
	combout => \inst|Z80|u0|alu|Q_t~143_combout\);

-- Location: LCCOMB_X23_Y15_N26
\inst|Z80|u0|alu|Q_t~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~136_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|mcode|Mux193~0_combout\ & ((\inst|Z80|u0|alu|Q_t~123_combout\)))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~123_combout\,
	combout => \inst|Z80|u0|alu|Q_t~136_combout\);

-- Location: LCCOMB_X22_Y18_N6
\inst|Z80|u0|alu|Q_t~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~137_combout\ = (\inst|Z80|u0|Equal3~1_combout\ & (\inst|Z80|u0|MCycle\(2) $ (((!\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|MCycle\(0)))))) # (!\inst|Z80|u0|Equal3~1_combout\ & ((\inst|Z80|u0|MCycle\(2)) # (\inst|Z80|u0|MCycle\(1) $ 
-- (\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|Equal3~1_combout\,
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|alu|Q_t~137_combout\);

-- Location: LCCOMB_X23_Y16_N12
\inst|Z80|u0|alu|Q_t~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~138_combout\ = (\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|alu|Q_t~133_combout\)) # (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|alu|Q_t~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~133_combout\,
	datad => \inst|Z80|u0|alu|Q_t~132_combout\,
	combout => \inst|Z80|u0|alu|Q_t~138_combout\);

-- Location: LCCOMB_X23_Y15_N20
\inst|Z80|u0|alu|Q_t~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~139_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|alu|Q_t~137_combout\)) # (!\inst|Z80|u0|IR\(0) & ((!\inst|Z80|u0|alu|Q_t~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~137_combout\,
	datad => \inst|Z80|u0|alu|Q_t~138_combout\,
	combout => \inst|Z80|u0|alu|Q_t~139_combout\);

-- Location: LCCOMB_X23_Y15_N18
\inst|Z80|u0|alu|Q_t~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~140_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|alu|Q_t~136_combout\)) # (!\inst|Z80|u0|IR\(3) & ((!\inst|Z80|u0|alu|Q_t~139_combout\))))) # (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~136_combout\) # 
-- ((!\inst|Z80|u0|alu|Q_t~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~136_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~139_combout\,
	combout => \inst|Z80|u0|alu|Q_t~140_combout\);

-- Location: LCCOMB_X22_Y15_N16
\inst|Z80|u0|mcode|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux76~0_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|IR\(5))))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~140_combout\))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|alu|Q_t~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~143_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|alu|Q_t~140_combout\,
	combout => \inst|Z80|u0|mcode|Mux76~0_combout\);

-- Location: LCCOMB_X22_Y15_N2
\inst|Z80|u0|mcode|Mux76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux76~1_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux76~0_combout\ & ((\inst|Z80|u0|alu|Q_t~146_combout\))) # (!\inst|Z80|u0|mcode|Mux76~0_combout\ & (\inst|Z80|u0|alu|Q_t~135_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~135_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|alu|Q_t~146_combout\,
	datad => \inst|Z80|u0|mcode|Mux76~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux76~1_combout\);

-- Location: LCCOMB_X22_Y15_N10
\inst|Z80|u0|mcode|Mux263~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux263~3_combout\ = (\inst|Z80|u0|ISet\(0)) # ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux76~1_combout\))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux263~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|Mux263~2_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux76~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux263~3_combout\);

-- Location: LCCOMB_X22_Y15_N12
\inst|Z80|u0|mcode|Set_Addr_To[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~2_combout\ & ((\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|mcode|Mux212~4_combout\)) # (!\inst|Z80|u0|ISet\(1) & ((!\inst|Z80|u0|mcode|Mux263~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux212~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux263~3_combout\,
	combout => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\);

-- Location: LCCOMB_X21_Y15_N8
\inst|Z80|u0|mcode|Mux264~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux264~10_combout\ = (!\inst|Z80|u0|mcode|Mux264~6_combout\ & (!\inst|Z80|u0|mcode|Mux264~9_combout\ & \inst|Z80|u0|mcode|Set_Addr_To~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux264~6_combout\,
	datac => \inst|Z80|u0|mcode|Mux264~9_combout\,
	datad => \inst|Z80|u0|mcode|Set_Addr_To~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux264~10_combout\);

-- Location: LCCOMB_X21_Y15_N10
\inst|Z80|u0|NextIs_XY_Fetch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|NextIs_XY_Fetch~0_combout\ = (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\) # (\inst|Z80|u0|mcode|Mux264~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux264~10_combout\,
	combout => \inst|Z80|u0|NextIs_XY_Fetch~0_combout\);

-- Location: LCCOMB_X19_Y15_N14
\inst|Z80|u0|mcode|Mux262~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux262~0_combout\ = ((\inst|Z80|u0|alu|Q_t~87_combout\ & ((!\inst|Z80|u0|mcode|Mux147~0_combout\))) # (!\inst|Z80|u0|alu|Q_t~87_combout\ & (!\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|mcode|Mux264~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~87_combout\,
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux264~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux262~0_combout\);

-- Location: LCCOMB_X28_Y19_N8
\inst|Z80|u0|alu|Q_t~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~99_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(0) & \inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~99_combout\);

-- Location: LCCOMB_X19_Y15_N10
\inst|Z80|u0|mcode|Mux211~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux211~0_combout\ = ((\inst|Z80|u0|IR\(7)) # ((!\inst|Z80|u0|alu|Q_t~99_combout\) # (!\inst|Z80|u0|mcode|Mux100~0_combout\))) # (!\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~99_combout\,
	combout => \inst|Z80|u0|mcode|Mux211~0_combout\);

-- Location: LCCOMB_X19_Y15_N12
\inst|Z80|u0|mcode|Mux211~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux211~1_combout\ = (\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|mcode|Mux211~0_combout\)))) # (!\inst|Z80|u0|IR\(1) & (((!\inst|Z80|u0|mcode|Mux147~0_combout\)) # (!\inst|Z80|u0|mcode|Mux71~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux71~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux211~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux211~1_combout\);

-- Location: LCCOMB_X19_Y15_N4
\inst|Z80|u0|mcode|Mux262~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux262~1_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux211~1_combout\))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux262~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux262~0_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux211~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux262~1_combout\);

-- Location: LCCOMB_X23_Y20_N8
\inst|Z80|u0|mcode|Mux75~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~12_combout\ = (\inst|Z80|u0|IR\(7) & (((\inst|Z80|u0|mcode|Mux147~0_combout\)))) # (!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~12_combout\);

-- Location: LCCOMB_X23_Y20_N22
\inst|Z80|u0|mcode|Mux75~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~13_combout\ = (\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|IR\(4) & ((!\inst|Z80|u0|IR\(2)) # (!\inst|Z80|u0|mcode|Mux75~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux75~12_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux75~13_combout\);

-- Location: LCCOMB_X23_Y20_N2
\inst|Z80|u0|mcode|Mux75~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~11_combout\ = (!\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|IR\(3)) # (!\inst|Z80|u0|alu|Q_t~124_combout\)) # (!\inst|Z80|u0|mcode|Mux193~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~124_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~11_combout\);

-- Location: LCCOMB_X23_Y20_N4
\inst|Z80|u0|mcode|Mux75~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~14_combout\ = (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux75~11_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux75~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux75~13_combout\,
	datad => \inst|Z80|u0|mcode|Mux75~11_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~14_combout\);

-- Location: LCCOMB_X23_Y19_N2
\inst|Z80|u0|mcode|Mux75~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~16_combout\ = (((!\inst|Z80|u0|alu|Q_t~148_combout\) # (!\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|mcode|Mux75~15_combout\)) # (!\inst|Z80|u0|mcode|Mux147~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux75~15_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~148_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~16_combout\);

-- Location: LCCOMB_X23_Y19_N4
\inst|Z80|u0|mcode|Mux75~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux75~17_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux75~9_combout\)))) # (!\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|mcode|Mux75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux75~16_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux75~9_combout\,
	combout => \inst|Z80|u0|mcode|Mux75~17_combout\);

-- Location: LCCOMB_X22_Y19_N4
\inst|Z80|u0|mcode|Mux262~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux262~2_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux75~14_combout\) # ((\inst|Z80|u0|mcode|Mux75~17_combout\)))) # (!\inst|Z80|u0|IR\(5) & (((\inst|Z80|u0|mcode|Mux75~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux75~14_combout\,
	datab => \inst|Z80|u0|mcode|Mux75~7_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux75~17_combout\,
	combout => \inst|Z80|u0|mcode|Mux262~2_combout\);

-- Location: LCCOMB_X22_Y19_N6
\inst|Z80|u0|mcode|Mux262~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux262~3_combout\ = (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux264~8_combout\) # ((!\inst|Z80|u0|ISet\(0) & \inst|Z80|u0|mcode|Mux262~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux262~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux264~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux262~3_combout\);

-- Location: LCCOMB_X21_Y15_N26
\inst|Z80|u0|mcode|Mux262~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux262~5_combout\ = (!\inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\ & (((\inst|Z80|u0|mcode|Mux262~1_combout\) # (\inst|Z80|u0|mcode|Mux262~3_combout\)) # (!\inst|Z80|u0|mcode|Set_Addr_To~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux262~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux262~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux262~5_combout\);

-- Location: LCCOMB_X22_Y14_N10
\inst|Z80|u0|NextIs_XY_Fetch~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|NextIs_XY_Fetch~3_combout\ = (\inst|Z80|u0|process_1~6_combout\ & ((\inst|Z80|u0|NextIs_XY_Fetch~1_combout\) # ((\inst|Z80|u0|NextIs_XY_Fetch~0_combout\ & !\inst|Z80|u0|mcode|Mux262~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_1~6_combout\,
	datab => \inst|Z80|u0|NextIs_XY_Fetch~1_combout\,
	datac => \inst|Z80|u0|NextIs_XY_Fetch~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux262~5_combout\,
	combout => \inst|Z80|u0|NextIs_XY_Fetch~3_combout\);

-- Location: LCCOMB_X22_Y14_N12
\inst|Z80|u0|IntCycle~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntCycle~2_combout\ = (\inst|Z80|u0|mcode|Mux147~4_combout\) # ((\inst|Z80|u0|NextIs_XY_Fetch~3_combout\) # ((\inst|Z80|u0|process_7~1_combout\) # (!\inst|Z80|u0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datab => \inst|Z80|u0|NextIs_XY_Fetch~3_combout\,
	datac => \inst|Z80|u0|process_7~1_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|IntCycle~2_combout\);

-- Location: LCCOMB_X23_Y14_N14
\inst|Z80|u0|IntCycle~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IntCycle~3_combout\ = (\inst|Z80|u0|IntCycle~2_combout\ & ((\inst|Z80|u0|IntCycle~q\) # ((\inst|Z80|u0|Equal0~2_combout\ & \inst|Z80|u0|IntCycle~1_combout\)))) # (!\inst|Z80|u0|IntCycle~2_combout\ & (\inst|Z80|u0|Equal0~2_combout\ & 
-- ((\inst|Z80|u0|IntCycle~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntCycle~2_combout\,
	datab => \inst|Z80|u0|Equal0~2_combout\,
	datac => \inst|Z80|u0|IntCycle~q\,
	datad => \inst|Z80|u0|IntCycle~1_combout\,
	combout => \inst|Z80|u0|IntCycle~3_combout\);

-- Location: FF_X23_Y14_N15
\inst|Z80|u0|IntCycle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IntCycle~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IntCycle~q\);

-- Location: LCCOMB_X22_Y14_N0
\inst|Z80|u0|IR[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~8_combout\ = (!\inst|Z80|u0|Halt_FF~q\ & ((\inst|Z80|u0|IStatus\(1) $ (!\inst|Z80|u0|IStatus\(0))) # (!\inst|Z80|u0|IntCycle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IStatus\(1),
	datab => \inst|Z80|u0|IStatus\(0),
	datac => \inst|Z80|u0|IntCycle~q\,
	datad => \inst|Z80|u0|Halt_FF~q\,
	combout => \inst|Z80|u0|IR[1]~8_combout\);

-- Location: LCCOMB_X22_Y14_N18
\inst|Z80|u0|IR[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~9_combout\ = (!\inst|Z80|u0|process_0~5_combout\ & !\inst|Z80|u0|IR[1]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|process_0~5_combout\,
	datad => \inst|Z80|u0|IR[1]~8_combout\,
	combout => \inst|Z80|u0|IR[1]~9_combout\);

-- Location: LCCOMB_X21_Y19_N22
\inst|Z80|u0|IR[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~10_combout\ = (\inst|Z80|Equal3~0_combout\ & (((\inst|Z80|u0|mcode|Equal9~0_combout\ & \inst|Z80|u0|mcode|Mux147~4_combout\)) # (!\inst|Z80|u0|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|Equal3~0_combout\,
	datac => \inst|Z80|u0|mcode|Equal9~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|IR[1]~10_combout\);

-- Location: FF_X21_Y16_N1
\inst|Z80|u0|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[4]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(4));

-- Location: LCCOMB_X28_Y20_N6
\inst|Z80|u0|alu|Q_t~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~409_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~266_combout\) # ((\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~266_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~409_combout\);

-- Location: LCCOMB_X28_Y20_N18
\inst|Z80|u0|alu|Q_t~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~407_combout\ = (\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|mcode|Mux147~3_combout\)) # (!\inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~407_combout\);

-- Location: LCCOMB_X28_Y20_N28
\inst|Z80|u0|alu|Q_t~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~408_combout\ = (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|mcode|Mux147~0_combout\) # (\inst|Z80|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~408_combout\);

-- Location: LCCOMB_X28_Y20_N30
\inst|Z80|u0|alu|Q_t~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~374_combout\ = (\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|alu|Q_t~407_combout\)))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~409_combout\) # ((\inst|Z80|u0|alu|Q_t~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~409_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~407_combout\,
	datad => \inst|Z80|u0|alu|Q_t~408_combout\,
	combout => \inst|Z80|u0|alu|Q_t~374_combout\);

-- Location: LCCOMB_X29_Y20_N28
\inst|Z80|u0|alu|Q_t~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~375_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|mcode|Mux254~8_combout\)) # (!\inst|Z80|u0|alu|Q_t~86_combout\))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|alu|Q_t~374_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~375_combout\);

-- Location: LCCOMB_X28_Y20_N8
\inst|Z80|u0|alu|Q_t~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~380_combout\ = (\inst|Z80|u0|alu|Q_t~260_combout\ & ((\inst|Z80|u0|alu|Q_t~266_combout\) # ((!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~266_combout\,
	datad => \inst|Z80|u0|alu|Q_t~260_combout\,
	combout => \inst|Z80|u0|alu|Q_t~380_combout\);

-- Location: LCCOMB_X28_Y20_N26
\inst|Z80|u0|alu|Q_t~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~381_combout\ = (\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|IR\(0))))) # (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~380_combout\))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~334_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~380_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~381_combout\);

-- Location: LCCOMB_X28_Y20_N4
\inst|Z80|u0|alu|Q_t~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~382_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~381_combout\ & ((\inst|Z80|u0|alu|Q_t~414_combout\))) # (!\inst|Z80|u0|alu|Q_t~381_combout\ & (\inst|Z80|u0|alu|Q_t~407_combout\)))) # (!\inst|Z80|u0|IR\(3) & 
-- (((\inst|Z80|u0|alu|Q_t~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~407_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~381_combout\,
	datad => \inst|Z80|u0|alu|Q_t~414_combout\,
	combout => \inst|Z80|u0|alu|Q_t~382_combout\);

-- Location: LCCOMB_X29_Y20_N22
\inst|Z80|u0|alu|Q_t~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~378_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|mcode|Mux254~8_combout\)) # (!\inst|Z80|u0|alu|Q_t~86_combout\))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|alu|Q_t~407_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux254~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~378_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst|Z80|u0|alu|Q_t~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~376_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~266_combout\) # ((\inst|Z80|u0|alu|Q_t~358_combout\)))) # (!\inst|Z80|u0|IR\(1) & (((!\inst|Z80|u0|alu|Q_t~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~266_combout\,
	datab => \inst|Z80|u0|alu|Q_t~358_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~86_combout\,
	combout => \inst|Z80|u0|alu|Q_t~376_combout\);

-- Location: LCCOMB_X29_Y20_N12
\inst|Z80|u0|alu|Q_t~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~377_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~414_combout\))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~376_combout\,
	datad => \inst|Z80|u0|alu|Q_t~414_combout\,
	combout => \inst|Z80|u0|alu|Q_t~377_combout\);

-- Location: LCCOMB_X29_Y20_N0
\inst|Z80|u0|alu|Q_t~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~379_combout\ = (\inst|Z80|u0|alu|Q_t~377_combout\) # ((!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|alu|Q_t~378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~378_combout\,
	datad => \inst|Z80|u0|alu|Q_t~377_combout\,
	combout => \inst|Z80|u0|alu|Q_t~379_combout\);

-- Location: LCCOMB_X29_Y20_N10
\inst|Z80|u0|mcode|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux70~0_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~379_combout\) # ((\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|IR\(5) & (((\inst|Z80|u0|alu|Q_t~378_combout\ & !\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|alu|Q_t~379_combout\,
	datac => \inst|Z80|u0|alu|Q_t~378_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux70~0_combout\);

-- Location: LCCOMB_X29_Y20_N16
\inst|Z80|u0|mcode|Mux70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux70~1_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux70~0_combout\ & ((\inst|Z80|u0|alu|Q_t~382_combout\))) # (!\inst|Z80|u0|mcode|Mux70~0_combout\ & (\inst|Z80|u0|alu|Q_t~375_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~375_combout\,
	datac => \inst|Z80|u0|alu|Q_t~382_combout\,
	datad => \inst|Z80|u0|mcode|Mux70~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux70~1_combout\);

-- Location: LCCOMB_X19_Y20_N4
\inst|Z80|u0|mcode|Mux257~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux257~2_combout\ = (\inst|Z80|u0|alu|Q_t~107_combout\ & ((\inst|Z80|u0|ALU_Op_r~21_combout\ & (\inst|Z80|u0|alu|Q_t~284_combout\)) # (!\inst|Z80|u0|ALU_Op_r~21_combout\ & ((\inst|Z80|u0|mcode|Mux147~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r~21_combout\,
	datab => \inst|Z80|u0|alu|Q_t~284_combout\,
	datac => \inst|Z80|u0|alu|Q_t~107_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux257~2_combout\);

-- Location: LCCOMB_X19_Y20_N14
\inst|Z80|u0|mcode|Mux257~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux257~3_combout\ = (!\inst|Z80|u0|mcode|Mux69~8_combout\ & ((\inst|Z80|u0|mcode|Mux257~2_combout\) # ((!\inst|Z80|u0|alu|Q_t~107_combout\ & \inst|Z80|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~107_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux257~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux69~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux257~3_combout\);

-- Location: LCCOMB_X18_Y20_N10
\inst|Z80|u0|mcode|Mux257~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux257~4_combout\ = (\inst|Z80|u0|IR\(7) & (((\inst|Z80|u0|mcode|Mux257~5_combout\) # (\inst|Z80|u0|mcode|Mux257~3_combout\)))) # (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux70~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux70~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux257~5_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux257~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux257~4_combout\);

-- Location: LCCOMB_X19_Y19_N10
\inst|Z80|u0|Read_To_Reg_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Read_To_Reg_r~3_combout\ = (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux281~10_combout\) # ((\inst|Z80|u0|mcode|Mux257~4_combout\ & !\inst|Z80|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux257~4_combout\,
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux281~10_combout\,
	combout => \inst|Z80|u0|Read_To_Reg_r~3_combout\);

-- Location: LCCOMB_X29_Y19_N4
\inst|Z80|u0|mcode|Mux215~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux215~0_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux215~0_combout\);

-- Location: LCCOMB_X29_Y19_N18
\inst|Z80|u0|mcode|Mux215~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux215~1_combout\ = (\inst|Z80|u0|mcode|Mux103~5_combout\ & ((\inst|Z80|u0|mcode|Mux215~0_combout\) # ((!\inst|Z80|u0|Equal4~1_combout\ & \inst|Z80|u0|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~1_combout\,
	datab => \inst|Z80|u0|process_0~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux215~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux103~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux215~1_combout\);

-- Location: LCCOMB_X29_Y19_N20
\inst|Z80|u0|mcode|Mux215~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux215~2_combout\ = (\inst|Z80|u0|mcode|Mux215~1_combout\) # ((\inst|Z80|u0|alu|Q_t~118_combout\ & ((\inst|Z80|u0|mcode|Mux255~17_combout\) # (\inst|Z80|u0|mcode|Mux254~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux255~17_combout\,
	datab => \inst|Z80|u0|mcode|Mux254~21_combout\,
	datac => \inst|Z80|u0|alu|Q_t~118_combout\,
	datad => \inst|Z80|u0|mcode|Mux215~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux215~2_combout\);

-- Location: LCCOMB_X26_Y19_N6
\inst|Z80|u0|Read_To_Reg_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Read_To_Reg_r~4_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux221~1_combout\) # ((\inst|Z80|u0|mcode|IMode[1]~4_combout\ & \inst|Z80|u0|mcode|Mux215~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux221~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux215~2_combout\,
	combout => \inst|Z80|u0|Read_To_Reg_r~4_combout\);

-- Location: LCCOMB_X19_Y19_N24
\inst|Z80|u0|Read_To_Reg_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Read_To_Reg_r~5_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|Read_To_Reg_r~3_combout\) # ((\inst|Z80|u0|Read_To_Reg_r~4_combout\) # (!\inst|Z80|u0|mcode|Mux266~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Read_To_Reg_r~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux266~5_combout\,
	datac => \inst|Z80|u0|Read_To_Reg_r~4_combout\,
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|Read_To_Reg_r~5_combout\);

-- Location: FF_X19_Y19_N25
\inst|Z80|u0|Read_To_Reg_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Read_To_Reg_r~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Read_To_Reg_r\(4));

-- Location: LCCOMB_X18_Y17_N8
\inst|Z80|u0|DO[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[3]~13_combout\ = (\inst|Z80|u0|Read_To_Reg_r\(4) & (!\inst|Z80|u0|Read_To_Reg_r\(3) & (\inst|Z80|u0|Read_To_Reg_r\(2) & \inst|Z80|u0|Read_To_Reg_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Read_To_Reg_r\(4),
	datab => \inst|Z80|u0|Read_To_Reg_r\(3),
	datac => \inst|Z80|u0|Read_To_Reg_r\(2),
	datad => \inst|Z80|u0|Read_To_Reg_r\(1),
	combout => \inst|Z80|u0|DO[3]~13_combout\);

-- Location: LCCOMB_X18_Y17_N28
\inst|Z80|u0|ACC[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~8_combout\ = ((!\inst|Z80|u0|Read_To_Reg_r\(0)) # (!\inst|Z80|u0|process_0~8_combout\)) # (!\inst|Z80|u0|DO[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|DO[3]~13_combout\,
	datac => \inst|Z80|u0|process_0~8_combout\,
	datad => \inst|Z80|u0|Read_To_Reg_r\(0),
	combout => \inst|Z80|u0|ACC[5]~8_combout\);

-- Location: LCCOMB_X18_Y13_N2
\inst|Z80|u0|ACC[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~9_combout\ = (\inst|Z80|u0|ACC[5]~8_combout\ & ((\inst|Z80|u0|ACC[5]~39_combout\) # ((\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux202~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ACC[5]~8_combout\,
	datac => \inst|Z80|u0|ACC[5]~39_combout\,
	datad => \inst|Z80|u0|mcode|Mux202~0_combout\,
	combout => \inst|Z80|u0|ACC[5]~9_combout\);

-- Location: LCCOMB_X19_Y9_N2
\inst|Z80|u0|ACC~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~32_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|I\(1)) # ((\inst|Z80|u0|ACC[5]~9_combout\)))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|Save_Mux[1]~11_combout\ & !\inst|Z80|u0|ACC[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|I\(1),
	datab => \inst|Z80|u0|Save_Mux[1]~11_combout\,
	datac => \inst|Z80|u0|ACC[5]~41_combout\,
	datad => \inst|Z80|u0|ACC[5]~9_combout\,
	combout => \inst|Z80|u0|ACC~32_combout\);

-- Location: LCCOMB_X18_Y11_N4
\inst|Z80|u0|ACC~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~33_combout\ = (\inst|Z80|u0|ACC[5]~9_combout\ & ((\inst|Z80|u0|ACC~32_combout\ & (\inst|Z80|u0|R\(1))) # (!\inst|Z80|u0|ACC~32_combout\ & ((\inst|Z80|u0|ACC\(1)))))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & (((\inst|Z80|u0|ACC~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(1),
	datab => \inst|Z80|u0|ACC[5]~9_combout\,
	datac => \inst|Z80|u0|ACC\(1),
	datad => \inst|Z80|u0|ACC~32_combout\,
	combout => \inst|Z80|u0|ACC~33_combout\);

-- Location: LCCOMB_X18_Y11_N2
\inst|Z80|u0|ACC~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~34_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(1))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Ap\(1),
	datac => \inst|Z80|u0|ACC~33_combout\,
	datad => \inst|Z80|u0|ACC[5]~12_combout\,
	combout => \inst|Z80|u0|ACC~34_combout\);

-- Location: FF_X18_Y11_N3
\inst|Z80|u0|ACC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~34_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(1));

-- Location: LCCOMB_X19_Y9_N6
\inst|Z80|u0|ACC[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[1]~_wirecell_combout\ = !\inst|Z80|u0|ACC\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(1),
	combout => \inst|Z80|u0|ACC[1]~_wirecell_combout\);

-- Location: FF_X21_Y9_N9
\inst|Z80|u0|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[1]~12_combout\,
	asdata => \inst|Z80|u0|ACC[1]~_wirecell_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|R[7]~26_combout\,
	ena => \inst|Z80|u0|R[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(1));

-- Location: LCCOMB_X21_Y9_N4
\inst|Z80|u0|ACC[2]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[2]~_wirecell_combout\ = !\inst|Z80|u0|ACC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(2),
	combout => \inst|Z80|u0|ACC[2]~_wirecell_combout\);

-- Location: FF_X21_Y9_N11
\inst|Z80|u0|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[2]~14_combout\,
	asdata => \inst|Z80|u0|ACC[2]~_wirecell_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|R[7]~26_combout\,
	ena => \inst|Z80|u0|R[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(2));

-- Location: LCCOMB_X21_Y15_N20
\inst|Z80|u0|mcode|Mux262~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux262~4_combout\ = (\inst|Z80|u0|mcode|Mux262~1_combout\) # (\inst|Z80|u0|mcode|Mux262~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|mcode|Mux262~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux262~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux262~4_combout\);

-- Location: LCCOMB_X21_Y15_N6
\inst|Z80|u0|A[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~3_combout\ = (!\inst|Z80|u0|RegAddrA~0_combout\ & ((\inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\) # ((\inst|Z80|u0|mcode|Set_Addr_To~1_combout\ & !\inst|Z80|u0|mcode|Mux262~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To~1_combout\,
	datac => \inst|Z80|u0|RegAddrA~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux262~4_combout\,
	combout => \inst|Z80|u0|A[14]~3_combout\);

-- Location: LCCOMB_X29_Y17_N26
\inst|Z80|u0|mcode|Mux269~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux269~0_combout\ = (\inst|Z80|u0|IR\(0)) # (((\inst|Z80|u0|ISet\(0)) # (\inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux269~0_combout\);

-- Location: LCCOMB_X29_Y17_N8
\inst|Z80|u0|mcode|Mux269~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux269~1_combout\ = (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux269~0_combout\) # ((!\inst|Z80|u0|mcode|Mux92~0_combout\) # (!\inst|Z80|u0|mcode|Mux100~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux269~0_combout\,
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux92~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux269~1_combout\);

-- Location: LCCOMB_X29_Y17_N18
\inst|Z80|u0|mcode|Mux269~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux269~2_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|IR\(7)) # ((!\inst|Z80|u0|Equal3~2_combout\) # (!\inst|Z80|u0|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|Equal3~1_combout\,
	datad => \inst|Z80|u0|Equal3~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux269~2_combout\);

-- Location: LCCOMB_X29_Y17_N4
\inst|Z80|u0|mcode|Mux269~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux269~3_combout\ = (((\inst|Z80|u0|mcode|Mux269~1_combout\) # (\inst|Z80|u0|mcode|Mux269~2_combout\)) # (!\inst|Z80|u0|MCycle\(0))) # (!\inst|Z80|u0|mcode|Mux147~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~6_combout\,
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|mcode|Mux269~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux269~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux269~3_combout\);

-- Location: LCCOMB_X21_Y15_N22
\inst|Z80|u0|A[4]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[4]~56_combout\ = (\inst|Z80|u0|mcode|Mux262~5_combout\ & \inst|Z80|u0|mcode|Mux269~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux262~5_combout\,
	datac => \inst|Z80|u0|mcode|Mux269~3_combout\,
	combout => \inst|Z80|u0|A[4]~56_combout\);

-- Location: LCCOMB_X21_Y15_N18
\inst|Z80|u0|NextIs_XY_Fetch~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|NextIs_XY_Fetch~2_combout\ = (\inst|Z80|u0|NextIs_XY_Fetch~1_combout\) # ((!\inst|Z80|u0|mcode|Mux262~5_combout\ & (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & !\inst|Z80|u0|mcode|Mux264~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux262~5_combout\,
	datab => \inst|Z80|u0|NextIs_XY_Fetch~1_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux264~11_combout\,
	combout => \inst|Z80|u0|NextIs_XY_Fetch~2_combout\);

-- Location: LCCOMB_X21_Y15_N28
\inst|Z80|u0|A[4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[4]~57_combout\ = (\inst|Z80|u0|A[4]~56_combout\) # ((\inst|Z80|u0|A[14]~3_combout\ & ((!\inst|Z80|u0|NextIs_XY_Fetch~2_combout\) # (!\inst|Z80|u0|process_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~3_combout\,
	datab => \inst|Z80|u0|process_1~6_combout\,
	datac => \inst|Z80|u0|A[4]~56_combout\,
	datad => \inst|Z80|u0|NextIs_XY_Fetch~2_combout\,
	combout => \inst|Z80|u0|A[4]~57_combout\);

-- Location: LCCOMB_X21_Y15_N14
\inst|Z80|u0|A[4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[4]~58_combout\ = (!\inst|Z80|u0|mcode|Mux297~0_combout\ & (((\inst|Z80|u0|NextIs_XY_Fetch~0_combout\ & \inst|Z80|u0|A[4]~57_combout\)) # (!\inst|Z80|u0|A[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|NextIs_XY_Fetch~0_combout\,
	datab => \inst|Z80|u0|A[14]~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datad => \inst|Z80|u0|A[4]~57_combout\,
	combout => \inst|Z80|u0|A[4]~58_combout\);

-- Location: LCCOMB_X22_Y11_N24
\inst|Z80|u0|A[4]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[4]~60_combout\ = ((\inst|Z80|u0|mcode|Mux290~3_combout\) # (\inst|Z80|u0|A[4]~58_combout\)) # (!\inst|Z80|u0|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datad => \inst|Z80|u0|A[4]~58_combout\,
	combout => \inst|Z80|u0|A[4]~60_combout\);

-- Location: LCCOMB_X23_Y11_N0
\inst|Z80|u0|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~0_combout\ = \inst|Z80|u0|TmpAddr\(0) $ (VCC)
-- \inst|Z80|u0|Add1~1\ = CARRY(\inst|Z80|u0|TmpAddr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(0),
	datad => VCC,
	combout => \inst|Z80|u0|Add1~0_combout\,
	cout => \inst|Z80|u0|Add1~1\);

-- Location: LCCOMB_X23_Y11_N2
\inst|Z80|u0|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~2_combout\ = (\inst|Z80|u0|TmpAddr\(1) & (!\inst|Z80|u0|Add1~1\)) # (!\inst|Z80|u0|TmpAddr\(1) & ((\inst|Z80|u0|Add1~1\) # (GND)))
-- \inst|Z80|u0|Add1~3\ = CARRY((!\inst|Z80|u0|Add1~1\) # (!\inst|Z80|u0|TmpAddr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(1),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~1\,
	combout => \inst|Z80|u0|Add1~2_combout\,
	cout => \inst|Z80|u0|Add1~3\);

-- Location: LCCOMB_X23_Y11_N4
\inst|Z80|u0|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~4_combout\ = (\inst|Z80|u0|TmpAddr\(2) & (\inst|Z80|u0|Add1~3\ $ (GND))) # (!\inst|Z80|u0|TmpAddr\(2) & (!\inst|Z80|u0|Add1~3\ & VCC))
-- \inst|Z80|u0|Add1~5\ = CARRY((\inst|Z80|u0|TmpAddr\(2) & !\inst|Z80|u0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(2),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~3\,
	combout => \inst|Z80|u0|Add1~4_combout\,
	cout => \inst|Z80|u0|Add1~5\);

-- Location: LCCOMB_X17_Y15_N12
\inst|Z80|u0|A[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~12_combout\ = (\inst|Z80|u0|mcode|Mux264~11_combout\) # ((!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & \inst|Z80|u0|A[14]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux264~11_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~3_combout\,
	combout => \inst|Z80|u0|A[14]~12_combout\);

-- Location: LCCOMB_X25_Y12_N20
\inst|Z80|u0|A~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~81_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (\inst|Z80|DI_Reg\(2) & ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|Add1~4_combout\) # 
-- (\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(2),
	datab => \inst|Z80|u0|Add1~4_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~81_combout\);

-- Location: LCCOMB_X25_Y12_N26
\inst|Z80|u0|A~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~82_combout\ = (\inst|Z80|u0|A~81_combout\ & ((\inst|Z80|u0|PC\(2)) # ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|A~81_combout\ & (((!\inst|Z80|u0|SP\(2) & \inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(2),
	datab => \inst|Z80|u0|A~81_combout\,
	datac => \inst|Z80|u0|SP\(2),
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~82_combout\);

-- Location: LCCOMB_X25_Y12_N12
\inst|Z80|u0|A~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~83_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & (((\inst|Z80|u0|A[4]~59_combout\)))) # (!\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|A[4]~59_combout\ & ((\inst|Z80|u0|Regs|Mux45~4_combout\))) # (!\inst|Z80|u0|A[4]~59_combout\ & 
-- (\inst|Z80|u0|A~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A~82_combout\,
	datab => \inst|Z80|u0|Regs|Mux45~4_combout\,
	datac => \inst|Z80|u0|A[4]~60_combout\,
	datad => \inst|Z80|u0|A[4]~59_combout\,
	combout => \inst|Z80|u0|A~83_combout\);

-- Location: LCCOMB_X25_Y12_N6
\inst|Z80|u0|A~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~84_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|A~83_combout\ & (\inst|Z80|u0|R\(2))) # (!\inst|Z80|u0|A~83_combout\ & ((\inst|Z80|u0|TmpAddr\(2)))))) # (!\inst|Z80|u0|A[4]~60_combout\ & (((\inst|Z80|u0|A~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(2),
	datab => \inst|Z80|u0|TmpAddr\(2),
	datac => \inst|Z80|u0|A[4]~60_combout\,
	datad => \inst|Z80|u0|A~83_combout\,
	combout => \inst|Z80|u0|A~84_combout\);

-- Location: LCCOMB_X23_Y13_N22
\inst|Z80|u0|A[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~19_combout\ = (\inst|Z80|u0|process_0~5_combout\ & ((\inst|Z80|u0|Equal0~2_combout\))) # (!\inst|Z80|u0|process_0~5_combout\ & (\inst|Z80|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|Equal3~0_combout\,
	datac => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|process_0~5_combout\,
	combout => \inst|Z80|u0|A[14]~19_combout\);

-- Location: FF_X25_Y12_N7
\inst|Z80|u0|A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~84_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(2));

-- Location: LCCOMB_X23_Y11_N6
\inst|Z80|u0|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~6_combout\ = (\inst|Z80|u0|TmpAddr\(3) & (!\inst|Z80|u0|Add1~5\)) # (!\inst|Z80|u0|TmpAddr\(3) & ((\inst|Z80|u0|Add1~5\) # (GND)))
-- \inst|Z80|u0|Add1~7\ = CARRY((!\inst|Z80|u0|Add1~5\) # (!\inst|Z80|u0|TmpAddr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(3),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~5\,
	combout => \inst|Z80|u0|Add1~6_combout\,
	cout => \inst|Z80|u0|Add1~7\);

-- Location: LCCOMB_X17_Y15_N6
\inst|Z80|u0|A~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~77_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A[14]~12_combout\ & (!\inst|Z80|u0|SP\(3))) # (!\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|DI_Reg\(3)))))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(3),
	datab => \inst|Z80|DI_Reg\(3),
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~77_combout\);

-- Location: LCCOMB_X25_Y12_N24
\inst|Z80|u0|A~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~78_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|A~77_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A~77_combout\ & (\inst|Z80|u0|PC\(3))) # (!\inst|Z80|u0|A~77_combout\ & 
-- ((\inst|Z80|u0|Add1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \inst|Z80|u0|PC\(3),
	datac => \inst|Z80|u0|Add1~6_combout\,
	datad => \inst|Z80|u0|A~77_combout\,
	combout => \inst|Z80|u0|A~78_combout\);

-- Location: LCCOMB_X25_Y12_N2
\inst|Z80|u0|A~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~79_combout\ = (\inst|Z80|u0|A[4]~59_combout\ & (((\inst|Z80|u0|A[4]~60_combout\)))) # (!\inst|Z80|u0|A[4]~59_combout\ & ((\inst|Z80|u0|A[4]~60_combout\ & (\inst|Z80|u0|TmpAddr\(3))) # (!\inst|Z80|u0|A[4]~60_combout\ & 
-- ((\inst|Z80|u0|A~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[4]~59_combout\,
	datab => \inst|Z80|u0|TmpAddr\(3),
	datac => \inst|Z80|u0|A[4]~60_combout\,
	datad => \inst|Z80|u0|A~78_combout\,
	combout => \inst|Z80|u0|A~79_combout\);

-- Location: LCCOMB_X25_Y12_N16
\inst|Z80|u0|A~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~80_combout\ = (\inst|Z80|u0|A[4]~59_combout\ & ((\inst|Z80|u0|A~79_combout\ & (\inst|Z80|u0|R\(3))) # (!\inst|Z80|u0|A~79_combout\ & ((\inst|Z80|u0|Regs|Mux44~4_combout\))))) # (!\inst|Z80|u0|A[4]~59_combout\ & 
-- (((\inst|Z80|u0|A~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(3),
	datab => \inst|Z80|u0|A[4]~59_combout\,
	datac => \inst|Z80|u0|Regs|Mux44~4_combout\,
	datad => \inst|Z80|u0|A~79_combout\,
	combout => \inst|Z80|u0|A~80_combout\);

-- Location: FF_X25_Y12_N17
\inst|Z80|u0|A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~80_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(3));

-- Location: LCCOMB_X23_Y11_N8
\inst|Z80|u0|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~8_combout\ = (\inst|Z80|u0|TmpAddr\(4) & (\inst|Z80|u0|Add1~7\ $ (GND))) # (!\inst|Z80|u0|TmpAddr\(4) & (!\inst|Z80|u0|Add1~7\ & VCC))
-- \inst|Z80|u0|Add1~9\ = CARRY((\inst|Z80|u0|TmpAddr\(4) & !\inst|Z80|u0|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(4),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~7\,
	combout => \inst|Z80|u0|Add1~8_combout\,
	cout => \inst|Z80|u0|Add1~9\);

-- Location: LCCOMB_X21_Y11_N24
\inst|Z80|u0|A~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~73_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (\inst|Z80|DI_Reg\(4) & (!\inst|Z80|u0|A[14]~12_combout\))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|A[14]~12_combout\) # 
-- (\inst|Z80|u0|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(4),
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|A[14]~12_combout\,
	datad => \inst|Z80|u0|Add1~8_combout\,
	combout => \inst|Z80|u0|A~73_combout\);

-- Location: LCCOMB_X21_Y11_N10
\inst|Z80|u0|A~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~74_combout\ = (\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|u0|A~73_combout\ & (\inst|Z80|u0|PC\(4))) # (!\inst|Z80|u0|A~73_combout\ & ((!\inst|Z80|u0|SP\(4)))))) # (!\inst|Z80|u0|A[14]~12_combout\ & (((\inst|Z80|u0|A~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(4),
	datab => \inst|Z80|u0|SP\(4),
	datac => \inst|Z80|u0|A[14]~12_combout\,
	datad => \inst|Z80|u0|A~73_combout\,
	combout => \inst|Z80|u0|A~74_combout\);

-- Location: LCCOMB_X21_Y9_N2
\inst|Z80|u0|A~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~75_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & (((\inst|Z80|u0|A[4]~59_combout\)))) # (!\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|A[4]~59_combout\ & (\inst|Z80|u0|Regs|Mux43~4_combout\)) # (!\inst|Z80|u0|A[4]~59_combout\ & 
-- ((\inst|Z80|u0|A~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux43~4_combout\,
	datab => \inst|Z80|u0|A[4]~60_combout\,
	datac => \inst|Z80|u0|A[4]~59_combout\,
	datad => \inst|Z80|u0|A~74_combout\,
	combout => \inst|Z80|u0|A~75_combout\);

-- Location: LCCOMB_X21_Y9_N24
\inst|Z80|u0|A~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~76_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|A~75_combout\ & ((\inst|Z80|u0|R\(4)))) # (!\inst|Z80|u0|A~75_combout\ & (\inst|Z80|u0|TmpAddr\(4))))) # (!\inst|Z80|u0|A[4]~60_combout\ & (((\inst|Z80|u0|A~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(4),
	datab => \inst|Z80|u0|A[4]~60_combout\,
	datac => \inst|Z80|u0|R\(4),
	datad => \inst|Z80|u0|A~75_combout\,
	combout => \inst|Z80|u0|A~76_combout\);

-- Location: FF_X21_Y9_N25
\inst|Z80|u0|A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~76_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(4));

-- Location: LCCOMB_X23_Y11_N10
\inst|Z80|u0|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~10_combout\ = (\inst|Z80|u0|TmpAddr\(5) & (!\inst|Z80|u0|Add1~9\)) # (!\inst|Z80|u0|TmpAddr\(5) & ((\inst|Z80|u0|Add1~9\) # (GND)))
-- \inst|Z80|u0|Add1~11\ = CARRY((!\inst|Z80|u0|Add1~9\) # (!\inst|Z80|u0|TmpAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(5),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~9\,
	combout => \inst|Z80|u0|Add1~10_combout\,
	cout => \inst|Z80|u0|Add1~11\);

-- Location: LCCOMB_X25_Y12_N10
\inst|Z80|u0|A~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~69_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A[14]~12_combout\ & (!\inst|Z80|u0|SP\(5))) # (!\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|DI_Reg\(5)))))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \inst|Z80|u0|SP\(5),
	datac => \inst|Z80|DI_Reg\(5),
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~69_combout\);

-- Location: LCCOMB_X25_Y12_N28
\inst|Z80|u0|A~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~70_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|A~69_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A~69_combout\ & (\inst|Z80|u0|PC\(5))) # (!\inst|Z80|u0|A~69_combout\ & 
-- ((\inst|Z80|u0|Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(5),
	datab => \inst|Z80|u0|Add1~10_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A~69_combout\,
	combout => \inst|Z80|u0|A~70_combout\);

-- Location: LCCOMB_X25_Y12_N30
\inst|Z80|u0|A~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~71_combout\ = (\inst|Z80|u0|A[4]~59_combout\ & (((\inst|Z80|u0|A[4]~60_combout\)))) # (!\inst|Z80|u0|A[4]~59_combout\ & ((\inst|Z80|u0|A[4]~60_combout\ & (\inst|Z80|u0|TmpAddr\(5))) # (!\inst|Z80|u0|A[4]~60_combout\ & 
-- ((\inst|Z80|u0|A~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[4]~59_combout\,
	datab => \inst|Z80|u0|TmpAddr\(5),
	datac => \inst|Z80|u0|A[4]~60_combout\,
	datad => \inst|Z80|u0|A~70_combout\,
	combout => \inst|Z80|u0|A~71_combout\);

-- Location: LCCOMB_X25_Y12_N22
\inst|Z80|u0|A~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~72_combout\ = (\inst|Z80|u0|A~71_combout\ & (((\inst|Z80|u0|R\(5)) # (!\inst|Z80|u0|A[4]~59_combout\)))) # (!\inst|Z80|u0|A~71_combout\ & (\inst|Z80|u0|Regs|Mux42~4_combout\ & ((\inst|Z80|u0|A[4]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux42~4_combout\,
	datab => \inst|Z80|u0|R\(5),
	datac => \inst|Z80|u0|A~71_combout\,
	datad => \inst|Z80|u0|A[4]~59_combout\,
	combout => \inst|Z80|u0|A~72_combout\);

-- Location: FF_X25_Y12_N23
\inst|Z80|u0|A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~72_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(5));

-- Location: LCCOMB_X23_Y11_N12
\inst|Z80|u0|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~12_combout\ = (\inst|Z80|u0|TmpAddr\(6) & (\inst|Z80|u0|Add1~11\ $ (GND))) # (!\inst|Z80|u0|TmpAddr\(6) & (!\inst|Z80|u0|Add1~11\ & VCC))
-- \inst|Z80|u0|Add1~13\ = CARRY((\inst|Z80|u0|TmpAddr\(6) & !\inst|Z80|u0|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(6),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~11\,
	combout => \inst|Z80|u0|Add1~12_combout\,
	cout => \inst|Z80|u0|Add1~13\);

-- Location: LCCOMB_X22_Y11_N26
\inst|Z80|u0|A~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~65_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (\inst|Z80|DI_Reg\(6) & ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|Add1~12_combout\) # 
-- (\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(6),
	datab => \inst|Z80|u0|Add1~12_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~65_combout\);

-- Location: LCCOMB_X22_Y11_N0
\inst|Z80|u0|A~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~66_combout\ = (\inst|Z80|u0|A~65_combout\ & ((\inst|Z80|u0|PC\(6)) # ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|A~65_combout\ & (((!\inst|Z80|u0|SP\(6) & \inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(6),
	datab => \inst|Z80|u0|SP\(6),
	datac => \inst|Z80|u0|A~65_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~66_combout\);

-- Location: LCCOMB_X22_Y11_N14
\inst|Z80|u0|A~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~67_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & (((\inst|Z80|u0|A[4]~59_combout\)))) # (!\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|A[4]~59_combout\ & (\inst|Z80|u0|Regs|Mux41~4_combout\)) # (!\inst|Z80|u0|A[4]~59_combout\ & 
-- ((\inst|Z80|u0|A~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux41~4_combout\,
	datab => \inst|Z80|u0|A[4]~60_combout\,
	datac => \inst|Z80|u0|A[4]~59_combout\,
	datad => \inst|Z80|u0|A~66_combout\,
	combout => \inst|Z80|u0|A~67_combout\);

-- Location: LCCOMB_X22_Y9_N30
\inst|Z80|u0|A~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~68_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|A~67_combout\ & ((\inst|Z80|u0|R\(6)))) # (!\inst|Z80|u0|A~67_combout\ & (\inst|Z80|u0|TmpAddr\(6))))) # (!\inst|Z80|u0|A[4]~60_combout\ & (((\inst|Z80|u0|A~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(6),
	datab => \inst|Z80|u0|R\(6),
	datac => \inst|Z80|u0|A[4]~60_combout\,
	datad => \inst|Z80|u0|A~67_combout\,
	combout => \inst|Z80|u0|A~68_combout\);

-- Location: FF_X22_Y9_N31
\inst|Z80|u0|A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~68_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(6));

-- Location: LCCOMB_X18_Y13_N30
\inst|Z80|u0|R[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|R[7]~9_combout\ = (\inst|Z80|u0|mcode|Mux202~0_combout\ & ((\inst|Z80|u0|ACC[5]~38_combout\ & (!\inst|Z80|u0|ACC\(7))) # (!\inst|Z80|u0|ACC[5]~38_combout\ & ((\inst|Z80|u0|R\(7)))))) # (!\inst|Z80|u0|mcode|Mux202~0_combout\ & 
-- (((\inst|Z80|u0|R\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(7),
	datab => \inst|Z80|u0|mcode|Mux202~0_combout\,
	datac => \inst|Z80|u0|R\(7),
	datad => \inst|Z80|u0|ACC[5]~38_combout\,
	combout => \inst|Z80|u0|R[7]~9_combout\);

-- Location: FF_X18_Y13_N31
\inst|Z80|u0|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[7]~9_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(7));

-- Location: LCCOMB_X23_Y11_N14
\inst|Z80|u0|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~14_combout\ = (\inst|Z80|u0|TmpAddr\(7) & (!\inst|Z80|u0|Add1~13\)) # (!\inst|Z80|u0|TmpAddr\(7) & ((\inst|Z80|u0|Add1~13\) # (GND)))
-- \inst|Z80|u0|Add1~15\ = CARRY((!\inst|Z80|u0|Add1~13\) # (!\inst|Z80|u0|TmpAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(7),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~13\,
	combout => \inst|Z80|u0|Add1~14_combout\,
	cout => \inst|Z80|u0|Add1~15\);

-- Location: LCCOMB_X25_Y12_N0
\inst|Z80|u0|A~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~61_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A[14]~12_combout\ & ((!\inst|Z80|u0|SP\(7)))) # (!\inst|Z80|u0|A[14]~12_combout\ & (\inst|Z80|DI_Reg\(7))))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(7),
	datab => \inst|Z80|u0|SP\(7),
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~61_combout\);

-- Location: LCCOMB_X25_Y12_N18
\inst|Z80|u0|A~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~62_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|A~61_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A~61_combout\ & ((\inst|Z80|u0|PC\(7)))) # (!\inst|Z80|u0|A~61_combout\ & 
-- (\inst|Z80|u0|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add1~14_combout\,
	datab => \inst|Z80|u0|PC\(7),
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A~61_combout\,
	combout => \inst|Z80|u0|A~62_combout\);

-- Location: LCCOMB_X25_Y12_N8
\inst|Z80|u0|A~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~63_combout\ = (\inst|Z80|u0|A[4]~59_combout\ & (((\inst|Z80|u0|A[4]~60_combout\)))) # (!\inst|Z80|u0|A[4]~59_combout\ & ((\inst|Z80|u0|A[4]~60_combout\ & (\inst|Z80|u0|TmpAddr\(7))) # (!\inst|Z80|u0|A[4]~60_combout\ & 
-- ((\inst|Z80|u0|A~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(7),
	datab => \inst|Z80|u0|A[4]~59_combout\,
	datac => \inst|Z80|u0|A[4]~60_combout\,
	datad => \inst|Z80|u0|A~62_combout\,
	combout => \inst|Z80|u0|A~63_combout\);

-- Location: LCCOMB_X25_Y12_N4
\inst|Z80|u0|A~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~64_combout\ = (\inst|Z80|u0|A~63_combout\ & ((\inst|Z80|u0|R\(7)) # ((!\inst|Z80|u0|A[4]~59_combout\)))) # (!\inst|Z80|u0|A~63_combout\ & (((\inst|Z80|u0|Regs|Mux40~4_combout\ & \inst|Z80|u0|A[4]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(7),
	datab => \inst|Z80|u0|Regs|Mux40~4_combout\,
	datac => \inst|Z80|u0|A~63_combout\,
	datad => \inst|Z80|u0|A[4]~59_combout\,
	combout => \inst|Z80|u0|A~64_combout\);

-- Location: FF_X25_Y12_N5
\inst|Z80|u0|A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~64_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(7));

-- Location: LCCOMB_X21_Y15_N30
\inst|Z80|u0|A[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~5_combout\ = (!\inst|Z80|u0|RegAddrA~0_combout\ & ((\inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\) # ((\inst|Z80|u0|mcode|Mux264~10_combout\ & !\inst|Z80|u0|mcode|Mux262~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \inst|Z80|u0|RegAddrA~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux264~10_combout\,
	datad => \inst|Z80|u0|mcode|Mux262~4_combout\,
	combout => \inst|Z80|u0|A[14]~5_combout\);

-- Location: LCCOMB_X21_Y15_N4
\inst|Z80|u0|A[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~6_combout\ = (\inst|Z80|u0|A[14]~5_combout\ & ((\inst|Z80|u0|XY_Ind~q\) # ((\inst|Z80|u0|RegAddrA~0_combout\) # (!\inst|Z80|u0|NextIs_XY_Fetch~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_Ind~q\,
	datab => \inst|Z80|u0|RegAddrA~0_combout\,
	datac => \inst|Z80|u0|A[14]~5_combout\,
	datad => \inst|Z80|u0|NextIs_XY_Fetch~2_combout\,
	combout => \inst|Z80|u0|A[14]~6_combout\);

-- Location: LCCOMB_X21_Y11_N30
\inst|Z80|u0|A[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~9_combout\ = (\inst|Z80|u0|process_0~4_combout\) # ((!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (\inst|Z80|u0|A[14]~6_combout\ & \inst|Z80|u0|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~4_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|A[14]~6_combout\,
	datad => \inst|Z80|u0|process_0~3_combout\,
	combout => \inst|Z80|u0|A[14]~9_combout\);

-- Location: LCCOMB_X21_Y11_N6
\inst|Z80|u0|A[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~7_combout\ = (!\inst|Z80|u0|mcode|Mux262~5_combout\ & ((\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\) # ((!\inst|Z80|u0|mcode|Mux264~11_combout\ & \inst|Z80|u0|RegAddrA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux264~11_combout\,
	datab => \inst|Z80|u0|RegAddrA~0_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux262~5_combout\,
	combout => \inst|Z80|u0|A[14]~7_combout\);

-- Location: LCCOMB_X21_Y15_N24
\inst|Z80|u0|A[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~4_combout\ = (!\inst|Z80|u0|A[14]~3_combout\ & (\inst|Z80|u0|A[14]~2_combout\ & (\inst|Z80|u0|mcode|Mux269~3_combout\ & \inst|Z80|u0|NextIs_XY_Fetch~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~3_combout\,
	datab => \inst|Z80|u0|A[14]~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux269~3_combout\,
	datad => \inst|Z80|u0|NextIs_XY_Fetch~0_combout\,
	combout => \inst|Z80|u0|A[14]~4_combout\);

-- Location: LCCOMB_X21_Y11_N12
\inst|Z80|u0|A[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~8_combout\ = (!\inst|Z80|u0|A[14]~7_combout\ & (!\inst|Z80|u0|mcode|Mux297~0_combout\ & (!\inst|Z80|u0|A[14]~6_combout\ & \inst|Z80|u0|A[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~7_combout\,
	datab => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datac => \inst|Z80|u0|A[14]~6_combout\,
	datad => \inst|Z80|u0|A[14]~4_combout\,
	combout => \inst|Z80|u0|A[14]~8_combout\);

-- Location: LCCOMB_X21_Y11_N4
\inst|Z80|u0|A[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~10_combout\ = (\inst|Z80|u0|mcode|Mux290~3_combout\) # ((\inst|Z80|u0|A[14]~8_combout\) # ((!\inst|Z80|u0|mcode|Mux297~0_combout\ & \inst|Z80|u0|A[14]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datac => \inst|Z80|u0|A[14]~9_combout\,
	datad => \inst|Z80|u0|A[14]~8_combout\,
	combout => \inst|Z80|u0|A[14]~10_combout\);

-- Location: LCCOMB_X21_Y11_N22
\inst|Z80|u0|A[14]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~93_combout\ = (!\inst|Z80|u0|process_0~4_combout\ & (\inst|Z80|u0|process_0~3_combout\ & ((\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\) # (!\inst|Z80|u0|A[14]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~4_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|A[14]~6_combout\,
	datad => \inst|Z80|u0|process_0~3_combout\,
	combout => \inst|Z80|u0|A[14]~93_combout\);

-- Location: LCCOMB_X21_Y11_N26
\inst|Z80|u0|A[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~11_combout\ = ((\inst|Z80|u0|A[14]~8_combout\) # ((\inst|Z80|u0|A[14]~7_combout\ & \inst|Z80|u0|A[14]~93_combout\))) # (!\inst|Z80|u0|PC[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC[13]~4_combout\,
	datab => \inst|Z80|u0|A[14]~7_combout\,
	datac => \inst|Z80|u0|A[14]~93_combout\,
	datad => \inst|Z80|u0|A[14]~8_combout\,
	combout => \inst|Z80|u0|A[14]~11_combout\);

-- Location: LCCOMB_X23_Y11_N16
\inst|Z80|u0|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~16_combout\ = (\inst|Z80|u0|TmpAddr\(8) & (\inst|Z80|u0|Add1~15\ $ (GND))) # (!\inst|Z80|u0|TmpAddr\(8) & (!\inst|Z80|u0|Add1~15\ & VCC))
-- \inst|Z80|u0|Add1~17\ = CARRY((\inst|Z80|u0|TmpAddr\(8) & !\inst|Z80|u0|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(8),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~15\,
	combout => \inst|Z80|u0|Add1~16_combout\,
	cout => \inst|Z80|u0|Add1~17\);

-- Location: LCCOMB_X18_Y11_N6
\inst|Z80|u0|A~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~50_combout\ = (\inst|Z80|u0|A[14]~12_combout\ & (((!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((!\inst|Z80|u0|ACC\(0)))) # 
-- (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (\inst|Z80|u0|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add1~16_combout\,
	datab => \inst|Z80|u0|ACC\(0),
	datac => \inst|Z80|u0|A[14]~12_combout\,
	datad => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \inst|Z80|u0|A~50_combout\);

-- Location: LCCOMB_X18_Y11_N8
\inst|Z80|u0|A~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~51_combout\ = (\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|u0|A~50_combout\ & ((\inst|Z80|u0|PC\(8)))) # (!\inst|Z80|u0|A~50_combout\ & (!\inst|Z80|u0|SP\(8))))) # (!\inst|Z80|u0|A[14]~12_combout\ & (((\inst|Z80|u0|A~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(8),
	datab => \inst|Z80|u0|PC\(8),
	datac => \inst|Z80|u0|A[14]~12_combout\,
	datad => \inst|Z80|u0|A~50_combout\,
	combout => \inst|Z80|u0|A~51_combout\);

-- Location: LCCOMB_X19_Y11_N30
\inst|Z80|u0|A~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~52_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A[14]~11_combout\)))) # (!\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A[14]~11_combout\ & (\inst|Z80|u0|Regs|Mux39~4_combout\)) # (!\inst|Z80|u0|A[14]~11_combout\ & 
-- ((\inst|Z80|u0|A~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux39~4_combout\,
	datab => \inst|Z80|u0|A[14]~10_combout\,
	datac => \inst|Z80|u0|A[14]~11_combout\,
	datad => \inst|Z80|u0|A~51_combout\,
	combout => \inst|Z80|u0|A~52_combout\);

-- Location: LCCOMB_X19_Y11_N16
\inst|Z80|u0|A~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~53_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A~52_combout\ & ((\inst|Z80|DI_Reg\(0)))) # (!\inst|Z80|u0|A~52_combout\ & (\inst|Z80|u0|TmpAddr\(8))))) # (!\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(8),
	datab => \inst|Z80|u0|A[14]~10_combout\,
	datac => \inst|Z80|u0|A~52_combout\,
	datad => \inst|Z80|DI_Reg\(0),
	combout => \inst|Z80|u0|A~53_combout\);

-- Location: LCCOMB_X19_Y11_N26
\inst|Z80|u0|A~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~54_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|I\(0))) # (!\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|A~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A[14]~17_combout\,
	datac => \inst|Z80|u0|I\(0),
	datad => \inst|Z80|u0|A~53_combout\,
	combout => \inst|Z80|u0|A~54_combout\);

-- Location: FF_X19_Y11_N27
\inst|Z80|u0|A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~54_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(8));

-- Location: LCCOMB_X23_Y11_N18
\inst|Z80|u0|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~18_combout\ = (\inst|Z80|u0|TmpAddr\(9) & (!\inst|Z80|u0|Add1~17\)) # (!\inst|Z80|u0|TmpAddr\(9) & ((\inst|Z80|u0|Add1~17\) # (GND)))
-- \inst|Z80|u0|Add1~19\ = CARRY((!\inst|Z80|u0|Add1~17\) # (!\inst|Z80|u0|TmpAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(9),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~17\,
	combout => \inst|Z80|u0|Add1~18_combout\,
	cout => \inst|Z80|u0|Add1~19\);

-- Location: LCCOMB_X14_Y11_N0
\inst|Z80|u0|A~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~45_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A[14]~12_combout\ & (!\inst|Z80|u0|SP\(9))) # (!\inst|Z80|u0|A[14]~12_combout\ & ((!\inst|Z80|u0|ACC\(1)))))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(9),
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|ACC\(1),
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~45_combout\);

-- Location: LCCOMB_X14_Y11_N14
\inst|Z80|u0|A~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~46_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|A~45_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A~45_combout\ & (\inst|Z80|u0|PC\(9))) # (!\inst|Z80|u0|A~45_combout\ & 
-- ((\inst|Z80|u0|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(9),
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|Add1~18_combout\,
	datad => \inst|Z80|u0|A~45_combout\,
	combout => \inst|Z80|u0|A~46_combout\);

-- Location: LCCOMB_X14_Y11_N12
\inst|Z80|u0|A~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~47_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|TmpAddr\(9)) # ((\inst|Z80|u0|A[14]~11_combout\)))) # (!\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A~46_combout\ & !\inst|Z80|u0|A[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(9),
	datab => \inst|Z80|u0|A~46_combout\,
	datac => \inst|Z80|u0|A[14]~10_combout\,
	datad => \inst|Z80|u0|A[14]~11_combout\,
	combout => \inst|Z80|u0|A~47_combout\);

-- Location: LCCOMB_X19_Y9_N20
\inst|Z80|u0|A~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~48_combout\ = (\inst|Z80|u0|A[14]~11_combout\ & ((\inst|Z80|u0|A~47_combout\ & ((\inst|Z80|DI_Reg\(1)))) # (!\inst|Z80|u0|A~47_combout\ & (\inst|Z80|u0|Regs|Mux38~4_combout\)))) # (!\inst|Z80|u0|A[14]~11_combout\ & 
-- (((\inst|Z80|u0|A~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux38~4_combout\,
	datab => \inst|Z80|u0|A[14]~11_combout\,
	datac => \inst|Z80|DI_Reg\(1),
	datad => \inst|Z80|u0|A~47_combout\,
	combout => \inst|Z80|u0|A~48_combout\);

-- Location: LCCOMB_X19_Y9_N14
\inst|Z80|u0|A~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~49_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|I\(1))) # (!\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|A~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~17_combout\,
	datac => \inst|Z80|u0|I\(1),
	datad => \inst|Z80|u0|A~48_combout\,
	combout => \inst|Z80|u0|A~49_combout\);

-- Location: FF_X19_Y9_N15
\inst|Z80|u0|A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~49_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(9));

-- Location: LCCOMB_X23_Y11_N20
\inst|Z80|u0|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~20_combout\ = (\inst|Z80|u0|TmpAddr\(10) & (\inst|Z80|u0|Add1~19\ $ (GND))) # (!\inst|Z80|u0|TmpAddr\(10) & (!\inst|Z80|u0|Add1~19\ & VCC))
-- \inst|Z80|u0|Add1~21\ = CARRY((\inst|Z80|u0|TmpAddr\(10) & !\inst|Z80|u0|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(10),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~19\,
	combout => \inst|Z80|u0|Add1~20_combout\,
	cout => \inst|Z80|u0|Add1~21\);

-- Location: LCCOMB_X21_Y11_N28
\inst|Z80|u0|A~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~40_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\inst|Z80|u0|ACC\(2) & !\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|Add1~20_combout\) # 
-- ((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add1~20_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|ACC\(2),
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~40_combout\);

-- Location: LCCOMB_X21_Y11_N2
\inst|Z80|u0|A~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~41_combout\ = (\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|u0|A~40_combout\ & (\inst|Z80|u0|PC\(10))) # (!\inst|Z80|u0|A~40_combout\ & ((!\inst|Z80|u0|SP\(10)))))) # (!\inst|Z80|u0|A[14]~12_combout\ & (((\inst|Z80|u0|A~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~12_combout\,
	datab => \inst|Z80|u0|PC\(10),
	datac => \inst|Z80|u0|SP\(10),
	datad => \inst|Z80|u0|A~40_combout\,
	combout => \inst|Z80|u0|A~41_combout\);

-- Location: LCCOMB_X21_Y11_N20
\inst|Z80|u0|A~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~42_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A[14]~11_combout\)))) # (!\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A[14]~11_combout\ & (\inst|Z80|u0|Regs|Mux37~4_combout\)) # (!\inst|Z80|u0|A[14]~11_combout\ & 
-- ((\inst|Z80|u0|A~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux37~4_combout\,
	datab => \inst|Z80|u0|A[14]~10_combout\,
	datac => \inst|Z80|u0|A[14]~11_combout\,
	datad => \inst|Z80|u0|A~41_combout\,
	combout => \inst|Z80|u0|A~42_combout\);

-- Location: LCCOMB_X21_Y11_N18
\inst|Z80|u0|A~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~43_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A~42_combout\ & ((\inst|Z80|DI_Reg\(2)))) # (!\inst|Z80|u0|A~42_combout\ & (\inst|Z80|u0|TmpAddr\(10))))) # (!\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(10),
	datab => \inst|Z80|DI_Reg\(2),
	datac => \inst|Z80|u0|A[14]~10_combout\,
	datad => \inst|Z80|u0|A~42_combout\,
	combout => \inst|Z80|u0|A~43_combout\);

-- Location: LCCOMB_X21_Y11_N16
\inst|Z80|u0|A~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~44_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|I\(2))) # (!\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|A~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|I\(2),
	datac => \inst|Z80|u0|A[14]~17_combout\,
	datad => \inst|Z80|u0|A~43_combout\,
	combout => \inst|Z80|u0|A~44_combout\);

-- Location: FF_X21_Y11_N17
\inst|Z80|u0|A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~44_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(10));

-- Location: LCCOMB_X23_Y11_N22
\inst|Z80|u0|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~22_combout\ = (\inst|Z80|u0|TmpAddr\(11) & (!\inst|Z80|u0|Add1~21\)) # (!\inst|Z80|u0|TmpAddr\(11) & ((\inst|Z80|u0|Add1~21\) # (GND)))
-- \inst|Z80|u0|Add1~23\ = CARRY((!\inst|Z80|u0|Add1~21\) # (!\inst|Z80|u0|TmpAddr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(11),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~21\,
	combout => \inst|Z80|u0|Add1~22_combout\,
	cout => \inst|Z80|u0|Add1~23\);

-- Location: LCCOMB_X17_Y15_N22
\inst|Z80|u0|A~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~35_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\inst|Z80|u0|ACC\(3) & !\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|Add1~22_combout\) # 
-- ((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add1~22_combout\,
	datab => \inst|Z80|u0|ACC\(3),
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~35_combout\);

-- Location: LCCOMB_X17_Y15_N24
\inst|Z80|u0|A~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~36_combout\ = (\inst|Z80|u0|A~35_combout\ & (((\inst|Z80|u0|PC\(11)) # (!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|A~35_combout\ & (!\inst|Z80|u0|SP\(11) & ((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(11),
	datab => \inst|Z80|u0|PC\(11),
	datac => \inst|Z80|u0|A~35_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~36_combout\);

-- Location: LCCOMB_X24_Y11_N12
\inst|Z80|u0|A~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~37_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|TmpAddr\(11)) # ((\inst|Z80|u0|A[14]~11_combout\)))) # (!\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A~36_combout\ & !\inst|Z80|u0|A[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~10_combout\,
	datab => \inst|Z80|u0|TmpAddr\(11),
	datac => \inst|Z80|u0|A~36_combout\,
	datad => \inst|Z80|u0|A[14]~11_combout\,
	combout => \inst|Z80|u0|A~37_combout\);

-- Location: LCCOMB_X24_Y11_N18
\inst|Z80|u0|A~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~38_combout\ = (\inst|Z80|u0|A[14]~11_combout\ & ((\inst|Z80|u0|A~37_combout\ & ((\inst|Z80|DI_Reg\(3)))) # (!\inst|Z80|u0|A~37_combout\ & (\inst|Z80|u0|Regs|Mux36~4_combout\)))) # (!\inst|Z80|u0|A[14]~11_combout\ & 
-- (((\inst|Z80|u0|A~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux36~4_combout\,
	datab => \inst|Z80|u0|A[14]~11_combout\,
	datac => \inst|Z80|DI_Reg\(3),
	datad => \inst|Z80|u0|A~37_combout\,
	combout => \inst|Z80|u0|A~38_combout\);

-- Location: LCCOMB_X24_Y11_N16
\inst|Z80|u0|A~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~39_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|I\(3))) # (!\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|A~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A[14]~17_combout\,
	datac => \inst|Z80|u0|I\(3),
	datad => \inst|Z80|u0|A~38_combout\,
	combout => \inst|Z80|u0|A~39_combout\);

-- Location: FF_X24_Y11_N17
\inst|Z80|u0|A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~39_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(11));

-- Location: LCCOMB_X23_Y11_N24
\inst|Z80|u0|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~24_combout\ = (\inst|Z80|u0|TmpAddr\(12) & (\inst|Z80|u0|Add1~23\ $ (GND))) # (!\inst|Z80|u0|TmpAddr\(12) & (!\inst|Z80|u0|Add1~23\ & VCC))
-- \inst|Z80|u0|Add1~25\ = CARRY((\inst|Z80|u0|TmpAddr\(12) & !\inst|Z80|u0|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(12),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~23\,
	combout => \inst|Z80|u0|Add1~24_combout\,
	cout => \inst|Z80|u0|Add1~25\);

-- Location: LCCOMB_X22_Y11_N18
\inst|Z80|u0|A~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~30_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\inst|Z80|u0|A[14]~12_combout\ & !\inst|Z80|u0|ACC\(4))))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|Add1~24_combout\) # 
-- ((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add1~24_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|A[14]~12_combout\,
	datad => \inst|Z80|u0|ACC\(4),
	combout => \inst|Z80|u0|A~30_combout\);

-- Location: LCCOMB_X22_Y11_N12
\inst|Z80|u0|A~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~31_combout\ = (\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|u0|A~30_combout\ & (\inst|Z80|u0|PC\(12))) # (!\inst|Z80|u0|A~30_combout\ & ((!\inst|Z80|u0|SP\(12)))))) # (!\inst|Z80|u0|A[14]~12_combout\ & (((\inst|Z80|u0|A~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~12_combout\,
	datab => \inst|Z80|u0|PC\(12),
	datac => \inst|Z80|u0|SP\(12),
	datad => \inst|Z80|u0|A~30_combout\,
	combout => \inst|Z80|u0|A~31_combout\);

-- Location: LCCOMB_X22_Y11_N10
\inst|Z80|u0|A~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~32_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A[14]~11_combout\)))) # (!\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A[14]~11_combout\ & (\inst|Z80|u0|Regs|Mux35~4_combout\)) # (!\inst|Z80|u0|A[14]~11_combout\ & 
-- ((\inst|Z80|u0|A~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux35~4_combout\,
	datab => \inst|Z80|u0|A[14]~10_combout\,
	datac => \inst|Z80|u0|A[14]~11_combout\,
	datad => \inst|Z80|u0|A~31_combout\,
	combout => \inst|Z80|u0|A~32_combout\);

-- Location: LCCOMB_X19_Y11_N2
\inst|Z80|u0|A~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~33_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A~32_combout\ & ((\inst|Z80|DI_Reg\(4)))) # (!\inst|Z80|u0|A~32_combout\ & (\inst|Z80|u0|TmpAddr\(12))))) # (!\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(12),
	datab => \inst|Z80|DI_Reg\(4),
	datac => \inst|Z80|u0|A[14]~10_combout\,
	datad => \inst|Z80|u0|A~32_combout\,
	combout => \inst|Z80|u0|A~33_combout\);

-- Location: LCCOMB_X19_Y11_N0
\inst|Z80|u0|A~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~34_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|I\(4))) # (!\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|A~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A[14]~17_combout\,
	datac => \inst|Z80|u0|I\(4),
	datad => \inst|Z80|u0|A~33_combout\,
	combout => \inst|Z80|u0|A~34_combout\);

-- Location: FF_X19_Y11_N1
\inst|Z80|u0|A[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~34_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(12));

-- Location: M9K_X27_Y3_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"990442000864A0284030400454782424440404007E404808A4005448387E547C8004420800620824402040024A1242124204044008404208420A4A42424A1242020028008000524A024A4A284252446240001000101042000054265C7E06000000000000000000000000000000661EF0F57E0AE0758396AA603052E192CB924D800000010000062C649C813BE2639EE988420093314B224ACFFC0FBFFFEA57AB855EBEA8C1B0000F55D1E716D33CE372B73E6DCF7AD8B2B33111D48F636529AB99BA3904854EA910E76808CE76A7998DCB72C49E6429B3F14E73C875B5AE6D359B96AE83064E84E84C1577BD369FDF5525199894D29B9D3ACCBA3F27D9DC9911",
	mem_init2 => X"5B438D714D4E3DD115E8BD1286EAB5FA1D71BD8F4508BD4BDC8838F9D27B552259BCEFFBB68A6FF529B3B0D92970010BBB6C7D872421210E190E1CCC47A485EAD2F8735647315839EF6F683C64773FC73464D5FE354936D50823A5DAEBEBDBCC6CAFF2622B8D518F63C6030424188FD357718970D25A30CD0731E532DB23002D02C12B12378356DE2C52041CA7A320C51E0D7CA9F5D575775D57FD75DDFDF75FFFDFFFD75F145247F03A0AE7F1E1EB2D5A99D2444108C6A5CFFD7DEA6ABCC241EA4C912568003BB493CE04FF086C188980052BF6ABAAA2FD5D658000011277EB924C10EFAF3CB9B62486512344C61ADE6F15AB67F335A52513FC85AFAEEE8400",
	mem_init1 => X"0C840083AD485153ACD3C035591630199B8C096CE4DC557D6D55FCCD738573D6E0948817C496E9DE8EA1F88F627B7460106691CC4526DCBCCF2CD2F003733C4EA1BCE33AD2D8BE40A4E5BB7D7BBEC2CEADBBC8B6F87A4A56FBE0B891DC57E4C64EF9AD87727C49CFE7C5DE942B72AC7F6D97DE18920777FDDEE9EB11122A4E18F5569FDE08906765428FB9E6F89FBF0DEAA6064637BCA63FD02E273E5557F0548662C97BC2E8D3FFDB26D23E87BFD97E635A6560CFD93F8EED26E30C70DE8633D6B97C86DF7D9BEDFB99E36B6658F16C6DEFBDD5DF728D6209C852C37FE67CFF32EE4CCCECC64F7E6225FC99EC64C3B6DD7DED0FD7CCEA3BF09A006ECDD1009E",
	mem_init0 => X"A9C9CE3AECF7BE27C000000A8ABA95251B309A60B9DDC19EC3E391458CBB53CA00A85E3C5AAE2C49DDC2F6C7B013DACB319A769818A1099A7389F711D76A09BCBED23D9A99FF9B77183697955D76BF0CC008822742DA45B88389193DAF09424501859565800698515E10A8189EE9B323E35CE7388D73C6E7A50D0DE6739C73AC538D134115D860ADA57B5B868E54393B1E31E762062577697D57E8464340420E9434CCA34CC9A1CB1FAACC56168071EAC113F5265D5F6A45A098D604A820508C4EA47F9A7E46083716911B0D585CE937B530218E8D2AD3777EE7D3B4BC56C29ADB46809D15D185F8809229B150D05C8081174CA6173B99703DA466629005C604",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y9_N30
\inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2) = (!\inst|page_rom_sel~q\ & !\inst|Z80|u0|A\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|page_rom_sel~q\,
	datad => \inst|Z80|u0|A\(13),
	combout => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2));

-- Location: M9K_X27_Y11_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"84A17585424EE150048C92011018036D98F492A414CCC9C1F09CC9AA149263344FDA8944931988A494EE44A491FE92491042B5903A016D7EC58824914A491BE900936010AD60382DAD58B248C92491101801243002494924A9119A0E8F24B048C108B64A4A9249061A1AFF1AA4261900BE3CC051A42198D2834CC690CD0191A6332A6323484AD309FA866688C0DDCBC979A3D2B8A0083C83CCCDC2C905A5816416BA417F77BD7723BE2FFF2F6CA5928C9FBD086787B0F5D292DA89B72257210CFABEC93A5C919926792E545DB6D6842A176CD90554E6D737D24AF39464484E64421F25E9D24A749004207A124906B066A8A1A94A9B34B886CF62A4908840DC4F",
	mem_init2 => X"6020EDD89AFD20B71CDCC482411210806202DB0249080008652640248108806A328F4006D2EDA14C3FD4A275A7AD1D3732CC1D4BAD0D4E8EC9144EFBA3C59E71065357299DA40BF4AAE5E99E3A93A9AA149E0AC5ECBCD65DAE4399B6074929312491462C24A169148A318B7118B6C2DC4891285B8ABEACAAD664137325F0B77E0E4DA3FA8C8E6C3269D578C52F0BE920E9A9199B5B2592AE4465F7360B2C55FB9017643DA8D558A45B6EC95D5933173255B3584D4F0B9A56D269349A64A35873264C9B1E068C1E788863F6E929274554924E80000000000015555540005540150541451044514155410100445044D4802A4A840277FE96BE1C4801CDF0CB0402",
	mem_init1 => X"A3BBB6B4801D051EFC4E8B4A8A8CF7AB5FC4D4802A4A16A2A2A0A2A2A2A04A957955548A4B7F493C9D0950888141F839C271084852092129215ED124762C040900D80050504505E400F1637EF1E21260C9E1D68507C42B035208FAE8284606A402CA082704201E606081041083042187FFC64BB97FFDE1431C608300A96A82AD249A240D26AD27095A41268494189A1028612050A6C14242D586EF0929304A18D83C79BEAE8244530040221D8049D0950FFFD11FBFDC00B2D7A622851872EEE501F4F0092925E45444C45544BBAC8D3008CCEB272544CA7208D92A2B6B606BB0407B451F34F1BE9EC1DC6AAC196B896C5548D2690AAC06B470554A5D55A9BBBE",
	mem_init0 => X"E38D332F1AAEDDEB050293FC07321EFBBFAE37D8D9B452283FC0737DEF0BBBFD54A4450EBB205541150ADD6FD3A754352A592C72154FEC92128A64CCAD258547EBA71048B2C4972B37E7D00005004AC0DBFDFEFFFFFFBFFBFFFDFFF7FFFBFFFDFFF7FFFEFFEFFFFDFFFEFC3FFF7E0414150507FA7D832182530C3CDAFB772A45C080C18DE6283556C90B22548121816D80AACBD649FCED00104732EE8B79D39251A8ED44B6712D9265512A8DB7BDE90B797B1C52DC172E956F63805B2E6C93B6ED3499F805925BEB6E4E5DDBAD45EEB3E925E4445C965C31ED54A900824900125ED5446F7F03EA49CF4B3E70847C734C2E69C89C94F3F917330F3F03010101ED",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y9_N0
\inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\ = (!\inst|page_rom_sel~q\ & \inst|Z80|u0|A\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|page_rom_sel~q\,
	datad => \inst|Z80|u0|A\(13),
	combout => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\);

-- Location: M9K_X15_Y18_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00005AE23AAE19BA990DCDC5C5E5DAE9935A34D20F6EC8805D59765765DC7B56EB6BDB7ED9B7AFD7AEAB5AFEA6ECAD66BD72ABD3B8BCEE2F2F6BB59DEEDBF7FBBE9BEF4F3EF7EEC93FBB966E9BFAADE507D60EFE6776FFBFF47C1DF78FFEDBFD9BD9325D4AEA89F2AEDAD4BBCD350D7F5D769A8B3A6E4761C59005D9D9C9C9E0660CD8C71B3426684B010002013722CA56EF428BA04E7A577B86256FA70374CE59588A207921D8C5AB09A6B84AD5B73F000002BD5DE175A687E022B6C0AD4B2B2BF9A9F0F9EAB788833D1A6B3DB5706A0F31956BFF97F3A91BBEAED78F45FF221C15F8798411B2B4575CECC707CCE281B0986F6CE694E717D59BC0B324907F82",
	mem_init2 => X"120006D9BF9A2C9BF619FE17A249AF501CE0148A05C577AF4C794BB38699891322A7D89B8BB183BEEEFA3D15DBAE137380BADB29538CA6191867C1C67C1867C72A795CD3993DE27B710400000006DE575CD4ABCD3D8BF5A9D9F2DBABDFBC91D9085BCD7B562B99EE579025DD57A0EF64AA69A490F7504C8EB95E5C6768EAD5ED14D7CB1F4A6D7774DD8810706091577DD4D6B7F4B058594E63FABA74DCB6B3ABAB48D03D302492491A8DF56BAFD965D19597307EFAA9C7CACB2FA696077F0E832ADF411618B729B83CE1C30096BD63ACC3212F4D17F4B2BE55985573073D11CA64ACB2FE6D70171D35D5550B43CE7C5B3D93742A17B1887B2CBE7F36E63A5085",
	mem_init1 => X"3FED978E33FCE79CC1330EC18B653B933B9884609C813F861F771ECCA1B0000000000CF191C38D30E60F4EBE8FE6BA1AAA96B5AB6ADBDD6BA5C07A51829B4BF8433AC809B950CEB36AF7F0FA0EB34D8FFEB4AD76EB5632BF7B67ACFF9EF3765D3392B326C2B704AD296AAB2A521E50F2510F25303C87A21710F565F8C77C746F8CF8CB6D69A160B17A04F759864F758C34160A18E272A7F7450C4C47E90C712091B09DB6D36F11B198DB8DD8C86DDB6E9B61BB9895035E23E72560CD75FEEBCA2C9242CDBB6D51106D5C6EA8882D1C6EEF64D189573506EDCD982EE62EDD773D963BB5DA8001A06D26FB2BA11359AAB6AD5836A0A4E8B0AC2C39140D5D09F83F",
	mem_init0 => X"FFE007BFEFF247BDF7F03FFC9A48FDE07FF81FF7BFE826C7DBF674F7F2BBB2E8A93229E53B354935630CB6546EF64A36E677CB6E7D9CCA96A20B56958972B74848AD62F3C505F4D717EFA505A626B4E9364B3FF75F7DF7DD34193F28B890A6305AA4D30D6C6B20D4CDAAC045E13C0167BF1A9DA74E8302AAAAAAA1D8A9304A6172CF7A7618CE23437AD600F0AC18DE1359762368D31A210E02C2A5D70835DDCCBE58EBBE6BBAB81DEEF7F3E72E26522E9650BEC647CF32C64B6C30CF2E4EB9F24F3292AB3DEA8DD39D1F853AA6CAF224BD153324B62C7329C2BFF8016D7E19304609D8E1DBA440F618F1CC592598D2492CC692193810022A61153761151BBA12",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y12_N14
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))) # (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\);

-- Location: M9K_X15_Y3_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"E10F8B8C100323720BEBBDEBB81DF13FF97B252E2CB4F27BA091FBD0002D1A611E1EDBBC716D44D2912B80041C44558060CFCC15955C0D600DD5E71393920844F25E16C87C5D0308EEC52C011514BBC13AFA1028924D0C7CE738105BD47A10AA5B5C1D9D4193E40B9F492B0E0664E13AE35BE6B67AC8057BDACC155F14E906A017C1841358335450D4B26CD2A21B3D8E8211080B81EC040D7FA0B51CD48008112508062020A0249090009252040249108806A328F4006D2AA514B42FB006ECCCCB9A360865678449975A8AE72B5C0F7BA800C1B5DC55D7D1FE2EF4EED85D00AB111821321BA426A4FE4956B43591D1AC271E83E060341AE5F2023F0808177383",
	mem_init2 => X"1A2955372D510AC266A5445146E27000020C320FAE1557E37154040A10200DC6F40B800FBA159B6DBB296562CB6220EFBE99D2776A202044D9101006FD221D305519198C859000004012AFF4FB060307C92BB732203BFDFEFFFFFFDFFF87FCFFFBFFEFF03FFE0FFFBFAFE0FF80787FFF7FFF83F7F87003FFBFFFFBFFFBFF0FFC0FF81FFF7FFBFFDFFFBFFFE1FF0086F3141AAB6005810C05A1595A893F9D85983B9254954344968BAC84141C90A9C0E016CB24EDBB4D267E11775FEDD6A2FEB346AAF6CFDC0791AA97B741995A3B3981E06D1A44D3711955197BB9910FCA20744915C84D6C24BAF53929814CA8A4697E8F4201145AE7415DC122A5F010433107",
	mem_init1 => X"02E84F961E3C800AC610D276182020227809001A50DDDBA3487BB6AE802BA06509312DACE620656EAF24D57C08FFB14D289613DC32083803B84DC6415FD5EDC000300A8D128FA20030ACCBAFA237B7024504D36A4BA26081137F059E78991154FE2AC2A884A8CC7FBB821C851CC92B12E15593C0C020FFEE066558590E882D5B67459F1A8C3240FE4E6A8D028C0C088FCF471D400A11B38211004DD122212288B111114514CB11840E04828849C621392041163C00808D67223422F00110201DD18FCFFFF3FFE7F9FFFFFFF82C0B4221214711E08904524A069491774E663F48F665955B4E2C63DAC0078652D10120900298F7EE380092442AFD400BEC43C003",
	mem_init0 => X"B5D49EA9D7036A45AA9E870B8E8016720C7C3102AE925262492084584942D209042216E0216C85B8912250B7157D5955ADC06CB685BBF071B47D5193363C1CECAFE59E91BF11498940A0944996D47EE8D7E3A4EAE611AE19A965D01BA86B55E9C52A6A379A382C6D2F5278DA01396D0800C0046405C06F466DD18C4DD7655CD4E7622EC485808C841D64B737041FF68813B149A41531A0A612FB14AE2E5B49D49CDCADCF90E7BD88125BCE706BF6D04AABFC1C001163DC6EFF7FD3230303030000000000000000000008400000000000000000000000000030600000100007E00220000000000000080040004023AD496997BBFF877B986EEF16FCF229FA091B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y12_N14
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ & 
-- (\inst|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout\)) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\);

-- Location: IOIBUF_X28_Y24_N1
\D[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(5),
	o => \D[5]~input_o\);

-- Location: LCCOMB_X19_Y4_N10
\inst10|21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|21~0_combout\ = !\inst10|21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst10|21~q\,
	combout => \inst10|21~0_combout\);

-- Location: FF_X19_Y4_N11
\inst10|21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst10|21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|21~q\);

-- Location: CLKCTRL_G0
\inst10|21~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst10|21~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst10|21~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y18_N6
\inst|Z80|u0|alu|Q_t~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~383_combout\ = (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|process_0~1_combout\,
	combout => \inst|Z80|u0|alu|Q_t~383_combout\);

-- Location: LCCOMB_X28_Y18_N26
\inst|Z80|u0|mcode|Mux301~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux301~2_combout\ = (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(0) $ (\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|mcode|Mux301~2_combout\);

-- Location: LCCOMB_X29_Y18_N12
\inst|Z80|u0|mcode|Mux301~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux301~3_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|mcode|Mux301~2_combout\ & \inst|Z80|u0|alu|Q_t~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux301~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~86_combout\,
	combout => \inst|Z80|u0|mcode|Mux301~3_combout\);

-- Location: LCCOMB_X29_Y16_N0
\inst|Z80|u0|mcode|Mux301~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux301~4_combout\ = (\inst|Z80|u0|Equal3~2_combout\ & (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|mcode|Mux147~5_combout\ & \inst|Z80|u0|Alternate~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal3~2_combout\,
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datad => \inst|Z80|u0|Alternate~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux301~4_combout\);

-- Location: LCCOMB_X29_Y18_N30
\inst|Z80|u0|mcode|Mux301~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux301~5_combout\ = (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|mcode|Mux301~3_combout\) # (\inst|Z80|u0|mcode|Mux301~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux301~3_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux301~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux301~5_combout\);

-- Location: LCCOMB_X29_Y18_N0
\inst|Z80|u0|mcode|Mux301~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux301~6_combout\ = (\inst|Z80|u0|mcode|Mux301~5_combout\) # ((\inst|Z80|u0|alu|Q_t~383_combout\ & (!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~383_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux301~5_combout\,
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|mcode|Mux301~6_combout\);

-- Location: LCCOMB_X28_Y16_N16
\inst|Z80|u0|mcode|Mux294~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~5_combout\ = (\inst|Z80|u0|mcode|Mux101~2_combout\ & (\inst|Z80|u0|alu|Q_t~88_combout\ & (\inst|Z80|u0|mcode|Mux100~0_combout\ & \inst|Z80|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datab => \inst|Z80|u0|alu|Q_t~88_combout\,
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux294~5_combout\);

-- Location: LCCOMB_X28_Y16_N2
\inst|Z80|u0|mcode|Mux294~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~6_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|process_0~0_combout\ & ((\inst|Z80|u0|mcode|Mux89~2_combout\) # (\inst|Z80|u0|mcode|Mux294~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux89~2_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|process_0~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux294~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux294~6_combout\);

-- Location: LCCOMB_X22_Y14_N2
\inst|Z80|u0|mcode|Mux294~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~0_combout\ = (\inst|Z80|u0|ISet\(1) & (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux294~0_combout\);

-- Location: LCCOMB_X22_Y17_N8
\inst|Z80|u0|mcode|Mux294~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~1_combout\ = (\inst|Z80|u0|mcode|Mux294~0_combout\ & ((\inst|Z80|u0|alu|Q_t~87_combout\ & (!\inst|Z80|u0|mcode|Mux43~0_combout\)) # (!\inst|Z80|u0|alu|Q_t~87_combout\ & ((\inst|Z80|u0|mcode|Mux147~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux294~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux43~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~1_combout\,
	datad => \inst|Z80|u0|alu|Q_t~87_combout\,
	combout => \inst|Z80|u0|mcode|Mux294~1_combout\);

-- Location: LCCOMB_X29_Y16_N26
\inst|Z80|u0|mcode|Mux294~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~2_combout\ = (\inst|Z80|u0|Equal3~0_combout\ & (\inst|Z80|u0|mcode|Mux147~2_combout\ & ((\inst|Z80|u0|mcode|Mux101~2_combout\)))) # (!\inst|Z80|u0|Equal3~0_combout\ & ((\inst|Z80|u0|mcode|Mux83~4_combout\) # 
-- ((\inst|Z80|u0|mcode|Mux147~2_combout\ & \inst|Z80|u0|mcode|Mux101~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal3~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux83~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux101~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux294~2_combout\);

-- Location: LCCOMB_X29_Y16_N2
\inst|Z80|u0|mcode|Mux294~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~4_combout\ = (\inst|Z80|u0|alu|Q_t~86_combout\ & ((\inst|Z80|u0|mcode|Mux294~1_combout\) # ((\inst|Z80|u0|mcode|Mux294~2_combout\ & \inst|Z80|u0|mcode|Mux294~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux294~1_combout\,
	datab => \inst|Z80|u0|alu|Q_t~86_combout\,
	datac => \inst|Z80|u0|mcode|Mux294~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux294~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux294~4_combout\);

-- Location: LCCOMB_X29_Y16_N4
\inst|Z80|u0|mcode|Mux294~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux294~7_combout\ = (\inst|Z80|u0|mcode|Mux294~6_combout\) # ((\inst|Z80|u0|mcode|Mux294~4_combout\) # ((\inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\ & !\inst|Z80|u0|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux294~6_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To[2]~0_combout\,
	datac => \inst|Z80|u0|Equal4~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux294~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux294~7_combout\);

-- Location: LCCOMB_X23_Y18_N22
\inst|Z80|u0|alu|Q_t~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~385_combout\ = (\inst|Z80|u0|alu|Q_t~86_combout\ & (\inst|Z80|u0|mcode|Mux61~0_combout\ & (\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|mcode|Mux61~0_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~385_combout\);

-- Location: LCCOMB_X25_Y18_N24
\inst|Z80|u0|alu|Q_t~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~114_combout\ = (\inst|Z80|u0|IntCycle~q\ & ((\inst|Z80|u0|mcode|Mux254~8_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux147~3_combout\)))) # (!\inst|Z80|u0|IntCycle~q\ & (((\inst|Z80|u0|IR\(1) & 
-- \inst|Z80|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntCycle~q\,
	datab => \inst|Z80|u0|mcode|Mux254~8_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~114_combout\);

-- Location: LCCOMB_X24_Y18_N18
\inst|Z80|u0|alu|Q_t~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~115_combout\ = (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|Equal4~0_combout\ & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|alu|Q_t~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|Equal4~0_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~114_combout\,
	combout => \inst|Z80|u0|alu|Q_t~115_combout\);

-- Location: LCCOMB_X28_Y19_N14
\inst|Z80|u0|alu|Q_t~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~111_combout\ = (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~111_combout\);

-- Location: LCCOMB_X24_Y19_N28
\inst|Z80|u0|alu|Q_t~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~113_combout\ = (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|alu|Q_t~86_combout\ & \inst|Z80|u0|alu|Q_t~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|alu|Q_t~86_combout\,
	datad => \inst|Z80|u0|alu|Q_t~111_combout\,
	combout => \inst|Z80|u0|alu|Q_t~113_combout\);

-- Location: LCCOMB_X24_Y18_N4
\inst|Z80|u0|mcode|Mux78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux78~2_combout\ = (\inst|Z80|u0|IR\(5) & (((\inst|Z80|u0|alu|Q_t~113_combout\) # (\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|alu|Q_t~115_combout\ & ((!\inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|alu|Q_t~115_combout\,
	datac => \inst|Z80|u0|alu|Q_t~113_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux78~2_combout\);

-- Location: LCCOMB_X26_Y17_N8
\inst|Z80|u0|alu|Q_t~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~116_combout\ = (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|mcode|Mux147~6_combout\ & (\inst|Z80|u0|MCycle\(0) & \inst|Z80|u0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux147~6_combout\,
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|Equal3~1_combout\,
	combout => \inst|Z80|u0|alu|Q_t~116_combout\);

-- Location: LCCOMB_X26_Y17_N26
\inst|Z80|u0|alu|Q_t~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~119_combout\ = (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|alu|Q_t~116_combout\) # ((!\inst|Z80|u0|alu|Q_t~118_combout\ & \inst|Z80|u0|alu|Q_t~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|alu|Q_t~118_combout\,
	datac => \inst|Z80|u0|alu|Q_t~116_combout\,
	datad => \inst|Z80|u0|alu|Q_t~117_combout\,
	combout => \inst|Z80|u0|alu|Q_t~119_combout\);

-- Location: LCCOMB_X28_Y19_N0
\inst|Z80|u0|mcode|Mux253~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux253~2_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux253~2_combout\);

-- Location: LCCOMB_X24_Y18_N6
\inst|Z80|u0|alu|Q_t~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~120_combout\ = (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~119_combout\) # ((!\inst|Z80|u0|mcode|Mux127~1_combout\ & \inst|Z80|u0|mcode|Mux253~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~119_combout\,
	datab => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|mcode|Mux253~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~120_combout\);

-- Location: LCCOMB_X24_Y18_N12
\inst|Z80|u0|mcode|Mux78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux78~3_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux78~2_combout\ & ((\inst|Z80|u0|alu|Q_t~120_combout\))) # (!\inst|Z80|u0|mcode|Mux78~2_combout\ & (\inst|Z80|u0|alu|Q_t~385_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux78~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~385_combout\,
	datac => \inst|Z80|u0|mcode|Mux78~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~120_combout\,
	combout => \inst|Z80|u0|mcode|Mux78~3_combout\);

-- Location: LCCOMB_X26_Y20_N16
\inst|Z80|u0|alu|Q_t~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~105_combout\ = (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~105_combout\);

-- Location: LCCOMB_X26_Y20_N14
\inst|Z80|u0|alu|Q_t~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~101_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(2) & \inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~101_combout\);

-- Location: LCCOMB_X26_Y20_N28
\inst|Z80|u0|alu|Q_t~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~102_combout\ = (\inst|Z80|u0|alu|Q_t~101_combout\ & ((\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|MCycle\(1) & ((!\inst|Z80|u0|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~101_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~102_combout\);

-- Location: LCCOMB_X26_Y20_N6
\inst|Z80|u0|alu|Q_t~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~104_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|mcode|Mux147~2_combout\)) # (!\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|alu|Q_t~103_combout\ & \inst|Z80|u0|mcode|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~103_combout\,
	datad => \inst|Z80|u0|mcode|Mux22~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~104_combout\);

-- Location: LCCOMB_X26_Y20_N30
\inst|Z80|u0|alu|Q_t~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~106_combout\ = (\inst|Z80|u0|alu|Q_t~88_combout\ & ((\inst|Z80|u0|alu|Q_t~102_combout\) # ((\inst|Z80|u0|alu|Q_t~105_combout\ & \inst|Z80|u0|alu|Q_t~104_combout\)))) # (!\inst|Z80|u0|alu|Q_t~88_combout\ & 
-- (\inst|Z80|u0|alu|Q_t~105_combout\ & ((\inst|Z80|u0|alu|Q_t~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~88_combout\,
	datab => \inst|Z80|u0|alu|Q_t~105_combout\,
	datac => \inst|Z80|u0|alu|Q_t~102_combout\,
	datad => \inst|Z80|u0|alu|Q_t~104_combout\,
	combout => \inst|Z80|u0|alu|Q_t~106_combout\);

-- Location: LCCOMB_X28_Y19_N18
\inst|Z80|u0|alu|Q_t~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~384_combout\ = (!\inst|Z80|u0|alu|Q_t~107_combout\ & (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~107_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~384_combout\);

-- Location: LCCOMB_X28_Y19_N24
\inst|Z80|u0|alu|Q_t~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~109_combout\ = (\inst|Z80|u0|alu|Q_t~88_combout\ & ((\inst|Z80|u0|alu|Q_t~384_combout\) # ((!\inst|Z80|u0|alu|Q_t~108_combout\ & \inst|Z80|u0|alu|Q_t~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~108_combout\,
	datab => \inst|Z80|u0|alu|Q_t~384_combout\,
	datac => \inst|Z80|u0|alu|Q_t~99_combout\,
	datad => \inst|Z80|u0|alu|Q_t~88_combout\,
	combout => \inst|Z80|u0|alu|Q_t~109_combout\);

-- Location: LCCOMB_X28_Y19_N10
\inst|Z80|u0|mcode|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux78~0_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|IR\(4)) # ((\inst|Z80|u0|alu|Q_t~106_combout\)))) # (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|alu|Q_t~106_combout\,
	datad => \inst|Z80|u0|alu|Q_t~109_combout\,
	combout => \inst|Z80|u0|mcode|Mux78~0_combout\);

-- Location: LCCOMB_X28_Y19_N6
\inst|Z80|u0|alu|Q_t~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~98_combout\ = (\inst|Z80|u0|IR\(2) & (((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|IR\(3))))) # (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|MCycle\(0) & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~98_combout\);

-- Location: LCCOMB_X28_Y19_N12
\inst|Z80|u0|alu|Q_t~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~97_combout\ = (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|mcode|Mux244~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux244~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~97_combout\);

-- Location: LCCOMB_X28_Y19_N22
\inst|Z80|u0|alu|Q_t~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~100_combout\ = (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|alu|Q_t~97_combout\) # ((\inst|Z80|u0|alu|Q_t~98_combout\ & \inst|Z80|u0|alu|Q_t~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~98_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|alu|Q_t~99_combout\,
	datad => \inst|Z80|u0|alu|Q_t~97_combout\,
	combout => \inst|Z80|u0|alu|Q_t~100_combout\);

-- Location: LCCOMB_X28_Y19_N16
\inst|Z80|u0|alu|Q_t~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~112_combout\ = (\inst|Z80|u0|alu|Q_t~110_combout\ & ((\inst|Z80|u0|alu|Q_t~99_combout\) # (\inst|Z80|u0|alu|Q_t~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|alu|Q_t~99_combout\,
	datac => \inst|Z80|u0|alu|Q_t~111_combout\,
	datad => \inst|Z80|u0|alu|Q_t~110_combout\,
	combout => \inst|Z80|u0|alu|Q_t~112_combout\);

-- Location: LCCOMB_X28_Y19_N30
\inst|Z80|u0|mcode|Mux78~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux78~1_combout\ = (\inst|Z80|u0|mcode|Mux78~0_combout\ & (((\inst|Z80|u0|alu|Q_t~112_combout\)) # (!\inst|Z80|u0|IR\(4)))) # (!\inst|Z80|u0|mcode|Mux78~0_combout\ & (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|alu|Q_t~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux78~0_combout\,
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|alu|Q_t~100_combout\,
	datad => \inst|Z80|u0|alu|Q_t~112_combout\,
	combout => \inst|Z80|u0|mcode|Mux78~1_combout\);

-- Location: LCCOMB_X24_Y18_N2
\inst|Z80|u0|mcode|Mux265~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux265~4_combout\ = (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux78~1_combout\))) # (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux78~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux78~3_combout\,
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux78~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux265~4_combout\);

-- Location: LCCOMB_X23_Y18_N26
\inst|Z80|u0|mcode|Mux265~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux265~5_combout\ = (\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|mcode|IMode[1]~4_combout\ & (\inst|Z80|u0|mcode|Mux131~4_combout\ & \inst|Z80|u0|mcode|Mux147~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux131~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux265~5_combout\);

-- Location: LCCOMB_X24_Y18_N0
\inst|Z80|u0|mcode|Mux265~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux265~7_combout\ = (\inst|Z80|u0|mcode|Mux147~5_combout\ & (\inst|Z80|u0|mcode|Mux218~0_combout\ & ((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux218~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux265~7_combout\);

-- Location: LCCOMB_X30_Y18_N22
\inst|Z80|u0|alu|Q_t~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~95_combout\ = (\inst|Z80|u0|MCycle\(0) & ((\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(1) & \inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~95_combout\);

-- Location: LCCOMB_X30_Y18_N24
\inst|Z80|u0|alu|Q_t~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~96_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|alu|Q_t~95_combout\ & (\inst|Z80|u0|IR\(2) $ (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|alu|Q_t~95_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~96_combout\);

-- Location: LCCOMB_X29_Y18_N24
\inst|Z80|u0|alu|Q_t~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~91_combout\ = (\inst|Z80|u0|process_0~1_combout\) # ((\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|alu|Q_t~90_combout\ & \inst|Z80|u0|mcode|Mux147~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|alu|Q_t~90_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~6_combout\,
	datad => \inst|Z80|u0|process_0~1_combout\,
	combout => \inst|Z80|u0|alu|Q_t~91_combout\);

-- Location: LCCOMB_X29_Y18_N14
\inst|Z80|u0|alu|Q_t~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~410_combout\ = (\inst|Z80|u0|alu|Q_t~91_combout\ & (\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|alu|Q_t~91_combout\,
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(6),
	combout => \inst|Z80|u0|alu|Q_t~410_combout\);

-- Location: LCCOMB_X29_Y18_N18
\inst|Z80|u0|alu|Q_t~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~94_combout\ = (\inst|Z80|u0|alu|Q_t~93_combout\ & ((\inst|Z80|u0|process_0~1_combout\) # ((\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux147~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|alu|Q_t~93_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~6_combout\,
	datad => \inst|Z80|u0|process_0~1_combout\,
	combout => \inst|Z80|u0|alu|Q_t~94_combout\);

-- Location: LCCOMB_X29_Y18_N28
\inst|Z80|u0|mcode|Mux225~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux225~0_combout\ = (\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|mcode|Mux100~0_combout\) # (\inst|Z80|u0|alu|Q_t~383_combout\)))) # (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|alu|Q_t~94_combout\ & (!\inst|Z80|u0|mcode|Mux100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|alu|Q_t~94_combout\,
	datac => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~383_combout\,
	combout => \inst|Z80|u0|mcode|Mux225~0_combout\);

-- Location: LCCOMB_X29_Y18_N26
\inst|Z80|u0|mcode|Mux225~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux225~1_combout\ = (\inst|Z80|u0|mcode|Mux100~0_combout\ & ((\inst|Z80|u0|mcode|Mux225~0_combout\ & (\inst|Z80|u0|alu|Q_t~96_combout\)) # (!\inst|Z80|u0|mcode|Mux225~0_combout\ & ((\inst|Z80|u0|alu|Q_t~410_combout\))))) # 
-- (!\inst|Z80|u0|mcode|Mux100~0_combout\ & (((\inst|Z80|u0|mcode|Mux225~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~96_combout\,
	datac => \inst|Z80|u0|alu|Q_t~410_combout\,
	datad => \inst|Z80|u0|mcode|Mux225~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux225~1_combout\);

-- Location: LCCOMB_X25_Y18_N2
\inst|Z80|u0|mcode|Mux265~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux265~3_combout\ = (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux265~7_combout\) # ((\inst|Z80|u0|mcode|Mux265~2_combout\ & \inst|Z80|u0|mcode|Mux225~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux265~7_combout\,
	datab => \inst|Z80|u0|mcode|Mux265~2_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux225~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux265~3_combout\);

-- Location: LCCOMB_X24_Y18_N24
\inst|Z80|u0|mcode|Mux265~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux265~6_combout\ = (\inst|Z80|u0|mcode|Mux265~3_combout\) # ((!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux265~4_combout\) # (\inst|Z80|u0|mcode|Mux265~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|Mux265~4_combout\,
	datac => \inst|Z80|u0|mcode|Mux265~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux265~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux265~6_combout\);

-- Location: LCCOMB_X26_Y16_N28
\inst|Z80|IORQ_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|IORQ_n~0_combout\ = (!\inst|Z80|u0|mcode|Mux147~0_combout\ & (((\inst|Z80|u0|mcode|Mux294~7_combout\ & !\inst|Z80|u0|mcode|Mux265~6_combout\)) # (!\inst|Z80|u0|mcode|Mux301~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux301~6_combout\,
	datac => \inst|Z80|u0|mcode|Mux294~7_combout\,
	datad => \inst|Z80|u0|mcode|Mux265~6_combout\,
	combout => \inst|Z80|IORQ_n~0_combout\);

-- Location: LCCOMB_X24_Y9_N8
\inst|Z80|IORQ_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|IORQ_n~1_combout\ = (\inst|Z80|Equal2~0_combout\ & (!\inst|Z80|IORQ_n~0_combout\ & ((\inst|Z80|u0|IntCycle~q\) # (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|Equal2~0_combout\,
	datac => \inst|Z80|u0|IntCycle~q\,
	datad => \inst|Z80|IORQ_n~0_combout\,
	combout => \inst|Z80|IORQ_n~1_combout\);

-- Location: FF_X24_Y9_N9
\inst|Z80|IORQ_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|IORQ_n~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|IORQ_n~q\);

-- Location: LCCOMB_X24_Y9_N26
\inst|port_fe_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|port_fe_sel~0_combout\ = (\inst|Z80|u0|A\(6) & (\inst|Z80|IORQ_n~q\ & (\inst|Z80|u0|A\(5) & \inst|Z80|u0|A\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(6),
	datab => \inst|Z80|IORQ_n~q\,
	datac => \inst|Z80|u0|A\(5),
	datad => \inst|Z80|u0|A\(7),
	combout => \inst|port_fe_sel~0_combout\);

-- Location: LCCOMB_X24_Y9_N4
\inst|process_15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_15~0_combout\ = (\inst|Z80|u0|A\(0) & !\inst|Z80|u0|A\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|A\(0),
	datad => \inst|Z80|u0|A\(1),
	combout => \inst|process_15~0_combout\);

-- Location: LCCOMB_X24_Y9_N24
\inst|port_fe_sel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|port_fe_sel~1_combout\ = (\inst|Z80|u0|A\(4) & (\inst|Z80|u0|A\(3) & \inst|Z80|u0|A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(4),
	datab => \inst|Z80|u0|A\(3),
	datad => \inst|Z80|u0|A\(2),
	combout => \inst|port_fe_sel~1_combout\);

-- Location: LCCOMB_X24_Y9_N22
\inst|cpu_di_bus[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~14_combout\ = (\inst|port_fe_sel~0_combout\ & (\inst|Z80|u0|A\(15) & (\inst|process_15~0_combout\ & \inst|port_fe_sel~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|port_fe_sel~0_combout\,
	datab => \inst|Z80|u0|A\(15),
	datac => \inst|process_15~0_combout\,
	datad => \inst|port_fe_sel~1_combout\,
	combout => \inst|cpu_di_bus[3]~14_combout\);

-- Location: LCCOMB_X11_Y17_N22
\inst|Z80|u0|DO[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[5]~4_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|alu|Mux33~6_combout\))) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|Save_Mux[5]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datab => \inst|Z80|u0|Save_Mux[5]~13_combout\,
	datad => \inst|Z80|u0|alu|Mux33~6_combout\,
	combout => \inst|Z80|u0|DO[5]~4_combout\);

-- Location: LCCOMB_X17_Y17_N16
\inst|Z80|u0|DO[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[3]~8_combout\ = (\inst|Z80|Equal2~0_combout\ & (((!\inst|Z80|u0|mcode|I_RRD~2_combout\) # (!\inst|Z80|u0|alu|Mux7~0_combout\)) # (!\inst|Z80|u0|mcode|Mux147~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~1_combout\,
	datab => \inst|Z80|Equal2~0_combout\,
	datac => \inst|Z80|u0|alu|Mux7~0_combout\,
	datad => \inst|Z80|u0|mcode|I_RRD~2_combout\,
	combout => \inst|Z80|u0|DO[3]~8_combout\);

-- Location: LCCOMB_X28_Y17_N10
\inst|Z80|u0|DO[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[3]~9_combout\ = (\inst|Z80|u0|Equal4~3_combout\ & (\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux147~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Equal4~3_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux147~1_combout\,
	combout => \inst|Z80|u0|DO[3]~9_combout\);

-- Location: LCCOMB_X28_Y17_N4
\inst|Z80|u0|DO[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[3]~10_combout\ = ((\inst|Z80|u0|mcode|Mux100~0_combout\ & (\inst|Z80|u0|mcode|Mux110~1_combout\ & \inst|Z80|u0|DO[3]~9_combout\))) # (!\inst|Z80|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux110~1_combout\,
	datac => \inst|Z80|Equal2~0_combout\,
	datad => \inst|Z80|u0|DO[3]~9_combout\,
	combout => \inst|Z80|u0|DO[3]~10_combout\);

-- Location: LCCOMB_X11_Y17_N12
\inst|Z80|u0|DO~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~21_combout\ = (\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO\(5)) # ((\inst|Z80|u0|DO[3]~8_combout\)))) # (!\inst|Z80|u0|DO[3]~10_combout\ & (((!\inst|Z80|u0|DO[3]~8_combout\ & \inst|Z80|u0|BusA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO\(5),
	datab => \inst|Z80|u0|DO[3]~10_combout\,
	datac => \inst|Z80|u0|DO[3]~8_combout\,
	datad => \inst|Z80|u0|BusA\(1),
	combout => \inst|Z80|u0|DO~21_combout\);

-- Location: LCCOMB_X11_Y17_N30
\inst|Z80|u0|DO~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~22_combout\ = (\inst|Z80|u0|DO[3]~8_combout\ & ((\inst|Z80|u0|DO~21_combout\ & ((\inst|Z80|u0|BusB\(1)))) # (!\inst|Z80|u0|DO~21_combout\ & (\inst|Z80|u0|BusB\(5))))) # (!\inst|Z80|u0|DO[3]~8_combout\ & (((\inst|Z80|u0|DO~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO[3]~8_combout\,
	datab => \inst|Z80|u0|BusB\(5),
	datac => \inst|Z80|u0|BusB\(1),
	datad => \inst|Z80|u0|DO~21_combout\,
	combout => \inst|Z80|u0|DO~22_combout\);

-- Location: LCCOMB_X18_Y17_N12
\inst|Z80|u0|DO[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[3]~14_combout\ = ((!\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|Read_To_Reg_r\(0)) # (!\inst|Z80|u0|DO[3]~13_combout\)))) # (!\inst|Z80|u0|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~8_combout\,
	datab => \inst|Z80|u0|DO[3]~13_combout\,
	datac => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datad => \inst|Z80|u0|Read_To_Reg_r\(0),
	combout => \inst|Z80|u0|DO[3]~14_combout\);

-- Location: FF_X11_Y17_N23
\inst|Z80|u0|DO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[5]~4_combout\,
	asdata => \inst|Z80|u0|DO~22_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(5));

-- Location: LCCOMB_X24_Y9_N10
\inst|AY_D_OUT[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[5]~5_combout\ = (\inst|cpu_di_bus[3]~14_combout\ & \inst|Z80|u0|DO\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~14_combout\,
	datac => \inst|Z80|u0|DO\(5),
	combout => \inst|AY_D_OUT[5]~5_combout\);

-- Location: LCCOMB_X17_Y17_N4
\inst|Z80|u0|DO[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[3]~0_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|alu|Mux35~4_combout\)) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|Save_Mux[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datab => \inst|Z80|u0|alu|Mux35~4_combout\,
	datad => \inst|Z80|u0|Save_Mux[3]~1_combout\,
	combout => \inst|Z80|u0|DO[3]~0_combout\);

-- Location: LCCOMB_X17_Y17_N18
\inst|Z80|u0|DO~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~11_combout\ = (\inst|Z80|u0|DO[3]~8_combout\ & (((\inst|Z80|u0|DO[3]~10_combout\)))) # (!\inst|Z80|u0|DO[3]~8_combout\ & ((\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO\(3)))) # (!\inst|Z80|u0|DO[3]~10_combout\ & 
-- (\inst|Z80|u0|BusB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(7),
	datab => \inst|Z80|u0|DO[3]~8_combout\,
	datac => \inst|Z80|u0|DO\(3),
	datad => \inst|Z80|u0|DO[3]~10_combout\,
	combout => \inst|Z80|u0|DO~11_combout\);

-- Location: LCCOMB_X16_Y17_N6
\inst|Z80|u0|DO~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~12_combout\ = (\inst|Z80|u0|DO[3]~8_combout\ & ((\inst|Z80|u0|DO~11_combout\ & (\inst|Z80|u0|BusA\(3))) # (!\inst|Z80|u0|DO~11_combout\ & ((\inst|Z80|u0|BusB\(3)))))) # (!\inst|Z80|u0|DO[3]~8_combout\ & (((\inst|Z80|u0|DO~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO[3]~8_combout\,
	datab => \inst|Z80|u0|BusA\(3),
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|DO~11_combout\,
	combout => \inst|Z80|u0|DO~12_combout\);

-- Location: FF_X17_Y17_N5
\inst|Z80|u0|DO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[3]~0_combout\,
	asdata => \inst|Z80|u0|DO~12_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(3));

-- Location: LCCOMB_X24_Y9_N16
\inst|AY_D_OUT[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[3]~3_combout\ = (\inst|Z80|u0|DO\(3) & \inst|cpu_di_bus[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO\(3),
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst|AY_D_OUT[3]~3_combout\);

-- Location: LCCOMB_X23_Y9_N4
\inst|Z80|WR_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|WR_n~0_combout\ = (!\inst|Z80|u0|mcode|Mux147~0_combout\ & (\inst|Z80|Equal2~0_combout\ & \inst|Z80|u0|mcode|Mux265~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|Equal2~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux265~6_combout\,
	combout => \inst|Z80|WR_n~0_combout\);

-- Location: FF_X23_Y9_N5
\inst|Z80|WR_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|WR_n~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|WR_n~q\);

-- Location: LCCOMB_X24_Y7_N30
\inst12|Address[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Address[3]~0_combout\ = (\inst|Z80|WR_n~q\ & (\inst|Z80|u0|A\(14) & \inst|cpu_di_bus[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|WR_n~q\,
	datab => \inst|Z80|u0|A\(14),
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Address[3]~0_combout\);

-- Location: FF_X24_Y7_N9
\inst12|Address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Address\(3));

-- Location: LCCOMB_X16_Y17_N18
\inst|Z80|u0|DO[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[0]~3_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|alu|Mux38~3_combout\)) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|Save_Mux[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux38~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[0]~9_combout\,
	combout => \inst|Z80|u0|DO[0]~3_combout\);

-- Location: LCCOMB_X11_Y17_N24
\inst|Z80|u0|DO~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~19_combout\ = (\inst|Z80|u0|DO[3]~8_combout\ & (((\inst|Z80|u0|BusB\(0)) # (\inst|Z80|u0|DO[3]~10_combout\)))) # (!\inst|Z80|u0|DO[3]~8_combout\ & (\inst|Z80|u0|BusB\(4) & ((!\inst|Z80|u0|DO[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(4),
	datab => \inst|Z80|u0|BusB\(0),
	datac => \inst|Z80|u0|DO[3]~8_combout\,
	datad => \inst|Z80|u0|DO[3]~10_combout\,
	combout => \inst|Z80|u0|DO~19_combout\);

-- Location: LCCOMB_X16_Y17_N26
\inst|Z80|u0|DO~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~20_combout\ = (\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO~19_combout\ & (\inst|Z80|u0|BusA\(0))) # (!\inst|Z80|u0|DO~19_combout\ & ((\inst|Z80|u0|DO\(0)))))) # (!\inst|Z80|u0|DO[3]~10_combout\ & (((\inst|Z80|u0|DO~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(0),
	datab => \inst|Z80|u0|DO[3]~10_combout\,
	datac => \inst|Z80|u0|DO~19_combout\,
	datad => \inst|Z80|u0|DO\(0),
	combout => \inst|Z80|u0|DO~20_combout\);

-- Location: FF_X16_Y17_N19
\inst|Z80|u0|DO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[0]~3_combout\,
	asdata => \inst|Z80|u0|DO~20_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(0));

-- Location: LCCOMB_X24_Y6_N12
\inst|AY_D_OUT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[0]~0_combout\ = (\inst|Z80|u0|DO\(0) & \inst|cpu_di_bus[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO\(0),
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst|AY_D_OUT[0]~0_combout\);

-- Location: FF_X24_Y7_N1
\inst12|Address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Address\(0));

-- Location: LCCOMB_X11_Y17_N28
\inst|Z80|u0|DO[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[1]~2_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|alu|Mux37~3_combout\)) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|Save_Mux[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datab => \inst|Z80|u0|alu|Mux37~3_combout\,
	datad => \inst|Z80|u0|Save_Mux[1]~11_combout\,
	combout => \inst|Z80|u0|DO[1]~2_combout\);

-- Location: LCCOMB_X11_Y17_N8
\inst|Z80|u0|DO~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~17_combout\ = (\inst|Z80|u0|DO[3]~8_combout\ & (((\inst|Z80|u0|DO[3]~10_combout\)))) # (!\inst|Z80|u0|DO[3]~8_combout\ & ((\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO\(1)))) # (!\inst|Z80|u0|DO[3]~10_combout\ & 
-- (\inst|Z80|u0|BusB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(5),
	datab => \inst|Z80|u0|DO\(1),
	datac => \inst|Z80|u0|DO[3]~8_combout\,
	datad => \inst|Z80|u0|DO[3]~10_combout\,
	combout => \inst|Z80|u0|DO~17_combout\);

-- Location: LCCOMB_X11_Y17_N14
\inst|Z80|u0|DO~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~18_combout\ = (\inst|Z80|u0|DO~17_combout\ & (((\inst|Z80|u0|BusA\(1)) # (!\inst|Z80|u0|DO[3]~8_combout\)))) # (!\inst|Z80|u0|DO~17_combout\ & (\inst|Z80|u0|BusB\(1) & ((\inst|Z80|u0|DO[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(1),
	datab => \inst|Z80|u0|BusA\(1),
	datac => \inst|Z80|u0|DO~17_combout\,
	datad => \inst|Z80|u0|DO[3]~8_combout\,
	combout => \inst|Z80|u0|DO~18_combout\);

-- Location: FF_X11_Y17_N29
\inst|Z80|u0|DO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[1]~2_combout\,
	asdata => \inst|Z80|u0|DO~18_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(1));

-- Location: LCCOMB_X24_Y9_N30
\inst|AY_D_OUT[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[1]~2_combout\ = (\inst|cpu_di_bus[3]~14_combout\ & \inst|Z80|u0|DO\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~14_combout\,
	datad => \inst|Z80|u0|DO\(1),
	combout => \inst|AY_D_OUT[1]~2_combout\);

-- Location: FF_X24_Y7_N31
\inst12|Address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Address\(1));

-- Location: LCCOMB_X16_Y17_N4
\inst|Z80|u0|DO[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[2]~1_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|alu|Mux36~3_combout\)) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|Save_Mux[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux36~3_combout\,
	datab => \inst|Z80|u0|Save_Mux[2]~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux304~0_combout\,
	combout => \inst|Z80|u0|DO[2]~1_combout\);

-- Location: LCCOMB_X16_Y17_N10
\inst|Z80|u0|DO~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~15_combout\ = (\inst|Z80|u0|DO[3]~8_combout\ & (((\inst|Z80|u0|BusB\(2)) # (\inst|Z80|u0|DO[3]~10_combout\)))) # (!\inst|Z80|u0|DO[3]~8_combout\ & (\inst|Z80|u0|BusB\(6) & ((!\inst|Z80|u0|DO[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO[3]~8_combout\,
	datab => \inst|Z80|u0|BusB\(6),
	datac => \inst|Z80|u0|BusB\(2),
	datad => \inst|Z80|u0|DO[3]~10_combout\,
	combout => \inst|Z80|u0|DO~15_combout\);

-- Location: LCCOMB_X16_Y17_N8
\inst|Z80|u0|DO~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~16_combout\ = (\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO~15_combout\ & (\inst|Z80|u0|BusA\(2))) # (!\inst|Z80|u0|DO~15_combout\ & ((\inst|Z80|u0|DO\(2)))))) # (!\inst|Z80|u0|DO[3]~10_combout\ & (((\inst|Z80|u0|DO~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(2),
	datab => \inst|Z80|u0|DO[3]~10_combout\,
	datac => \inst|Z80|u0|DO\(2),
	datad => \inst|Z80|u0|DO~15_combout\,
	combout => \inst|Z80|u0|DO~16_combout\);

-- Location: FF_X16_Y17_N5
\inst|Z80|u0|DO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[2]~1_combout\,
	asdata => \inst|Z80|u0|DO~16_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(2));

-- Location: LCCOMB_X24_Y9_N14
\inst|AY_D_OUT[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[2]~4_combout\ = (\inst|cpu_di_bus[3]~14_combout\ & \inst|Z80|u0|DO\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_di_bus[3]~14_combout\,
	datad => \inst|Z80|u0|DO\(2),
	combout => \inst|AY_D_OUT[2]~4_combout\);

-- Location: FF_X24_Y7_N29
\inst12|Address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Address\(2));

-- Location: LCCOMB_X24_Y8_N16
\inst12|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~18_combout\ = (!\inst12|Address\(3) & (!\inst12|Address\(0) & (!\inst12|Address\(1) & !\inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~18_combout\);

-- Location: LCCOMB_X24_Y7_N12
\inst12|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~19_combout\ = (\inst12|Mux4~18_combout\ & (!\inst|Z80|u0|A\(14) & (\inst|Z80|WR_n~q\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux4~18_combout\,
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~19_combout\);

-- Location: FF_X24_Y7_N5
\inst12|Period_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[5]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(5));

-- Location: LCCOMB_X24_Y7_N4
\inst|Z80|u0|IR[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~11_combout\ = (\inst|Z80|MREQ_n~q\ & ((\D[5]~input_o\) # ((!\inst|cpu_di_bus~8_combout\)))) # (!\inst|Z80|MREQ_n~q\ & (((\inst12|Period_A\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[5]~input_o\,
	datab => \inst|Z80|MREQ_n~q\,
	datac => \inst12|Period_A\(5),
	datad => \inst|cpu_di_bus~8_combout\,
	combout => \inst|Z80|u0|IR[5]~11_combout\);

-- Location: LCCOMB_X23_Y12_N4
\inst|Z80|u0|IR[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~12_combout\ = (\inst|Z80|u0|IR[5]~11_combout\ & ((\inst|cpu_di_bus~8_combout\) # (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus~8_combout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\,
	datad => \inst|Z80|u0|IR[5]~11_combout\,
	combout => \inst|Z80|u0|IR[5]~12_combout\);

-- Location: LCCOMB_X24_Y9_N6
\inst|port_fe_sel~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|port_fe_sel~2_combout\ = (!\inst|Z80|u0|A\(0) & (\inst|Z80|u0|A\(1) & (\inst|port_fe_sel~0_combout\ & \inst|port_fe_sel~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(0),
	datab => \inst|Z80|u0|A\(1),
	datac => \inst|port_fe_sel~0_combout\,
	datad => \inst|port_fe_sel~1_combout\,
	combout => \inst|port_fe_sel~2_combout\);

-- Location: LCCOMB_X24_Y7_N28
\inst|cpu_di_bus[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~33_combout\ = (\inst|Z80|u0|A\(14) & (!\inst12|Address\(0) & (!\inst12|Address\(2) & !\inst|Z80|WR_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(2),
	datad => \inst|Z80|WR_n~q\,
	combout => \inst|cpu_di_bus[5]~33_combout\);

-- Location: LCCOMB_X24_Y8_N20
\inst12|Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal13~1_combout\ = (\inst12|Address\(3) & \inst12|Address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|Address\(3),
	datad => \inst12|Address\(0),
	combout => \inst12|Equal13~1_combout\);

-- Location: LCCOMB_X24_Y8_N18
\inst12|Equal13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal13~2_combout\ = (!\inst12|Address\(1) & (!\inst|Z80|WR_n~q\ & \inst12|Address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datac => \inst|Z80|WR_n~q\,
	datad => \inst12|Address\(2),
	combout => \inst12|Equal13~2_combout\);

-- Location: LCCOMB_X24_Y8_N28
\inst12|Equal13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal13~3_combout\ = (\inst|Z80|u0|A\(14) & (\inst|cpu_di_bus[3]~14_combout\ & (\inst12|Equal13~1_combout\ & \inst12|Equal13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst|cpu_di_bus[3]~14_combout\,
	datac => \inst12|Equal13~1_combout\,
	datad => \inst12|Equal13~2_combout\,
	combout => \inst12|Equal13~3_combout\);

-- Location: LCCOMB_X22_Y9_N0
\inst12|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~16_combout\ = (!\inst12|Address\(3) & (!\inst12|Address\(2) & (\inst12|Address\(1) & !\inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(0),
	combout => \inst12|Mux4~16_combout\);

-- Location: LCCOMB_X24_Y9_N20
\inst12|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~17_combout\ = (\inst12|Mux4~16_combout\ & (\inst|Z80|WR_n~q\ & (\inst|cpu_di_bus[3]~14_combout\ & !\inst|Z80|u0|A\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux4~16_combout\,
	datab => \inst|Z80|WR_n~q\,
	datac => \inst|cpu_di_bus[3]~14_combout\,
	datad => \inst|Z80|u0|A\(14),
	combout => \inst12|Mux4~17_combout\);

-- Location: FF_X23_Y9_N17
\inst12|Period_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[5]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(5));

-- Location: LCCOMB_X24_Y7_N10
\inst|cpu_di_bus[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~5_combout\ = (\inst12|Address\(0) & (((\inst12|Address\(2) & \inst12|Address\(3))))) # (!\inst12|Address\(0) & (\inst12|Address\(1) & ((\inst12|Address\(3)) # (!\inst12|Address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(2),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[5]~5_combout\);

-- Location: LCCOMB_X23_Y9_N2
\inst|cpu_di_bus[5]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~89_combout\ = ((\inst|Z80|WR_n~q\) # (\inst|cpu_di_bus[5]~5_combout\)) # (!\inst|Z80|u0|A\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[5]~5_combout\,
	combout => \inst|cpu_di_bus[5]~89_combout\);

-- Location: LCCOMB_X23_Y9_N6
\inst|Z80|u0|IR[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~13_combout\ = (\inst|cpu_di_bus[5]~89_combout\ & (((\inst12|Period_B\(5)) # (!\inst|cpu_di_bus[5]~33_combout\)))) # (!\inst|cpu_di_bus[5]~89_combout\ & (\inst|Z80|u0|IR[5]~11_combout\ & ((\inst|cpu_di_bus[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR[5]~11_combout\,
	datab => \inst12|Period_B\(5),
	datac => \inst|cpu_di_bus[5]~89_combout\,
	datad => \inst|cpu_di_bus[5]~33_combout\,
	combout => \inst|Z80|u0|IR[5]~13_combout\);

-- Location: LCCOMB_X23_Y7_N14
\inst12|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~13_combout\ = (!\inst12|Address\(0) & (!\inst12|Address\(3) & (!\inst12|Address\(1) & \inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(0),
	datab => \inst12|Address\(3),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~13_combout\);

-- Location: LCCOMB_X23_Y7_N20
\inst12|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~14_combout\ = (!\inst|Z80|u0|A\(14) & (\inst12|Mux4~13_combout\ & (\inst|Z80|WR_n~q\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst12|Mux4~13_combout\,
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~14_combout\);

-- Location: FF_X22_Y7_N27
\inst12|Period_C[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[5]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(5));

-- Location: LCCOMB_X23_Y7_N26
\inst|cpu_di_bus[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~35_combout\ = (!\inst12|Address\(0) & (\inst12|Address\(2) & ((\inst12|Address\(3)) # (!\inst12|Address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(0),
	datab => \inst12|Address\(3),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst|cpu_di_bus[5]~35_combout\);

-- Location: LCCOMB_X25_Y6_N16
\inst12|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~11_combout\ = (\inst12|Address\(2) & (\inst12|Address\(3) & (!\inst12|Address\(1) & !\inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Address\(3),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(0),
	combout => \inst12|Mux4~11_combout\);

-- Location: LCCOMB_X23_Y6_N16
\inst12|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~12_combout\ = (\inst12|Mux4~11_combout\ & (!\inst|Z80|u0|A\(14) & (\inst|Z80|WR_n~q\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux4~11_combout\,
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~12_combout\);

-- Location: FF_X22_Y6_N27
\inst12|Period_E[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[5]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(13));

-- Location: LCCOMB_X24_Y7_N2
\inst|cpu_di_bus[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~36_combout\ = (\inst12|Address\(2) & ((\inst12|Address\(3)) # (\inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datad => \inst12|Address\(0),
	combout => \inst|cpu_di_bus[5]~36_combout\);

-- Location: LCCOMB_X23_Y6_N26
\inst12|Mux4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~33_combout\ = (\inst12|Address\(3) & (!\inst12|Address\(2) & (\inst12|Address\(1) & \inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(0),
	combout => \inst12|Mux4~33_combout\);

-- Location: LCCOMB_X23_Y6_N2
\inst12|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~15_combout\ = (\inst12|Mux4~33_combout\ & (!\inst|Z80|u0|A\(14) & (\inst|Z80|WR_n~q\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux4~33_combout\,
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~15_combout\);

-- Location: FF_X22_Y6_N11
\inst12|Period_E[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[5]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(5));

-- Location: LCCOMB_X24_Y8_N22
\inst12|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~9_combout\ = (!\inst12|Address\(3) & (\inst12|Address\(0) & (\inst12|Address\(1) & \inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~9_combout\);

-- Location: LCCOMB_X23_Y10_N16
\inst12|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~10_combout\ = (\inst|Z80|WR_n~q\ & (!\inst|Z80|u0|A\(14) & (\inst12|Mux4~9_combout\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|WR_n~q\,
	datab => \inst|Z80|u0|A\(14),
	datac => \inst12|Mux4~9_combout\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~10_combout\);

-- Location: FF_X23_Y10_N19
\inst12|Enable[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[5]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(5));

-- Location: LCCOMB_X23_Y10_N18
\inst|cpu_di_bus[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~37_combout\ = (\inst|cpu_di_bus[5]~36_combout\ & (((\inst12|Enable\(5))))) # (!\inst|cpu_di_bus[5]~36_combout\ & (\inst12|Address\(3) & (\inst12|Period_E\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Period_E\(5),
	datac => \inst12|Enable\(5),
	datad => \inst|cpu_di_bus[5]~36_combout\,
	combout => \inst|cpu_di_bus[5]~37_combout\);

-- Location: LCCOMB_X24_Y7_N8
\inst12|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~8_combout\ = (!\inst12|Address\(0) & \inst12|Address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Address\(0),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~8_combout\);

-- Location: LCCOMB_X23_Y10_N12
\inst|cpu_di_bus[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~38_combout\ = (\inst12|Mux4~8_combout\ & (\inst|cpu_di_bus[5]~36_combout\)) # (!\inst12|Mux4~8_combout\ & (((\inst|cpu_di_bus[5]~37_combout\ & \inst12|Address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[5]~36_combout\,
	datab => \inst|cpu_di_bus[5]~37_combout\,
	datac => \inst12|Address\(1),
	datad => \inst12|Mux4~8_combout\,
	combout => \inst|cpu_di_bus[5]~38_combout\);

-- Location: LCCOMB_X23_Y8_N4
\inst|Z80|u0|IR[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~14_combout\ = (\inst|cpu_di_bus[5]~35_combout\ & ((\inst|cpu_di_bus[5]~38_combout\ & ((\inst12|Period_E\(13)))) # (!\inst|cpu_di_bus[5]~38_combout\ & (\inst12|Period_C\(5))))) # (!\inst|cpu_di_bus[5]~35_combout\ & 
-- (((\inst|cpu_di_bus[5]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(5),
	datab => \inst|cpu_di_bus[5]~35_combout\,
	datac => \inst12|Period_E\(13),
	datad => \inst|cpu_di_bus[5]~38_combout\,
	combout => \inst|Z80|u0|IR[5]~14_combout\);

-- Location: LCCOMB_X23_Y12_N30
\inst|Z80|u0|IR[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~15_combout\ = (\inst|cpu_di_bus[5]~33_combout\ & (((\inst|Z80|u0|IR[5]~13_combout\)))) # (!\inst|cpu_di_bus[5]~33_combout\ & ((\inst|Z80|u0|IR[5]~13_combout\ & (!\inst12|Equal13~3_combout\)) # (!\inst|Z80|u0|IR[5]~13_combout\ & 
-- ((\inst|Z80|u0|IR[5]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[5]~33_combout\,
	datab => \inst12|Equal13~3_combout\,
	datac => \inst|Z80|u0|IR[5]~13_combout\,
	datad => \inst|Z80|u0|IR[5]~14_combout\,
	combout => \inst|Z80|u0|IR[5]~15_combout\);

-- Location: LCCOMB_X24_Y7_N0
\inst|cpu_di_bus[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[5]~34_combout\ = (\inst|cpu_di_bus[3]~14_combout\ & ((!\inst12|Address\(3)) # (!\inst|cpu_di_bus[5]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[5]~33_combout\,
	datab => \inst|cpu_di_bus[3]~14_combout\,
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[5]~34_combout\);

-- Location: LCCOMB_X23_Y12_N16
\inst|Z80|u0|IR[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~16_combout\ = (\inst|cpu_di_bus[5]~34_combout\ & (((\inst|Z80|u0|IR[5]~15_combout\)))) # (!\inst|cpu_di_bus[5]~34_combout\ & (((\inst|port_fe_sel~2_combout\)) # (!\inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~14_combout\,
	datab => \inst|port_fe_sel~2_combout\,
	datac => \inst|Z80|u0|IR[5]~15_combout\,
	datad => \inst|cpu_di_bus[5]~34_combout\,
	combout => \inst|Z80|u0|IR[5]~16_combout\);

-- Location: LCCOMB_X23_Y12_N24
\inst|Z80|u0|IR[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~7_combout\ = (\inst|Z80|MREQ_n~q\ & (\inst|Z80|u0|IR[5]~12_combout\)) # (!\inst|Z80|MREQ_n~q\ & ((\inst|Z80|u0|IR[5]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|MREQ_n~q\,
	datac => \inst|Z80|u0|IR[5]~12_combout\,
	datad => \inst|Z80|u0|IR[5]~16_combout\,
	combout => \inst|Z80|u0|IR[5]~7_combout\);

-- Location: LCCOMB_X23_Y12_N0
\inst|Z80|u0|IR[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[5]~feeder_combout\ = \inst|Z80|u0|IR[5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[5]~7_combout\,
	combout => \inst|Z80|u0|IR[5]~feeder_combout\);

-- Location: FF_X23_Y12_N1
\inst|Z80|u0|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[5]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(5));

-- Location: LCCOMB_X30_Y18_N2
\inst|Z80|u0|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal3~4_combout\ = (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|Equal3~4_combout\);

-- Location: LCCOMB_X30_Y18_N20
\inst|Z80|u0|mcode|Mux92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux92~1_combout\ = (\inst|Z80|u0|mcode|Mux92~0_combout\ & (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|mcode|Mux110~2_combout\ & \inst|Z80|u0|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|mcode|Mux110~2_combout\,
	datad => \inst|Z80|u0|Equal3~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux92~1_combout\);

-- Location: LCCOMB_X23_Y18_N18
\inst|Z80|u0|F~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|F~38_combout\ = (\inst|Z80|u0|mcode|Mux92~1_combout\ & (\inst|Z80|u0|mcode|Mux258~0_combout\ & ((\inst|Z80|u0|TState\(2)) # (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux92~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datad => \inst|Z80|u0|TState\(2),
	combout => \inst|Z80|u0|F~38_combout\);

-- Location: FF_X19_Y13_N31
\inst|Z80|u0|Ap[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|ACC\(7),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(7));

-- Location: LCCOMB_X19_Y12_N6
\inst|Z80|u0|ACC~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~17_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & (\inst|Z80|u0|ACC[5]~9_combout\)) # (!\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC[5]~9_combout\ & (\inst|Z80|u0|ACC\(7))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & 
-- ((\inst|Z80|u0|Save_Mux[7]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~41_combout\,
	datab => \inst|Z80|u0|ACC[5]~9_combout\,
	datac => \inst|Z80|u0|ACC\(7),
	datad => \inst|Z80|u0|Save_Mux[7]~5_combout\,
	combout => \inst|Z80|u0|ACC~17_combout\);

-- Location: LCCOMB_X19_Y12_N0
\inst|Z80|u0|ACC~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~18_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC~17_combout\ & (\inst|Z80|u0|R\(7))) # (!\inst|Z80|u0|ACC~17_combout\ & ((\inst|Z80|u0|I\(7)))))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|ACC~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(7),
	datab => \inst|Z80|u0|I\(7),
	datac => \inst|Z80|u0|ACC[5]~41_combout\,
	datad => \inst|Z80|u0|ACC~17_combout\,
	combout => \inst|Z80|u0|ACC~18_combout\);

-- Location: LCCOMB_X18_Y13_N12
\inst|Z80|u0|ACC~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~19_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(7))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~12_combout\,
	datac => \inst|Z80|u0|Ap\(7),
	datad => \inst|Z80|u0|ACC~18_combout\,
	combout => \inst|Z80|u0|ACC~19_combout\);

-- Location: FF_X18_Y13_N13
\inst|Z80|u0|ACC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~19_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(7));

-- Location: LCCOMB_X19_Y12_N28
\inst|Z80|u0|I[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|I[7]~4_combout\ = !\inst|Z80|u0|ACC\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|ACC\(7),
	combout => \inst|Z80|u0|I[7]~4_combout\);

-- Location: FF_X19_Y12_N29
\inst|Z80|u0|I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|I[7]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|I[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|I\(7));

-- Location: LCCOMB_X23_Y11_N26
\inst|Z80|u0|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~26_combout\ = (\inst|Z80|u0|TmpAddr\(13) & (!\inst|Z80|u0|Add1~25\)) # (!\inst|Z80|u0|TmpAddr\(13) & ((\inst|Z80|u0|Add1~25\) # (GND)))
-- \inst|Z80|u0|Add1~27\ = CARRY((!\inst|Z80|u0|Add1~25\) # (!\inst|Z80|u0|TmpAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(13),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~25\,
	combout => \inst|Z80|u0|Add1~26_combout\,
	cout => \inst|Z80|u0|Add1~27\);

-- Location: LCCOMB_X23_Y11_N28
\inst|Z80|u0|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~28_combout\ = (\inst|Z80|u0|TmpAddr\(14) & (\inst|Z80|u0|Add1~27\ $ (GND))) # (!\inst|Z80|u0|TmpAddr\(14) & (!\inst|Z80|u0|Add1~27\ & VCC))
-- \inst|Z80|u0|Add1~29\ = CARRY((\inst|Z80|u0|TmpAddr\(14) & !\inst|Z80|u0|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TmpAddr\(14),
	datad => VCC,
	cin => \inst|Z80|u0|Add1~27\,
	combout => \inst|Z80|u0|Add1~28_combout\,
	cout => \inst|Z80|u0|Add1~29\);

-- Location: LCCOMB_X23_Y11_N30
\inst|Z80|u0|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add1~30_combout\ = \inst|Z80|u0|Add1~29\ $ (\inst|Z80|u0|TmpAddr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|TmpAddr\(15),
	cin => \inst|Z80|u0|Add1~29\,
	combout => \inst|Z80|u0|Add1~30_combout\);

-- Location: LCCOMB_X17_Y15_N14
\inst|Z80|u0|A~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~20_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\inst|Z80|u0|ACC\(7) & !\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|Add1~30_combout\) # 
-- ((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add1~30_combout\,
	datab => \inst|Z80|u0|ACC\(7),
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~20_combout\);

-- Location: LCCOMB_X17_Y15_N16
\inst|Z80|u0|A~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~21_combout\ = (\inst|Z80|u0|A~20_combout\ & ((\inst|Z80|u0|PC\(15)) # ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|A~20_combout\ & (((!\inst|Z80|u0|SP\(15) & \inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(15),
	datab => \inst|Z80|u0|SP\(15),
	datac => \inst|Z80|u0|A~20_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~21_combout\);

-- Location: LCCOMB_X24_Y11_N8
\inst|Z80|u0|A~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~22_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A[14]~11_combout\)))) # (!\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A[14]~11_combout\ & (\inst|Z80|u0|Regs|Mux32~4_combout\)) # (!\inst|Z80|u0|A[14]~11_combout\ & 
-- ((\inst|Z80|u0|A~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux32~4_combout\,
	datab => \inst|Z80|u0|A[14]~10_combout\,
	datac => \inst|Z80|u0|A~21_combout\,
	datad => \inst|Z80|u0|A[14]~11_combout\,
	combout => \inst|Z80|u0|A~22_combout\);

-- Location: LCCOMB_X24_Y11_N6
\inst|Z80|u0|A~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~23_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A~22_combout\ & ((\inst|Z80|DI_Reg\(7)))) # (!\inst|Z80|u0|A~22_combout\ & (\inst|Z80|u0|TmpAddr\(15))))) # (!\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~10_combout\,
	datab => \inst|Z80|u0|TmpAddr\(15),
	datac => \inst|Z80|u0|A~22_combout\,
	datad => \inst|Z80|DI_Reg\(7),
	combout => \inst|Z80|u0|A~23_combout\);

-- Location: LCCOMB_X24_Y11_N22
\inst|Z80|u0|A~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~24_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|I\(7))) # (!\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|A~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A[14]~17_combout\,
	datac => \inst|Z80|u0|I\(7),
	datad => \inst|Z80|u0|A~23_combout\,
	combout => \inst|Z80|u0|A~24_combout\);

-- Location: FF_X24_Y11_N23
\inst|Z80|u0|A[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~24_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(15));

-- Location: LCCOMB_X28_Y9_N4
\inst|cpu_di_bus~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~27_combout\ = (\inst|Z80|MREQ_n~q\ & ((\inst|Z80|u0|A\(14)) # (\inst|Z80|u0|A\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|Z80|MREQ_n~q\,
	datad => \inst|Z80|u0|A\(15),
	combout => \inst|cpu_di_bus~27_combout\);

-- Location: LCCOMB_X25_Y9_N14
\inst|cpu_di_bus[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~28_combout\ = (\inst|cpu_di_bus~27_combout\) # ((!\inst|port_fe_sel~2_combout\ & (\inst12|Address\(0) & !\inst12|Address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus~27_combout\,
	datab => \inst|port_fe_sel~2_combout\,
	datac => \inst12|Address\(0),
	datad => \inst12|Address\(1),
	combout => \inst|cpu_di_bus[3]~28_combout\);

-- Location: LCCOMB_X25_Y9_N8
\inst|cpu_di_bus[3]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~88_combout\ = (!\inst|port_fe_sel~2_combout\ & (((!\inst|Z80|u0|A\(15) & !\inst|Z80|u0|A\(14))) # (!\inst|Z80|MREQ_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(15),
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|port_fe_sel~2_combout\,
	datad => \inst|Z80|MREQ_n~q\,
	combout => \inst|cpu_di_bus[3]~88_combout\);

-- Location: LCCOMB_X22_Y9_N12
\inst12|Mux4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~35_combout\ = (\inst12|Address\(3) & (!\inst12|Address\(2) & (!\inst12|Address\(1) & \inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(0),
	combout => \inst12|Mux4~35_combout\);

-- Location: LCCOMB_X24_Y9_N0
\inst12|Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~29_combout\ = (!\inst|Z80|u0|A\(14) & (\inst12|Mux4~35_combout\ & (\inst|cpu_di_bus[3]~14_combout\ & \inst|Z80|WR_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst12|Mux4~35_combout\,
	datac => \inst|cpu_di_bus[3]~14_combout\,
	datad => \inst|Z80|WR_n~q\,
	combout => \inst12|Mux4~29_combout\);

-- Location: FF_X24_Y6_N21
\inst12|Volume_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_B\(1));

-- Location: LCCOMB_X24_Y8_N12
\inst12|Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~30_combout\ = (!\inst12|Address\(3) & (\inst12|Address\(0) & (!\inst12|Address\(1) & !\inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~30_combout\);

-- Location: LCCOMB_X25_Y6_N8
\inst12|Mux4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~31_combout\ = (!\inst|Z80|u0|A\(14) & (\inst12|Mux4~30_combout\ & (\inst|Z80|WR_n~q\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst12|Mux4~30_combout\,
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~31_combout\);

-- Location: FF_X25_Y6_N29
\inst12|Period_A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(9));

-- Location: LCCOMB_X25_Y6_N28
\inst|cpu_di_bus[1]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~57_combout\ = (\inst12|Address\(2) & (((\inst12|Address\(3))))) # (!\inst12|Address\(2) & ((\inst12|Address\(3) & (\inst12|Volume_B\(1))) # (!\inst12|Address\(3) & ((\inst12|Period_A\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Volume_B\(1),
	datac => \inst12|Period_A\(9),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[1]~57_combout\);

-- Location: LCCOMB_X25_Y6_N18
\inst12|Mux4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~36_combout\ = (\inst12|Address\(2) & (\inst12|Address\(3) & (!\inst12|Address\(1) & \inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Address\(3),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(0),
	combout => \inst12|Mux4~36_combout\);

-- Location: LCCOMB_X25_Y6_N10
\inst12|Mux4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~32_combout\ = (!\inst|Z80|u0|A\(14) & (\inst12|Mux4~36_combout\ & (\inst|Z80|WR_n~q\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst12|Mux4~36_combout\,
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~32_combout\);

-- Location: FF_X25_Y6_N3
\inst12|Shape[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Shape\(1));

-- Location: LCCOMB_X24_Y8_N30
\inst12|Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~27_combout\ = (!\inst12|Address\(3) & (\inst12|Address\(0) & (!\inst12|Address\(1) & \inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~27_combout\);

-- Location: LCCOMB_X23_Y7_N30
\inst12|Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~28_combout\ = (!\inst|Z80|u0|A\(14) & (\inst12|Mux4~27_combout\ & (\inst|Z80|WR_n~q\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst12|Mux4~27_combout\,
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~28_combout\);

-- Location: FF_X22_Y7_N21
\inst12|Period_C[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(9));

-- Location: LCCOMB_X25_Y6_N2
\inst|cpu_di_bus[1]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~58_combout\ = (\inst12|Address\(2) & ((\inst|cpu_di_bus[1]~57_combout\ & (\inst12|Shape\(1))) # (!\inst|cpu_di_bus[1]~57_combout\ & ((\inst12|Period_C\(9)))))) # (!\inst12|Address\(2) & (\inst|cpu_di_bus[1]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst|cpu_di_bus[1]~57_combout\,
	datac => \inst12|Shape\(1),
	datad => \inst12|Period_C\(9),
	combout => \inst|cpu_di_bus[1]~58_combout\);

-- Location: LCCOMB_X23_Y10_N20
\inst|cpu_di_bus[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~20_combout\ = (\inst12|Address\(1) & \inst12|Address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst|cpu_di_bus[3]~20_combout\);

-- Location: LCCOMB_X23_Y13_N24
\inst|cpu_di_bus[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~29_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((\inst|cpu_di_bus[3]~28_combout\) # (!\inst12|Address\(3))) # (!\inst|cpu_di_bus[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~88_combout\,
	datab => \inst|cpu_di_bus[3]~20_combout\,
	datac => \inst12|Address\(3),
	datad => \inst|cpu_di_bus[3]~28_combout\,
	combout => \inst|cpu_di_bus[3]~29_combout\);

-- Location: LCCOMB_X23_Y13_N30
\inst|Z80|u0|IR[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~18_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((\inst|cpu_di_bus[1]~58_combout\ & \inst|cpu_di_bus[3]~29_combout\)) # (!\inst|cpu_di_bus[3]~28_combout\))) # (!\inst|cpu_di_bus[3]~88_combout\ & (((\inst|cpu_di_bus[1]~58_combout\ & 
-- \inst|cpu_di_bus[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~88_combout\,
	datab => \inst|cpu_di_bus[3]~28_combout\,
	datac => \inst|cpu_di_bus[1]~58_combout\,
	datad => \inst|cpu_di_bus[3]~29_combout\,
	combout => \inst|Z80|u0|IR[1]~18_combout\);

-- Location: LCCOMB_X32_Y12_N24
\inst|zxkey|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector11~1_combout\ = (\inst|zxkey|state.0111~q\) # ((\inst|zxkey|state.0001~q\) # ((\inst|zxkey|state.0010~q\) # (!\inst|zxkey|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|state.0111~q\,
	datab => \inst|zxkey|state.0001~q\,
	datac => \inst|zxkey|state.0010~q\,
	datad => \inst|zxkey|Selector11~0_combout\,
	combout => \inst|zxkey|Selector11~1_combout\);

-- Location: LCCOMB_X33_Y12_N30
\inst|zxkey|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector11~2_combout\ = (\inst|zxkey|ex_code~q\ & ((\inst|zxkey|Selector11~1_combout\) # ((!\inst|zxkey|always0~2_combout\ & !\inst|zxkey|Selector34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ex_code~q\,
	datab => \inst|zxkey|Selector11~1_combout\,
	datac => \inst|zxkey|always0~2_combout\,
	datad => \inst|zxkey|Selector34~0_combout\,
	combout => \inst|zxkey|Selector11~2_combout\);

-- Location: LCCOMB_X33_Y12_N10
\inst|zxkey|Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector11~3_combout\ = (\inst|zxkey|Selector11~2_combout\) # ((\inst|zxkey|Equal1~1_combout\ & ((\inst|zxkey|state.1000~q\) # (\inst|zxkey|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|state.1000~q\,
	datab => \inst|zxkey|Selector4~2_combout\,
	datac => \inst|zxkey|Selector11~2_combout\,
	datad => \inst|zxkey|Equal1~1_combout\,
	combout => \inst|zxkey|Selector11~3_combout\);

-- Location: FF_X33_Y12_N11
\inst|zxkey|ex_code\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector11~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|ex_code~q\);

-- Location: LCCOMB_X30_Y12_N8
\inst|zxkey|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|always0~1_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(1) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(7) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(4) & !\inst|zxkey|ps2_keyboard|rx_scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(7),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(4),
	datad => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	combout => \inst|zxkey|always0~1_combout\);

-- Location: LCCOMB_X30_Y12_N16
\inst|zxkey|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|always0~0_combout\ = (!\inst|zxkey|ps2_keyboard|rx_scan_code\(5) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(6) & !\inst|zxkey|ps2_keyboard|rx_scan_code\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(5),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(6),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(2),
	combout => \inst|zxkey|always0~0_combout\);

-- Location: LCCOMB_X30_Y12_N18
\inst|zxkey|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|always0~2_combout\ = (\inst|zxkey|ex_code~q\ & (\inst|zxkey|always0~1_combout\ & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & \inst|zxkey|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ex_code~q\,
	datab => \inst|zxkey|always0~1_combout\,
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datad => \inst|zxkey|always0~0_combout\,
	combout => \inst|zxkey|always0~2_combout\);

-- Location: LCCOMB_X30_Y12_N12
\inst|zxkey|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr3~0_combout\ = (!\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(3) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(2) $ (!\inst|zxkey|ps2_keyboard|rx_scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(2),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	datad => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	combout => \inst|zxkey|WideOr3~0_combout\);

-- Location: LCCOMB_X30_Y12_N10
\inst|zxkey|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr1~0_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & (((!\inst|zxkey|ps2_keyboard|rx_scan_code\(3))) # (!\inst|zxkey|ps2_keyboard|rx_scan_code\(2)))) # (!\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & 
-- (\inst|zxkey|ps2_keyboard|rx_scan_code\(2) $ (((\inst|zxkey|ps2_keyboard|rx_scan_code\(3) & \inst|zxkey|ps2_keyboard|rx_scan_code\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(2),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	datad => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	combout => \inst|zxkey|WideOr1~0_combout\);

-- Location: LCCOMB_X30_Y12_N4
\inst|zxkey|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr1~1_combout\ = (!\inst|zxkey|ps2_keyboard|rx_scan_code\(4) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(6) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(5) & \inst|zxkey|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(4),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(6),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(5),
	datad => \inst|zxkey|WideOr1~0_combout\,
	combout => \inst|zxkey|WideOr1~1_combout\);

-- Location: LCCOMB_X30_Y12_N30
\inst|zxkey|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr3~1_combout\ = (!\inst|zxkey|ps2_keyboard|rx_scan_code\(7) & ((\inst|zxkey|WideOr1~1_combout\) # ((\inst|zxkey|WideOr3~0_combout\ & \inst|zxkey|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr3~0_combout\,
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(7),
	datac => \inst|zxkey|WideOr1~1_combout\,
	datad => \inst|zxkey|Equal0~0_combout\,
	combout => \inst|zxkey|WideOr3~1_combout\);

-- Location: LCCOMB_X30_Y12_N20
\inst|zxkey|numlock~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|numlock~1_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(1) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & !\inst|zxkey|ps2_keyboard|rx_scan_code\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datad => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	combout => \inst|zxkey|numlock~1_combout\);

-- Location: LCCOMB_X30_Y12_N14
\inst|zxkey|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr1~2_combout\ = (!\inst|zxkey|ps2_keyboard|rx_scan_code\(4) & (\inst|zxkey|numlock~1_combout\ & (\inst|zxkey|ps2_keyboard|rx_scan_code\(7) & \inst|zxkey|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(4),
	datab => \inst|zxkey|numlock~1_combout\,
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(7),
	datad => \inst|zxkey|always0~0_combout\,
	combout => \inst|zxkey|WideOr1~2_combout\);

-- Location: LCCOMB_X33_Y12_N2
\inst|zxkey|zx_kb[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb[1]~0_combout\ = (\inst|zxkey|state.1001~q\ & ((\inst|zxkey|WideOr3~1_combout\) # (\inst|zxkey|WideOr1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr3~1_combout\,
	datab => \inst|zxkey|state.1001~q\,
	datad => \inst|zxkey|WideOr1~2_combout\,
	combout => \inst|zxkey|zx_kb[1]~0_combout\);

-- Location: LCCOMB_X30_Y12_N0
\inst|zxkey|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr1~3_combout\ = (\inst|zxkey|ps2_keyboard|rx_scan_code\(1) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(2) & (\inst|zxkey|ps2_keyboard|rx_scan_code\(0) $ (\inst|zxkey|ps2_keyboard|rx_scan_code\(3))))) # 
-- (!\inst|zxkey|ps2_keyboard|rx_scan_code\(1) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(0) & (!\inst|zxkey|ps2_keyboard|rx_scan_code\(2) & \inst|zxkey|ps2_keyboard|rx_scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	datab => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(2),
	datad => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	combout => \inst|zxkey|WideOr1~3_combout\);

-- Location: LCCOMB_X30_Y12_N2
\inst|zxkey|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr1~4_combout\ = (!\inst|zxkey|ps2_keyboard|rx_scan_code\(7) & ((\inst|zxkey|WideOr1~1_combout\) # ((\inst|zxkey|WideOr1~3_combout\ & \inst|zxkey|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr1~3_combout\,
	datab => \inst|zxkey|WideOr1~1_combout\,
	datac => \inst|zxkey|ps2_keyboard|rx_scan_code\(7),
	datad => \inst|zxkey|Equal0~0_combout\,
	combout => \inst|zxkey|WideOr1~4_combout\);

-- Location: LCCOMB_X33_Y12_N8
\inst|zxkey|press_release~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|press_release~1_combout\ = (!\inst|zxkey|WideOr1~2_combout\ & (!\inst|zxkey|WideOr1~4_combout\ & \inst|zxkey|state.0100~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr1~2_combout\,
	datac => \inst|zxkey|WideOr1~4_combout\,
	datad => \inst|zxkey|state.0100~q\,
	combout => \inst|zxkey|press_release~1_combout\);

-- Location: LCCOMB_X33_Y12_N28
\inst|zxkey|zx_kb[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb[1]~1_combout\ = (!\inst|zxkey|always0~2_combout\ & (!\inst|zxkey|zx_kb[1]~0_combout\ & ((\inst|zxkey|state.1001~q\) # (\inst|zxkey|press_release~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|always0~2_combout\,
	datab => \inst|zxkey|zx_kb[1]~0_combout\,
	datac => \inst|zxkey|state.1001~q\,
	datad => \inst|zxkey|press_release~1_combout\,
	combout => \inst|zxkey|zx_kb[1]~1_combout\);

-- Location: FF_X30_Y11_N7
\inst|zxkey|zx_kb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(3),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(3));

-- Location: FF_X30_Y11_N29
\inst|zxkey|zx_kb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(5),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(5));

-- Location: FF_X30_Y11_N11
\inst|zxkey|zx_kb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(1),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(1));

-- Location: FF_X30_Y11_N3
\inst|zxkey|zx_kb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(6),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(6));

-- Location: FF_X30_Y11_N5
\inst|zxkey|zx_kb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(2),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(2));

-- Location: LCCOMB_X32_Y11_N18
\inst|zxkey|keymatrix[4][1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][1]~40_combout\ = (\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(2) & (\inst|zxkey|zx_kb\(1) $ (\inst|zxkey|zx_kb\(3))))) # (!\inst|zxkey|zx_kb\(6) & (\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|keymatrix[4][1]~40_combout\);

-- Location: LCCOMB_X32_Y11_N12
\inst|zxkey|keymatrix[4][1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][1]~41_combout\ = (\inst|zxkey|keymatrix[4][1]~40_combout\ & (\inst|zxkey|zx_kb\(3) $ (\inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|keymatrix[4][1]~40_combout\,
	combout => \inst|zxkey|keymatrix[4][1]~41_combout\);

-- Location: LCCOMB_X33_Y12_N16
\inst|zxkey|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector21~4_combout\ = (!\inst|zxkey|WideOr3~1_combout\ & (\inst|zxkey|state.1001~q\ & !\inst|zxkey|WideOr1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr3~1_combout\,
	datab => \inst|zxkey|state.1001~q\,
	datad => \inst|zxkey|WideOr1~2_combout\,
	combout => \inst|zxkey|Selector21~4_combout\);

-- Location: LCCOMB_X33_Y12_N26
\inst|zxkey|press_release~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|press_release~0_combout\ = (\inst|zxkey|press_release~q\ & ((\inst|zxkey|always0~2_combout\) # (!\inst|zxkey|Selector21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|Selector21~4_combout\,
	datac => \inst|zxkey|always0~2_combout\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|press_release~0_combout\);

-- Location: LCCOMB_X33_Y12_N6
\inst|zxkey|press_release~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|press_release~2_combout\ = (\inst|zxkey|press_release~0_combout\) # ((!\inst|zxkey|state.1001~q\ & (!\inst|zxkey|always0~2_combout\ & \inst|zxkey|press_release~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~0_combout\,
	datab => \inst|zxkey|state.1001~q\,
	datac => \inst|zxkey|always0~2_combout\,
	datad => \inst|zxkey|press_release~1_combout\,
	combout => \inst|zxkey|press_release~2_combout\);

-- Location: FF_X33_Y12_N7
\inst|zxkey|press_release\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|press_release~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|press_release~q\);

-- Location: FF_X30_Y10_N7
\inst|zxkey|zx_kb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(4),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(4));

-- Location: FF_X30_Y11_N17
\inst|zxkey|zx_kb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(0),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(0));

-- Location: FF_X33_Y10_N21
\inst|zxkey|zx_kb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|zxkey|ps2_keyboard|rx_scan_code\(7),
	sload => VCC,
	ena => \inst|zxkey|zx_kb[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|zx_kb\(7));

-- Location: LCCOMB_X33_Y12_N18
\inst|zxkey|Selector21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector21~7_combout\ = (\inst|zxkey|strobe~q\ & (((!\inst|zxkey|state.0101~q\ & !\inst|zxkey|state.1010~q\)) # (!\inst|zxkey|Selector34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|state.0101~q\,
	datab => \inst|zxkey|Selector34~0_combout\,
	datac => \inst|zxkey|strobe~q\,
	datad => \inst|zxkey|state.1010~q\,
	combout => \inst|zxkey|Selector21~7_combout\);

-- Location: LCCOMB_X33_Y12_N20
\inst|zxkey|Selector21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector21~6_combout\ = (\inst|zxkey|Selector21~7_combout\) # ((!\inst|zxkey|always0~2_combout\ & ((\inst|zxkey|press_release~1_combout\) # (\inst|zxkey|Selector21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~1_combout\,
	datab => \inst|zxkey|Selector21~7_combout\,
	datac => \inst|zxkey|always0~2_combout\,
	datad => \inst|zxkey|Selector21~4_combout\,
	combout => \inst|zxkey|Selector21~6_combout\);

-- Location: FF_X33_Y12_N21
\inst|zxkey|strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|Selector21~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|strobe~q\);

-- Location: LCCOMB_X33_Y10_N20
\inst|zxkey|Decoder1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~24_combout\ = (!\inst|zxkey|ex_code~q\ & (!\inst|zxkey|zx_kb\(7) & \inst|zxkey|strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ex_code~q\,
	datac => \inst|zxkey|zx_kb\(7),
	datad => \inst|zxkey|strobe~q\,
	combout => \inst|zxkey|Decoder1~24_combout\);

-- Location: LCCOMB_X32_Y11_N0
\inst|zxkey|keymatrix[4][1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][1]~39_combout\ = (\inst|zxkey|zx_kb\(4) & (!\inst|zxkey|zx_kb\(0) & \inst|zxkey|Decoder1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|Decoder1~24_combout\,
	combout => \inst|zxkey|keymatrix[4][1]~39_combout\);

-- Location: LCCOMB_X32_Y11_N22
\inst|zxkey|keymatrix[4][1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][1]~42_combout\ = (\inst|zxkey|keymatrix[4][1]~41_combout\ & ((\inst|zxkey|keymatrix[4][1]~39_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|keymatrix[4][1]~39_combout\ & ((\inst|zxkey|keymatrix[4][1]~q\))))) # 
-- (!\inst|zxkey|keymatrix[4][1]~41_combout\ & (((\inst|zxkey|keymatrix[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[4][1]~41_combout\,
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[4][1]~q\,
	datad => \inst|zxkey|keymatrix[4][1]~39_combout\,
	combout => \inst|zxkey|keymatrix[4][1]~42_combout\);

-- Location: FF_X32_Y11_N23
\inst|zxkey|keymatrix[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[4][1]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[4][1]~q\);

-- Location: LCCOMB_X32_Y11_N14
\inst|zxkey|Decoder1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~32_combout\ = (\inst|zxkey|zx_kb\(4) & (\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(5) & \inst|zxkey|zx_kb\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|zx_kb\(3),
	combout => \inst|zxkey|Decoder1~32_combout\);

-- Location: LCCOMB_X30_Y9_N0
\inst|zxkey|Decoder1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~26_combout\ = (\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(1) & \inst|zxkey|Decoder1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|zx_kb\(6),
	datac => \inst|zxkey|zx_kb\(1),
	datad => \inst|zxkey|Decoder1~24_combout\,
	combout => \inst|zxkey|Decoder1~26_combout\);

-- Location: LCCOMB_X32_Y11_N8
\inst|zxkey|keymatrix[5][1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[5][1]~43_combout\ = (\inst|zxkey|Decoder1~32_combout\ & ((\inst|zxkey|Decoder1~26_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~26_combout\ & (\inst|zxkey|keymatrix[5][1]~q\)))) # 
-- (!\inst|zxkey|Decoder1~32_combout\ & (((\inst|zxkey|keymatrix[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~32_combout\,
	datab => \inst|zxkey|Decoder1~26_combout\,
	datac => \inst|zxkey|keymatrix[5][1]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[5][1]~43_combout\);

-- Location: FF_X32_Y11_N9
\inst|zxkey|keymatrix[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[5][1]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[5][1]~q\);

-- Location: LCCOMB_X32_Y11_N30
\inst|zxkey|zx_kb_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~12_combout\ = (\inst|Z80|u0|A\(10) & (!\inst|Z80|u0|A\(11) & (\inst|zxkey|keymatrix[4][1]~q\))) # (!\inst|Z80|u0|A\(10) & ((\inst|zxkey|keymatrix[5][1]~q\) # ((!\inst|Z80|u0|A\(11) & \inst|zxkey|keymatrix[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(10),
	datab => \inst|Z80|u0|A\(11),
	datac => \inst|zxkey|keymatrix[4][1]~q\,
	datad => \inst|zxkey|keymatrix[5][1]~q\,
	combout => \inst|zxkey|zx_kb_out~12_combout\);

-- Location: LCCOMB_X32_Y10_N0
\inst|zxkey|keymatrix~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix~33_combout\ = (\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(3) & (!\inst|zxkey|zx_kb\(2) & !\inst|zxkey|zx_kb\(4)))) # (!\inst|zxkey|zx_kb\(1) & (!\inst|zxkey|zx_kb\(3) & (\inst|zxkey|zx_kb\(2) & \inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|keymatrix~33_combout\);

-- Location: LCCOMB_X33_Y10_N6
\inst|zxkey|Decoder1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~19_combout\ = (!\inst|zxkey|ex_code~q\ & (!\inst|zxkey|zx_kb\(7) & (\inst|zxkey|zx_kb\(6) & \inst|zxkey|strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ex_code~q\,
	datab => \inst|zxkey|zx_kb\(7),
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|strobe~q\,
	combout => \inst|zxkey|Decoder1~19_combout\);

-- Location: LCCOMB_X31_Y10_N2
\inst|zxkey|keymatrix[1][1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][1]~34_combout\ = (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|keymatrix~33_combout\ & (!\inst|zxkey|zx_kb\(5) & \inst|zxkey|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|keymatrix~33_combout\,
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|Decoder1~19_combout\,
	combout => \inst|zxkey|keymatrix[1][1]~34_combout\);

-- Location: LCCOMB_X31_Y10_N30
\inst|zxkey|keymatrix[1][1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][1]~35_combout\ = (\inst|zxkey|keymatrix[1][1]~34_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|keymatrix[1][1]~34_combout\ & ((\inst|zxkey|keymatrix[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[1][1]~q\,
	datad => \inst|zxkey|keymatrix[1][1]~34_combout\,
	combout => \inst|zxkey|keymatrix[1][1]~35_combout\);

-- Location: FF_X31_Y10_N31
\inst|zxkey|keymatrix[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[1][1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[1][1]~q\);

-- Location: LCCOMB_X33_Y10_N26
\inst|zxkey|keymatrix[7][4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][4]~5_combout\ = (!\inst|zxkey|zx_kb\(7) & \inst|zxkey|strobe~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|zx_kb\(7),
	datad => \inst|zxkey|strobe~q\,
	combout => \inst|zxkey|keymatrix[7][4]~5_combout\);

-- Location: LCCOMB_X30_Y11_N4
\inst|zxkey|WideOr19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~1_combout\ = (\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(2) & ((\inst|zxkey|zx_kb\(3)) # (!\inst|zxkey|zx_kb\(1))))) # (!\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(2) & (\inst|zxkey|zx_kb\(3) $ (\inst|zxkey|zx_kb\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|WideOr19~1_combout\);

-- Location: LCCOMB_X30_Y11_N24
\inst|zxkey|WideOr19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~2_combout\ = (\inst|zxkey|WideOr19~1_combout\ & (!\inst|zxkey|ex_code~q\ & (\inst|zxkey|zx_kb\(6) & \inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr19~1_combout\,
	datab => \inst|zxkey|ex_code~q\,
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(5),
	combout => \inst|zxkey|WideOr19~2_combout\);

-- Location: LCCOMB_X29_Y11_N20
\inst|zxkey|WideOr32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~0_combout\ = (!\inst|zxkey|zx_kb\(0) & !\inst|zxkey|zx_kb\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|zx_kb\(5),
	combout => \inst|zxkey|WideOr32~0_combout\);

-- Location: LCCOMB_X31_Y11_N4
\inst|zxkey|WideOr19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~3_combout\ = (!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(3) & !\inst|zxkey|zx_kb\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(2),
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(6),
	combout => \inst|zxkey|WideOr19~3_combout\);

-- Location: LCCOMB_X29_Y11_N28
\inst|zxkey|WideOr19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~4_combout\ = (\inst|zxkey|zx_kb\(4) & ((\inst|zxkey|WideOr19~2_combout\) # ((\inst|zxkey|WideOr32~0_combout\ & \inst|zxkey|WideOr19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr19~2_combout\,
	datab => \inst|zxkey|WideOr32~0_combout\,
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|WideOr19~3_combout\,
	combout => \inst|zxkey|WideOr19~4_combout\);

-- Location: LCCOMB_X30_Y11_N8
\inst|zxkey|WideOr19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~7_combout\ = (\inst|zxkey|zx_kb\(1) & (!\inst|zxkey|zx_kb\(2) & (\inst|zxkey|zx_kb\(3) $ (!\inst|zxkey|zx_kb\(0))))) # (!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(2) & ((\inst|zxkey|zx_kb\(0)) # (!\inst|zxkey|zx_kb\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|WideOr19~7_combout\);

-- Location: LCCOMB_X30_Y11_N6
\inst|zxkey|WideOr19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~5_combout\ = (\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(1) & ((!\inst|zxkey|zx_kb\(2))))) # (!\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(3) & ((\inst|zxkey|zx_kb\(1)) # (\inst|zxkey|zx_kb\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|WideOr19~5_combout\);

-- Location: LCCOMB_X30_Y11_N16
\inst|zxkey|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~0_combout\ = (\inst|zxkey|zx_kb\(1) & (!\inst|zxkey|zx_kb\(0) & !\inst|zxkey|zx_kb\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|WideOr19~0_combout\);

-- Location: LCCOMB_X30_Y11_N14
\inst|zxkey|WideOr19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~6_combout\ = (\inst|zxkey|ex_code~q\ & (((\inst|zxkey|WideOr19~0_combout\ & \inst|zxkey|zx_kb\(3))))) # (!\inst|zxkey|ex_code~q\ & (\inst|zxkey|WideOr19~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr19~5_combout\,
	datab => \inst|zxkey|WideOr19~0_combout\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|WideOr19~6_combout\);

-- Location: LCCOMB_X30_Y11_N30
\inst|zxkey|WideOr19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~8_combout\ = (\inst|zxkey|zx_kb\(4) & (\inst|zxkey|WideOr19~7_combout\ & ((!\inst|zxkey|ex_code~q\)))) # (!\inst|zxkey|zx_kb\(4) & (((\inst|zxkey|WideOr19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|WideOr19~7_combout\,
	datac => \inst|zxkey|WideOr19~6_combout\,
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|WideOr19~8_combout\);

-- Location: LCCOMB_X29_Y11_N18
\inst|zxkey|WideOr19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr19~9_combout\ = (\inst|zxkey|WideOr19~4_combout\) # ((\inst|zxkey|zx_kb\(6) & (\inst|zxkey|WideOr19~8_combout\ & !\inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|WideOr19~4_combout\,
	datac => \inst|zxkey|WideOr19~8_combout\,
	datad => \inst|zxkey|zx_kb\(5),
	combout => \inst|zxkey|WideOr19~9_combout\);

-- Location: LCCOMB_X31_Y10_N4
\inst|zxkey|keymatrix[0][1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][1]~32_combout\ = (\inst|zxkey|keymatrix[7][4]~5_combout\ & ((\inst|zxkey|WideOr19~9_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|WideOr19~9_combout\ & (\inst|zxkey|keymatrix[0][1]~q\)))) # 
-- (!\inst|zxkey|keymatrix[7][4]~5_combout\ & (((\inst|zxkey|keymatrix[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[7][4]~5_combout\,
	datab => \inst|zxkey|WideOr19~9_combout\,
	datac => \inst|zxkey|keymatrix[0][1]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[0][1]~32_combout\);

-- Location: FF_X31_Y10_N5
\inst|zxkey|keymatrix[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[0][1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[0][1]~q\);

-- Location: LCCOMB_X31_Y10_N24
\inst|zxkey|zx_kb_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~10_combout\ = (\inst|Z80|u0|A\(14) & (!\inst|Z80|u0|A\(15) & ((\inst|zxkey|keymatrix[0][1]~q\)))) # (!\inst|Z80|u0|A\(14) & ((\inst|zxkey|keymatrix[1][1]~q\) # ((!\inst|Z80|u0|A\(15) & \inst|zxkey|keymatrix[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst|Z80|u0|A\(15),
	datac => \inst|zxkey|keymatrix[1][1]~q\,
	datad => \inst|zxkey|keymatrix[0][1]~q\,
	combout => \inst|zxkey|zx_kb_out~10_combout\);

-- Location: LCCOMB_X30_Y10_N20
\inst|zxkey|WideOr25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr25~1_combout\ = (\inst|zxkey|zx_kb\(3) & ((\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(1) & \inst|zxkey|zx_kb\(5))) # (!\inst|zxkey|zx_kb\(2) & (\inst|zxkey|zx_kb\(1) & !\inst|zxkey|zx_kb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|zx_kb\(3),
	combout => \inst|zxkey|WideOr25~1_combout\);

-- Location: LCCOMB_X29_Y11_N30
\inst|zxkey|Decoder1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~17_combout\ = (\inst|zxkey|zx_kb\(4) & \inst|zxkey|zx_kb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|zx_kb\(0),
	combout => \inst|zxkey|Decoder1~17_combout\);

-- Location: LCCOMB_X32_Y9_N14
\inst|zxkey|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr25~0_combout\ = (!\inst|zxkey|zx_kb\(3) & (\inst|zxkey|WideOr32~0_combout\ & (!\inst|zxkey|zx_kb\(4) & \inst|zxkey|zx_kb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datab => \inst|zxkey|WideOr32~0_combout\,
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|WideOr25~0_combout\);

-- Location: LCCOMB_X31_Y10_N8
\inst|zxkey|WideOr25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr25~2_combout\ = (\inst|zxkey|zx_kb\(2) & ((\inst|zxkey|WideOr25~0_combout\) # ((\inst|zxkey|WideOr25~1_combout\ & \inst|zxkey|Decoder1~17_combout\)))) # (!\inst|zxkey|zx_kb\(2) & (\inst|zxkey|WideOr25~1_combout\ & 
-- (\inst|zxkey|Decoder1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|WideOr25~1_combout\,
	datac => \inst|zxkey|Decoder1~17_combout\,
	datad => \inst|zxkey|WideOr25~0_combout\,
	combout => \inst|zxkey|WideOr25~2_combout\);

-- Location: LCCOMB_X32_Y10_N2
\inst|zxkey|keymatrix[3][1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][1]~38_combout\ = (\inst|zxkey|WideOr25~2_combout\ & ((\inst|zxkey|Decoder1~19_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~19_combout\ & (\inst|zxkey|keymatrix[3][1]~q\)))) # 
-- (!\inst|zxkey|WideOr25~2_combout\ & (((\inst|zxkey|keymatrix[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr25~2_combout\,
	datab => \inst|zxkey|Decoder1~19_combout\,
	datac => \inst|zxkey|keymatrix[3][1]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[3][1]~38_combout\);

-- Location: FF_X32_Y10_N3
\inst|zxkey|keymatrix[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[3][1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[3][1]~q\);

-- Location: LCCOMB_X30_Y10_N30
\inst|zxkey|keymatrix[2][1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][1]~36_combout\ = (!\inst|zxkey|zx_kb\(4) & (\inst|zxkey|WideOr32~0_combout\ & (\inst|zxkey|zx_kb\(2) & !\inst|zxkey|zx_kb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|WideOr32~0_combout\,
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|keymatrix[2][1]~36_combout\);

-- Location: LCCOMB_X32_Y10_N4
\inst|zxkey|keymatrix[2][1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][1]~37_combout\ = (\inst|zxkey|keymatrix[2][1]~36_combout\ & ((\inst|zxkey|Decoder1~19_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~19_combout\ & (\inst|zxkey|keymatrix[2][1]~q\)))) # 
-- (!\inst|zxkey|keymatrix[2][1]~36_combout\ & (((\inst|zxkey|keymatrix[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[2][1]~36_combout\,
	datab => \inst|zxkey|Decoder1~19_combout\,
	datac => \inst|zxkey|keymatrix[2][1]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[2][1]~37_combout\);

-- Location: FF_X32_Y10_N5
\inst|zxkey|keymatrix[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[2][1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[2][1]~q\);

-- Location: LCCOMB_X32_Y10_N12
\inst|zxkey|zx_kb_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~11_combout\ = (\inst|Z80|u0|A\(12) & (((\inst|zxkey|keymatrix[2][1]~q\ & !\inst|Z80|u0|A\(13))))) # (!\inst|Z80|u0|A\(12) & ((\inst|zxkey|keymatrix[3][1]~q\) # ((\inst|zxkey|keymatrix[2][1]~q\ & !\inst|Z80|u0|A\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(12),
	datab => \inst|zxkey|keymatrix[3][1]~q\,
	datac => \inst|zxkey|keymatrix[2][1]~q\,
	datad => \inst|Z80|u0|A\(13),
	combout => \inst|zxkey|zx_kb_out~11_combout\);

-- Location: LCCOMB_X31_Y11_N22
\inst|zxkey|Decoder1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~21_combout\ = (\inst|zxkey|zx_kb\(1) & !\inst|zxkey|zx_kb\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|Decoder1~21_combout\);

-- Location: LCCOMB_X31_Y11_N18
\inst|zxkey|Decoder1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~33_combout\ = (\inst|zxkey|Decoder1~21_combout\ & (\inst|zxkey|Decoder1~24_combout\ & (\inst|zxkey|Decoder1~32_combout\ & !\inst|zxkey|zx_kb\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~21_combout\,
	datab => \inst|zxkey|Decoder1~24_combout\,
	datac => \inst|zxkey|Decoder1~32_combout\,
	datad => \inst|zxkey|zx_kb\(6),
	combout => \inst|zxkey|Decoder1~33_combout\);

-- Location: LCCOMB_X31_Y11_N12
\inst|zxkey|keymatrix[6][1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[6][1]~44_combout\ = (\inst|zxkey|Decoder1~33_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|Decoder1~33_combout\ & ((\inst|zxkey|keymatrix[6][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[6][1]~q\,
	datad => \inst|zxkey|Decoder1~33_combout\,
	combout => \inst|zxkey|keymatrix[6][1]~44_combout\);

-- Location: FF_X31_Y11_N13
\inst|zxkey|keymatrix[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[6][1]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[6][1]~q\);

-- Location: LCCOMB_X32_Y11_N26
\inst|zxkey|Decoder1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~29_combout\ = (\inst|zxkey|zx_kb\(3) & (!\inst|zxkey|zx_kb\(5) & \inst|zxkey|zx_kb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Decoder1~29_combout\);

-- Location: LCCOMB_X32_Y11_N16
\inst|zxkey|keymatrix~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix~45_combout\ = (\inst|zxkey|zx_kb\(1) & (!\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(6) & !\inst|zxkey|zx_kb\(2)))) # (!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(6) & \inst|zxkey|zx_kb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|keymatrix~45_combout\);

-- Location: LCCOMB_X32_Y11_N10
\inst|zxkey|keymatrix[7][1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][1]~46_combout\ = (\inst|zxkey|Decoder1~29_combout\ & (\inst|zxkey|keymatrix~45_combout\ & \inst|zxkey|Decoder1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~29_combout\,
	datab => \inst|zxkey|keymatrix~45_combout\,
	datad => \inst|zxkey|Decoder1~24_combout\,
	combout => \inst|zxkey|keymatrix[7][1]~46_combout\);

-- Location: LCCOMB_X31_Y11_N6
\inst|zxkey|keymatrix[7][1]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][1]~47_combout\ = (\inst|zxkey|keymatrix[7][1]~46_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|keymatrix[7][1]~46_combout\ & ((\inst|zxkey|keymatrix[7][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~q\,
	datab => \inst|zxkey|keymatrix[7][1]~46_combout\,
	datac => \inst|zxkey|keymatrix[7][1]~q\,
	combout => \inst|zxkey|keymatrix[7][1]~47_combout\);

-- Location: FF_X31_Y11_N7
\inst|zxkey|keymatrix[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[7][1]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[7][1]~q\);

-- Location: LCCOMB_X31_Y11_N20
\inst|zxkey|zx_kb_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~13_combout\ = (\inst|zxkey|keymatrix[6][1]~q\ & (((!\inst|Z80|u0|A\(8) & \inst|zxkey|keymatrix[7][1]~q\)) # (!\inst|Z80|u0|A\(9)))) # (!\inst|zxkey|keymatrix[6][1]~q\ & (((!\inst|Z80|u0|A\(8) & \inst|zxkey|keymatrix[7][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[6][1]~q\,
	datab => \inst|Z80|u0|A\(9),
	datac => \inst|Z80|u0|A\(8),
	datad => \inst|zxkey|keymatrix[7][1]~q\,
	combout => \inst|zxkey|zx_kb_out~13_combout\);

-- Location: LCCOMB_X32_Y10_N30
\inst|zxkey|zx_kb_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~14_combout\ = (\inst|zxkey|zx_kb_out~12_combout\) # ((\inst|zxkey|zx_kb_out~10_combout\) # ((\inst|zxkey|zx_kb_out~11_combout\) # (\inst|zxkey|zx_kb_out~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb_out~12_combout\,
	datab => \inst|zxkey|zx_kb_out~10_combout\,
	datac => \inst|zxkey|zx_kb_out~11_combout\,
	datad => \inst|zxkey|zx_kb_out~13_combout\,
	combout => \inst|zxkey|zx_kb_out~14_combout\);

-- Location: LCCOMB_X22_Y9_N24
\inst12|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal13~0_combout\ = (\inst|cpu_di_bus[3]~14_combout\ & (!\inst|Z80|WR_n~q\ & \inst|Z80|u0|A\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~14_combout\,
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|Z80|u0|A\(14),
	combout => \inst12|Equal13~0_combout\);

-- Location: LCCOMB_X22_Y9_N4
\inst|Z80|u0|IR[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~21_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((!\inst12|Equal13~0_combout\)))) # (!\inst|cpu_di_bus[3]~88_combout\ & (!\inst|cpu_di_bus[3]~28_combout\ & (\inst|zxkey|zx_kb_out~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~28_combout\,
	datab => \inst|cpu_di_bus[3]~88_combout\,
	datac => \inst|zxkey|zx_kb_out~14_combout\,
	datad => \inst12|Equal13~0_combout\,
	combout => \inst|Z80|u0|IR[1]~21_combout\);

-- Location: LCCOMB_X23_Y13_N12
\inst|Z80|u0|IR[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~22_combout\ = (\inst|cpu_di_bus[3]~28_combout\) # ((\inst|Z80|u0|IR[1]~18_combout\) # (!\inst|Z80|u0|IR[1]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus[3]~28_combout\,
	datac => \inst|Z80|u0|IR[1]~18_combout\,
	datad => \inst|Z80|u0|IR[1]~21_combout\,
	combout => \inst|Z80|u0|IR[1]~22_combout\);

-- Location: M9K_X15_Y7_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"420000004200000000000000000080000000000000000000000000000030004480000000424202423E1E3E02304C3C0C3C7E7E40403E427E3402421824347C1C0400280000003C3406303220344C403C04001000101000000050627424000000000000000000000000000000004891883F511C904DC134F4DFC5FE73F7DF24938000000040A7AACEB6957E89D7F588DAFA30E0194271568A533159838C696997AB9930C7AF100009166F6FB3DA3EF3FB9D1A2C03ADCC009791FFE793B301F7FDC2CAF43524E5545491F070E856F5E4B404415ED956AD5A2A6A6B0016961D4697C81822450A1241244495470389D430FE8DAA04503442C4F91309238ECB252072",
	mem_init2 => X"81F3167814687CBD683E54D44555E6C95B5F2A72C0C193C6110C0221A448D0C9A0D8E36A84D5C61285128845215F8F8821C308E368283D8E2B42989C04A8B51354E09A38775020189010680840800297C31282442326D008D1F2351A89FFD7C16087F8B130F04418C0A1C082FC005843F5B42CADD9455ADBD328C13219110DE100D988737BBB44C414210118C673B0C1BDF76C499226F78FF41A0AF7AFD3308AAA0AAA22B1C70003F542A66FD1F1CF9D4578315F8C1C6FEC4FEDBDF22CB204821A94A248414CE030020F207BF040A06A3DF993DEA3823423F405294A52014565100E0A7211342DF02958046899EEBE6E491299A09312778193FF3D7FFABA8000",
	mem_init1 => X"2C05EF54A3C0F7F5F017E03F5800377CCF6E493C84E8F56441831087370A084801DEC1A54696B9912E8B0705C8587D4F7D36C863897BD3102AA663B819B55B7A12D552A8A0496EFE3AAC6F34739A94E798101823148D811212E9A349CB219049527CCD419525AD29AB7D372C0B56AA0A065F8BDC905346478059EC82801920687FF29C990C9E66273CC78041192D03081CC62A8A0D8CB4D9CF2F2558131A78B8A807C3A1110211AFCA2A142F0BA928156D142250438143D339E4E2079F298493C08C4847914664518E27EF7EB9C870A226AFC35BEDB651840466400D4B3C0F877740114D6B08228BCC693FB12CECCCD2461586069445ACFC910B1241434622B6",
	mem_init0 => X"5FFE6AD3343986C4103935236B6E6E11B940EF46A8FC06E6872A6929D50DCDB75621E625522D34519BF2C353F8AA030B9109C2F9686AD36F57AF3016D9160354C0BED5FBD379F904A41BAFB6BE4EE9F6E8058229DD0C354F03CA6C4D8B6C16A29F0120108829220B230F44550832C1022530CC13C4C30D8254ECA5200A1941266EE48A1CA6430860DE613153615CAF4C8D191004CE9C6105D8C6795B6484467D21D9DC46629BB376E97F2C7BF8C3A218EE79DDBCF886B2BBDE702F71B38AEC6914E5DCCAFE50CC13922A5B149C598A621F80C24D215291228844E7F33F9763C6639303AE5376F664C7125632C19440CECD5740C77849D937472B202579964F60",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y8_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"94251D3456C3CD102D898003BAAAD85B1385B2811DAAAD45205AAD6A3580C0A0698A010C960500681E9100801A003241800E50100201A291400068100A41A183241810039410003412280290992D03BAAADB25EE7041C965A0511C90F40601E86F53A00ECB92CB70B0F2E4100107E33424A6EA05056F5283841A941DA86695056AB82D2A0A1D440AF72D421CC444C84D8B77D540A81DA85A8130B64D06CC22D51B340D4679C99FABCEC8C7438D3CA8198BDC28E20B204583014908B32C60B51D5217504E59BB980D9B7A84CDB6D200A3592C4A526653FE37F058391BA860CE20C6B19C3CC2CF30B6D9CEF3151354E666F975A95223D0B8CA4E167804B4920687",
	mem_init2 => X"329732E76C2DAD8F19DD7D4CB675B39FB47D29BB7B0A6F172649434CB5FB00A6BEC5402B80E87B80397A20450C01012C848C91400112484603E559973104881187333026740483349B221B72020E11F9807512086A12CF33707E28937F12625625050F66606510512871D91B9D90EE6C80530DCD988E82CAF72A802D407B99985104975A3707A41440306F8A40494A24EBF3F33D1D6ED7C65BCDF5AFDD27FE2D500BE7C2F1B14DCCEDB16083B81FFDF02E5F42D2F85A3EBBD6B975AAB1FEEFDE3C7AF06624218719D00CE1C9292545FE924A8054050504114411415541114144011400003FEBBF8541BFD47E4ECCA516DED76C2EAB6504259FE72029280008E9",
	mem_init1 => X"EB8DCBDE72033EDAC8C5151FD76CBC450B2CA516DE9331DA383A3A3A383A92111D904D809267D8218A1AED111678101084A5508F79D84A784FFD77AD720122A29432C451407EA5E39001024863D080285F23DA4007721690F082F8E25F7D228062890BBC88470A0F50BDC8DCBA89FD4085EB3A2100B005DDEBD06839937A86EF2DD6ACE743B72B59DE43758CFFD409813C94381C6698049E4562631B010AFF74AE48B924364488CC29126B8D3218A9AEC135838B210041F7C04244F8E09215C20AA00A00296DA4DCCC4554C4A024013E969DE223A1188F28807374038B84A5E4021E6C1106373CFB57911FD4C9EFAEB6DCDD76BB099832A101EB7A7E5BA8D64F",
	mem_init0 => X"7CE9EEE63315696CA351BA4406555C822088246AC51A351BA440624104026743FAEBF94EDC42442419779CB2FC00A0F1356A65F2DE00A513047343ABCC80208212F2E641F7D594B6F29781050E94203AE0CA8D4330119AC5AC4759488C18420CA0320D41106A01033646F0C02FF8C145100143D24CC6A6F8838A404CC52D30882170BF5703010918DF57E4D5C8705655F23773EAC3900E2074BD5BAC7C2446A39C40F6273B91F19228FBB1C30E529DBE24AAF381965DD401755420A42BDCB2966D35BBC80D7AAB45F7D6925B0C85F631C1F584CDD01D702873D8A5FAE92FBBCF073FB6073F0040B92E0CBD6351C97B7A096D85D65A9A70A08017FD0101010715",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y8_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"169A1B623A7F15AAFDE4E46C6CE4C804ABD4584D3134C05F3C9D4D8ACAA982EDDB4ADA5EC9A7DCC78E8FB8C736994B60F9B8B71934884462268AA504D49A75FC88E8824D1CB90ADB735899370C828961811F9106111930C4463CC4582730343192118419608A0630B0109832C325961054CC86CBA2CA9F5594A2AD1CE66666600740F407944CC4998808FFFA519600CB4C0E9E93298C2265B793DE07150500EF480214E09F22BEA53A49E7B24EDFC6A021100D4154DEA72404E0AA5E41D79F6757EAF7406B851A2C0A582C252ADA624651FB98731D9B7351A80B7739A896E0BD229FEA8F0C70D7D217EFE59B1679E4FAF618686B0258C406C9C30442004807FA",
	mem_init2 => X"4290709ED40840DB9B1C6B1083402104806170CA64041083497ABA0280D8891337F418AFB3D591B2668D8C329723839A376C5A7941A002400C1C00C1C00C1C0422B1449D69D5A25D036E797B0296B204D30201B48BCBF3C2379167CDE080090018064172563F53228E9324A52828DF04A86184019204E0404A3A49A5608E7AF0A3949DFA7FA36C909CC2244C192211991390142C2800094242C8880089CC1A330A84B1550736DBF40D0594532F3CF22C6F07007E2C8D6387679647594613C040488C448A253DC0E0EA0140BF613E44443C8A089508C43A898ECCF07004A21130307678687820040814254582B009C18185C2C64B241AC60006174982B00184D1",
	mem_init1 => X"E044C9D3012630D00A83C00196F310703C4804A3704EE088208010C83800000000000C022382049003603FF0916500708A153588CACB8963C4C31C6C0292CA2A303364B2B14C18D83039C5A68CDB2066D4C61BE1DD87731110A2C28CC418AD85FFE83B25EC064D0598DEFA829180DC0399C0391B09600221AC00759D4A0EA041D61D60E018032220437C820979C0180C4D336B1CEA3102C8591048C189108130D05BC303381E587AD105183D6C82601300A3062D999C1CB28A64470441ACFF5364BBE0004F075B296E605BAD94AE005B38CE804647091002E7C3C170C327A1007BF1F0F80102769DAD77B20110D0BF048F8183122461707F8D84E6D588ACA4DA",
	mem_init0 => X"06A608309B8C68153D2D4AE30C8C480A8C26A5102055C806DAA25E31FC32BC0200514CB58616252603AC378859B63030632931442D30498B052B848AB3032F2106CB3C1A97970787E16797973020EC2DEF5C128D3F93266DAD483A1F4F5989087347537EEDE66FE65C88D8E4E3360E18405111646C8686EEEEEEF18AB2226341A48A9B32B19A00E2BBAA5E898408A6E52007DA5161520115CB8881590A96E584BB4CCDCB2CCCCA2BA603CB67272644C45D8823DAD4EE264643941853F354CA7A8E354086846A1CC4D438CC882CEA10E6C7B02AA4A427CAA1161FF80000A8104208402F450805C39A014E17830065724A432AB6107B7D920840D10920D1208674",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y12_N8
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\);

-- Location: IOIBUF_X23_Y24_N1
\D[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(1),
	o => \D[1]~input_o\);

-- Location: M9K_X15_Y10_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"35C65240B61076066A23CE4CFC5E76063A1C2AE07DF555007338BDC080EA0C23082C891C76A4845096304A0D8502080C1198921998821D11C29CA830C337499236E0548D65FF9125A765F0220F6EB9D1B318244CC6CA2CBC9CEC6979C14EB28DE2E0440C6CBD60741FC178643A852D4A2A0627C688D905B882524E191E7951EAEF40312A73337CBAD4838F42A32938588D169240D8E652F6D72D8D19D56DD7675939FC47C933E1B0AEF12AC84454CA47B00A6BEC5402AA08B5106E3065602454C80CEC08A7F5F85CE65326632B4C4F3920019A35AE2AEB3A1131046EE45B81D4EFD5995634050D4CFEC166B032BEED5553AF0358304080D9DD0A2E9948593830",
	mem_init2 => X"376E511217E00B624A46BA2E4CC10B729C326F710F24CFE78C5E63F3034737CC5E1384C93920A16C9B696272DE7A2948BE8AFE81310146B8AAE5E549FA27EFBE27929938B8E10530250877A4998D0DF0004852125C20CA8D4279881E41208B14198817644F293AC1946061117122A39D8841818C1389D51BDAC549181902516571163594CEC5863F0F56625E221D6B8180848C6B2BE24CA2AEEE5D187201CAAE6AA394A8644494895569192AE42AB508290A2CA59B4D6EF213548EED8642F2310644C9567C0BF9911B870B989C59330089AA4C8065AB1B11132213EE0FD830817DE6C2ED45D76325CA2A8E198859334553AB02945CAB1F17C142288008073004",
	mem_init1 => X"20721F982534A8179F13E2C6328CDE7D2A73087D3A9314419022103DFF7677769FE2D1F27443253D58403577C801AE23371F00290A17E1C4A40258BFD204230EE9969472A81B83113144528F831AA6C3221E137C1E9C670E26808A894013828D9E2DBCBF62498A769883D7218899245CD18AE49F0146517422EE475D520029ED39BCEF6BF4D23532957455F1C80115524179D59C4C5D34DF7296991146CE24508366123AA809AB30B47977571C5D70397A93C723106D0A2C254714359DC7C9E13AE624C94932927924D20024CD638A01C8620023319662D80E05805625BC4A4006C78011F78D8B82E59F0CD4B32D6801669BE3EB0B96960DFF152005EC7C16CB",
	mem_init0 => X"9C8CA06AA05B63C89A59A3E4E80807B27A70B0006624C4AC4A0995CCD8CA20824CA272352720BCD900A6D79BFD9D0595EC0D044ABC8CC28E9AE946E3D2000A4EFA4F91915C6AC9D8570C292F10848189906127BCBE06FFE92DAFB4AAFB240D88DDBB7B207EFA17098E07684801BD45625A36BB62220506E171891964A31BED2215408676F600F490FAA59B488C7998CC8CCC28922AC62644EEBB432EEECB51B16CDEE7468681D6C31E4991CA3736E9ACB7531EC6D8BBCD453718101EA25D79278C6AC955A8A6140421573E413CF5A80AA1436D8B4C31A2AB26D2A61CE834248BAD5751BD429B4F61318427560CE39D492990013FD212081064E2FFF009FB997B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y12_N22
\inst|Z80|u0|IR[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~17_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\D[1]~input_o\) # ((!\inst|cpu_di_bus[3]~28_combout\)))) # (!\inst|cpu_di_bus~8_combout\ & (((\inst|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[1]~input_o\,
	datab => \inst|cpu_di_bus~8_combout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \inst|cpu_di_bus[3]~28_combout\,
	combout => \inst|Z80|u0|IR[1]~17_combout\);

-- Location: LCCOMB_X23_Y12_N18
\inst|Z80|u0|IR[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~23_combout\ = (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout\) # 
-- ((!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ & (((\inst|Z80|u0|IR[1]~17_combout\ & 
-- \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datab => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\,
	datac => \inst|Z80|u0|IR[1]~17_combout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst|Z80|u0|IR[1]~23_combout\);

-- Location: LCCOMB_X23_Y12_N20
\inst|Z80|u0|IR[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~24_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\inst|Z80|u0|IR[1]~21_combout\))) # (!\inst|cpu_di_bus~8_combout\ & (\inst|Z80|u0|IR[1]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus~8_combout\,
	datac => \inst|Z80|u0|IR[1]~23_combout\,
	datad => \inst|Z80|u0|IR[1]~21_combout\,
	combout => \inst|Z80|u0|IR[1]~24_combout\);

-- Location: LCCOMB_X23_Y7_N18
\inst|cpu_di_bus[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~19_combout\ = (\inst12|Address\(1) & ((\inst12|Address\(0)) # (!\inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datac => \inst12|Address\(0),
	datad => \inst12|Address\(1),
	combout => \inst|cpu_di_bus[3]~19_combout\);

-- Location: LCCOMB_X24_Y8_N10
\inst12|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~22_combout\ = (\inst12|Address\(3) & (!\inst12|Address\(0) & (\inst12|Address\(1) & !\inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~22_combout\);

-- Location: LCCOMB_X24_Y10_N30
\inst12|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~23_combout\ = (\inst12|Mux4~22_combout\ & (\inst|Z80|WR_n~q\ & (\inst|cpu_di_bus[3]~14_combout\ & !\inst|Z80|u0|A\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux4~22_combout\,
	datab => \inst|Z80|WR_n~q\,
	datac => \inst|cpu_di_bus[3]~14_combout\,
	datad => \inst|Z80|u0|A\(14),
	combout => \inst12|Mux4~23_combout\);

-- Location: FF_X24_Y10_N15
\inst12|Volume_C[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_C\(1));

-- Location: FF_X24_Y10_N1
\inst12|Period_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(1));

-- Location: LCCOMB_X24_Y10_N0
\inst|cpu_di_bus[1]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~59_combout\ = (\inst12|Address\(0) & (((\inst12|Address\(3))))) # (!\inst12|Address\(0) & ((\inst12|Address\(3) & (\inst12|Volume_C\(1))) # (!\inst12|Address\(3) & ((\inst12|Period_B\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(1),
	datab => \inst12|Address\(0),
	datac => \inst12|Period_B\(1),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[1]~59_combout\);

-- Location: LCCOMB_X25_Y6_N6
\inst12|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~20_combout\ = (!\inst12|Address\(2) & (!\inst12|Address\(3) & (\inst12|Address\(1) & \inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Address\(3),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(0),
	combout => \inst12|Mux4~20_combout\);

-- Location: LCCOMB_X23_Y10_N10
\inst12|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~21_combout\ = (\inst|Z80|WR_n~q\ & (!\inst|Z80|u0|A\(14) & (\inst12|Mux4~20_combout\ & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|WR_n~q\,
	datab => \inst|Z80|u0|A\(14),
	datac => \inst12|Mux4~20_combout\,
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~21_combout\);

-- Location: FF_X23_Y10_N25
\inst12|Period_B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(9));

-- Location: FF_X22_Y6_N3
\inst12|Period_E[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(1));

-- Location: LCCOMB_X23_Y10_N24
\inst|cpu_di_bus[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~60_combout\ = (\inst12|Address\(0) & ((\inst|cpu_di_bus[1]~59_combout\ & ((\inst12|Period_E\(1)))) # (!\inst|cpu_di_bus[1]~59_combout\ & (\inst12|Period_B\(9))))) # (!\inst12|Address\(0) & (\inst|cpu_di_bus[1]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(0),
	datab => \inst|cpu_di_bus[1]~59_combout\,
	datac => \inst12|Period_B\(9),
	datad => \inst12|Period_E\(1),
	combout => \inst|cpu_di_bus[1]~60_combout\);

-- Location: FF_X23_Y10_N23
\inst12|Enable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(1));

-- Location: LCCOMB_X22_Y9_N10
\inst12|Mux4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~34_combout\ = (!\inst12|Address\(3) & (\inst12|Address\(2) & (\inst12|Address\(1) & !\inst12|Address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(0),
	combout => \inst12|Mux4~34_combout\);

-- Location: LCCOMB_X22_Y10_N30
\inst12|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~24_combout\ = (\inst12|Mux4~34_combout\ & (\inst|Z80|WR_n~q\ & (!\inst|Z80|u0|A\(14) & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux4~34_combout\,
	datab => \inst|Z80|WR_n~q\,
	datac => \inst|Z80|u0|A\(14),
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~24_combout\);

-- Location: FF_X22_Y10_N15
\inst12|Period_N[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_N\(1));

-- Location: LCCOMB_X22_Y7_N28
\inst12|Period_C[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Period_C[1]~feeder_combout\ = \inst|AY_D_OUT[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|AY_D_OUT[1]~2_combout\,
	combout => \inst12|Period_C[1]~feeder_combout\);

-- Location: FF_X22_Y7_N29
\inst12|Period_C[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Period_C[1]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(1));

-- Location: FF_X23_Y6_N23
\inst12|Period_E[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(9));

-- Location: FF_X24_Y7_N19
\inst12|Period_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(1));

-- Location: LCCOMB_X24_Y8_N24
\inst12|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~25_combout\ = (\inst12|Address\(3) & (!\inst12|Address\(0) & (!\inst12|Address\(1) & !\inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(0),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst12|Mux4~25_combout\);

-- Location: LCCOMB_X24_Y6_N4
\inst12|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux4~26_combout\ = (\inst|Z80|WR_n~q\ & (\inst12|Mux4~25_combout\ & (!\inst|Z80|u0|A\(14) & \inst|cpu_di_bus[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|WR_n~q\,
	datab => \inst12|Mux4~25_combout\,
	datac => \inst|Z80|u0|A\(14),
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst12|Mux4~26_combout\);

-- Location: FF_X24_Y6_N3
\inst12|Volume_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_A\(1));

-- Location: LCCOMB_X24_Y7_N18
\inst|cpu_di_bus[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~61_combout\ = (\inst12|Address\(2) & (\inst12|Address\(3))) # (!\inst12|Address\(2) & ((\inst12|Address\(3) & ((\inst12|Volume_A\(1)))) # (!\inst12|Address\(3) & (\inst12|Period_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Address\(3),
	datac => \inst12|Period_A\(1),
	datad => \inst12|Volume_A\(1),
	combout => \inst|cpu_di_bus[1]~61_combout\);

-- Location: LCCOMB_X23_Y6_N22
\inst|cpu_di_bus[1]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~62_combout\ = (\inst12|Address\(2) & ((\inst|cpu_di_bus[1]~61_combout\ & ((\inst12|Period_E\(9)))) # (!\inst|cpu_di_bus[1]~61_combout\ & (\inst12|Period_C\(1))))) # (!\inst12|Address\(2) & (((\inst|cpu_di_bus[1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(1),
	datab => \inst12|Address\(2),
	datac => \inst12|Period_E\(9),
	datad => \inst|cpu_di_bus[1]~61_combout\,
	combout => \inst|cpu_di_bus[1]~62_combout\);

-- Location: LCCOMB_X22_Y10_N14
\inst|cpu_di_bus[1]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~63_combout\ = (\inst|cpu_di_bus[3]~20_combout\ & ((\inst|cpu_di_bus[3]~19_combout\) # ((\inst12|Period_N\(1))))) # (!\inst|cpu_di_bus[3]~20_combout\ & (!\inst|cpu_di_bus[3]~19_combout\ & ((\inst|cpu_di_bus[1]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~20_combout\,
	datab => \inst|cpu_di_bus[3]~19_combout\,
	datac => \inst12|Period_N\(1),
	datad => \inst|cpu_di_bus[1]~62_combout\,
	combout => \inst|cpu_di_bus[1]~63_combout\);

-- Location: LCCOMB_X23_Y10_N22
\inst|cpu_di_bus[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[1]~64_combout\ = (\inst|cpu_di_bus[3]~19_combout\ & ((\inst|cpu_di_bus[1]~63_combout\ & ((\inst12|Enable\(1)))) # (!\inst|cpu_di_bus[1]~63_combout\ & (\inst|cpu_di_bus[1]~60_combout\)))) # (!\inst|cpu_di_bus[3]~19_combout\ & 
-- (((\inst|cpu_di_bus[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~19_combout\,
	datab => \inst|cpu_di_bus[1]~60_combout\,
	datac => \inst12|Enable\(1),
	datad => \inst|cpu_di_bus[1]~63_combout\,
	combout => \inst|cpu_di_bus[1]~64_combout\);

-- Location: LCCOMB_X23_Y12_N12
\inst|Z80|u0|IR[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~19_combout\ = ((\inst|cpu_di_bus[1]~64_combout\) # ((\inst|cpu_di_bus[3]~88_combout\ & \inst|cpu_di_bus[3]~28_combout\))) # (!\inst|cpu_di_bus[3]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~88_combout\,
	datab => \inst|cpu_di_bus[3]~28_combout\,
	datac => \inst|cpu_di_bus[3]~29_combout\,
	datad => \inst|cpu_di_bus[1]~64_combout\,
	combout => \inst|Z80|u0|IR[1]~19_combout\);

-- Location: LCCOMB_X23_Y12_N10
\inst|Z80|u0|IR[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~20_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((\inst|Z80|u0|IR[1]~18_combout\ & \inst|Z80|u0|IR[1]~19_combout\)))) # (!\inst|cpu_di_bus[3]~88_combout\ & ((\inst|Z80|u0|IR[1]~17_combout\ & ((\inst|Z80|u0|IR[1]~19_combout\))) # 
-- (!\inst|Z80|u0|IR[1]~17_combout\ & (\inst|Z80|u0|IR[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR[1]~17_combout\,
	datab => \inst|cpu_di_bus[3]~88_combout\,
	datac => \inst|Z80|u0|IR[1]~18_combout\,
	datad => \inst|Z80|u0|IR[1]~19_combout\,
	combout => \inst|Z80|u0|IR[1]~20_combout\);

-- Location: LCCOMB_X23_Y12_N2
\inst|Z80|u0|IR[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~2_combout\ = (\inst|cpu_di_bus~8_combout\ & (\inst|Z80|u0|IR[1]~22_combout\ & ((\inst|Z80|u0|IR[1]~24_combout\) # (\inst|Z80|u0|IR[1]~20_combout\)))) # (!\inst|cpu_di_bus~8_combout\ & (((\inst|Z80|u0|IR[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR[1]~22_combout\,
	datab => \inst|Z80|u0|IR[1]~24_combout\,
	datac => \inst|cpu_di_bus~8_combout\,
	datad => \inst|Z80|u0|IR[1]~20_combout\,
	combout => \inst|Z80|u0|IR[1]~2_combout\);

-- Location: LCCOMB_X23_Y12_N6
\inst|Z80|u0|IR[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[1]~feeder_combout\ = \inst|Z80|u0|IR[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[1]~2_combout\,
	combout => \inst|Z80|u0|IR[1]~feeder_combout\);

-- Location: FF_X23_Y12_N7
\inst|Z80|u0|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[1]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(1));

-- Location: LCCOMB_X24_Y18_N16
\inst|Z80|u0|mcode|Mux244~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux244~0_combout\ = (!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux244~0_combout\);

-- Location: LCCOMB_X28_Y15_N8
\inst|Z80|u0|mcode|Mux290~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux290~2_combout\ = (\inst|Z80|u0|Equal3~2_combout\ & (\inst|Z80|u0|process_0~2_combout\ & (\inst|Z80|u0|mcode|Mux244~0_combout\ & !\inst|Z80|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal3~2_combout\,
	datab => \inst|Z80|u0|process_0~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux290~2_combout\);

-- Location: LCCOMB_X28_Y15_N16
\inst|Z80|u0|mcode|Mux290~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux290~3_combout\ = (\inst|Z80|u0|mcode|Mux290~2_combout\) # ((!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|ISet\(0) & \inst|Z80|u0|mcode|Mux103~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|mcode|Mux290~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux103~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux290~3_combout\);

-- Location: LCCOMB_X22_Y11_N8
\inst|Z80|u0|A[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~55_combout\ = (!\inst|Z80|u0|mcode|Mux297~0_combout\ & !\inst|Z80|u0|A[14]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|mcode|Mux297~0_combout\,
	datad => \inst|Z80|u0|A[14]~7_combout\,
	combout => \inst|Z80|u0|A[14]~55_combout\);

-- Location: LCCOMB_X22_Y11_N30
\inst|Z80|u0|A[4]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[4]~59_combout\ = ((!\inst|Z80|u0|mcode|Mux290~3_combout\ & (!\inst|Z80|u0|A[14]~55_combout\ & !\inst|Z80|u0|A[4]~58_combout\))) # (!\inst|Z80|u0|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|mcode|Mux290~3_combout\,
	datac => \inst|Z80|u0|A[14]~55_combout\,
	datad => \inst|Z80|u0|A[4]~58_combout\,
	combout => \inst|Z80|u0|A[4]~59_combout\);

-- Location: LCCOMB_X18_Y11_N14
\inst|Z80|u0|A~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~85_combout\ = (\inst|Z80|u0|A[14]~12_combout\ & (((!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\) # (!\inst|Z80|u0|SP\(1))))) # (!\inst|Z80|u0|A[14]~12_combout\ & (\inst|Z80|DI_Reg\(1) & ((\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(1),
	datab => \inst|Z80|u0|SP\(1),
	datac => \inst|Z80|u0|A[14]~12_combout\,
	datad => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \inst|Z80|u0|A~85_combout\);

-- Location: LCCOMB_X22_Y11_N28
\inst|Z80|u0|A~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~86_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|A~85_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\inst|Z80|u0|A~85_combout\ & ((\inst|Z80|u0|PC\(1)))) # (!\inst|Z80|u0|A~85_combout\ & 
-- (\inst|Z80|u0|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add1~2_combout\,
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|PC\(1),
	datad => \inst|Z80|u0|A~85_combout\,
	combout => \inst|Z80|u0|A~86_combout\);

-- Location: LCCOMB_X22_Y11_N2
\inst|Z80|u0|A~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~87_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|TmpAddr\(1)) # ((\inst|Z80|u0|A[4]~59_combout\)))) # (!\inst|Z80|u0|A[4]~60_combout\ & (((!\inst|Z80|u0|A[4]~59_combout\ & \inst|Z80|u0|A~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(1),
	datab => \inst|Z80|u0|A[4]~60_combout\,
	datac => \inst|Z80|u0|A[4]~59_combout\,
	datad => \inst|Z80|u0|A~86_combout\,
	combout => \inst|Z80|u0|A~87_combout\);

-- Location: LCCOMB_X22_Y11_N16
\inst|Z80|u0|A~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~88_combout\ = (\inst|Z80|u0|A[4]~59_combout\ & ((\inst|Z80|u0|A~87_combout\ & ((\inst|Z80|u0|R\(1)))) # (!\inst|Z80|u0|A~87_combout\ & (\inst|Z80|u0|Regs|Mux46~4_combout\)))) # (!\inst|Z80|u0|A[4]~59_combout\ & 
-- (((\inst|Z80|u0|A~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[4]~59_combout\,
	datab => \inst|Z80|u0|Regs|Mux46~4_combout\,
	datac => \inst|Z80|u0|R\(1),
	datad => \inst|Z80|u0|A~87_combout\,
	combout => \inst|Z80|u0|A~88_combout\);

-- Location: FF_X23_Y11_N1
\inst|Z80|u0|A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	asdata => \inst|Z80|u0|A~88_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(1));

-- Location: M9K_X15_Y9_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"77A47C739FF6A22B8B5CDC49E748E9C739BDE6756DB4D22437E74183E12400CBF7D3C6CC8C7841AB49CC538E8A72F2E73C64D2DF3662B19407D7D299CBEDEF3E7DA5F4A8458A9451315B681ADA9AB0D63218DFB77D3353C32837E954604B9D98144A4566F47B73C95BE6CDB9E664D536762E9224D70F9A5C374B4D1CAB8DF527023170C5DBCC2B6AD72B8E4CCC94DAA079D8BA64E3384337426E7F274CC88A373AB1F9007B8A7F2936D16234F9BF9B6BABD48FCE74047C1E738C5B303E815BA720C76D6362915156A7671331CE657011862E594E46A6D99992E2D640D766869389A4D43867379AB880C1ACE279E8DA4B3A9063A0B320F65E536B8EAF9CBB9C76",
	mem_init2 => X"9A2921ED6AA0CC8387B267B9E7A182720833CEE061E6450C8E4A72E3C087F21A0AD005E832924E92429C091D167806C10041AF32DDE13A669990457D098CC2FE3AC884B1E69101135CD080022451F20884CCB9CD203C141402A5AD293C3BABA95ADFAF6726384795A7656B753D2369B9EB5595BAA722012DF8DCFBF15BF46D6EB755D1CBF0DCF6FD40BEEC16EAB4A6D16839C98CBE9DA342FC69FB709F8E79993B9DDFE4F83A56E124BF5BCE9B34FCAA67E49B3A42E19184B6C9F07349210436293A130C900FBA4EA70D2BA25B343C5B026D8E8766A4E4267CDAEC99E830D2307D94E6ED80D6722F3989B91E31C63B64C363DCE71A861C14382E270FC02878C7",
	mem_init1 => X"386BA04EF97A3F8551DAD9D24A8D259A03ECFF5AB81B1C31DFDAE10100544F8CF1A8CCFC0C7A15BD9E7C2557CB00BF2584E16AAD13D7EDB525A85ABF90C0136DD195D748900C29DF7F381280A9738CDC3BF5BBF937D3A4D99CE2ACCD97CEF2C7F00030AFDB7F22E68CBAA4D9BE7633D3B53E90E4B124422A2A4454BACA5A8DC9352CD1DAFC910CC504334DF9E6F1F4F30161A36293C85CCF1CA13994ED29D34A5699692496359B8E67A7E74D9A0FC504C8465638CF74A1AF9185921A7D2629893091900604017933442359491FBAB63F346F0C5EC8E3A531984B09E605A30A0627271C28420E47B8DEC74738FC3EDF9FBD40EC09FC7B4D3A1475BE433705FB5F",
	mem_init0 => X"973FED2E9BEDBA474B70B121A8D60F3B4EE3F1A238FB3B730EDAEE74EC632DB4D7779D7B79D1C75DF87378E98719C1AF38B1B801C71D180CE86370AE9C2BF38CF84DBBB9878C55457324E92D3DAE91D729AC76BBAD4C6EECA74DAB5EE9A175EE34ABEB9DFAA4853910C9965C158947081CA41402E8E65478737F73BB629AAE2EE51D405CAF70F622DD4599602D7910DCAC8214B2A4202510C593202C8B164C8DF6369572C3BB8AA1984A8D12F776E224ECEEB21F97FCD6C0CF17A044EC2BBF0571A553CCDD8ABA79BD27B7AF735ED2D34F1EF3A81A160C9ECB1B1FAE6EDEEFF99E28CC30C7C2553DED3378D655AD194B2E6C1CFFED700F6713D9F8F33EFC361A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y14_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"24011A703855D4A815CE4ECEC6CED765C4480193C2DCF8C0B6B95367B647633332B395BCAD5B0A5B35329485D6A68C7A3C1A7531F8DA7F773623B1ECC65B94F556956C0DFE6ECA59364C9BA7F368DCC1E612854C2A26EDB227F80AB74CD591E1E299C7E670A2FDEA35B0CFCD8491F6ED9B1B088B4A8A4255C6A5509804E4E4E02440CE11C939BA737708000B59949A7169A6DB384FA9C065355D15B841C91029730BD4B915CC3A61BCCDF7E66FDB3216A11101B544C8CE7190C02134620D628008005894B320914F0E5600D8E0315B3829451A632B315B8C045A6751A2903C23E00A014AF00C3823B710060708501D5E2BD65D2A0F18940CA30E401E12400FF2",
	mem_init2 => X"4212F02E96A85CBC7EDBE6810179021696715FCDE050C11B496ABA80FEBB0A153804362FA2DF5561D5D56B12E7334954A42B7C8C406781CF0696F0696F0696F5A2C2449A5DA5F65248B37EBF2D46E80D9EF8D0EF9E7003D9EDC04D8D6E2ABD15604D052256149DD7BB4A3485B6AEB016B7EFBEF14CFFB5E11EED1DB066C870EDA7C1D91A46367A6514D306481122911917C2B2983C141D4016DE8BBDA2CE5D631A8FED4108C02409C90120B7A8431E889AE70C021A10B03818F71C0906BB8039F0BA57AAB23EB6A0B071FC6A5B2AD675286BCD4C694172DD0827AE70C435072D5B414E7DCC2105C150E56672A0696761652E55CCE514340EC594897A8D8567DE",
	mem_init1 => X"B61CB9208F25CC23B8DB8078F10CD650306E459B5BD8B4AE4A9C6302305C000000000C183F9AC69672D1E7E3593BCF5C8BA5358AD2CB696336A2D34B1392DA33207372A2E36808DDA921D5A0CCDDEB84E18FDEB33545E6C68560B430280F7B6B11922EFF7B18F37EF0428B22C903581B6181B60F8340F1A0681F499258C90F1921931F57EAF21A0C5ED018C0554196E34F21E0C65B217A4AC15768F18B57B8DC6E0F3058058886040760530203B01580EC1A6162286D910E58881B645D0C5741F98F385600B1EF9FCEE6F0F7CFEE86F0084F3EF5A7015BB0D12EB06BB0010967D0BD309801A39E87F6CD2643C1B6EAD48D6362CC907228DD7963ABD762EB3104",
	mem_init0 => X"5A320A5B49A94271C2F0026B6009369016D000DA60169216FF7A473F2B372B300CB97A0E785D867D8BCB376AF017AC987BE36C579F533F0AD3FBB209CCB878B6149EAB54B5E16CA55BB4D5E13F83303FE6F8D0E882892DB092A5291F4F5B30153B5333786DC36F84580D8218F6D80D29755305C15650E3333333213ACE8A73534CCE9BBEA52C295B4F08DED70036DBD3D00783200670E06E70917913BE9465CDB0C2C8CB69D9DB3F460AAB2DC5B905B5576FAC671D6F9843DD2D644D01CDE9AE7674BB9614266DCDCCD9D00927EA51FE9513E11CF03D411F427FF80030623985C8BE18BEA07C082056E10C6DB788DB7DBC47DB3BF12FFD4FE0AEDB40AEA9A358",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y7_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D735ADABBB65EAE576DCDB55551F6DEDB87BFF7A8BC04002748040523ADB1F5012C01FF648FA9C37FC200FB7F85BDB7F1C21300E09106064845C37F0F93FC03DB7F123084C16020C4C90876DCDBFFD551F6DB7294FDF7DB6DEB399CB8AFDE0904A2833FFFEFB6DCA1395F0BB7A822D380E452B30FFF1087FC0E843FE849090FCA1A92121FFE2B815F0F42679C64E484D29A2532A00B04C04C443496712D2895C4B7C216B9B893CE91C38E737BCAE9FC674583AFDF4F3BA44FCF083569398A71D7A7A489F9F6FE7DF3EDA4DF1249C42E705C9890111BCB476F9B17E7265DD56E3CE0240570BD5C2FAF3A23713E1CBB79856D5AE4BC3DB3B2536A827EE85D2A7D9",
	mem_init2 => X"C2D17A666E046C7F274CB2F957736B1FB0016DA13291ED0C92D993F78DBABD48FCE74046C0A61BC2298A3051C2446204DF629452447383616AB9036C5820F33310C0C3945A41A3AD342EF25988CB4CD10759FC6913D328C8C72B28DCA47D9DB9876D363A723196DA69BB8EBDB8E8C3AEFC399874C18CE0D79D2439C12230E3A301F7031B85653813DC512AB9113869EA060C91C81885782D264604F4228428E87C86005D099C4A270846BE4C47D2112F8608EA014908D7929F1F8EC34EB24E52A54892EE21AA8B38D85573E8A5956355CB2AC001550054054105104451415541114144011500113BEBBBD501FFC697FC8B74BE23A5B7643720A1A0E9B741BEC8",
	mem_init1 => X"B843FD6A1A0D896EB674A335649C800B4FE697FC8BB2592DD5D7D7D7D5D4FC1B191C7FF8FEC6FF48E96E97FFD7F8BA39D7BDBFF1A8DACA2CFF5D5E275244A2B3E0526AFFBF851800D070336C8C17FF3A71BC205E8002E26EEFB6071E8CE4EBFF2AC4CE326EF2CE8C4D796E97E26FF131AA8486C83D5D15719A4C29A4CFDFD3F7FF3F2E97FBC7F15DEFE9CEC6B5138C60D506C7EA30080FF2254D231FE14B9C75E89911B63636EEACF816F16DAE8E96E96ECECE8DBECC01B6CDF77FDEEA0066E8E98662CD96DA26FE667FF76CB6C7894022DF281EA0E830C08FF1222B0F0629861B080C0616718F38C297BBF8AC02260B9CF49C4E0D9CAB090D1B09C6C024A8CE",
	mem_init0 => X"70D10312604B5448CB65B298073A04B28B0A319A0BB8B45A298070514E42A9577E7494ECD8204601D42D42672CF8121B2369A43C1DF234F20E0A903C5CF8674D0ADD983DB6DF67675D29C101057342A3DC141442F695F8DF8DDF1CBEBD5B18AD3AB45CEDD5644A9AC0574BA5AEA5BBAAAAEBF0011228F904A867884CCB94D6643CA0C94DA2D07393197D3B768BD35CD7E7634FDB84FC72F50F25309200DAC39DDB52D5BCF25BA0E824CF7770423082C0DA3B96BF478527E7A772A99F92E66CE90B8646129B2413A20282672692421436DF494E662BF4B400E750204812000D860E77E2373F00E88053194EB2101CB404828AD80900E4B8111126060101010400",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N4
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout\);

-- Location: M9K_X15_Y5_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8102080042447C443C0C3C402004FC1838787840407A00707C02487E444878428008004042460424402040024A3242124220044022404208520A4A24424A125A0A1028440000524A0A4A4A204A5240460800100010540042002064547E06000000000000000000000000000000400000856018201DB0516DAAA1FFB5B6DB9241800000010B5027B80304A59CC71CE149C71CB93D304D209B4C3C61EE9819010783B12A14AAB0000B94E92B449483685A51C3067714EA0CC5B1ABA46688C027AB8C0B50A206C4021E1903C4C176A1A6F73DC560082018912E4371620ACEFC54CB8C2BE27DCB42742742D16797139575DF9649C25019C244097049C2B2DC8D93C4",
	mem_init2 => X"A111466C9493A2A7CA2204102414CC798BF0EEC2995A4814580BD07585585ED92E5172E82E845070000A846100500E84EA1803B8B07B99E1DC75BE6419674597B38F54EB9091AE3320201EE395AD63902282A031CE3E87CC902954AA515D5D6B6A855EC94CFEC4E0172C59A7D054F8F9F4356C312C204E40B05E2059407C8DC84683814663FB910969D1D631A952B381B7F635A33FD38D5CF15DF47D057F7FF555B555C2278100000A24804D7D98EB98602733818A12094F0B6515022CB40002464C92242004E0AE8518E001D124A7628010115D23C30462FC00A014A12133582A191E00538FC8A5004036A959ACB7A463D23E419EA06B744006385455A71250",
	mem_init1 => X"6C60009CA281AEACDC1762945981B869F93D683EAF4AC7EE52412E85B60B91CD03AD0025F0D509F63202D877ECD8BF8005451F7BD37367CF0BD9B79850A7D80A8CF14A288EAE3BFE00FB2DB45080D4A50C58263A3B398DD51AB9CB554ECAA7B2E73D9D6D2C265859DB844C2C1952AD10241100174FE0444E6707D80A098D8585AAAC4802B74190FB007C0C0206186AFC1B3A2A46864F26118ED1D03ACB1062B7315502751655F60070E6B2C50609369611365AD1E3352327320331A51818030C7D8C4C59396600DC0C420495A0D987501490002BAD38012E20620D556A230B1796450B74E95A860FF3E434C65F1308F16F92395816B914F0CE870C1323347A4E",
	mem_init0 => X"7FC8531A7A319F3EBFC1383FFCDB0E09BD288288B078B4AD220B6FA934CF6187D972662C0D31E34E63B31CFC6EB4B35A69B67D85489E62AA99899A94F6800FDBA5D31B86A0288D29CE2EAAFF86A6A9F3000082293E6BB54F06698ECCB199973EDA00FADB1D3A630BA18050635DE7DCB13B9B86E0CE6E08DC46331A352F716E3C441A0CC068A0823F8668A00621B779DE35FEC004050469F34866AEE766743D8C00FDF3B9B8DE5B76E97F8D32F0F39E4CAC68D9BBB68EA3915F6225F932CAAFDAD6E60DC661155EC9E80F8CEE659F19CC554B2C67C33EDCDA63BAD91B7D1842A7177AF49DF118FE47ACE3344964FD4ADCFBB543F7729CCB340866D1157B6CCDDB",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N18
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout\ = (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout\ & (((\inst|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout\) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout\ & (\inst|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & 
-- ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datab => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout\);

-- Location: LCCOMB_X23_Y7_N12
\inst12|Period_C[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Period_C[10]~feeder_combout\ = \inst|AY_D_OUT[2]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|AY_D_OUT[2]~4_combout\,
	combout => \inst12|Period_C[10]~feeder_combout\);

-- Location: FF_X23_Y7_N13
\inst12|Period_C[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Period_C[10]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|Mux4~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(10));

-- Location: FF_X25_Y6_N15
\inst12|Shape[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Shape\(2));

-- Location: FF_X24_Y6_N7
\inst12|Volume_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_B\(2));

-- Location: FF_X25_Y6_N25
\inst12|Period_A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(10));

-- Location: LCCOMB_X25_Y6_N24
\inst|cpu_di_bus[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~25_combout\ = (\inst12|Address\(2) & (((\inst12|Address\(3))))) # (!\inst12|Address\(2) & ((\inst12|Address\(3) & (\inst12|Volume_B\(2))) # (!\inst12|Address\(3) & ((\inst12|Period_A\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Volume_B\(2),
	datac => \inst12|Period_A\(10),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[2]~25_combout\);

-- Location: LCCOMB_X25_Y6_N14
\inst|cpu_di_bus[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~26_combout\ = (\inst12|Address\(2) & ((\inst|cpu_di_bus[2]~25_combout\ & ((\inst12|Shape\(2)))) # (!\inst|cpu_di_bus[2]~25_combout\ & (\inst12|Period_C\(10))))) # (!\inst12|Address\(2) & (((\inst|cpu_di_bus[2]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Period_C\(10),
	datac => \inst12|Shape\(2),
	datad => \inst|cpu_di_bus[2]~25_combout\,
	combout => \inst|cpu_di_bus[2]~26_combout\);

-- Location: LCCOMB_X31_Y11_N8
\inst|zxkey|Decoder1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~22_combout\ = (!\inst|zxkey|zx_kb\(4) & \inst|zxkey|zx_kb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|zx_kb\(0),
	combout => \inst|zxkey|Decoder1~22_combout\);

-- Location: LCCOMB_X32_Y11_N2
\inst|zxkey|Decoder1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~39_combout\ = (!\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(3) & (\inst|zxkey|zx_kb\(1) & \inst|zxkey|Decoder1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(1),
	datad => \inst|zxkey|Decoder1~22_combout\,
	combout => \inst|zxkey|Decoder1~39_combout\);

-- Location: LCCOMB_X31_Y10_N12
\inst|zxkey|Decoder1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~20_combout\ = (!\inst|zxkey|zx_kb\(5) & \inst|zxkey|Decoder1~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|Decoder1~19_combout\,
	combout => \inst|zxkey|Decoder1~20_combout\);

-- Location: LCCOMB_X32_Y10_N8
\inst|zxkey|keymatrix[2][2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][2]~8_combout\ = (\inst|zxkey|Decoder1~39_combout\ & ((\inst|zxkey|Decoder1~20_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|Decoder1~20_combout\ & ((\inst|zxkey|keymatrix[2][2]~q\))))) # 
-- (!\inst|zxkey|Decoder1~39_combout\ & (((\inst|zxkey|keymatrix[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~39_combout\,
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[2][2]~q\,
	datad => \inst|zxkey|Decoder1~20_combout\,
	combout => \inst|zxkey|keymatrix[2][2]~8_combout\);

-- Location: FF_X32_Y10_N9
\inst|zxkey|keymatrix[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[2][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[2][2]~q\);

-- Location: LCCOMB_X31_Y10_N14
\inst|zxkey|Decoder1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~23_combout\ = (!\inst|zxkey|zx_kb\(1) & !\inst|zxkey|zx_kb\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|zx_kb\(1),
	datad => \inst|zxkey|zx_kb\(3),
	combout => \inst|zxkey|Decoder1~23_combout\);

-- Location: LCCOMB_X30_Y10_N26
\inst|zxkey|Selector36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~3_combout\ = (\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|ex_code~q\ & \inst|zxkey|zx_kb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|ex_code~q\,
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Selector36~3_combout\);

-- Location: LCCOMB_X31_Y10_N20
\inst|zxkey|Selector36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~4_combout\ = (\inst|zxkey|Decoder1~23_combout\ & ((\inst|zxkey|Selector36~3_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Selector36~3_combout\ & (\inst|zxkey|keymatrix[3][2]~q\)))) # 
-- (!\inst|zxkey|Decoder1~23_combout\ & (\inst|zxkey|keymatrix[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[3][2]~q\,
	datab => \inst|zxkey|Decoder1~23_combout\,
	datac => \inst|zxkey|Selector36~3_combout\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|Selector36~4_combout\);

-- Location: LCCOMB_X31_Y10_N26
\inst|zxkey|Selector36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~5_combout\ = (\inst|zxkey|zx_kb\(0) & (((\inst|zxkey|zx_kb\(5)) # (\inst|zxkey|keymatrix[3][2]~q\)))) # (!\inst|zxkey|zx_kb\(0) & (\inst|zxkey|Selector36~4_combout\ & (!\inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|Selector36~4_combout\,
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|keymatrix[3][2]~q\,
	combout => \inst|zxkey|Selector36~5_combout\);

-- Location: LCCOMB_X30_Y10_N16
\inst|zxkey|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~2_combout\ = (\inst|zxkey|zx_kb\(6) & (\inst|zxkey|ex_code~q\ & (!\inst|zxkey|zx_kb\(3) & !\inst|zxkey|zx_kb\(1)))) # (!\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|ex_code~q\ & (\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|ex_code~q\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|Selector36~2_combout\);

-- Location: LCCOMB_X31_Y10_N18
\inst|zxkey|Selector36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~9_combout\ = (\inst|zxkey|zx_kb\(4) & ((\inst|zxkey|Selector36~2_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Selector36~2_combout\ & (\inst|zxkey|keymatrix[3][2]~q\)))) # (!\inst|zxkey|zx_kb\(4) & 
-- (\inst|zxkey|keymatrix[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[3][2]~q\,
	datab => \inst|zxkey|zx_kb\(4),
	datac => \inst|zxkey|Selector36~2_combout\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|Selector36~9_combout\);

-- Location: LCCOMB_X30_Y12_N6
\inst|zxkey|numlock~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|numlock~2_combout\ = \inst|zxkey|numlock~q\ $ (((\inst|zxkey|state.0100~q\ & (\inst|zxkey|numlock~1_combout\ & \inst|zxkey|numlock~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|state.0100~q\,
	datab => \inst|zxkey|numlock~1_combout\,
	datac => \inst|zxkey|numlock~q\,
	datad => \inst|zxkey|numlock~0_combout\,
	combout => \inst|zxkey|numlock~2_combout\);

-- Location: FF_X30_Y12_N7
\inst|zxkey|numlock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|numlock~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|numlock~q\);

-- Location: LCCOMB_X30_Y10_N24
\inst|zxkey|Selector36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~6_combout\ = (\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|ex_code~q\ & (!\inst|zxkey|numlock~q\ & \inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|ex_code~q\,
	datac => \inst|zxkey|numlock~q\,
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Selector36~6_combout\);

-- Location: LCCOMB_X31_Y10_N0
\inst|zxkey|Selector36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~7_combout\ = (\inst|zxkey|Selector36~6_combout\ & ((\inst|zxkey|Decoder1~23_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~23_combout\ & (\inst|zxkey|keymatrix[3][2]~q\)))) # 
-- (!\inst|zxkey|Selector36~6_combout\ & (\inst|zxkey|keymatrix[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[3][2]~q\,
	datab => \inst|zxkey|Selector36~6_combout\,
	datac => \inst|zxkey|Decoder1~23_combout\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|Selector36~7_combout\);

-- Location: LCCOMB_X31_Y10_N10
\inst|zxkey|Selector36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector36~8_combout\ = (\inst|zxkey|Selector36~5_combout\ & (((\inst|zxkey|Selector36~7_combout\) # (!\inst|zxkey|zx_kb\(5))))) # (!\inst|zxkey|Selector36~5_combout\ & (\inst|zxkey|Selector36~9_combout\ & (\inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Selector36~5_combout\,
	datab => \inst|zxkey|Selector36~9_combout\,
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|Selector36~7_combout\,
	combout => \inst|zxkey|Selector36~8_combout\);

-- Location: LCCOMB_X32_Y10_N6
\inst|zxkey|keymatrix[3][2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][2]~9_combout\ = (\inst|zxkey|zx_kb\(2) & ((\inst|zxkey|keymatrix[7][4]~5_combout\ & (\inst|zxkey|Selector36~8_combout\)) # (!\inst|zxkey|keymatrix[7][4]~5_combout\ & ((\inst|zxkey|keymatrix[3][2]~q\))))) # (!\inst|zxkey|zx_kb\(2) 
-- & (((\inst|zxkey|keymatrix[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Selector36~8_combout\,
	datab => \inst|zxkey|zx_kb\(2),
	datac => \inst|zxkey|keymatrix[3][2]~q\,
	datad => \inst|zxkey|keymatrix[7][4]~5_combout\,
	combout => \inst|zxkey|keymatrix[3][2]~9_combout\);

-- Location: FF_X32_Y10_N7
\inst|zxkey|keymatrix[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[3][2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[3][2]~q\);

-- Location: LCCOMB_X32_Y10_N28
\inst|zxkey|zx_kb_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~1_combout\ = (\inst|Z80|u0|A\(12) & (!\inst|Z80|u0|A\(13) & (\inst|zxkey|keymatrix[2][2]~q\))) # (!\inst|Z80|u0|A\(12) & ((\inst|zxkey|keymatrix[3][2]~q\) # ((!\inst|Z80|u0|A\(13) & \inst|zxkey|keymatrix[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(12),
	datab => \inst|Z80|u0|A\(13),
	datac => \inst|zxkey|keymatrix[2][2]~q\,
	datad => \inst|zxkey|keymatrix[3][2]~q\,
	combout => \inst|zxkey|zx_kb_out~1_combout\);

-- Location: LCCOMB_X30_Y9_N8
\inst|zxkey|Decoder1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~40_combout\ = (!\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(3) & (\inst|zxkey|zx_kb\(5) & \inst|zxkey|Decoder1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|Decoder1~26_combout\,
	combout => \inst|zxkey|Decoder1~40_combout\);

-- Location: LCCOMB_X30_Y9_N22
\inst|zxkey|keymatrix[5][2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[5][2]~13_combout\ = (\inst|zxkey|Decoder1~40_combout\ & ((\inst|zxkey|zx_kb\(4) & (\inst|zxkey|keymatrix[5][2]~q\)) # (!\inst|zxkey|zx_kb\(4) & ((\inst|zxkey|press_release~q\))))) # (!\inst|zxkey|Decoder1~40_combout\ & 
-- (((\inst|zxkey|keymatrix[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~40_combout\,
	datab => \inst|zxkey|zx_kb\(4),
	datac => \inst|zxkey|keymatrix[5][2]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[5][2]~13_combout\);

-- Location: FF_X30_Y9_N23
\inst|zxkey|keymatrix[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[5][2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[5][2]~q\);

-- Location: LCCOMB_X30_Y9_N12
\inst|zxkey|Decoder1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~25_combout\ = (\inst|zxkey|zx_kb\(5) & !\inst|zxkey|zx_kb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|zx_kb\(0),
	combout => \inst|zxkey|Decoder1~25_combout\);

-- Location: LCCOMB_X30_Y9_N30
\inst|zxkey|keymatrix~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix~10_combout\ = (\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(3) & !\inst|zxkey|zx_kb\(4)))) # (!\inst|zxkey|zx_kb\(2) & (\inst|zxkey|zx_kb\(6) & (\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|zx_kb\(6),
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|keymatrix~10_combout\);

-- Location: LCCOMB_X30_Y9_N10
\inst|zxkey|keymatrix[4][2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][2]~11_combout\ = (\inst|zxkey|Decoder1~25_combout\ & (\inst|zxkey|zx_kb\(1) & (\inst|zxkey|keymatrix~10_combout\ & \inst|zxkey|Decoder1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~25_combout\,
	datab => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|keymatrix~10_combout\,
	datad => \inst|zxkey|Decoder1~24_combout\,
	combout => \inst|zxkey|keymatrix[4][2]~11_combout\);

-- Location: LCCOMB_X30_Y9_N28
\inst|zxkey|keymatrix[4][2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][2]~12_combout\ = (\inst|zxkey|keymatrix[4][2]~11_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[4][2]~11_combout\ & (\inst|zxkey|keymatrix[4][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[4][2]~11_combout\,
	datac => \inst|zxkey|keymatrix[4][2]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[4][2]~12_combout\);

-- Location: FF_X30_Y9_N29
\inst|zxkey|keymatrix[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[4][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[4][2]~q\);

-- Location: LCCOMB_X30_Y9_N20
\inst|zxkey|zx_kb_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~2_combout\ = (\inst|Z80|u0|A\(10) & (!\inst|Z80|u0|A\(11) & ((\inst|zxkey|keymatrix[4][2]~q\)))) # (!\inst|Z80|u0|A\(10) & ((\inst|zxkey|keymatrix[5][2]~q\) # ((!\inst|Z80|u0|A\(11) & \inst|zxkey|keymatrix[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(10),
	datab => \inst|Z80|u0|A\(11),
	datac => \inst|zxkey|keymatrix[5][2]~q\,
	datad => \inst|zxkey|keymatrix[4][2]~q\,
	combout => \inst|zxkey|zx_kb_out~2_combout\);

-- Location: LCCOMB_X31_Y9_N24
\inst|zxkey|Decoder1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~27_combout\ = (!\inst|zxkey|zx_kb\(6) & (\inst|zxkey|Decoder1~24_combout\ & \inst|zxkey|zx_kb\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|zx_kb\(6),
	datac => \inst|zxkey|Decoder1~24_combout\,
	datad => \inst|zxkey|zx_kb\(5),
	combout => \inst|zxkey|Decoder1~27_combout\);

-- Location: LCCOMB_X31_Y9_N2
\inst|zxkey|Decoder1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~28_combout\ = (\inst|zxkey|Decoder1~21_combout\ & (\inst|zxkey|Decoder1~27_combout\ & (!\inst|zxkey|zx_kb\(4) & !\inst|zxkey|zx_kb\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~21_combout\,
	datab => \inst|zxkey|Decoder1~27_combout\,
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|zx_kb\(3),
	combout => \inst|zxkey|Decoder1~28_combout\);

-- Location: LCCOMB_X31_Y9_N20
\inst|zxkey|keymatrix[6][2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[6][2]~14_combout\ = (\inst|zxkey|zx_kb\(0) & ((\inst|zxkey|Decoder1~28_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~28_combout\ & (\inst|zxkey|keymatrix[6][2]~q\)))) # (!\inst|zxkey|zx_kb\(0) & 
-- (((\inst|zxkey|keymatrix[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|Decoder1~28_combout\,
	datac => \inst|zxkey|keymatrix[6][2]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[6][2]~14_combout\);

-- Location: FF_X31_Y9_N21
\inst|zxkey|keymatrix[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[6][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[6][2]~q\);

-- Location: LCCOMB_X31_Y9_N30
\inst|zxkey|keymatrix[7][2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][2]~15_combout\ = (\inst|zxkey|zx_kb\(0) & (((\inst|zxkey|keymatrix[7][2]~q\)))) # (!\inst|zxkey|zx_kb\(0) & ((\inst|zxkey|Decoder1~28_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~28_combout\ & 
-- (\inst|zxkey|keymatrix[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|Decoder1~28_combout\,
	datac => \inst|zxkey|keymatrix[7][2]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[7][2]~15_combout\);

-- Location: FF_X31_Y9_N31
\inst|zxkey|keymatrix[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[7][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[7][2]~q\);

-- Location: LCCOMB_X31_Y9_N4
\inst|zxkey|zx_kb_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~3_combout\ = (\inst|Z80|u0|A\(8) & (\inst|zxkey|keymatrix[6][2]~q\ & ((!\inst|Z80|u0|A\(9))))) # (!\inst|Z80|u0|A\(8) & ((\inst|zxkey|keymatrix[7][2]~q\) # ((\inst|zxkey|keymatrix[6][2]~q\ & !\inst|Z80|u0|A\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(8),
	datab => \inst|zxkey|keymatrix[6][2]~q\,
	datac => \inst|zxkey|keymatrix[7][2]~q\,
	datad => \inst|Z80|u0|A\(9),
	combout => \inst|zxkey|zx_kb_out~3_combout\);

-- Location: LCCOMB_X32_Y10_N24
\inst|zxkey|Decoder1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~16_combout\ = (\inst|zxkey|zx_kb\(3) & (\inst|zxkey|zx_kb\(0) & !\inst|zxkey|zx_kb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Decoder1~16_combout\);

-- Location: LCCOMB_X32_Y10_N18
\inst|zxkey|keymatrix[0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][2]~1_combout\ = (!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|Decoder1~16_combout\ & (!\inst|zxkey|zx_kb\(5) & \inst|zxkey|zx_kb\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|Decoder1~16_combout\,
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|zx_kb\(6),
	combout => \inst|zxkey|keymatrix[0][2]~1_combout\);

-- Location: LCCOMB_X32_Y9_N0
\inst|zxkey|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr18~0_combout\ = (\inst|zxkey|zx_kb\(3) & (!\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(6) & \inst|zxkey|zx_kb\(1)))) # (!\inst|zxkey|zx_kb\(3) & (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(6) & !\inst|zxkey|zx_kb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|WideOr18~0_combout\);

-- Location: LCCOMB_X33_Y10_N12
\inst|zxkey|keymatrix[0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][2]~2_combout\ = (\inst|zxkey|keymatrix[0][2]~1_combout\) # ((\inst|zxkey|zx_kb\(4) & (\inst|zxkey|WideOr18~0_combout\ & \inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|keymatrix[0][2]~1_combout\,
	datac => \inst|zxkey|WideOr18~0_combout\,
	datad => \inst|zxkey|zx_kb\(5),
	combout => \inst|zxkey|keymatrix[0][2]~2_combout\);

-- Location: LCCOMB_X33_Y10_N18
\inst|zxkey|keymatrix[0][3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][3]~0_combout\ = (!\inst|zxkey|ex_code~q\ & (!\inst|zxkey|zx_kb\(7) & (!\inst|zxkey|zx_kb\(2) & \inst|zxkey|strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ex_code~q\,
	datab => \inst|zxkey|zx_kb\(7),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|strobe~q\,
	combout => \inst|zxkey|keymatrix[0][3]~0_combout\);

-- Location: LCCOMB_X33_Y10_N4
\inst|zxkey|keymatrix[0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][2]~3_combout\ = (\inst|zxkey|keymatrix[0][2]~2_combout\ & ((\inst|zxkey|keymatrix[0][3]~0_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|keymatrix[0][3]~0_combout\ & ((\inst|zxkey|keymatrix[0][2]~q\))))) # 
-- (!\inst|zxkey|keymatrix[0][2]~2_combout\ & (((\inst|zxkey|keymatrix[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[0][2]~2_combout\,
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[0][2]~q\,
	datad => \inst|zxkey|keymatrix[0][3]~0_combout\,
	combout => \inst|zxkey|keymatrix[0][2]~3_combout\);

-- Location: FF_X33_Y10_N5
\inst|zxkey|keymatrix[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[0][2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[0][2]~q\);

-- Location: LCCOMB_X32_Y9_N24
\inst|zxkey|Decoder1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~18_combout\ = (\inst|zxkey|zx_kb\(3) & !\inst|zxkey|zx_kb\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|Decoder1~18_combout\);

-- Location: LCCOMB_X32_Y9_N10
\inst|zxkey|keymatrix[1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][2]~4_combout\ = (\inst|zxkey|WideOr25~0_combout\) # ((\inst|zxkey|zx_kb\(5) & (\inst|zxkey|Decoder1~17_combout\ & \inst|zxkey|Decoder1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr25~0_combout\,
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|Decoder1~17_combout\,
	datad => \inst|zxkey|Decoder1~18_combout\,
	combout => \inst|zxkey|keymatrix[1][2]~4_combout\);

-- Location: LCCOMB_X33_Y10_N8
\inst|zxkey|keymatrix[1][2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][2]~6_combout\ = (\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|ex_code~q\ & \inst|zxkey|keymatrix[7][4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|zx_kb\(2),
	datac => \inst|zxkey|ex_code~q\,
	datad => \inst|zxkey|keymatrix[7][4]~5_combout\,
	combout => \inst|zxkey|keymatrix[1][2]~6_combout\);

-- Location: LCCOMB_X33_Y10_N10
\inst|zxkey|keymatrix[1][2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][2]~7_combout\ = (\inst|zxkey|keymatrix[1][2]~4_combout\ & ((\inst|zxkey|keymatrix[1][2]~6_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[1][2]~6_combout\ & (\inst|zxkey|keymatrix[1][2]~q\)))) # 
-- (!\inst|zxkey|keymatrix[1][2]~4_combout\ & (((\inst|zxkey|keymatrix[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[1][2]~4_combout\,
	datab => \inst|zxkey|keymatrix[1][2]~6_combout\,
	datac => \inst|zxkey|keymatrix[1][2]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[1][2]~7_combout\);

-- Location: FF_X33_Y10_N11
\inst|zxkey|keymatrix[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[1][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[1][2]~q\);

-- Location: LCCOMB_X33_Y10_N0
\inst|zxkey|zx_kb_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~0_combout\ = (\inst|Z80|u0|A\(15) & (!\inst|Z80|u0|A\(14) & ((\inst|zxkey|keymatrix[1][2]~q\)))) # (!\inst|Z80|u0|A\(15) & ((\inst|zxkey|keymatrix[0][2]~q\) # ((!\inst|Z80|u0|A\(14) & \inst|zxkey|keymatrix[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(15),
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|zxkey|keymatrix[0][2]~q\,
	datad => \inst|zxkey|keymatrix[1][2]~q\,
	combout => \inst|zxkey|zx_kb_out~0_combout\);

-- Location: LCCOMB_X26_Y8_N28
\inst|zxkey|zx_kb_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~4_combout\ = (\inst|zxkey|zx_kb_out~1_combout\) # ((\inst|zxkey|zx_kb_out~2_combout\) # ((\inst|zxkey|zx_kb_out~3_combout\) # (\inst|zxkey|zx_kb_out~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb_out~1_combout\,
	datab => \inst|zxkey|zx_kb_out~2_combout\,
	datac => \inst|zxkey|zx_kb_out~3_combout\,
	datad => \inst|zxkey|zx_kb_out~0_combout\,
	combout => \inst|zxkey|zx_kb_out~4_combout\);

-- Location: IOIBUF_X28_Y24_N22
\D[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(2),
	o => \D[2]~input_o\);

-- Location: LCCOMB_X26_Y8_N2
\inst|cpu_di_bus[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~30_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((!\inst|cpu_di_bus[3]~28_combout\)))) # (!\inst|cpu_di_bus[3]~88_combout\ & ((\inst|cpu_di_bus[3]~28_combout\ & ((\D[2]~input_o\))) # (!\inst|cpu_di_bus[3]~28_combout\ & 
-- (!\inst|zxkey|zx_kb_out~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~88_combout\,
	datab => \inst|zxkey|zx_kb_out~4_combout\,
	datac => \D[2]~input_o\,
	datad => \inst|cpu_di_bus[3]~28_combout\,
	combout => \inst|cpu_di_bus[2]~30_combout\);

-- Location: FF_X22_Y6_N5
\inst12|Period_E[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(2));

-- Location: FF_X23_Y10_N7
\inst12|Period_B[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(10));

-- Location: LCCOMB_X24_Y10_N6
\inst12|Period_B[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Period_B[2]~feeder_combout\ = \inst|AY_D_OUT[2]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|AY_D_OUT[2]~4_combout\,
	combout => \inst12|Period_B[2]~feeder_combout\);

-- Location: FF_X24_Y10_N7
\inst12|Period_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Period_B[2]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(2));

-- Location: FF_X24_Y10_N9
\inst12|Volume_C[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_C\(2));

-- Location: LCCOMB_X24_Y10_N24
\inst|cpu_di_bus[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~17_combout\ = (\inst12|Address\(0) & (((\inst12|Address\(3))))) # (!\inst12|Address\(0) & ((\inst12|Address\(3) & ((\inst12|Volume_C\(2)))) # (!\inst12|Address\(3) & (\inst12|Period_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(2),
	datab => \inst12|Volume_C\(2),
	datac => \inst12|Address\(0),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[2]~17_combout\);

-- Location: LCCOMB_X23_Y10_N6
\inst|cpu_di_bus[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~18_combout\ = (\inst12|Address\(0) & ((\inst|cpu_di_bus[2]~17_combout\ & (\inst12|Period_E\(2))) # (!\inst|cpu_di_bus[2]~17_combout\ & ((\inst12|Period_B\(10)))))) # (!\inst12|Address\(0) & (((\inst|cpu_di_bus[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(0),
	datab => \inst12|Period_E\(2),
	datac => \inst12|Period_B\(10),
	datad => \inst|cpu_di_bus[2]~17_combout\,
	combout => \inst|cpu_di_bus[2]~18_combout\);

-- Location: FF_X23_Y10_N21
\inst12|Enable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(2));

-- Location: FF_X22_Y10_N25
\inst12|Period_N[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_N\(2));

-- Location: FF_X22_Y7_N1
\inst12|Period_C[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(2));

-- Location: FF_X23_Y6_N5
\inst12|Period_E[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(10));

-- Location: FF_X24_Y7_N27
\inst12|Period_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(2));

-- Location: FF_X24_Y6_N25
\inst12|Volume_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[2]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_A\(2));

-- Location: LCCOMB_X24_Y7_N26
\inst|cpu_di_bus[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~21_combout\ = (\inst12|Address\(3) & ((\inst12|Address\(2)) # ((\inst12|Volume_A\(2))))) # (!\inst12|Address\(3) & (!\inst12|Address\(2) & (\inst12|Period_A\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datac => \inst12|Period_A\(2),
	datad => \inst12|Volume_A\(2),
	combout => \inst|cpu_di_bus[2]~21_combout\);

-- Location: LCCOMB_X23_Y6_N4
\inst|cpu_di_bus[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~22_combout\ = (\inst12|Address\(2) & ((\inst|cpu_di_bus[2]~21_combout\ & ((\inst12|Period_E\(10)))) # (!\inst|cpu_di_bus[2]~21_combout\ & (\inst12|Period_C\(2))))) # (!\inst12|Address\(2) & (((\inst|cpu_di_bus[2]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(2),
	datab => \inst12|Address\(2),
	datac => \inst12|Period_E\(10),
	datad => \inst|cpu_di_bus[2]~21_combout\,
	combout => \inst|cpu_di_bus[2]~22_combout\);

-- Location: LCCOMB_X22_Y10_N24
\inst|cpu_di_bus[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~23_combout\ = (\inst|cpu_di_bus[3]~20_combout\ & ((\inst|cpu_di_bus[3]~19_combout\) # ((\inst12|Period_N\(2))))) # (!\inst|cpu_di_bus[3]~20_combout\ & (!\inst|cpu_di_bus[3]~19_combout\ & ((\inst|cpu_di_bus[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~20_combout\,
	datab => \inst|cpu_di_bus[3]~19_combout\,
	datac => \inst12|Period_N\(2),
	datad => \inst|cpu_di_bus[2]~22_combout\,
	combout => \inst|cpu_di_bus[2]~23_combout\);

-- Location: LCCOMB_X22_Y10_N22
\inst|cpu_di_bus[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~24_combout\ = (\inst|cpu_di_bus[3]~19_combout\ & ((\inst|cpu_di_bus[2]~23_combout\ & ((\inst12|Enable\(2)))) # (!\inst|cpu_di_bus[2]~23_combout\ & (\inst|cpu_di_bus[2]~18_combout\)))) # (!\inst|cpu_di_bus[3]~19_combout\ & 
-- (((\inst|cpu_di_bus[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[2]~18_combout\,
	datab => \inst|cpu_di_bus[3]~19_combout\,
	datac => \inst12|Enable\(2),
	datad => \inst|cpu_di_bus[2]~23_combout\,
	combout => \inst|cpu_di_bus[2]~24_combout\);

-- Location: LCCOMB_X22_Y10_N16
\inst|cpu_di_bus[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~31_combout\ = (\inst|cpu_di_bus[2]~30_combout\ & (((\inst|cpu_di_bus[2]~24_combout\) # (!\inst|cpu_di_bus[3]~29_combout\)))) # (!\inst|cpu_di_bus[2]~30_combout\ & (\inst|cpu_di_bus[2]~26_combout\ & ((\inst|cpu_di_bus[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[2]~26_combout\,
	datab => \inst|cpu_di_bus[2]~30_combout\,
	datac => \inst|cpu_di_bus[2]~24_combout\,
	datad => \inst|cpu_di_bus[3]~29_combout\,
	combout => \inst|cpu_di_bus[2]~31_combout\);

-- Location: LCCOMB_X22_Y10_N26
\inst|cpu_di_bus[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[2]~32_combout\ = (\inst|cpu_di_bus[2]~31_combout\) # ((!\inst12|Equal13~0_combout\ & \inst|cpu_di_bus[3]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal13~0_combout\,
	datab => \inst|cpu_di_bus[3]~88_combout\,
	datad => \inst|cpu_di_bus[2]~31_combout\,
	combout => \inst|cpu_di_bus[2]~32_combout\);

-- Location: LCCOMB_X22_Y12_N2
\inst|Z80|u0|IR[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[2]~1_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\inst|cpu_di_bus[2]~32_combout\))) # (!\inst|cpu_di_bus~8_combout\ & (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus~8_combout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout\,
	datad => \inst|cpu_di_bus[2]~32_combout\,
	combout => \inst|Z80|u0|IR[2]~1_combout\);

-- Location: LCCOMB_X22_Y16_N14
\inst|Z80|u0|IR[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[2]~feeder_combout\ = \inst|Z80|u0|IR[2]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[2]~1_combout\,
	combout => \inst|Z80|u0|IR[2]~feeder_combout\);

-- Location: FF_X22_Y16_N15
\inst|Z80|u0|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[2]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(2));

-- Location: LCCOMB_X23_Y20_N0
\inst|Z80|u0|alu|Q_t~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~86_combout\ = (!\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~86_combout\);

-- Location: LCCOMB_X30_Y16_N10
\inst|Z80|u0|mcode|Mux268~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux268~0_combout\ = (\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux268~0_combout\);

-- Location: LCCOMB_X29_Y16_N22
\inst|Z80|u0|mcode|Mux268~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux268~1_combout\ = (\inst|Z80|u0|mcode|Mux299~2_combout\) # ((\inst|Z80|u0|alu|Q_t~86_combout\ & (!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux268~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~86_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux268~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux299~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux268~1_combout\);

-- Location: LCCOMB_X29_Y16_N8
\inst|Z80|u0|mcode|Mux268~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux268~2_combout\ = (\inst|Z80|u0|mcode|Mux147~5_combout\ & ((\inst|Z80|u0|mcode|Mux261~0_combout\) # ((\inst|Z80|u0|mcode|Mux268~1_combout\ & \inst|Z80|u0|mcode|Mux258~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux268~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux261~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux268~2_combout\);

-- Location: LCCOMB_X26_Y14_N18
\inst|Z80|u0|TmpAddr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~26_combout\ = (\inst|Z80|u0|mcode|Mux268~2_combout\ & (((\inst|Z80|DI_Reg\(6))))) # (!\inst|Z80|u0|mcode|Mux268~2_combout\ & (\inst|Z80|u0|mcode|Mux147~7_combout\ & ((\inst|Z80|u0|Add5~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux268~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~7_combout\,
	datac => \inst|Z80|DI_Reg\(6),
	datad => \inst|Z80|u0|Add5~28_combout\,
	combout => \inst|Z80|u0|TmpAddr~26_combout\);

-- Location: LCCOMB_X26_Y14_N20
\inst|Z80|u0|TmpAddr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TmpAddr~49_combout\ = (!\inst|Z80|u0|TState\(2) & (\inst|Z80|u0|TState\(1) & (\inst|Z80|u0|TState\(0) & \inst|Z80|u0|TmpAddr~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|TState\(1),
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|TmpAddr~26_combout\,
	combout => \inst|Z80|u0|TmpAddr~49_combout\);

-- Location: FF_X26_Y14_N21
\inst|Z80|u0|TmpAddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TmpAddr~49_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|TmpAddr[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TmpAddr\(14));

-- Location: LCCOMB_X22_Y11_N20
\inst|Z80|u0|A~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~13_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (!\inst|Z80|u0|ACC\(6) & ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|Add1~28_combout\) # 
-- (\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(6),
	datab => \inst|Z80|u0|Add1~28_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~13_combout\);

-- Location: LCCOMB_X24_Y11_N30
\inst|Z80|u0|A~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~14_combout\ = (\inst|Z80|u0|A[14]~12_combout\ & ((\inst|Z80|u0|A~13_combout\ & ((\inst|Z80|u0|PC\(14)))) # (!\inst|Z80|u0|A~13_combout\ & (!\inst|Z80|u0|SP\(14))))) # (!\inst|Z80|u0|A[14]~12_combout\ & (((\inst|Z80|u0|A~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(14),
	datab => \inst|Z80|u0|PC\(14),
	datac => \inst|Z80|u0|A[14]~12_combout\,
	datad => \inst|Z80|u0|A~13_combout\,
	combout => \inst|Z80|u0|A~14_combout\);

-- Location: LCCOMB_X24_Y11_N28
\inst|Z80|u0|A~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~15_combout\ = (\inst|Z80|u0|A[14]~11_combout\ & ((\inst|Z80|u0|Regs|Mux33~4_combout\) # ((\inst|Z80|u0|A[14]~10_combout\)))) # (!\inst|Z80|u0|A[14]~11_combout\ & (((\inst|Z80|u0|A~14_combout\ & !\inst|Z80|u0|A[14]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux33~4_combout\,
	datab => \inst|Z80|u0|A[14]~11_combout\,
	datac => \inst|Z80|u0|A~14_combout\,
	datad => \inst|Z80|u0|A[14]~10_combout\,
	combout => \inst|Z80|u0|A~15_combout\);

-- Location: LCCOMB_X24_Y11_N26
\inst|Z80|u0|A~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~16_combout\ = (\inst|Z80|u0|A[14]~10_combout\ & ((\inst|Z80|u0|A~15_combout\ & (\inst|Z80|DI_Reg\(6))) # (!\inst|Z80|u0|A~15_combout\ & ((\inst|Z80|u0|TmpAddr\(14)))))) # (!\inst|Z80|u0|A[14]~10_combout\ & (((\inst|Z80|u0|A~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(6),
	datab => \inst|Z80|u0|TmpAddr\(14),
	datac => \inst|Z80|u0|A[14]~10_combout\,
	datad => \inst|Z80|u0|A~15_combout\,
	combout => \inst|Z80|u0|A~16_combout\);

-- Location: LCCOMB_X24_Y11_N4
\inst|Z80|u0|A~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~18_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|I\(6)))) # (!\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|A~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A[14]~17_combout\,
	datac => \inst|Z80|u0|A~16_combout\,
	datad => \inst|Z80|u0|I\(6),
	combout => \inst|Z80|u0|A~18_combout\);

-- Location: FF_X24_Y11_N5
\inst|Z80|u0|A[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~18_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(14));

-- Location: LCCOMB_X25_Y9_N0
\inst|cpu_di_bus~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~8_combout\ = (\inst|Z80|u0|A\(14)) # ((\inst|Z80|u0|A\(15)) # (!\inst|Z80|MREQ_n~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|Z80|u0|A\(15),
	datad => \inst|Z80|MREQ_n~q\,
	combout => \inst|cpu_di_bus~8_combout\);

-- Location: M9K_X27_Y13_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A504087E764CA02840304044540424244404044024804008A40A54484448544A800400207E4A0818204040024A1262124210084014407E08520A4A42424A1256522828280000524A124A4A7E4A527E4A106010607C38003C025408FE24000000000000000000000000000000002473989D7348225CA8053DA57353A59FFF9249800000012A022D0E60C9CC6E8469ED13069CBC7878F870A2183FBE417F1DC1DB9559B18B257000031ED659F13ED53E8F9B9F2F6623EE2875FBD95BED308D5057B1D336B62293FF5CBBEE347FBBF8EF6BF394BB6DBDDECE9C3FDDE42969D88FEDB4A728E3A780E88E8A333EFF77B3F75DD75370020203478F160F42F9A061FE44",
	mem_init2 => X"812017671773A9EE08641F818054455F0BABE232D2AA00081423C0BCCE1E642C4B7AE34419240F3C0170E001D6CE75F0475D5A8A9012B9BD97153AB038EF6187776B42A5FE80BB5AAA2A550A58904A1C6DC992952AB4532C6CB2F975BC101356F70811E17D8C73F1D9BEF7F7E82EFAE6C2D2DB2126004D81CA67DACC344F6458C165510222E12BABC9B940EB70182EDBEEF007365AA980A2002829A05282A2AAAA8AAA32A2C38012BFEB492278CD27651FD91BDE452EEF053E0D2912A0D49D9A896B7EB5FD69B679669CBA00AA9A431956A3CE676A9D7B50D84F3FFFFFC4AAF735995E3ADF9E07EB861E3035B1EF3EF935DAFFFA1F94FDCA5B833F14101BE318",
	mem_init1 => X"CE21FFE0D222852612C7A87E8DFE961BD8CF052D4757559DF3ED2417472384AF04FF86DDFE9FCBD3DC2A4967F492CDD5A8FFBD98573036C583F9D6D6A6138C0360BE688D11B16D7936F4B55E0E301BAD6A96802B5719271D55D5E93FEE5335EF86E8AEC1EE37F6F5FFD77F204F5EBFDA614C41C1F85C32FFB05F2881BF7EB1D73DDBF48E39F1AE9FC0A7CAC2B4515882877D84D415C7A00D91E87F57E95B60EFEB9963425C951C00298F26A884C3AEF0DBF539D04E867EB6FB957E817C230DFEE3BE607B3FAC5DD39FB436C5BB7926D7FFF03EF787FF563C3FEF787919A8383DEF3142B9927BEAF99BCFB066319F5BDF2EFFB11686607A73BE9CB85CF6EC52D0",
	mem_init0 => X"420539B476E305B8200E47DFAAE8D5D1D0724DCC3FD72C4F8DE54622A1DD1BA78CA3CE9F24BEFA9E2BB9D89B423C327C8E050114401A63BDCD2054E166C0005F7941B61372AC884EE60A372057B59CF990A6020B875C06E7C53BDF9A91F8F0588ED67F67AA66B0674CD240410F613700B8DFE7F8837F88FF4520002E4BFD7FA2768008002000002624793100811F43BC315A6004052671392B47FEB7F5DC90E62175C7B89C48CCC916D46F9315DFDECBE43E5F03D7D27F97E09E4700AA694552A1FF3BE5E159FFDDEB2FBECAEB87BBCC5FCF6E23D77E4DD4C9DEBC93C10F636326FAFE3BE30DFAF7B9E7A5FFE4797314DAA1C1529CDBFFE9D94EB11A9F68D4DF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y14_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7BBD7F79FFE0AB8FC33758D1C1145DDD6311CF69FFFDF62EDD236FC6A0358FA2B4B15EB89456517DFF58F68BDADB95B5F764CBE7E7C7E7DF0CADB8FFD8F9A72BFBB9EB400590D7F939FF5A70A29817DC2CC29B679B2D7146BD21D47EF06F7D5EAF72F66DC666B39A6D66FD958ED9BC6D758D5EC24DFEBA64871D6B86D37DF1DFBFF05FBD6AD8CA62C6CBE43BDBFD99E8EB6DD724D235FBEA9FE7D6767D811C40681A00AF8D864D8BB6D2A0916C8A9B250A76B8A977F82E8FDFBE68F8E0F8DF237CA976FE488D1069D687A6F1D68A70F37CAAA367A74CBB73D3A6FFB4B1E8D4B7F7F22D2FE1509BDF80E6DD7B7175B71C6531C3A86BE9F1D7A6AFD5FFB7A37A60",
	mem_init2 => X"8AB3B7FDEE7B9CC735FCCE93E3AC1AAAA691AD6350E57F1F5773302B6072C63D130E0174D4FB44B2C0D7A907702A748D0BA50F8FA5437ACD3B343C35039F44D19CD4E55E6CB00410842B02A7FD105706DF9E2A1FA025005632A0CC080400D280CCCA0665222D038CC873351A21B23939A98CC08803282189C8440D40CD40462421A40982C046D22C10146484345CAF7BC828BFE79DFBEFC4B1CBF660C487EBB759BD7F8DE9FBF27A65DE5245BEBC7DAA0A70DB7240B0D136169D77D649A39EB4DDB3A42AC80797FDEF4DE3EEF7ED8C7307E4CE6A6317F7BF25D077BBF03AEA3363B065F7D671322D6BFB2B8759433929CEC27E3FD7741292A4A5AF02703CF4E3",
	mem_init1 => X"FD5CB07B6C729B510A78BEC5F7C7A1E7809F1976D0DD3615C1D27D2DF596BFE7A8BCDC266655185CC45008B39EFD1FA6E9F5E816114F93E1E7A2A27C72C7349F3497229CB9044B6E7A7861A04A712AAF29EFBD393727F1F3FC2AB1E6CF571457F0A09C47F23F20FE2ACFF5FD3ABE6167E5FD36E1D9735BBD5375C1F79BD0424ECF133BF47B9D3DA46DD6DBF3A8ADCDD3DF1176D2FE1B447DFC65E1DD7BF3BE5E1C9DCD8EBB9D36AF570CF25CDD16F645D1DE9F9EE575E2A2B91D5659FC131CE3DCD4560015805B13AC0290001EF826137E4EB867C828D9777FFF47B6903008DDD7D77EF5E2C6D7220BE64B3C6E9EF22AFDFCC8005C2FFFFA3AB9AD1ADFC0AFE7",
	mem_init0 => X"06ABC52D5DBEF57EEB3311A9D85D253B44E250E1566BED57C6DFEB2ABFD1ADF6FF4DEBFBDEB376DF68D5EEDB5EB4D5AB5B39745D76CD8ADC59CB30C8AA33E1551D2FCA8DCB43C5356BAE638588C302868CE1161CACADFEF7696F8C3AA82EC16F47A8EA413A2DCF0BFA8EEC2318DBF3C4711871B3BC0404EC45252A485234A663C1FFFB3487617BE24FD79501DE05F1A341B89EC82FD5702597FD866639C0DE08B383E6E7C3B310E1F7FF595C5DF6F0E9A9FFFBE16D3FFBE82C1E0051F1E060D500812F408CC6501331852531B04480021D9220D4903A41404312032840153FE9CC8070206B8245AC240020752EBC2BEF3E748D3F8F361C239C4AFAE93FF8775A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y10_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4611E7BEEDFCEFBC5BFC49C7FAD5BDF7FADBEF32FEBE6E36F37E6E73EC49D0E876CF15E24E87743358AB8A9358AB5975C018A1700600484AC2B4335CA9358EB5975C380628580C094BD85DB7CCBB6FFAD5BD96C39D753CF3CCAFB1695ED4DF277DDE71ADB679E79AA165F0F936E2C6013ECBB90DD6DB4EEB54BA775FA698BDD4E92D317BADF77C55A5DD3B7B7E6DDE5948AA6768EA3CC84C9003EB391CD68FC4736DB066EB1A38228B3BAC6239EDB33636FC68AD2C55A2C498ACA2FBFEB1ED17D5375EBF87CDE595FDDEFB60000B7BD62B9D5B07370B2AFB59BD6574EFEF7DFB5F889B26EBE9BAF13310EF167F1AD5B194C58DDAD90EF6FF667BBCD34EB92651",
	mem_init2 => X"AF59A954553EE6D6767D9F7DE406E1A03AFD25E7F8BBED36BA5BCAAFAAD0A76B8A977F82E8DD9721358D8910C5EC3D88CE864430A41F60633194C23BEC7029D018ECEDF2F4A54925E22B69B208060F42C1F59A2B3B6131F783F64E8ABB35F6ABE36FB4955BE8D6FB7DA6B5FDEB599B6FB46AD36DAD5A6AD5ADED1FBA60A6D1B15B628E5986455437CE610D055A955BFF54DDE2CF07DB1B77EF96002E17FC77755A35FC0BDF99097745A3EC76FDAD7CDB54D7E8D37150675D0FD7CBE3969C4F8C79B1E6BE008ABEFAE857F7ECA59272AACB24D555550001554055054145104451415541114044101500116BEBFBFF37D94BA7FA374ED77617A8359050BF20BE94",
	mem_init1 => X"BC2A2E535906BBF727E98A064DFD1CC215BF37D94BAB6B7EF6F6F4F4F6F72507DE3EF2C425F72CEFD375BFDDDBE5F979CFFA7EF4CDB8202CF9F71E27FA92CA700762FCBFFAAAAF0AC82C192D0C14EF1F3FBC3350E85A8FF6EDA50516BCEBF9DF7E67E637FF7DF7C4FE737F3663FE71FD2AA1346D1574C071BE3F64DD54C75731D3DBE37192D5DA0E63AAF7F24B3F6DBF6792DA7BFEF081395C287B0591E88D258F8B149733D523AF47F6DF4DAAFD3F5BF242E8C4B26423FFF243F7EF8A9A3B2883032916F692AA32AA23333E9485A80A3554705242808F0A9C7A5617969F13CF2FD4E81379CDAC4A870CFBB26BB54875D77B1D8EEAEB9A66FDB99DE6E236D42E",
	mem_init0 => X"E8BACAFAE413AB0456AF49CE172F1071E1E7F4D0B8C168F59CC37630F4B99A3F779FFE342C44241118E9E4538A31BB3773DBA67F1A6BADF6F261DB2BFE37834F4A1EB6CFFFE773E7DFF9C0040E10AD08A5005632313588448446982A8CCC006641998C465331908C20D64088C620110000001953FE882B83ACFA8DF9E2A5F7776EA0A65EF790517FCF3BF7C7859D49E588FE5FB306243EDC5D596997B0D645BD7F5AC3A9F0DF87EF2E6537D65EF7B6F2D61962A74ECD62C5E336A8A9C2676DC902C344D85A48A3249394F5AC934726B4D591CAAB3B5DB529ED77B22422D829B27EF77AB52F01EF7FF323C9F5287DAEBACF8FC472607DBA848425C4090B09013C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y13_N18
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout\)) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11_combout\);

-- Location: IOIBUF_X28_Y24_N15
\D[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(3),
	o => \D[3]~input_o\);

-- Location: M9K_X27_Y17_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"30016EF3219421AE121CFCDCF4D4DC4BC66B1F7347A4A020BEB2BEC56CEFDBD62FE17F2AEBF2C472EFE10846BD7DEFBE359E237577995DA6E6B3DB5FC3B5825B9CB9EE85D6669AEDB2AED69EB348ADC14EC1C66C03BFE9F665298CFE1DF7C8FDD91D7FC55C62ECFE2748DF8B84F1A6E917B20CADE97751CCECDAAA4F7B8BDBE82A126B12593BBAFFF8B4FFFA8B9BD23BC1223EFBFAB7C06512DCAB9FC492107BC00826E25FBBF1944E8E127471A5B476A05030BF80C06B75CED132ABC2EAECF6DF0E9550E2A7FF7512378BA7962B21F4DBBE287FA9376D4E7888EE7DAB070CD366220EDD1456AFEF7BD21EC436ED6DC11ECC1509282B1A883265468200001FE2",
	mem_init2 => X"020008859ED08271F5A7C5F5B3C86B61B434718E8D45D5BA16ED4EC1C177870F31562C8A0298E0551144E6BA2A32CFFE5A472ECC616843D08B0C08F0C08E0C09187C36676672993B2032602AA80D682D90E9028E6E540BD2F540FD8976C26E64E82D026BE3443471B8E8966497FB70123CE30E38CCA5837B06E3DC5E3B6166D804CFC93502265E62C700A3420D08119114CAB0982626262313456C8B92DDFD6ADBC0F04080924924E346B1FBC863D96CD8238240323F902C3ED2C6CB2280E034ECC9502A82A97014C712207F38AF70B53C48374851A0BCA0906680382215449CCA81AD206010B0AFA14E55DBD830CEE549E71D2BB6D6F3045507C944B8DDE1C5",
	mem_init1 => X"6172A5E3E4A53CE914C8E0347F9F093892222569201540A18708F6E2BC0880000000420E8B86665712B8BA6EC34CC42DE45A31E5E0C3B479A661DA6704CBFE49B8AA7291C7DE2A9CB86B447E6A9CED9055AF92322BCAB7C31E42F318F69456DA88F255A7BF5ED75AE0208122CCC1660DF6E0DF9E5A704E8BC608B6DF5B8FB9F1F75E72524A49E8A8A6EE0A8C79E09E1DBC9FCBBFA5E8CF03C542B66F0942BD3AD59EEFFCFFE79DF515F9CAFA8EFD97ECFF295F0AB1D7EF39C3AC55F70A054502E5155F7FB3F877DA7EAF7C3BED3E8F7C4307FCEFFB8D417D5BFF76AFF4F9BD4E7C4D94CB0000B86FC2AC13E1E19FD7D80BEEE9D5D80F18CAB4EAAF0EEF764400",
	mem_init0 => X"5220019249CB019900A21272D2400004249108182089268805B8A718FF4D9F7406991FC69FFBBFFBACD687E37C995D9503803DB3E6F5AE0BDB4FBF017D1EBC9EF8EF1F7E65B36862F88205B35BC338720B0750C3FD74B6FB6D192947D0C753471B761EFA5BD298A5BAA8A71EEEF443B951585DDF7E30B222222236297A88C2F6CCB01672062A1D8EEE03804F8705B33AB8F201AC7D9183C959A5B7A33A5CD736FD87F9A8BBBCE8DFFDD4A47DE5DBE5F315EA4675C54EAC43ED285C9BC1D9F36EE6F9DEDAC4B36A6BEED5D24D23CB9DFCA55AB9BCE02699B5541FF8019A48F8A728E49593A85722FB048B0AC493449976DA25EF78AA5F7D0D78FB4AD8FB61E91C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y13_N10
\inst|Z80|u0|IR[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~25_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\D[3]~input_o\) # ((!\inst|cpu_di_bus[3]~28_combout\)))) # (!\inst|cpu_di_bus~8_combout\ & (((\inst|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[3]~input_o\,
	datab => \inst|cpu_di_bus~8_combout\,
	datac => \inst|cpu_di_bus[3]~28_combout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	combout => \inst|Z80|u0|IR[3]~25_combout\);

-- Location: LCCOMB_X23_Y13_N0
\inst|Z80|u0|IR[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~31_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11_combout\ & 
-- (\inst|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout\)) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11_combout\ & ((\inst|Z80|u0|IR[3]~25_combout\))))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11_combout\,
	datad => \inst|Z80|u0|IR[3]~25_combout\,
	combout => \inst|Z80|u0|IR[3]~31_combout\);

-- Location: LCCOMB_X31_Y11_N28
\inst|zxkey|keymatrix[3][3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][3]~56_combout\ = (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(4) & (\inst|zxkey|zx_kb\(3) $ (\inst|zxkey|zx_kb\(6))))) # (!\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(3) & (!\inst|zxkey|zx_kb\(4) & \inst|zxkey|zx_kb\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|zx_kb\(6),
	combout => \inst|zxkey|keymatrix[3][3]~56_combout\);

-- Location: LCCOMB_X31_Y11_N30
\inst|zxkey|keymatrix[3][3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][3]~57_combout\ = (\inst|zxkey|keymatrix[3][3]~56_combout\ & (\inst|zxkey|ex_code~q\ $ (\inst|zxkey|zx_kb\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|ex_code~q\,
	datab => \inst|zxkey|keymatrix[3][3]~56_combout\,
	datad => \inst|zxkey|zx_kb\(3),
	combout => \inst|zxkey|keymatrix[3][3]~57_combout\);

-- Location: LCCOMB_X31_Y11_N0
\inst|zxkey|keymatrix[3][3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][3]~58_combout\ = (!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(2) & (\inst|zxkey|keymatrix[3][3]~57_combout\ & \inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(2),
	datac => \inst|zxkey|keymatrix[3][3]~57_combout\,
	datad => \inst|zxkey|zx_kb\(5),
	combout => \inst|zxkey|keymatrix[3][3]~58_combout\);

-- Location: LCCOMB_X31_Y11_N24
\inst|zxkey|keymatrix[3][3]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][3]~59_combout\ = (\inst|zxkey|keymatrix[3][3]~58_combout\ & ((\inst|zxkey|keymatrix[7][4]~5_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|keymatrix[7][4]~5_combout\ & ((\inst|zxkey|keymatrix[3][3]~q\))))) # 
-- (!\inst|zxkey|keymatrix[3][3]~58_combout\ & (((\inst|zxkey|keymatrix[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~q\,
	datab => \inst|zxkey|keymatrix[3][3]~58_combout\,
	datac => \inst|zxkey|keymatrix[3][3]~q\,
	datad => \inst|zxkey|keymatrix[7][4]~5_combout\,
	combout => \inst|zxkey|keymatrix[3][3]~59_combout\);

-- Location: FF_X31_Y11_N25
\inst|zxkey|keymatrix[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[3][3]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[3][3]~q\);

-- Location: LCCOMB_X30_Y9_N26
\inst|zxkey|Decoder1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~34_combout\ = (\inst|zxkey|Decoder1~25_combout\ & (\inst|zxkey|Decoder1~26_combout\ & (\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~25_combout\,
	datab => \inst|zxkey|Decoder1~26_combout\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Decoder1~34_combout\);

-- Location: LCCOMB_X31_Y11_N2
\inst|zxkey|keymatrix[2][3]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][3]~55_combout\ = (\inst|zxkey|Decoder1~34_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|Decoder1~34_combout\ & ((\inst|zxkey|keymatrix[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[2][3]~q\,
	datad => \inst|zxkey|Decoder1~34_combout\,
	combout => \inst|zxkey|keymatrix[2][3]~55_combout\);

-- Location: FF_X31_Y11_N3
\inst|zxkey|keymatrix[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[2][3]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[2][3]~q\);

-- Location: LCCOMB_X31_Y11_N10
\inst|zxkey|zx_kb_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~16_combout\ = (\inst|zxkey|keymatrix[3][3]~q\ & (((\inst|zxkey|keymatrix[2][3]~q\ & !\inst|Z80|u0|A\(13))) # (!\inst|Z80|u0|A\(12)))) # (!\inst|zxkey|keymatrix[3][3]~q\ & (\inst|zxkey|keymatrix[2][3]~q\ & ((!\inst|Z80|u0|A\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[3][3]~q\,
	datab => \inst|zxkey|keymatrix[2][3]~q\,
	datac => \inst|Z80|u0|A\(12),
	datad => \inst|Z80|u0|A\(13),
	combout => \inst|zxkey|zx_kb_out~16_combout\);

-- Location: LCCOMB_X30_Y9_N16
\inst|zxkey|Decoder1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~35_combout\ = (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(5) & (\inst|zxkey|zx_kb\(3) & !\inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Decoder1~35_combout\);

-- Location: LCCOMB_X31_Y11_N16
\inst|zxkey|keymatrix[5][3]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[5][3]~63_combout\ = (\inst|zxkey|Decoder1~35_combout\ & ((\inst|zxkey|Decoder1~26_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|Decoder1~26_combout\ & ((\inst|zxkey|keymatrix[5][3]~q\))))) # 
-- (!\inst|zxkey|Decoder1~35_combout\ & (((\inst|zxkey|keymatrix[5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~q\,
	datab => \inst|zxkey|Decoder1~35_combout\,
	datac => \inst|zxkey|keymatrix[5][3]~q\,
	datad => \inst|zxkey|Decoder1~26_combout\,
	combout => \inst|zxkey|keymatrix[5][3]~63_combout\);

-- Location: FF_X31_Y11_N17
\inst|zxkey|keymatrix[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[5][3]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[5][3]~q\);

-- Location: LCCOMB_X31_Y11_N14
\inst|zxkey|keymatrix[4][3]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][3]~60_combout\ = (\inst|zxkey|Decoder1~21_combout\ & (!\inst|zxkey|numlock~q\ & (\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~21_combout\,
	datab => \inst|zxkey|numlock~q\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(6),
	combout => \inst|zxkey|keymatrix[4][3]~60_combout\);

-- Location: LCCOMB_X32_Y11_N4
\inst|zxkey|keymatrix[4][3]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][3]~61_combout\ = (\inst|zxkey|zx_kb\(5) & (\inst|zxkey|Decoder1~24_combout\ & ((\inst|zxkey|keymatrix[4][3]~60_combout\) # (\inst|zxkey|WideOr19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[4][3]~60_combout\,
	datab => \inst|zxkey|WideOr19~3_combout\,
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|Decoder1~24_combout\,
	combout => \inst|zxkey|keymatrix[4][3]~61_combout\);

-- Location: LCCOMB_X32_Y11_N20
\inst|zxkey|keymatrix[4][3]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][3]~62_combout\ = (\inst|zxkey|Decoder1~22_combout\ & ((\inst|zxkey|keymatrix[4][3]~61_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[4][3]~61_combout\ & (\inst|zxkey|keymatrix[4][3]~q\)))) # 
-- (!\inst|zxkey|Decoder1~22_combout\ & (((\inst|zxkey|keymatrix[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~22_combout\,
	datab => \inst|zxkey|keymatrix[4][3]~61_combout\,
	datac => \inst|zxkey|keymatrix[4][3]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[4][3]~62_combout\);

-- Location: FF_X32_Y11_N21
\inst|zxkey|keymatrix[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[4][3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[4][3]~q\);

-- Location: LCCOMB_X32_Y11_N6
\inst|zxkey|zx_kb_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~17_combout\ = (\inst|zxkey|keymatrix[5][3]~q\ & (((!\inst|Z80|u0|A\(11) & \inst|zxkey|keymatrix[4][3]~q\)) # (!\inst|Z80|u0|A\(10)))) # (!\inst|zxkey|keymatrix[5][3]~q\ & (!\inst|Z80|u0|A\(11) & (\inst|zxkey|keymatrix[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[5][3]~q\,
	datab => \inst|Z80|u0|A\(11),
	datac => \inst|zxkey|keymatrix[4][3]~q\,
	datad => \inst|Z80|u0|A\(10),
	combout => \inst|zxkey|zx_kb_out~17_combout\);

-- Location: LCCOMB_X31_Y9_N6
\inst|zxkey|Decoder1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~42_combout\ = (!\inst|zxkey|zx_kb\(4) & (\inst|zxkey|zx_kb\(3) & (\inst|zxkey|Decoder1~21_combout\ & \inst|zxkey|zx_kb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|Decoder1~21_combout\,
	datad => \inst|zxkey|zx_kb\(0),
	combout => \inst|zxkey|Decoder1~42_combout\);

-- Location: LCCOMB_X31_Y9_N18
\inst|zxkey|keymatrix[6][3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[6][3]~64_combout\ = (\inst|zxkey|Decoder1~42_combout\ & ((\inst|zxkey|Decoder1~27_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~27_combout\ & (\inst|zxkey|keymatrix[6][3]~q\)))) # 
-- (!\inst|zxkey|Decoder1~42_combout\ & (((\inst|zxkey|keymatrix[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~42_combout\,
	datab => \inst|zxkey|Decoder1~27_combout\,
	datac => \inst|zxkey|keymatrix[6][3]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[6][3]~64_combout\);

-- Location: FF_X31_Y9_N19
\inst|zxkey|keymatrix[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[6][3]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[6][3]~q\);

-- Location: LCCOMB_X31_Y9_N16
\inst|zxkey|Decoder1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~41_combout\ = (\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(4) & \inst|zxkey|Decoder1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|zx_kb\(2),
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|Decoder1~27_combout\,
	combout => \inst|zxkey|Decoder1~41_combout\);

-- Location: LCCOMB_X31_Y9_N28
\inst|zxkey|keymatrix[7][3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][3]~65_combout\ = (\inst|zxkey|Decoder1~23_combout\ & ((\inst|zxkey|Decoder1~41_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~41_combout\ & (\inst|zxkey|keymatrix[7][3]~q\)))) # 
-- (!\inst|zxkey|Decoder1~23_combout\ & (((\inst|zxkey|keymatrix[7][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~23_combout\,
	datab => \inst|zxkey|Decoder1~41_combout\,
	datac => \inst|zxkey|keymatrix[7][3]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[7][3]~65_combout\);

-- Location: FF_X31_Y9_N29
\inst|zxkey|keymatrix[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[7][3]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[7][3]~q\);

-- Location: LCCOMB_X31_Y9_N10
\inst|zxkey|zx_kb_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~18_combout\ = (\inst|Z80|u0|A\(8) & (\inst|zxkey|keymatrix[6][3]~q\ & (!\inst|Z80|u0|A\(9)))) # (!\inst|Z80|u0|A\(8) & ((\inst|zxkey|keymatrix[7][3]~q\) # ((\inst|zxkey|keymatrix[6][3]~q\ & !\inst|Z80|u0|A\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(8),
	datab => \inst|zxkey|keymatrix[6][3]~q\,
	datac => \inst|Z80|u0|A\(9),
	datad => \inst|zxkey|keymatrix[7][3]~q\,
	combout => \inst|zxkey|zx_kb_out~18_combout\);

-- Location: LCCOMB_X33_Y10_N16
\inst|zxkey|keymatrix~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix~48_combout\ = (\inst|zxkey|zx_kb\(0) & ((\inst|zxkey|zx_kb\(5) & (!\inst|zxkey|zx_kb\(6) & \inst|zxkey|zx_kb\(4))) # (!\inst|zxkey|zx_kb\(5) & (\inst|zxkey|zx_kb\(6) & !\inst|zxkey|zx_kb\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|keymatrix~48_combout\);

-- Location: LCCOMB_X33_Y10_N22
\inst|zxkey|keymatrix[0][3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][3]~49_combout\ = (\inst|zxkey|Decoder1~24_combout\ & (\inst|zxkey|Decoder1~23_combout\ & (!\inst|zxkey|zx_kb\(2) & \inst|zxkey|keymatrix~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~24_combout\,
	datab => \inst|zxkey|Decoder1~23_combout\,
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|keymatrix~48_combout\,
	combout => \inst|zxkey|keymatrix[0][3]~49_combout\);

-- Location: LCCOMB_X33_Y10_N2
\inst|zxkey|keymatrix[0][3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][3]~50_combout\ = (\inst|zxkey|keymatrix[0][3]~49_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[0][3]~49_combout\ & (\inst|zxkey|keymatrix[0][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[0][3]~49_combout\,
	datac => \inst|zxkey|keymatrix[0][3]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[0][3]~50_combout\);

-- Location: FF_X33_Y10_N3
\inst|zxkey|keymatrix[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[0][3]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[0][3]~q\);

-- Location: LCCOMB_X32_Y9_N26
\inst|zxkey|keymatrix[1][3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][3]~51_combout\ = (\inst|zxkey|zx_kb\(4) & (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(5) & !\inst|zxkey|zx_kb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|keymatrix[1][3]~51_combout\);

-- Location: LCCOMB_X32_Y9_N8
\inst|zxkey|keymatrix[1][3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][3]~52_combout\ = (\inst|zxkey|zx_kb\(6) & (\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(4) & \inst|zxkey|WideOr32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|zx_kb\(2),
	datac => \inst|zxkey|zx_kb\(4),
	datad => \inst|zxkey|WideOr32~0_combout\,
	combout => \inst|zxkey|keymatrix[1][3]~52_combout\);

-- Location: LCCOMB_X32_Y9_N6
\inst|zxkey|keymatrix[1][3]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][3]~53_combout\ = (\inst|zxkey|Decoder1~24_combout\ & (\inst|zxkey|zx_kb\(1) & ((\inst|zxkey|keymatrix[1][3]~51_combout\) # (\inst|zxkey|keymatrix[1][3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[1][3]~51_combout\,
	datab => \inst|zxkey|Decoder1~24_combout\,
	datac => \inst|zxkey|keymatrix[1][3]~52_combout\,
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|keymatrix[1][3]~53_combout\);

-- Location: LCCOMB_X32_Y9_N2
\inst|zxkey|keymatrix[1][3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][3]~54_combout\ = (\inst|zxkey|zx_kb\(3) & ((\inst|zxkey|keymatrix[1][3]~53_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|keymatrix[1][3]~53_combout\ & ((\inst|zxkey|keymatrix[1][3]~q\))))) # (!\inst|zxkey|zx_kb\(3) & 
-- (((\inst|zxkey|keymatrix[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[1][3]~q\,
	datad => \inst|zxkey|keymatrix[1][3]~53_combout\,
	combout => \inst|zxkey|keymatrix[1][3]~54_combout\);

-- Location: FF_X32_Y9_N3
\inst|zxkey|keymatrix[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[1][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[1][3]~q\);

-- Location: LCCOMB_X33_Y10_N28
\inst|zxkey|zx_kb_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~15_combout\ = (\inst|Z80|u0|A\(15) & (!\inst|Z80|u0|A\(14) & ((\inst|zxkey|keymatrix[1][3]~q\)))) # (!\inst|Z80|u0|A\(15) & ((\inst|zxkey|keymatrix[0][3]~q\) # ((!\inst|Z80|u0|A\(14) & \inst|zxkey|keymatrix[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(15),
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|zxkey|keymatrix[0][3]~q\,
	datad => \inst|zxkey|keymatrix[1][3]~q\,
	combout => \inst|zxkey|zx_kb_out~15_combout\);

-- Location: LCCOMB_X32_Y11_N24
\inst|zxkey|zx_kb_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~19_combout\ = (\inst|zxkey|zx_kb_out~16_combout\) # ((\inst|zxkey|zx_kb_out~17_combout\) # ((\inst|zxkey|zx_kb_out~18_combout\) # (\inst|zxkey|zx_kb_out~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb_out~16_combout\,
	datab => \inst|zxkey|zx_kb_out~17_combout\,
	datac => \inst|zxkey|zx_kb_out~18_combout\,
	datad => \inst|zxkey|zx_kb_out~15_combout\,
	combout => \inst|zxkey|zx_kb_out~19_combout\);

-- Location: LCCOMB_X23_Y13_N14
\inst|Z80|u0|IR[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~29_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((!\inst12|Equal13~0_combout\)))) # (!\inst|cpu_di_bus[3]~88_combout\ & (\inst|zxkey|zx_kb_out~19_combout\ & (!\inst|cpu_di_bus[3]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb_out~19_combout\,
	datab => \inst|cpu_di_bus[3]~28_combout\,
	datac => \inst12|Equal13~0_combout\,
	datad => \inst|cpu_di_bus[3]~88_combout\,
	combout => \inst|Z80|u0|IR[3]~29_combout\);

-- Location: LCCOMB_X23_Y13_N26
\inst|Z80|u0|IR[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~32_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\inst|Z80|u0|IR[3]~29_combout\))) # (!\inst|cpu_di_bus~8_combout\ & (\inst|Z80|u0|IR[3]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus~8_combout\,
	datac => \inst|Z80|u0|IR[3]~31_combout\,
	datad => \inst|Z80|u0|IR[3]~29_combout\,
	combout => \inst|Z80|u0|IR[3]~32_combout\);

-- Location: FF_X23_Y7_N5
\inst12|Period_C[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(11));

-- Location: FF_X25_Y6_N23
\inst12|Shape[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Shape\(3));

-- Location: FF_X25_Y6_N21
\inst12|Period_A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(11));

-- Location: FF_X24_Y6_N9
\inst12|Volume_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_B\(3));

-- Location: LCCOMB_X25_Y6_N20
\inst|cpu_di_bus[3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~65_combout\ = (\inst12|Address\(2) & (\inst12|Address\(3))) # (!\inst12|Address\(2) & ((\inst12|Address\(3) & ((\inst12|Volume_B\(3)))) # (!\inst12|Address\(3) & (\inst12|Period_A\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Address\(3),
	datac => \inst12|Period_A\(11),
	datad => \inst12|Volume_B\(3),
	combout => \inst|cpu_di_bus[3]~65_combout\);

-- Location: LCCOMB_X25_Y6_N22
\inst|cpu_di_bus[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~66_combout\ = (\inst12|Address\(2) & ((\inst|cpu_di_bus[3]~65_combout\ & ((\inst12|Shape\(3)))) # (!\inst|cpu_di_bus[3]~65_combout\ & (\inst12|Period_C\(11))))) # (!\inst12|Address\(2) & (((\inst|cpu_di_bus[3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Period_C\(11),
	datac => \inst12|Shape\(3),
	datad => \inst|cpu_di_bus[3]~65_combout\,
	combout => \inst|cpu_di_bus[3]~66_combout\);

-- Location: LCCOMB_X23_Y13_N4
\inst|Z80|u0|IR[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~26_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((\inst|cpu_di_bus[3]~66_combout\ & \inst|cpu_di_bus[3]~29_combout\)) # (!\inst|cpu_di_bus[3]~28_combout\))) # (!\inst|cpu_di_bus[3]~88_combout\ & (((\inst|cpu_di_bus[3]~66_combout\ & 
-- \inst|cpu_di_bus[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~88_combout\,
	datab => \inst|cpu_di_bus[3]~28_combout\,
	datac => \inst|cpu_di_bus[3]~66_combout\,
	datad => \inst|cpu_di_bus[3]~29_combout\,
	combout => \inst|Z80|u0|IR[3]~26_combout\);

-- Location: LCCOMB_X23_Y13_N8
\inst|Z80|u0|IR[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~30_combout\ = ((\inst|Z80|u0|IR[3]~26_combout\) # (\inst|cpu_di_bus[3]~28_combout\)) # (!\inst|Z80|u0|IR[3]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR[3]~29_combout\,
	datac => \inst|Z80|u0|IR[3]~26_combout\,
	datad => \inst|cpu_di_bus[3]~28_combout\,
	combout => \inst|Z80|u0|IR[3]~30_combout\);

-- Location: FF_X22_Y10_N27
\inst12|Period_N[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_N\(3));

-- Location: FF_X23_Y13_N29
\inst12|Enable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(3));

-- Location: FF_X23_Y6_N13
\inst12|Period_E[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(3));

-- Location: FF_X23_Y10_N5
\inst12|Period_B[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(11));

-- Location: FF_X24_Y10_N27
\inst12|Volume_C[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_C\(3));

-- Location: FF_X24_Y10_N21
\inst12|Period_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(3));

-- Location: LCCOMB_X24_Y10_N22
\inst|cpu_di_bus[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~67_combout\ = (\inst12|Address\(0) & (((\inst12|Address\(3))))) # (!\inst12|Address\(0) & ((\inst12|Address\(3) & (\inst12|Volume_C\(3))) # (!\inst12|Address\(3) & ((\inst12|Period_B\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(3),
	datab => \inst12|Period_B\(3),
	datac => \inst12|Address\(0),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[3]~67_combout\);

-- Location: LCCOMB_X23_Y10_N4
\inst|cpu_di_bus[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~68_combout\ = (\inst12|Address\(0) & ((\inst|cpu_di_bus[3]~67_combout\ & (\inst12|Period_E\(3))) # (!\inst|cpu_di_bus[3]~67_combout\ & ((\inst12|Period_B\(11)))))) # (!\inst12|Address\(0) & (((\inst|cpu_di_bus[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(3),
	datab => \inst12|Address\(0),
	datac => \inst12|Period_B\(11),
	datad => \inst|cpu_di_bus[3]~67_combout\,
	combout => \inst|cpu_di_bus[3]~68_combout\);

-- Location: FF_X23_Y6_N7
\inst12|Period_E[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(11));

-- Location: FF_X23_Y7_N3
\inst12|Period_C[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(3));

-- Location: FF_X24_Y7_N17
\inst12|Period_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(3));

-- Location: FF_X24_Y6_N23
\inst12|Volume_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[3]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_A\(3));

-- Location: LCCOMB_X24_Y7_N16
\inst|cpu_di_bus[3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~69_combout\ = (\inst12|Address\(2) & (\inst12|Address\(3))) # (!\inst12|Address\(2) & ((\inst12|Address\(3) & ((\inst12|Volume_A\(3)))) # (!\inst12|Address\(3) & (\inst12|Period_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Address\(3),
	datac => \inst12|Period_A\(3),
	datad => \inst12|Volume_A\(3),
	combout => \inst|cpu_di_bus[3]~69_combout\);

-- Location: LCCOMB_X23_Y7_N2
\inst|cpu_di_bus[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~70_combout\ = (\inst12|Address\(2) & ((\inst|cpu_di_bus[3]~69_combout\ & (\inst12|Period_E\(11))) # (!\inst|cpu_di_bus[3]~69_combout\ & ((\inst12|Period_C\(3)))))) # (!\inst12|Address\(2) & (((\inst|cpu_di_bus[3]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Period_E\(11),
	datac => \inst12|Period_C\(3),
	datad => \inst|cpu_di_bus[3]~69_combout\,
	combout => \inst|cpu_di_bus[3]~70_combout\);

-- Location: LCCOMB_X23_Y13_N2
\inst|cpu_di_bus[3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~71_combout\ = (\inst|cpu_di_bus[3]~20_combout\ & (((\inst|cpu_di_bus[3]~19_combout\)))) # (!\inst|cpu_di_bus[3]~20_combout\ & ((\inst|cpu_di_bus[3]~19_combout\ & (\inst|cpu_di_bus[3]~68_combout\)) # (!\inst|cpu_di_bus[3]~19_combout\ & 
-- ((\inst|cpu_di_bus[3]~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~68_combout\,
	datab => \inst|cpu_di_bus[3]~20_combout\,
	datac => \inst|cpu_di_bus[3]~19_combout\,
	datad => \inst|cpu_di_bus[3]~70_combout\,
	combout => \inst|cpu_di_bus[3]~71_combout\);

-- Location: LCCOMB_X23_Y13_N28
\inst|cpu_di_bus[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[3]~72_combout\ = (\inst|cpu_di_bus[3]~20_combout\ & ((\inst|cpu_di_bus[3]~71_combout\ & ((\inst12|Enable\(3)))) # (!\inst|cpu_di_bus[3]~71_combout\ & (\inst12|Period_N\(3))))) # (!\inst|cpu_di_bus[3]~20_combout\ & 
-- (((\inst|cpu_di_bus[3]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_N\(3),
	datab => \inst|cpu_di_bus[3]~20_combout\,
	datac => \inst12|Enable\(3),
	datad => \inst|cpu_di_bus[3]~71_combout\,
	combout => \inst|cpu_di_bus[3]~72_combout\);

-- Location: LCCOMB_X23_Y13_N6
\inst|Z80|u0|IR[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~27_combout\ = ((\inst|cpu_di_bus[3]~72_combout\) # ((\inst|cpu_di_bus[3]~88_combout\ & \inst|cpu_di_bus[3]~28_combout\))) # (!\inst|cpu_di_bus[3]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~88_combout\,
	datab => \inst|cpu_di_bus[3]~29_combout\,
	datac => \inst|cpu_di_bus[3]~28_combout\,
	datad => \inst|cpu_di_bus[3]~72_combout\,
	combout => \inst|Z80|u0|IR[3]~27_combout\);

-- Location: LCCOMB_X23_Y13_N16
\inst|Z80|u0|IR[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~28_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((\inst|Z80|u0|IR[3]~26_combout\ & \inst|Z80|u0|IR[3]~27_combout\)))) # (!\inst|cpu_di_bus[3]~88_combout\ & ((\inst|Z80|u0|IR[3]~25_combout\ & ((\inst|Z80|u0|IR[3]~27_combout\))) # 
-- (!\inst|Z80|u0|IR[3]~25_combout\ & (\inst|Z80|u0|IR[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR[3]~25_combout\,
	datab => \inst|cpu_di_bus[3]~88_combout\,
	datac => \inst|Z80|u0|IR[3]~26_combout\,
	datad => \inst|Z80|u0|IR[3]~27_combout\,
	combout => \inst|Z80|u0|IR[3]~28_combout\);

-- Location: LCCOMB_X23_Y13_N20
\inst|Z80|u0|IR[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~5_combout\ = (\inst|cpu_di_bus~8_combout\ & (\inst|Z80|u0|IR[3]~30_combout\ & ((\inst|Z80|u0|IR[3]~32_combout\) # (\inst|Z80|u0|IR[3]~28_combout\)))) # (!\inst|cpu_di_bus~8_combout\ & (\inst|Z80|u0|IR[3]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR[3]~32_combout\,
	datab => \inst|cpu_di_bus~8_combout\,
	datac => \inst|Z80|u0|IR[3]~30_combout\,
	datad => \inst|Z80|u0|IR[3]~28_combout\,
	combout => \inst|Z80|u0|IR[3]~5_combout\);

-- Location: LCCOMB_X22_Y16_N26
\inst|Z80|u0|IR[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[3]~feeder_combout\ = \inst|Z80|u0|IR[3]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[3]~5_combout\,
	combout => \inst|Z80|u0|IR[3]~feeder_combout\);

-- Location: FF_X22_Y16_N27
\inst|Z80|u0|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[3]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(3));

-- Location: LCCOMB_X21_Y21_N18
\inst|Z80|u0|Alternate~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Alternate~3_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(0) & \inst|Z80|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|Alternate~3_combout\);

-- Location: LCCOMB_X21_Y19_N8
\inst|Z80|u0|XY_State[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|XY_State[0]~1_combout\ = ((\inst|Z80|u0|mcode|Mux115~2_combout\) # ((!\inst|Z80|u0|mcode|Mux258~0_combout\) # (!\inst|Z80|u0|mcode|Mux116~0_combout\))) # (!\inst|Z80|u0|Alternate~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Alternate~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux115~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux116~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux258~0_combout\,
	combout => \inst|Z80|u0|XY_State[0]~1_combout\);

-- Location: LCCOMB_X21_Y19_N2
\inst|Z80|u0|ISet[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ISet[0]~2_combout\ = (\inst|Z80|u0|process_0~5_combout\ & (((\inst|Z80|u0|XY_State[0]~1_combout\) # (!\inst|Z80|u0|mcode|Mux147~7_combout\)))) # (!\inst|Z80|u0|process_0~5_combout\ & (!\inst|Z80|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|Equal3~0_combout\,
	datac => \inst|Z80|u0|XY_State[0]~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~7_combout\,
	combout => \inst|Z80|u0|ISet[0]~2_combout\);

-- Location: LCCOMB_X21_Y19_N0
\inst|Z80|u0|ISet[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ISet[0]~4_combout\ = (\inst|Z80|u0|process_0~5_combout\) # ((\inst|Z80|u0|Equal56~2_combout\ & (\inst|Z80|u0|XY_State~0_combout\ & !\inst|Z80|u0|mcode|Mux115~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|Equal56~2_combout\,
	datac => \inst|Z80|u0|XY_State~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux115~2_combout\,
	combout => \inst|Z80|u0|ISet[0]~4_combout\);

-- Location: LCCOMB_X21_Y16_N24
\inst|Z80|u0|ISet[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ISet[0]~5_combout\ = (\inst|Z80|u0|ISet[0]~2_combout\ & (\inst|Z80|u0|ISet\(0))) # (!\inst|Z80|u0|ISet[0]~2_combout\ & ((\inst|Z80|u0|ISet[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ISet[0]~2_combout\,
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|ISet[0]~4_combout\,
	combout => \inst|Z80|u0|ISet[0]~5_combout\);

-- Location: FF_X21_Y16_N25
\inst|Z80|u0|ISet[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ISet[0]~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ISet\(0));

-- Location: LCCOMB_X18_Y18_N20
\inst|Z80|u0|ACC[5]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~40_combout\ = (!\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux92~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux92~1_combout\,
	combout => \inst|Z80|u0|ACC[5]~40_combout\);

-- Location: LCCOMB_X18_Y13_N8
\inst|Z80|u0|ACC[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[5]~12_combout\ = (\inst|Z80|u0|ACC[5]~40_combout\ & (\inst|Z80|u0|ACC[5]~39_combout\ & \inst|Z80|u0|ACC[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~40_combout\,
	datab => \inst|Z80|u0|ACC[5]~39_combout\,
	datad => \inst|Z80|u0|ACC[5]~8_combout\,
	combout => \inst|Z80|u0|ACC[5]~12_combout\);

-- Location: LCCOMB_X18_Y11_N26
\inst|Z80|u0|Ap[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Ap[0]~feeder_combout\ = \inst|Z80|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(0),
	combout => \inst|Z80|u0|Ap[0]~feeder_combout\);

-- Location: FF_X18_Y11_N27
\inst|Z80|u0|Ap[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Ap[0]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|F~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Ap\(0));

-- Location: LCCOMB_X19_Y11_N18
\inst|Z80|u0|ACC~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~35_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & (\inst|Z80|u0|ACC[5]~9_combout\)) # (!\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC[5]~9_combout\ & ((\inst|Z80|u0|ACC\(0)))) # (!\inst|Z80|u0|ACC[5]~9_combout\ & 
-- (\inst|Z80|u0|Save_Mux[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC[5]~41_combout\,
	datab => \inst|Z80|u0|ACC[5]~9_combout\,
	datac => \inst|Z80|u0|Save_Mux[0]~9_combout\,
	datad => \inst|Z80|u0|ACC\(0),
	combout => \inst|Z80|u0|ACC~35_combout\);

-- Location: LCCOMB_X19_Y11_N24
\inst|Z80|u0|ACC~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~36_combout\ = (\inst|Z80|u0|ACC[5]~41_combout\ & ((\inst|Z80|u0|ACC~35_combout\ & (\inst|Z80|u0|R\(0))) # (!\inst|Z80|u0|ACC~35_combout\ & ((\inst|Z80|u0|I\(0)))))) # (!\inst|Z80|u0|ACC[5]~41_combout\ & (((\inst|Z80|u0|ACC~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(0),
	datab => \inst|Z80|u0|I\(0),
	datac => \inst|Z80|u0|ACC[5]~41_combout\,
	datad => \inst|Z80|u0|ACC~35_combout\,
	combout => \inst|Z80|u0|ACC~36_combout\);

-- Location: LCCOMB_X18_Y11_N20
\inst|Z80|u0|ACC~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC~37_combout\ = (\inst|Z80|u0|ACC[5]~12_combout\ & (\inst|Z80|u0|Ap\(0))) # (!\inst|Z80|u0|ACC[5]~12_combout\ & ((!\inst|Z80|u0|ACC~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ACC[5]~12_combout\,
	datac => \inst|Z80|u0|Ap\(0),
	datad => \inst|Z80|u0|ACC~36_combout\,
	combout => \inst|Z80|u0|ACC~37_combout\);

-- Location: FF_X18_Y11_N21
\inst|Z80|u0|ACC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ACC~37_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|ACC[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ACC\(0));

-- Location: LCCOMB_X21_Y9_N0
\inst|Z80|u0|ACC[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ACC[0]~_wirecell_combout\ = !\inst|Z80|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|ACC\(0),
	combout => \inst|Z80|u0|ACC[0]~_wirecell_combout\);

-- Location: FF_X21_Y9_N7
\inst|Z80|u0|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|R[0]~10_combout\,
	asdata => \inst|Z80|u0|ACC[0]~_wirecell_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|R[7]~26_combout\,
	ena => \inst|Z80|u0|R[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|R\(0));

-- Location: LCCOMB_X22_Y11_N22
\inst|Z80|u0|A~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~89_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (\inst|Z80|DI_Reg\(0) & ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|Add1~0_combout\) # 
-- (\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(0),
	datab => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \inst|Z80|u0|Add1~0_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~89_combout\);

-- Location: LCCOMB_X22_Y11_N4
\inst|Z80|u0|A~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~90_combout\ = (\inst|Z80|u0|A~89_combout\ & (((\inst|Z80|u0|PC\(0)) # (!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|A~89_combout\ & (!\inst|Z80|u0|SP\(0) & ((\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(0),
	datab => \inst|Z80|u0|PC\(0),
	datac => \inst|Z80|u0|A~89_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~90_combout\);

-- Location: LCCOMB_X22_Y11_N6
\inst|Z80|u0|A~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~91_combout\ = (\inst|Z80|u0|A[4]~59_combout\ & ((\inst|Z80|u0|Regs|Mux47~4_combout\) # ((\inst|Z80|u0|A[4]~60_combout\)))) # (!\inst|Z80|u0|A[4]~59_combout\ & (((\inst|Z80|u0|A~90_combout\ & !\inst|Z80|u0|A[4]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux47~4_combout\,
	datab => \inst|Z80|u0|A~90_combout\,
	datac => \inst|Z80|u0|A[4]~59_combout\,
	datad => \inst|Z80|u0|A[4]~60_combout\,
	combout => \inst|Z80|u0|A~91_combout\);

-- Location: LCCOMB_X22_Y9_N8
\inst|Z80|u0|A~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~92_combout\ = (\inst|Z80|u0|A[4]~60_combout\ & ((\inst|Z80|u0|A~91_combout\ & (\inst|Z80|u0|R\(0))) # (!\inst|Z80|u0|A~91_combout\ & ((\inst|Z80|u0|TmpAddr\(0)))))) # (!\inst|Z80|u0|A[4]~60_combout\ & (((\inst|Z80|u0|A~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|R\(0),
	datab => \inst|Z80|u0|TmpAddr\(0),
	datac => \inst|Z80|u0|A[4]~60_combout\,
	datad => \inst|Z80|u0|A~91_combout\,
	combout => \inst|Z80|u0|A~92_combout\);

-- Location: FF_X22_Y9_N9
\inst|Z80|u0|A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~92_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(0));

-- Location: M9K_X27_Y15_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"35861A00A6112A1481AF1A50A6004A05291627227FF08229B87389E08119A28A7888672DC999B7046A61E60810A7434450E3D33E330F321A18E8A120D1EDC8623DA2C64840C2CCE811522B42008095E5A456C98F4B25EAEA410610545024640CF10410AC463BF80C9074917E0674A12830EFA280EBD3131E484A255D0191C6852760A263DBCCAAA88712242B3BE49AA4938990229B391158C726BC7EB4ECC32308980020680249882691A6C0488292310B4313CE87FFCD5329A64B708CAC8533316412C4900F646A36630261DA093053D98F19D2C5B653195D4A71AA5682B29B89B6054CC727D292805705A932685B6A31111371390B240EC3CC85D331813EB1",
	mem_init2 => X"1AA1C248D293110CB951445117D9B6AA500F65068B8CC508BD00184F8501B010A0CC44CC94E2649242CE08191634113154562B149100204551178DE805D98EC8A2E5A64B241400267194CD524499BC01D31058CD18684A817A5800B65143281C1310B00A49902C0104004C654E0582040001103654011012021912281216B000C653A0510A1B00C36AC88058CAC126E14E198DFB07E80C3EC1510BB08F8F851C3B9AF0147BDB7730B4E11D9D11C1D0C3C6E0B6F242719988ACDDB17B4D81882E9DD952B29003D7767BA581A68BC41C2B16AD6EB57F1D048CD4E464190D25ADF2C194E3598360AFB031A1690F4625BB628363B4C90A400E3A04DAA70DA0CC3776",
	mem_init1 => X"C82B30679933680037A65978674DDEC2D30EEEDA78F5F2A1DEE660FFEA11B175DCB42E8E77212A58842051A078007109A0D820166B881042600284403143048295D23A0E191EBC2134B833D53D37E42B05018289A10300A188E315CE98640F548A370D60A0AA3E7288F4B0869FA5E703D1AE17C0EC276B2AFB747B550A8B41021620D1A60A901095D12A0973B95E20838001330138991361967847D42901910A3488480610A91A851E84FF08783F81AEA52D2FDC2200BC2FE81C0357FBEC1D875686C6CA41B2224C88D8456C1DBF20DC20A6649774CB11B69933246E9739C998470542C2E3C783A4C24767084C52DC209D60E95DBC096D9A0171A12D5AB99BAB",
	mem_init0 => X"17A24D2C636ED2478B5AE1C99D40761B1E7AA6A89DDD1BBD8DBD223E70531BCDE90C8E38C8E0478AD8B388F94891C9673A50BC32478E083074657E8E0EA53BEE861F8BC1993560946D92D1C0C7F046A245B5849CB751FF15B97FCD50BC7B8524C13E7C640F364509212AE9CC14296E30DEA3057B35C641762CD00D40DABC27472251A60725008AAA056591C4000BB48C0BC29B8034A03400027B84769B520D9196968460CA3388A03ECB45F2C4B70F1829221000FFFC7FEC346F079F13079798EC2A08157331C6CC0E30884244916A0DE26D4D22454091290404A492016887E2111F830F9851184101370588A06D3BF9AE621E7FCE63326799C8FEFAAEFE769D",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y9_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"DFF7D7BE593AEF953259FF5445696D64B25CC9031CF6A6C7B0EEA6EA71FF95F47DD0518FFCAFB07F1C4798FF1D993DB1E490D26E4532230909F0FF148FF19D93FF1C5D24349E464423A1336D9ED6DC45696FDB452C51EFBEC0CB1911D0C435624552218B6DDF7DAC25A6E2B10333868036FBC1054763D2A386DE951DEA6CA5457A8C194A8E99A618F66F49331804D69411AA03B04664E84E8123B0761B410E986D309835E34A14C009C0A522C4E4904E389E229E221BC78F43336E08D4C3CC119D144A0F8F6EE0311ED271A1249939032C9F294DD9FF4B641D244F80650118898C80DB032380C8E0991A731304C7B79955510E4A290ACEF926A926146C8194D9",
	mem_init2 => X"C8CC3261B10E27BC7EB4A92602308980020641249882691A088288293210B4313CE87FFCD4F4F7A2BDBF10610BA80C8BB1981862A804E0D4C1AC286083D39677336663900FB20A884180C008902114D44B0F46C7C69E9A6F0701010FAAEE8DDEC6DE919F38298DE6F486671C667033C56C59C67CE448E4B39CA705F1234CF9C10603E32BF4681D1301A9A91C1742A988F67621C7878C6D91B88CAEDE18D000C7425ACB9B7032518D87C7A18FB415D55864F790FA12147B13A9C4E27BC194CE94689322B6018AB6DD5856F4E231C76800E39EC0000055555540005540150541451044514155410140441055005171189CAB1C844045B6075657A0847AB440C4CA",
	mem_init1 => X"BE856D4A0844790C6F08C9357C8E3D810491189CAB128320282A2828282B6C511B1C72516E66266A118190AA9569585AC2B42B51A82DE6ADAB5259A67F0B028000900044444044B0422017EC0540503069B55109BD085B40C20D52A86B56832053D28DEF45AA8E0368F96596DF44CDA36C61B2681584016F7D680484EDCE0BB58E1FCE1FFAD5877D6B0586C600DAC90614011114A3602B6918D1FF24C1202968C30A1FF622806700BF282A8FC521141906C24E8DF6C429FFD7E0AAD5B04027698DD2200D8DB74EFE6666776CF4E8E9B81C780C0234465A78C18DB87AC3C41964124E7D1665A78E954E894BEF0DA3F9375CED5AAD799EC3F13589086846A1DCEE",
	mem_init0 => X"E099C4CB5A966DCC4723915A071A00413B05F58831F4723815827428BAA112E97DB5BB4C8C0641104175210B2A03C9B15989837DBA0754C5AB4FDB030A015BBE565C9D63FFD367CFFEDEC4001BC652DFA84A817B40A04218218805101011480820269100004E91018481B01C01D84011104446A9224CDE0189225D310580D020E401824DC29C331BF60FD03875500FF60CEA885D847C7E654CA839BDA0E6439AFB48C4248241AF6C248A30C41294A022E67B2280BE4C2E8C0F630E9B835ADBC909C66622336C2F05B58476B69B03102ED1B10667231FD90B697E8805009009347697D7C6BF116E21BF42F3F0286DCF322DF7CC6360FF58848028C60002020161",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y12_N26
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout\)))) # (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout\);

-- Location: M9K_X27_Y4_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A50276000854A0103840403E540424244404783E18807A08A47C54484448544A807E7E10005270182040407E4A1252124208084008404208420A4A42424A125A024428106448524A624A4A24425242522060108010543C00044A105424005E00000000000000000000000000006EF6B03EB643C2A5704C696AB9AFD1DFFFDB698000000125CC06AF3BB0A68881710C814B500D182A48301C0FC0001EE0E1E5C79BB9F1C12F200009D3425B5486BE6A5A1183286713CA207720DD42E52C8FC903B88334AA071AA818B16C242E6496AD88425096D575AD8A1A2E7A8971313EE1B1B28480C32660C60C6D1A6AA9048E925F15015010D2195982823226DED0ADFCB8",
	mem_init2 => X"5861917919344A4685CC0990862A11324792E761B6D41C0FCC0838C1C27211A2453FDC2219C225E421B320085A8FBFD0C42135B16448DFC226E09B3438A740C352979565817114DE46462844A57F7958873FC4B255C8AE549BDD1A87415D5018F88D5002628FFD13203066C850F10649F21319109208387641120B362124803F0E78522BA2812C1454A502ED1A59CBD76A034756F5765DF7555F57575F7F57FFFF7FFF7D5712524D4A30723514B2B3064A84B4742D484152FB611117AA9D9B7E7BB16DDB96B7845371C30B55DB96C8F6EB4B453242FF6A4DF84A76B5AEDC88A68DC6A06905054C8C36E4199E74638E6532965218A965909BA456000451343351",
	mem_init1 => X"E2975A2686A7AE0288F140141B698E2A82A835F478453A1D722CFCED12859FD735188757AC5A42DEB501FE010586249AC1EA60D08F4267D2843763CFC9190C056059E332C311521E6522901852D484B423A98816C9B26A08C92368E9F805524502288A804612A2A0A102A418CBDFBA554499541660F8124640110101263142892A086B442661015380041594608092D9CB919250100A37DDA3919A1427F660963C251301FB2CA45562245308885131119115C652B2493252340201101942D26000CC60799124A8520C08050122171281808058018C38A645D07931896B39ED259A22242CB58413089465B246231330D806105010035100B08761A08506094160",
	mem_init0 => X"1228D91C352915424000000AA0088F63153A8AD81B945C8789F01C86548D12CEAB6AA38578BD55CEC9AA28082C285B8C0201104838AD512AC160C13C70620B818249144AB52CED94200A0202A88510084D938A30A34512C0CE098F08A98900F2093E11673256B3169C12284980E92A034141E0782507800F8100009C403C07867000000030082004A17800828F090A0C318CE120012172286317922341A2A12840B6C18000680080125C75401AEC44E8C01A8D40D1412B25A09F7600B0C6FEC65BFE5CE861A20F71E8032916A78F29CC546518461522E4E14998DD54BC0E40B64B710C9DC948F06010DF01D880C4444BE8854062D10DD93F30A62AA7FD227C4C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y4_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"02081AC47C549FFB71D4D4F4FCDCFB7B077305153C9190FF959B721122EF8B52236B5B6BCDB68556AEAB0C47B6E40D769516A1173A9FCFA6A7ABB50CF6DB96D19FD9FD8596FECBC923889E2E5B6A8DC18E8BC66C1BB66DC76EA9CCFB1CCC8DED9197AB44EC6A8DEEAC88D68984D59A6D59320AAA6F5BFF4E0A85568CF14141623E307CBFF4C35186A524AAAC1F574368043404CF998EFC9D110E043D8C1061003E3103522234D59C2E0DB0F06B9FAE6481010E9C65C76534D4C2D04D8357B684F4A7562101474D447CB986961B1C0BE7F4D3606406137666318B33A9850321392CC0A7A65892495C1DA31B5AF934E4DD24B269A92029482CDB66978A49243FC2",
	mem_init2 => X"A6AA95AA9EC1958BFE59FE0624240C4004E82C8F0191C4399F6BF8A80A8D8D1B1C0A30EEEAD105B466846C638AEA4A4600405EAD558AAB15291222D1222C1225305C56125127C31AE04080C49736E807DED9C6E8AE4C01CDE9405F896E39D1F3B10D012B52D439CE9F08B4CDDBC8B096B77DF7DC4CACAE867A7C6CFC218466DE2BD6CDF633A77EAE8496855E1C6A7DF5FBD4AE98783839610FB2AE72DDBF73238B5C98298FFFFFFD1B1341A7E86DB26AEA4988AA9832EC0CCD96D6FB0E7B228718D90194183705B1BDE595200029E34829019E447A60768C398DAA988EF90781F0CED96D6FB0635793A1448308CD200C95514A09064B411932150C9A92290483",
	mem_init1 => X"932241595832525649B322C58FA65A182B1828501AC032028F310DA12430000000001E31B0138961ED074F6D8DA33A10C2C635C3E2CB0D719A80D9A312C7C8F828128819B10A00A32063807C04A3000F6A8C002001076A164AA083B251C12019DDA42144E85EC11980F6DA42304652331DA3314A74519D0E0233DF14854AD3A94A95A40C8191D1D4794235444063501ABD1D5C752A69876C040C4E87C20CD2D56AAA1682682D22E0EB0A85707185682B0150AE505E2C3A479515AB063158424B2A820680AC0599A992004ACCD4D2004AAD60430461840685A74202D0827716315231AAD500C0360C8542C2A24058A009480862191019A02C226CA6C509B4309B",
	mem_init0 => X"00154AA90A3102A62C491E8C41205A523A408F0160E50046F620D4752032200C34A15BA93D1415042214130C4AD000A292214088FD3850001534800046B82668C089A84691934A84011411933680B82490043F7C2400080092BE2127B08296294AD53E08D847808D887F9BB4E5B0514202151AA6BE8CAF7777776C45F657EECF92E05F7A6108427EA301C04A8367A015A80003CC14654090498405E12235DDA498206BAA288AA81E0ED2A365CC198C80C7092D19B826CC8061444B4A8048C942660281450A4520A0C244D504062224C209523A8138449A91851FF801A021F4A434862D1420452E49614AB6A7FF8B7DADBC5AC9F6EC92DE4C58F981B0F984DF7B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N24
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout\ & 
-- (\inst|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout\ & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\))))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout\);

-- Location: IOIBUF_X28_Y24_N8
\D[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(4),
	o => \D[4]~input_o\);

-- Location: LCCOMB_X22_Y12_N30
\inst|cpu_di_bus[4]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[4]~73_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\D[4]~input_o\))) # (!\inst|cpu_di_bus~8_combout\ & (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout\,
	datac => \D[4]~input_o\,
	datad => \inst|cpu_di_bus~8_combout\,
	combout => \inst|cpu_di_bus[4]~73_combout\);

-- Location: LCCOMB_X30_Y9_N18
\inst|zxkey|Decoder1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~36_combout\ = (\inst|zxkey|Decoder1~17_combout\ & (\inst|zxkey|Decoder1~27_combout\ & (!\inst|zxkey|zx_kb\(3) & \inst|zxkey|Decoder1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~17_combout\,
	datab => \inst|zxkey|Decoder1~27_combout\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|Decoder1~21_combout\,
	combout => \inst|zxkey|Decoder1~36_combout\);

-- Location: LCCOMB_X29_Y8_N20
\inst|zxkey|keymatrix[1][4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][4]~66_combout\ = (\inst|zxkey|Decoder1~36_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~36_combout\ & (\inst|zxkey|keymatrix[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~36_combout\,
	datac => \inst|zxkey|keymatrix[1][4]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[1][4]~66_combout\);

-- Location: FF_X29_Y8_N21
\inst|zxkey|keymatrix[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[1][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[1][4]~q\);

-- Location: LCCOMB_X30_Y9_N4
\inst|zxkey|keymatrix~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix~67_combout\ = (\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(6) & \inst|zxkey|zx_kb\(3)))) # (!\inst|zxkey|zx_kb\(2) & (\inst|zxkey|zx_kb\(1) & (!\inst|zxkey|zx_kb\(6) & !\inst|zxkey|zx_kb\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(3),
	combout => \inst|zxkey|keymatrix~67_combout\);

-- Location: LCCOMB_X30_Y9_N14
\inst|zxkey|keymatrix[0][4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][4]~68_combout\ = (\inst|zxkey|Decoder1~25_combout\ & (\inst|zxkey|zx_kb\(4) & (\inst|zxkey|keymatrix~67_combout\ & \inst|zxkey|Decoder1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~25_combout\,
	datab => \inst|zxkey|zx_kb\(4),
	datac => \inst|zxkey|keymatrix~67_combout\,
	datad => \inst|zxkey|Decoder1~24_combout\,
	combout => \inst|zxkey|keymatrix[0][4]~68_combout\);

-- Location: LCCOMB_X29_Y8_N22
\inst|zxkey|keymatrix[0][4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][4]~69_combout\ = (\inst|zxkey|keymatrix[0][4]~68_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[0][4]~68_combout\ & (\inst|zxkey|keymatrix[0][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|keymatrix[0][4]~68_combout\,
	datac => \inst|zxkey|keymatrix[0][4]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[0][4]~69_combout\);

-- Location: FF_X29_Y8_N23
\inst|zxkey|keymatrix[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[0][4]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[0][4]~q\);

-- Location: LCCOMB_X29_Y8_N0
\inst|cpu_di_bus~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~82_combout\ = (\inst|zxkey|keymatrix[1][4]~q\ & (\inst|Z80|u0|A\(14) & ((\inst|Z80|u0|A\(15)) # (!\inst|zxkey|keymatrix[0][4]~q\)))) # (!\inst|zxkey|keymatrix[1][4]~q\ & (((\inst|Z80|u0|A\(15))) # (!\inst|zxkey|keymatrix[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[1][4]~q\,
	datab => \inst|zxkey|keymatrix[0][4]~q\,
	datac => \inst|Z80|u0|A\(15),
	datad => \inst|Z80|u0|A\(14),
	combout => \inst|cpu_di_bus~82_combout\);

-- Location: LCCOMB_X29_Y8_N12
\inst|zxkey|keymatrix[6][4]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[6][4]~80_combout\ = (\inst|zxkey|Decoder1~40_combout\ & ((\inst|zxkey|zx_kb\(4) & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|zx_kb\(4) & ((\inst|zxkey|keymatrix[6][4]~q\))))) # (!\inst|zxkey|Decoder1~40_combout\ & 
-- (((\inst|zxkey|keymatrix[6][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|press_release~q\,
	datab => \inst|zxkey|Decoder1~40_combout\,
	datac => \inst|zxkey|keymatrix[6][4]~q\,
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|keymatrix[6][4]~80_combout\);

-- Location: FF_X29_Y8_N13
\inst|zxkey|keymatrix[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[6][4]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[6][4]~q\);

-- Location: LCCOMB_X30_Y10_N10
\inst|zxkey|WideOr31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr31~0_combout\ = (!\inst|zxkey|zx_kb\(0) & ((\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(5))) # (!\inst|zxkey|zx_kb\(6) & (\inst|zxkey|zx_kb\(5) & !\inst|zxkey|ex_code~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|WideOr31~0_combout\);

-- Location: LCCOMB_X30_Y10_N2
\inst|zxkey|Decoder1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~38_combout\ = (\inst|zxkey|zx_kb\(3) & !\inst|zxkey|zx_kb\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Decoder1~38_combout\);

-- Location: LCCOMB_X30_Y10_N28
\inst|zxkey|keymatrix[7][4]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][4]~78_combout\ = (\inst|zxkey|WideOr31~0_combout\ & (\inst|zxkey|Decoder1~38_combout\ & (\inst|zxkey|Decoder1~21_combout\ & \inst|zxkey|keymatrix[7][4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr31~0_combout\,
	datab => \inst|zxkey|Decoder1~38_combout\,
	datac => \inst|zxkey|Decoder1~21_combout\,
	datad => \inst|zxkey|keymatrix[7][4]~5_combout\,
	combout => \inst|zxkey|keymatrix[7][4]~78_combout\);

-- Location: LCCOMB_X29_Y8_N18
\inst|zxkey|keymatrix[7][4]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][4]~79_combout\ = (\inst|zxkey|keymatrix[7][4]~78_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[7][4]~78_combout\ & (\inst|zxkey|keymatrix[7][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[7][4]~78_combout\,
	datac => \inst|zxkey|keymatrix[7][4]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[7][4]~79_combout\);

-- Location: FF_X29_Y8_N19
\inst|zxkey|keymatrix[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[7][4]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[7][4]~q\);

-- Location: LCCOMB_X29_Y8_N10
\inst|cpu_di_bus~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~85_combout\ = (\inst|zxkey|keymatrix[6][4]~q\ & (\inst|Z80|u0|A\(9) & ((\inst|Z80|u0|A\(8)) # (!\inst|zxkey|keymatrix[7][4]~q\)))) # (!\inst|zxkey|keymatrix[6][4]~q\ & (((\inst|Z80|u0|A\(8))) # (!\inst|zxkey|keymatrix[7][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[6][4]~q\,
	datab => \inst|zxkey|keymatrix[7][4]~q\,
	datac => \inst|Z80|u0|A\(8),
	datad => \inst|Z80|u0|A\(9),
	combout => \inst|cpu_di_bus~85_combout\);

-- Location: LCCOMB_X30_Y9_N2
\inst|zxkey|Decoder1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~43_combout\ = (\inst|zxkey|Decoder1~25_combout\ & (\inst|zxkey|Decoder1~26_combout\ & (\inst|zxkey|zx_kb\(3) & !\inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~25_combout\,
	datab => \inst|zxkey|Decoder1~26_combout\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Decoder1~43_combout\);

-- Location: LCCOMB_X29_Y9_N16
\inst|zxkey|keymatrix[5][4]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[5][4]~73_combout\ = (\inst|zxkey|Decoder1~43_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|Decoder1~43_combout\ & ((\inst|zxkey|keymatrix[5][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~43_combout\,
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[5][4]~q\,
	combout => \inst|zxkey|keymatrix[5][4]~73_combout\);

-- Location: FF_X29_Y9_N17
\inst|zxkey|keymatrix[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[5][4]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[5][4]~q\);

-- Location: LCCOMB_X30_Y10_N8
\inst|zxkey|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector37~0_combout\ = (\inst|zxkey|zx_kb\(6) & (\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(2) & \inst|zxkey|ex_code~q\))) # (!\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(2) & !\inst|zxkey|ex_code~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|Selector37~0_combout\);

-- Location: LCCOMB_X31_Y10_N22
\inst|zxkey|keymatrix[4][4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][4]~74_combout\ = (!\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(0),
	combout => \inst|zxkey|keymatrix[4][4]~74_combout\);

-- Location: LCCOMB_X31_Y10_N16
\inst|zxkey|keymatrix[4][4]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][4]~75_combout\ = (\inst|zxkey|Selector37~0_combout\ & ((\inst|zxkey|Decoder1~38_combout\) # ((\inst|zxkey|Selector36~6_combout\ & \inst|zxkey|keymatrix[4][4]~74_combout\)))) # (!\inst|zxkey|Selector37~0_combout\ & 
-- (\inst|zxkey|Selector36~6_combout\ & (\inst|zxkey|keymatrix[4][4]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Selector37~0_combout\,
	datab => \inst|zxkey|Selector36~6_combout\,
	datac => \inst|zxkey|keymatrix[4][4]~74_combout\,
	datad => \inst|zxkey|Decoder1~38_combout\,
	combout => \inst|zxkey|keymatrix[4][4]~75_combout\);

-- Location: LCCOMB_X33_Y10_N14
\inst|zxkey|keymatrix[4][4]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][4]~76_combout\ = (\inst|zxkey|zx_kb\(5) & (!\inst|zxkey|zx_kb\(7) & (\inst|zxkey|zx_kb\(1) & \inst|zxkey|strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(5),
	datab => \inst|zxkey|zx_kb\(7),
	datac => \inst|zxkey|zx_kb\(1),
	datad => \inst|zxkey|strobe~q\,
	combout => \inst|zxkey|keymatrix[4][4]~76_combout\);

-- Location: LCCOMB_X33_Y10_N30
\inst|zxkey|keymatrix[4][4]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][4]~77_combout\ = (\inst|zxkey|keymatrix[4][4]~75_combout\ & ((\inst|zxkey|keymatrix[4][4]~76_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[4][4]~76_combout\ & (\inst|zxkey|keymatrix[4][4]~q\)))) # 
-- (!\inst|zxkey|keymatrix[4][4]~75_combout\ & (((\inst|zxkey|keymatrix[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[4][4]~75_combout\,
	datab => \inst|zxkey|keymatrix[4][4]~76_combout\,
	datac => \inst|zxkey|keymatrix[4][4]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[4][4]~77_combout\);

-- Location: FF_X33_Y10_N31
\inst|zxkey|keymatrix[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[4][4]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[4][4]~q\);

-- Location: LCCOMB_X28_Y9_N10
\inst|cpu_di_bus~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~84_combout\ = (\inst|zxkey|keymatrix[5][4]~q\ & (\inst|Z80|u0|A\(10) & ((\inst|Z80|u0|A\(11)) # (!\inst|zxkey|keymatrix[4][4]~q\)))) # (!\inst|zxkey|keymatrix[5][4]~q\ & (((\inst|Z80|u0|A\(11)) # (!\inst|zxkey|keymatrix[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[5][4]~q\,
	datab => \inst|Z80|u0|A\(10),
	datac => \inst|zxkey|keymatrix[4][4]~q\,
	datad => \inst|Z80|u0|A\(11),
	combout => \inst|cpu_di_bus~84_combout\);

-- Location: LCCOMB_X32_Y10_N10
\inst|zxkey|Decoder1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~37_combout\ = (\inst|zxkey|Decoder1~26_combout\ & (!\inst|zxkey|zx_kb\(3) & (\inst|zxkey|Decoder1~17_combout\ & \inst|zxkey|zx_kb\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~26_combout\,
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|Decoder1~17_combout\,
	datad => \inst|zxkey|zx_kb\(5),
	combout => \inst|zxkey|Decoder1~37_combout\);

-- Location: LCCOMB_X31_Y10_N6
\inst|zxkey|keymatrix[2][4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][4]~72_combout\ = (\inst|zxkey|Decoder1~37_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~37_combout\ & (\inst|zxkey|keymatrix[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|zxkey|Decoder1~37_combout\,
	datac => \inst|zxkey|keymatrix[2][4]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[2][4]~72_combout\);

-- Location: FF_X31_Y10_N7
\inst|zxkey|keymatrix[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[2][4]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[2][4]~q\);

-- Location: LCCOMB_X30_Y10_N14
\inst|zxkey|Selector35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector35~6_combout\ = (\inst|zxkey|zx_kb\(1) & ((\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(2) & \inst|zxkey|ex_code~q\)) # (!\inst|zxkey|zx_kb\(6) & (\inst|zxkey|zx_kb\(2) & !\inst|zxkey|ex_code~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|Selector35~6_combout\);

-- Location: LCCOMB_X30_Y10_N12
\inst|zxkey|Selector35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector35~7_combout\ = (\inst|zxkey|zx_kb\(4) & ((\inst|zxkey|Selector35~6_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Selector35~6_combout\ & (\inst|zxkey|keymatrix[3][4]~q\)))) # (!\inst|zxkey|zx_kb\(4) & 
-- (\inst|zxkey|keymatrix[3][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|keymatrix[3][4]~q\,
	datac => \inst|zxkey|Selector35~6_combout\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|Selector35~7_combout\);

-- Location: LCCOMB_X30_Y10_N22
\inst|zxkey|Selector35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector35~4_combout\ = (\inst|zxkey|zx_kb\(6) & ((\inst|zxkey|zx_kb\(2)) # (\inst|zxkey|ex_code~q\))) # (!\inst|zxkey|zx_kb\(6) & (\inst|zxkey|zx_kb\(2) & \inst|zxkey|ex_code~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|Selector35~4_combout\);

-- Location: LCCOMB_X30_Y10_N4
\inst|zxkey|Selector35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector35~5_combout\ = (\inst|zxkey|zx_kb\(1) & (\inst|zxkey|Selector35~4_combout\ & (!\inst|zxkey|zx_kb\(2)))) # (!\inst|zxkey|zx_kb\(1) & (((\inst|zxkey|zx_kb\(2) & \inst|zxkey|Selector36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Selector35~4_combout\,
	datab => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|Selector36~6_combout\,
	combout => \inst|zxkey|Selector35~5_combout\);

-- Location: LCCOMB_X30_Y10_N18
\inst|zxkey|Selector35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Selector35~8_combout\ = (\inst|zxkey|Selector35~5_combout\ & ((\inst|zxkey|Selector35~6_combout\ & (\inst|zxkey|Selector35~7_combout\)) # (!\inst|zxkey|Selector35~6_combout\ & ((\inst|zxkey|press_release~q\))))) # 
-- (!\inst|zxkey|Selector35~5_combout\ & (\inst|zxkey|Selector35~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Selector35~7_combout\,
	datab => \inst|zxkey|Selector35~5_combout\,
	datac => \inst|zxkey|Selector35~6_combout\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|Selector35~8_combout\);

-- Location: LCCOMB_X33_Y10_N24
\inst|zxkey|keymatrix[3][4]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][4]~70_combout\ = (\inst|zxkey|zx_kb\(5) & (!\inst|zxkey|zx_kb\(7) & (!\inst|zxkey|zx_kb\(0) & \inst|zxkey|strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(5),
	datab => \inst|zxkey|zx_kb\(7),
	datac => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|strobe~q\,
	combout => \inst|zxkey|keymatrix[3][4]~70_combout\);

-- Location: LCCOMB_X30_Y10_N0
\inst|zxkey|keymatrix[3][4]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][4]~71_combout\ = (\inst|zxkey|zx_kb\(3) & (((\inst|zxkey|keymatrix[3][4]~q\)))) # (!\inst|zxkey|zx_kb\(3) & ((\inst|zxkey|keymatrix[3][4]~70_combout\ & (\inst|zxkey|Selector35~8_combout\)) # 
-- (!\inst|zxkey|keymatrix[3][4]~70_combout\ & ((\inst|zxkey|keymatrix[3][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datab => \inst|zxkey|Selector35~8_combout\,
	datac => \inst|zxkey|keymatrix[3][4]~q\,
	datad => \inst|zxkey|keymatrix[3][4]~70_combout\,
	combout => \inst|zxkey|keymatrix[3][4]~71_combout\);

-- Location: FF_X30_Y10_N1
\inst|zxkey|keymatrix[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[3][4]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[3][4]~q\);

-- Location: LCCOMB_X28_Y10_N30
\inst|cpu_di_bus~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~83_combout\ = (\inst|zxkey|keymatrix[2][4]~q\ & (\inst|Z80|u0|A\(13) & ((\inst|Z80|u0|A\(12)) # (!\inst|zxkey|keymatrix[3][4]~q\)))) # (!\inst|zxkey|keymatrix[2][4]~q\ & (((\inst|Z80|u0|A\(12))) # (!\inst|zxkey|keymatrix[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[2][4]~q\,
	datab => \inst|zxkey|keymatrix[3][4]~q\,
	datac => \inst|Z80|u0|A\(13),
	datad => \inst|Z80|u0|A\(12),
	combout => \inst|cpu_di_bus~83_combout\);

-- Location: LCCOMB_X28_Y9_N20
\inst|cpu_di_bus~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~86_combout\ = (\inst|cpu_di_bus~85_combout\ & (\inst|cpu_di_bus~84_combout\ & \inst|cpu_di_bus~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus~85_combout\,
	datac => \inst|cpu_di_bus~84_combout\,
	datad => \inst|cpu_di_bus~83_combout\,
	combout => \inst|cpu_di_bus~86_combout\);

-- Location: LCCOMB_X24_Y10_N12
\inst|AY_D_OUT[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[4]~7_combout\ = (\inst|Z80|u0|DO\(4) & \inst|cpu_di_bus[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO\(4),
	datac => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst|AY_D_OUT[4]~7_combout\);

-- Location: FF_X23_Y10_N31
\inst12|Enable[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(4));

-- Location: FF_X22_Y6_N9
\inst12|Period_E[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(4));

-- Location: FF_X22_Y10_N29
\inst12|Volume_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_B\(4));

-- Location: LCCOMB_X23_Y10_N0
\inst|cpu_di_bus~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~74_combout\ = (\inst12|Address\(1) & ((\inst12|Period_E\(4)) # ((\inst12|Address\(2))))) # (!\inst12|Address\(1) & (((\inst12|Volume_B\(4) & !\inst12|Address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(4),
	datab => \inst12|Volume_B\(4),
	datac => \inst12|Address\(1),
	datad => \inst12|Address\(2),
	combout => \inst|cpu_di_bus~74_combout\);

-- Location: LCCOMB_X23_Y10_N30
\inst|cpu_di_bus~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~75_combout\ = (\inst12|Address\(3) & ((\inst|cpu_di_bus~74_combout\) # ((\inst|cpu_di_bus[3]~20_combout\ & \inst12|Enable\(4))))) # (!\inst12|Address\(3) & (\inst|cpu_di_bus[3]~20_combout\ & (\inst12|Enable\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst|cpu_di_bus[3]~20_combout\,
	datac => \inst12|Enable\(4),
	datad => \inst|cpu_di_bus~74_combout\,
	combout => \inst|cpu_di_bus~75_combout\);

-- Location: FF_X24_Y7_N23
\inst12|Period_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(4));

-- Location: FF_X23_Y9_N1
\inst12|Period_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(4));

-- Location: LCCOMB_X23_Y7_N28
\inst|cpu_di_bus~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~76_combout\ = (\inst12|Address\(1) & ((\inst12|Period_B\(4)))) # (!\inst12|Address\(1) & (\inst12|Period_A\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datab => \inst12|Period_A\(4),
	datad => \inst12|Period_B\(4),
	combout => \inst|cpu_di_bus~76_combout\);

-- Location: FF_X22_Y6_N25
\inst12|Period_E[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(12));

-- Location: LCCOMB_X23_Y6_N12
\inst|cpu_di_bus~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~79_combout\ = (\inst12|Address\(3) & ((\inst12|Period_E\(12)) # (!\inst12|Address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datad => \inst12|Period_E\(12),
	combout => \inst|cpu_di_bus~79_combout\);

-- Location: FF_X22_Y10_N21
\inst12|Period_N[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_N\(4));

-- Location: FF_X23_Y7_N9
\inst12|Period_C[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(4));

-- Location: FF_X24_Y6_N13
\inst12|Volume_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_A\(4));

-- Location: FF_X24_Y10_N29
\inst12|Volume_C[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[4]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_C\(4));

-- Location: LCCOMB_X24_Y6_N30
\inst|cpu_di_bus~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~77_combout\ = (\inst12|Address\(1) & (((\inst12|Volume_C\(4)) # (\inst12|Address\(2))))) # (!\inst12|Address\(1) & (\inst12|Volume_A\(4) & ((!\inst12|Address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datab => \inst12|Volume_A\(4),
	datac => \inst12|Volume_C\(4),
	datad => \inst12|Address\(2),
	combout => \inst|cpu_di_bus~77_combout\);

-- Location: LCCOMB_X23_Y7_N8
\inst|cpu_di_bus~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~78_combout\ = (\inst12|Address\(3) & (((\inst|cpu_di_bus~77_combout\)))) # (!\inst12|Address\(3) & ((\inst|cpu_di_bus~77_combout\ & (\inst12|Period_N\(4))) # (!\inst|cpu_di_bus~77_combout\ & ((\inst12|Period_C\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Period_N\(4),
	datac => \inst12|Period_C\(4),
	datad => \inst|cpu_di_bus~77_combout\,
	combout => \inst|cpu_di_bus~78_combout\);

-- Location: LCCOMB_X22_Y9_N6
\inst|cpu_di_bus~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~80_combout\ = (\inst12|Address\(2) & (((\inst|cpu_di_bus~79_combout\) # (\inst|cpu_di_bus~78_combout\)))) # (!\inst12|Address\(2) & ((\inst|cpu_di_bus~79_combout\ & ((\inst|cpu_di_bus~78_combout\))) # (!\inst|cpu_di_bus~79_combout\ & 
-- (\inst|cpu_di_bus~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus~76_combout\,
	datab => \inst12|Address\(2),
	datac => \inst|cpu_di_bus~79_combout\,
	datad => \inst|cpu_di_bus~78_combout\,
	combout => \inst|cpu_di_bus~80_combout\);

-- Location: LCCOMB_X22_Y9_N20
\inst|cpu_di_bus~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~81_combout\ = ((\inst12|Address\(0) & (\inst|cpu_di_bus~75_combout\)) # (!\inst12|Address\(0) & ((\inst|cpu_di_bus~80_combout\)))) # (!\inst12|Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal13~0_combout\,
	datab => \inst12|Address\(0),
	datac => \inst|cpu_di_bus~75_combout\,
	datad => \inst|cpu_di_bus~80_combout\,
	combout => \inst|cpu_di_bus~81_combout\);

-- Location: LCCOMB_X22_Y9_N18
\inst|cpu_di_bus~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~87_combout\ = (\inst|port_fe_sel~2_combout\ & (\inst|cpu_di_bus~82_combout\ & (\inst|cpu_di_bus~86_combout\))) # (!\inst|port_fe_sel~2_combout\ & (((\inst|cpu_di_bus~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|port_fe_sel~2_combout\,
	datab => \inst|cpu_di_bus~82_combout\,
	datac => \inst|cpu_di_bus~86_combout\,
	datad => \inst|cpu_di_bus~81_combout\,
	combout => \inst|cpu_di_bus~87_combout\);

-- Location: LCCOMB_X22_Y12_N20
\inst|Z80|u0|IR[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[4]~6_combout\ = (\inst|Z80|MREQ_n~q\ & (\inst|cpu_di_bus[4]~73_combout\)) # (!\inst|Z80|MREQ_n~q\ & ((\inst|cpu_di_bus~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[4]~73_combout\,
	datab => \inst|Z80|MREQ_n~q\,
	datad => \inst|cpu_di_bus~87_combout\,
	combout => \inst|Z80|u0|IR[4]~6_combout\);

-- Location: FF_X22_Y12_N21
\inst|Z80|DI_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[4]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(4));

-- Location: LCCOMB_X16_Y14_N28
\inst|Z80|u0|BusB~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~52_combout\ = (\inst|Z80|u0|BusB[4]~13_combout\ & (((\inst|Z80|u0|BusB[4]~14_combout\)))) # (!\inst|Z80|u0|BusB[4]~13_combout\ & ((\inst|Z80|u0|BusB[4]~14_combout\ & ((\inst|Z80|u0|Regs|Mux19~4_combout\))) # 
-- (!\inst|Z80|u0|BusB[4]~14_combout\ & (!\inst|Z80|u0|ACC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(4),
	datab => \inst|Z80|u0|BusB[4]~13_combout\,
	datac => \inst|Z80|u0|Regs|Mux19~4_combout\,
	datad => \inst|Z80|u0|BusB[4]~14_combout\,
	combout => \inst|Z80|u0|BusB~52_combout\);

-- Location: LCCOMB_X18_Y14_N12
\inst|Z80|u0|BusB~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~50_combout\ = (\inst|Z80|u0|BusB[4]~9_combout\ & ((\inst|Z80|u0|BusB[4]~10_combout\ & (\inst|Z80|u0|PC\(4))) # (!\inst|Z80|u0|BusB[4]~10_combout\ & ((!\inst|Z80|u0|F\(4)))))) # (!\inst|Z80|u0|BusB[4]~9_combout\ & 
-- (((\inst|Z80|u0|BusB[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(4),
	datab => \inst|Z80|u0|F\(4),
	datac => \inst|Z80|u0|BusB[4]~9_combout\,
	datad => \inst|Z80|u0|BusB[4]~10_combout\,
	combout => \inst|Z80|u0|BusB~50_combout\);

-- Location: LCCOMB_X18_Y14_N26
\inst|Z80|u0|BusB~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~51_combout\ = (\inst|Z80|u0|BusB[4]~8_combout\ & (((\inst|Z80|u0|BusB~50_combout\)))) # (!\inst|Z80|u0|BusB[4]~8_combout\ & ((\inst|Z80|u0|BusB~50_combout\ & (!\inst|Z80|u0|SP\(12))) # (!\inst|Z80|u0|BusB~50_combout\ & 
-- ((!\inst|Z80|u0|SP\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(12),
	datab => \inst|Z80|u0|SP\(4),
	datac => \inst|Z80|u0|BusB[4]~8_combout\,
	datad => \inst|Z80|u0|BusB~50_combout\,
	combout => \inst|Z80|u0|BusB~51_combout\);

-- Location: LCCOMB_X16_Y14_N2
\inst|Z80|u0|BusB~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~53_combout\ = (\inst|Z80|u0|BusB~52_combout\ & ((\inst|Z80|u0|Regs|Mux27~4_combout\) # ((!\inst|Z80|u0|BusB[4]~13_combout\)))) # (!\inst|Z80|u0|BusB~52_combout\ & (((\inst|Z80|u0|BusB[4]~13_combout\ & \inst|Z80|u0|BusB~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux27~4_combout\,
	datab => \inst|Z80|u0|BusB~52_combout\,
	datac => \inst|Z80|u0|BusB[4]~13_combout\,
	datad => \inst|Z80|u0|BusB~51_combout\,
	combout => \inst|Z80|u0|BusB~53_combout\);

-- Location: LCCOMB_X17_Y17_N6
\inst|Z80|u0|BusB~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~54_combout\ = (!\inst|Z80|u0|BusB~20_combout\ & ((\inst|Z80|u0|BusB[4]~17_combout\ & (\inst|Z80|u0|PC\(12))) # (!\inst|Z80|u0|BusB[4]~17_combout\ & ((\inst|Z80|u0|BusB~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB[4]~17_combout\,
	datab => \inst|Z80|u0|PC\(12),
	datac => \inst|Z80|u0|BusB~53_combout\,
	datad => \inst|Z80|u0|BusB~20_combout\,
	combout => \inst|Z80|u0|BusB~54_combout\);

-- Location: LCCOMB_X17_Y17_N24
\inst|Z80|u0|BusB~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusB~55_combout\ = (\inst|Z80|u0|BusB~54_combout\) # ((\inst|Z80|DI_Reg\(4) & \inst|Z80|u0|BusB[4]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|DI_Reg\(4),
	datac => \inst|Z80|u0|BusB[4]~19_combout\,
	datad => \inst|Z80|u0|BusB~54_combout\,
	combout => \inst|Z80|u0|BusB~55_combout\);

-- Location: FF_X17_Y17_N25
\inst|Z80|u0|BusB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusB~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusB\(4));

-- Location: LCCOMB_X14_Y17_N30
\inst|Z80|u0|alu|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux34~2_combout\ = (\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|alu|DAA_Q[4]~22_combout\) # ((\inst|Z80|u0|alu|Mux32~0_combout\)))) # (!\inst|Z80|u0|alu|Mux33~1_combout\ & (((\inst|Z80|u0|alu|Mux11~1_combout\ & 
-- !\inst|Z80|u0|alu|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|DAA_Q[4]~22_combout\,
	datab => \inst|Z80|u0|alu|Mux33~1_combout\,
	datac => \inst|Z80|u0|alu|Mux11~1_combout\,
	datad => \inst|Z80|u0|alu|Mux32~0_combout\,
	combout => \inst|Z80|u0|alu|Mux34~2_combout\);

-- Location: LCCOMB_X16_Y19_N12
\inst|Z80|u0|alu|Q_t~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~245_combout\ = (\inst|Z80|u0|BusB\(4)) # ((!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(4),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Q_t~245_combout\);

-- Location: LCCOMB_X16_Y19_N30
\inst|Z80|u0|alu|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux34~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|ALU_Op_r\(0)) # ((\inst|Z80|u0|alu|Q_t~245_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(1) & (!\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|alu|Q_t~225_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(1),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datac => \inst|Z80|u0|alu|Q_t~225_combout\,
	datad => \inst|Z80|u0|alu|Q_t~245_combout\,
	combout => \inst|Z80|u0|alu|Mux34~0_combout\);

-- Location: LCCOMB_X14_Y17_N0
\inst|Z80|u0|alu|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux34~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusB\(4) & (\inst|Z80|u0|alu|Mux7~0_combout\ $ (\inst|Z80|u0|alu|Mux34~0_combout\)))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (((\inst|Z80|u0|alu|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux7~0_combout\,
	datab => \inst|Z80|u0|alu|Mux34~0_combout\,
	datac => \inst|Z80|u0|BusB\(4),
	datad => \inst|Z80|u0|ALU_Op_r\(0),
	combout => \inst|Z80|u0|alu|Mux34~1_combout\);

-- Location: LCCOMB_X14_Y17_N8
\inst|Z80|u0|alu|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux34~3_combout\ = (\inst|Z80|u0|alu|Mux34~2_combout\ & (((\inst|Z80|u0|BusA\(4))) # (!\inst|Z80|u0|alu|Mux32~0_combout\))) # (!\inst|Z80|u0|alu|Mux34~2_combout\ & (\inst|Z80|u0|alu|Mux32~0_combout\ & 
-- ((\inst|Z80|u0|alu|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux34~2_combout\,
	datab => \inst|Z80|u0|alu|Mux32~0_combout\,
	datac => \inst|Z80|u0|BusA\(4),
	datad => \inst|Z80|u0|alu|Mux34~1_combout\,
	combout => \inst|Z80|u0|alu|Mux34~3_combout\);

-- Location: LCCOMB_X14_Y17_N2
\inst|Z80|u0|Save_Mux[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[4]~14_combout\ = (!\inst|Z80|u0|mcode|Mux252~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|u0|alu|Mux34~3_combout\)) # (!\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|DI_Reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_ALU_r~q\,
	datab => \inst|Z80|u0|alu|Mux34~3_combout\,
	datac => \inst|Z80|DI_Reg\(4),
	datad => \inst|Z80|u0|mcode|Mux252~0_combout\,
	combout => \inst|Z80|u0|Save_Mux[4]~14_combout\);

-- Location: LCCOMB_X14_Y17_N20
\inst|Z80|u0|Save_Mux[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Save_Mux[4]~15_combout\ = (\inst|Z80|u0|Save_Mux[4]~14_combout\) # ((\inst|Z80|u0|BusB\(4) & \inst|Z80|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(4),
	datab => \inst|Z80|u0|mcode|Mux252~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[4]~14_combout\,
	combout => \inst|Z80|u0|Save_Mux[4]~15_combout\);

-- Location: LCCOMB_X16_Y17_N28
\inst|Z80|u0|DO[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[4]~7_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|alu|Mux34~3_combout\))) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|Save_Mux[4]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Save_Mux[4]~15_combout\,
	datab => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datad => \inst|Z80|u0|alu|Mux34~3_combout\,
	combout => \inst|Z80|u0|DO[4]~7_combout\);

-- Location: LCCOMB_X16_Y17_N12
\inst|Z80|u0|DO~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~27_combout\ = (\inst|Z80|u0|DO[3]~10_combout\ & (((\inst|Z80|u0|DO[3]~8_combout\)))) # (!\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO[3]~8_combout\ & ((\inst|Z80|u0|BusB\(4)))) # (!\inst|Z80|u0|DO[3]~8_combout\ & 
-- (\inst|Z80|u0|BusA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(0),
	datab => \inst|Z80|u0|DO[3]~10_combout\,
	datac => \inst|Z80|u0|BusB\(4),
	datad => \inst|Z80|u0|DO[3]~8_combout\,
	combout => \inst|Z80|u0|DO~27_combout\);

-- Location: LCCOMB_X16_Y17_N14
\inst|Z80|u0|DO~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~28_combout\ = (\inst|Z80|u0|DO~27_combout\ & (((\inst|Z80|u0|BusB\(0)) # (!\inst|Z80|u0|DO[3]~10_combout\)))) # (!\inst|Z80|u0|DO~27_combout\ & (\inst|Z80|u0|DO\(4) & ((\inst|Z80|u0|DO[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO~27_combout\,
	datab => \inst|Z80|u0|DO\(4),
	datac => \inst|Z80|u0|BusB\(0),
	datad => \inst|Z80|u0|DO[3]~10_combout\,
	combout => \inst|Z80|u0|DO~28_combout\);

-- Location: FF_X16_Y17_N29
\inst|Z80|u0|DO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[4]~7_combout\,
	asdata => \inst|Z80|u0|DO~28_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(4));

-- Location: FF_X24_Y9_N3
\inst|page_reg_disable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Z80|u0|DO\(5),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|process_15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|page_reg_disable~q\);

-- Location: LCCOMB_X24_Y9_N2
\inst|process_15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_15~1_combout\ = (!\inst|Z80|u0|A\(15) & (\inst|Z80|WR_n~q\ & !\inst|page_reg_disable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(15),
	datab => \inst|Z80|WR_n~q\,
	datac => \inst|page_reg_disable~q\,
	combout => \inst|process_15~1_combout\);

-- Location: LCCOMB_X24_Y9_N28
\inst|process_15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_15~2_combout\ = (\inst|port_fe_sel~0_combout\ & (\inst|port_fe_sel~1_combout\ & (\inst|process_15~0_combout\ & \inst|process_15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|port_fe_sel~0_combout\,
	datab => \inst|port_fe_sel~1_combout\,
	datac => \inst|process_15~0_combout\,
	datad => \inst|process_15~1_combout\,
	combout => \inst|process_15~2_combout\);

-- Location: FF_X24_Y9_N25
\inst|page_rom_sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Z80|u0|DO\(4),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|process_15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|page_rom_sel~q\);

-- Location: LCCOMB_X22_Y12_N22
\inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \inst|page_rom_sel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|page_rom_sel~q\,
	combout => \inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X22_Y12_N23
\inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: M9K_X15_Y12_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3C0000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001ED5A9AB3575A6DFE371D6AFE4F82C6516249B80000000F3379EE5ADE3DD0111DC4D877F2C1BE8E59CF7F73AA8D565B9B6FAA5A8AE5EF365D000000C86C7866B1BF5398C30634E3D04A901DF994261B3D4BEFF8CE19D963783FC4F1D83AC65DFF0E6661186734DB8C4580E23E97CDCD8FF66DD8E33E171D3C17C17D665B4DC7E31C7957667EB9A44CE0EEDBBBD391D3128AAA3",
	mem_init2 => X"DDE6FC8EBE3F9F3C3DFC6E8F07BFD31D50660B1E0B2506A533CE0E340C7C745CAEC4837C2A5FECBB94C1C969FFDDFF79BFFAAFDCA8D748399ABF75558ADD02F56F6DFFF29CB70FFD25A59DFFFED7B3F7E8B4CE6FFF3EF9CEC6BAE57ABFFFCEE647B2AFF5B87AA26AFFDD317DEDCFBDFFE1A0CAD3B58877DD2F647F7DF748E7CF4E93FD3C1238FFAFBD7FDF567FA8FEF024F33AFD3AABC6B105EA80272D64895FFF9FFF6E3881C81AFDCF2257FD4F8ED5257D0E9B800726B646C8A8E5012F76DF636CDEB4BDFCAEEFC61DFFEFB7E26262DEF2CB9F71565824FEBF3F7BDDEABB593F1BF746FBFFC353E37263FF38A796EF39E3FD7DFEBA7FFEFFBF17ABAF09E909",
	mem_init1 => X"E629BDF93D7F5B5BAF92FBAB477E9B315DB5A310CFACC7408DF9A544B1E57AF6EFEF92C2FA4D8D4E4AC86C277338FA37BCDD9D47781EDBAF7FC03C1BCD23D0AFCAE30B9FE6AA29FFF6F72DA73DFE4F7ACD39687B9E69C5359E9B991F0746EFFBC5595549AC64787878F5CE14C664CF9EB0CDAFFBABEF1E83358371B9ED96E5069555AFBBD3AEBFCABFBBED7A5C5FE9BD0E6A91C6E7610042695EEB08D8881B1D735AF87DAE59FABBD7DEAF8717F2B72F428F5E37E5D6E13157B99CBD2D73B9C73C563C8B02C8CC39C64DDCEA1BEEB5E7353F93786145598FE634EF1000179B345725EA43CE18F187A1DE4DAABEA97963E3A7A96B8B7CBC095BEB7CE46274D9AF",
	mem_init0 => X"4ED4AE2B1650D21EAFE01E7099EFCA3094FD4D705CF6B84AE21583E13385F8650004406BD60A023AB063D4E5966EA41AA997F5A49BFCB1657A9732D28EB8217E65F627A15E1057ADEE7B9E27122A58FF2B98B1EA560390C7E8F715861814E04DCB76FAB179E9619BC7E7E9C9FD801CF87DBA1EA496E829D4E62861E1AF436A7585287860729C77B6C68CAEA3033A6E84D67249B594C407B39C68B4C1C97FDEFC6BAD12FDFB527EF4F87F4A23EC13CBC0262D8899A3A290F04F41C1324045B9FCEEC890579E95D5A0A546CCCDD48577558ABE7CA36EF67A70F6A8758BDA052D5B95DE707778B17C2379847A23AE6B8BB01F36F3F44A8162566D9FB15DE7CC83F7",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y11_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1EEA3633EFEA856D05BA968C1B3C30CA1788DD95D16B8F914DDDFC3EE5C69945DF7D7BF31C6072BFA7993996AB7DD2F3EE4009844CC9D6CF9E583AEC48A52F2904B57D8E0D755851232838F9B5348838530D7AF95411555D263B8CA86A5D29D7CE4B65409D6F079D709A56C38DC3BCEF07459A416EB4E8F3D73CC714F4333AFE607D53A5C955D5D1412F8361617A5444E971FD187442A60FB04457857BECC3120A01FDC7FE2CBF038A61DEA5FCE2C10C8F35FBF80C05ABFF4B6935287B125E8D56F9FDFE7D64C1F4E1F5641845CD17E836B97780400C702723FA8E7C7BBD6F0666591A35ADD26B6B7E33CA56E9A4759EFA7E68F98AE7CE9507755C74C430286A",
	mem_init2 => X"88537A811D4EF6CD9668CCD3E2E7A8041788DCA5F7E08AF52AF527607BF06DEB75B74FB9AF7C1A492952F7EEAA0E7CF9FBEDD0FB47EEFDCC3734B816F355C913CD2E1AF14C30545297A91BED3AEAEFF8F696B5F4FC80BC6B1A2559492E9198E4A5875745B625C6CA7A7292332492D139728A689DA1AE78B6B44CE4F4A4EA5A22F331598B364EF27516CC49A4662C5E5C92ED140D96372E7A7833AE434698237599716B8CBAE953D061FAC3D6337D5BA4D6D7090929944AB6FA3357801066B6589467DA6C480E6D19CEEA8451CEFA88FD70E7925B0302F877F87FA833FBD147E937309C08305A10187707E3D57DDE4931F1D9E97A8F378981ABBF8D7B6B7549C3",
	mem_init1 => X"763DD7AAFEED3F4AD4EA7491ADE6F14E6DBADD0F090A8DF34D7BAD35DD2275F0BCCF19EEF299751C919C9C13C6FB9ED711AC4DA7D947CC79E9B6323EF6CE62638CEBCB187AE5D44ECA689C9BD4E5AE544DEA7E90D186B9F335F3223877AAD54196CE81973CB55590446D599375501366EC343561BCF83357F8823671393B278C1C387A7970C7F3E688673CF5975EE3E5FF105CFCCF9F725D698FB088B063063C7833830C7B2C7AFB8A8D203C312306DA0E72641FFB93D79B5EC04F44AD55F4B884735325ACC969B2EAE10A1478D866FA67DDEF7BBF75E6958B6D02DC6D0F807660A229B98541E6FE734DE2280A9B57FCD5A9BEFEF7CDA5ABEB44FD73D2794D56",
	mem_init0 => X"D0734B461A36980411EB2A6C1BE76029258777EF227A8F6E84F74C4436098F67BA611013110188547995B108BB2DAE76F4A3A0D98845F9248BDFA45E10CA403A5E2B1A3E16869E1D37BCE906B82F401CBD467617DB34D9E0C80B5E6E10063EC4BD52921D249E377EDBD14EA309EEDAA57DA85F55DBB7048A69A4C801013948B617F7F5724D40707E6FF30002982023020449B4680C45D1CFAD8EB30A061DB8FEDD6E630C15271E48CA801988654FB501D5393392EE765C1EC95C1E4D86F18A965372B72B484E2F2664B735B69A5AB532B086BA4C62AD6D56EECBDB6984B251454845BD5B243DAED2B2489B313A35C50252AFD0FFB76FE7342335FFF132FD92FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y12_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"EA38FBF08D3F7C2C9A7AEBCBBA99A734F7774DD2DB67F4DCFECFF4D81C6BBF9CE7FFE6A35DFC849247A5735645524D24BCEB335E73337860CD04924335645524D24BB73ACCD6726F4E99ABAFA69E7BBA99A4D2D7392667D674A774CFFD936FB76E7F6F377ECFACBA7F6BADF752E51FA7FF9258FF9ABBFFCCDFFFFE6FFDF91F98FF63323F35B72F6DBDBFF6CC4A40884BA8846E69E6D584D84DFDFB9368D6B7ADA36370B752D18367871942F11BD275E45FC3F977DF5EFCF9E8C0E57F4F32732ECA873DC485292E948251DF549A44C775D35E879D9C01299C2693B0F8DE76673677BBB0E8567A1598A85605CEB74B92ABABA2823F4090505E95100D4BCFE8C3E2",
	mem_init2 => X"153B14B91EC14657857BED800920001FCC7E9A4ED039A618C1A4CC241348F35FBF80C05B3E4C4AE798631FD67CD5CBB94D66759C35E2AF692968B0515B57397EEA8882576A3BB0D3825C802FEBF5CAACCF69F5259B993A8E1495FE90B93D47B7427B66A21704C7B3DB30A8098A80D42A3CCABA847B96D73B7A9D6D18E63508BF24A45EFD22E4218E777E61F1337FE736AADA688C0E5BB57E9DBB7F7DF757D6AEFAE7D7975CEF0F7AAE95944AF29C59CD086C2BBF353FE1230D86C3719B6D95AD9A366E98058A1866C85B3E7F9CF1BFFE79E34514111110405505115544011441003EEBAE8151BB843E1ED3CA74E27A4C1171BAE91D9A431B7B5C97E0DB6FF245",
	mem_init1 => X"11DB36B5C97D836F3E33E3EAA19F2D7B26E27A4C1130DC6D6D6F6D6F6F6CAFFA818EAA7FAC81A79C67EC364440D6FFFFF9D86434D7DEA14599F64E1BC0004C49C7DB0C04142BB77E4BFCFB37FAE76DD3F25AFF9FCBDCE1EC9D3CBD74C4A7CFDB9E7FFE13F21DFDA43EEC33C2E1F370F9FEEF619DFFFFF132865FE7CD5FACCDDCB721A234B170B967B967C97EFF2F967D6B72C6B61E21FD74CC2E0034FEF994AE4CC4A99B9033A2795A1FDEE8EFC67AC373F37D7593FCCF45ACDA11A24B7BF2B0F3BFF8F5F5D7E2B2A2BB3ABF9FE5A5E99D5D3BBD6DF735F47FFB7E49F6FF6CDF7FF5CF1530E1E3DECE86E2A9A4C22412980781C08544E90010F863B49F4447C4",
	mem_init0 => X"482F9B95A99B77F7E375B0D603BD3020FA83FD5BBC7E375B0D423E186CF0BE1C553BBFBA1764200E04FA9E64D1D2F70A3EE7264508A3E3931BD9367E15D2CDF78BA53D5545AD27F087F3F0544E5EA5B780BC6B1BA32DB44F44D598B728A68C53D14B49CAE29B565578B64AE94AA5BEBED0104DF69D7577FCB557CF696B5F54DCBBD276BCB925DA281B2C6E6CF3ACC893C0419D721A34C2DCEF1AEDE6777F997164D432F9D8FAEBA58FCF1478652846717F596FB523EE6BF9EB2E935B5D942424A6512ADBE8C8610EDB9DCDC020CD6E58E6DAA2A3B64FA4BBDE0BE5D3DF269ACF1DC552A39BB3FC75E7D79B3AC5FF29E6FF24FDCECEF9FFB3B31D9B090909075F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y2_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B4C97E5FF22AF024CB00880088009ED9788D32B7EB47BB9F8AB9FBC7BCC1E13375E52F2166F040B063E081039FF784CB060314224C14934541307A40277FB1C9855C7D42726EBCA691146A85AF5C46C6760EB71C730FEBF719E6EE3EEDD70D6B75A857EE1171F8EB578C6FDD8C58E6EB03BB1816B949950F8423B986B6D6D6D24D2C33E926EAE9D5D7F9DDDBE8EEDCD6654E47B16FBD126023C19AE37DE5D3CE70E9C37CBB6EB6E4F6D793D6BBBB699DA21018A3D03448693833EF3D650FD65EFE7F2CD7FCBFDC7FE7D49D5EAB3F381FDB8F5E05ADA889F9F11000780FDF7A77EBF5DEDCE8CCB5F5A2FE754772E49DB479FEFA605ED4B7F1E4184D3E38A003FE",
	mem_init2 => X"67B0EFB800C9FFBC6AFBB6D9CE7AB39267DDBE56F64E79C4E957A6FDDFBE5F7D6FFDBDA6B143DFE9FFBA9FBC3110B08BDB55C3023E77FDEFF32BFF72BFFB2BF910610236B76C5B16FDED44FBCCDFA46A0F76B17312FBF05CAF23610485426D84D1F48F58D1EB9561A27C32A1947FD7F61DF75D64ABFF43640689FF2100C7214B1EFFF0B22D0021DD0AE970A5419180808EFA4D48BE46472761B7B3E96E4B55C515BC0CB69FACB2CB4EF9B700A78A3CF735CA9FDF7AE19BE151E5FDE67EEE67F0D574B3719E1A5ECF54DCBDD5AF14A31B17F1C92DD5970256FABF5EA9F974DC574ED5DE57D641E0FD979F80701936BABB7426E580E1B6E3266DD0C7724CF6BBCA",
	mem_init1 => X"5ED9B8378E1DCDE392CE6732FC28DF29F1F3DDA827B44F672BCFE56C0CCC800000007E48DEFC7B2CD1F4DD550DCE6737463504448A18E9115BE535B4EE42B05099911F011E266444D312309C3445FD3E371DF544449CCD75B5675EA9E96F60C777CCECE01581F777C17A68CC08C9164BA164BAFE8B327A81E64E71823A81AE5027027DB3B679286FD5FECEFDADA4CBED0983CFDE9E56F1B0DAC3ED7A78C38F3FD77EF96D9EDDFF3737B6CB9B9FDA8ED436E9726B73E6DBFC91DCD9BA0FB3A89CDB2DB13B52DBE67EF6FA05F33F769A05DEE1A6368A92C9DAD9F55D6D5D88EAFBAC774BA4E001EC16C9817947A2065565A2B2917608A2F912FE93ED82BEC7E71C",
	mem_init0 => X"4DA71155BACCC148DAD786B205392CAF056FC2B2A021D15F98476DEE15E415D29FF33C5F204AE65ADE6710B203AB175BAAFBD639567DBC196FDDA011BAA400971400158B2CFBDB32AE28ACFBCD45009FF557488F62BED53691800077674D05BCAC684A74A9B04F6A148152C8925097B50D34FCA727E7C88888888DFEBEF9415CF80F800C1CF84DEEDEE74E2D1E7DBF7B79F3F934CABEEFCFFDFBD2584E4C030902EA1911D90011A5750B3F0A48EABD5BB2BFCB66AFDD545BB4ADAF3BDCBD4765D5F1EDBB963ACEDC7D987CCB735C5BFDD42C9FDCD738FFC64FFFF801797E77D9E33C5FFB7F93A73F3CFFAFFDD766CD2EBB3669F7E7EA6B2109C209F1C2047389",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N0
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\);

-- Location: LCCOMB_X22_Y12_N6
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ & 
-- (\inst|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ & ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\);

-- Location: FF_X24_Y10_N11
\inst12|Volume_C[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_C\(0));

-- Location: FF_X24_Y10_N5
\inst12|Period_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(0));

-- Location: LCCOMB_X24_Y10_N4
\inst|cpu_di_bus[0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~46_combout\ = (\inst12|Address\(0) & (((\inst12|Address\(3))))) # (!\inst12|Address\(0) & ((\inst12|Address\(3) & (\inst12|Volume_C\(0))) # (!\inst12|Address\(3) & ((\inst12|Period_B\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(0),
	datab => \inst12|Address\(0),
	datac => \inst12|Period_B\(0),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[0]~46_combout\);

-- Location: FF_X23_Y10_N29
\inst12|Period_B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(8));

-- Location: FF_X22_Y6_N1
\inst12|Period_E[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(0));

-- Location: LCCOMB_X23_Y10_N28
\inst|cpu_di_bus[0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~47_combout\ = (\inst|cpu_di_bus[0]~46_combout\ & (((\inst12|Period_E\(0))) # (!\inst12|Address\(0)))) # (!\inst|cpu_di_bus[0]~46_combout\ & (\inst12|Address\(0) & (\inst12|Period_B\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[0]~46_combout\,
	datab => \inst12|Address\(0),
	datac => \inst12|Period_B\(8),
	datad => \inst12|Period_E\(0),
	combout => \inst|cpu_di_bus[0]~47_combout\);

-- Location: FF_X23_Y10_N3
\inst12|Enable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(0));

-- Location: FF_X22_Y10_N13
\inst12|Period_N[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_N\(0));

-- Location: FF_X22_Y6_N17
\inst12|Period_E[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(8));

-- Location: FF_X23_Y7_N17
\inst12|Period_C[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(0));

-- Location: FF_X24_Y7_N25
\inst12|Period_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(0));

-- Location: FF_X24_Y6_N1
\inst12|Volume_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_A\(0));

-- Location: LCCOMB_X24_Y7_N24
\inst|cpu_di_bus[0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~48_combout\ = (\inst12|Address\(3) & ((\inst12|Address\(2)) # ((\inst12|Volume_A\(0))))) # (!\inst12|Address\(3) & (!\inst12|Address\(2) & (\inst12|Period_A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Address\(2),
	datac => \inst12|Period_A\(0),
	datad => \inst12|Volume_A\(0),
	combout => \inst|cpu_di_bus[0]~48_combout\);

-- Location: LCCOMB_X23_Y7_N16
\inst|cpu_di_bus[0]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~49_combout\ = (\inst12|Address\(2) & ((\inst|cpu_di_bus[0]~48_combout\ & (\inst12|Period_E\(8))) # (!\inst|cpu_di_bus[0]~48_combout\ & ((\inst12|Period_C\(0)))))) # (!\inst12|Address\(2) & (((\inst|cpu_di_bus[0]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Period_E\(8),
	datac => \inst12|Period_C\(0),
	datad => \inst|cpu_di_bus[0]~48_combout\,
	combout => \inst|cpu_di_bus[0]~49_combout\);

-- Location: LCCOMB_X22_Y10_N12
\inst|cpu_di_bus[0]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~50_combout\ = (\inst|cpu_di_bus[3]~20_combout\ & ((\inst|cpu_di_bus[3]~19_combout\) # ((\inst12|Period_N\(0))))) # (!\inst|cpu_di_bus[3]~20_combout\ & (!\inst|cpu_di_bus[3]~19_combout\ & ((\inst|cpu_di_bus[0]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~20_combout\,
	datab => \inst|cpu_di_bus[3]~19_combout\,
	datac => \inst12|Period_N\(0),
	datad => \inst|cpu_di_bus[0]~49_combout\,
	combout => \inst|cpu_di_bus[0]~50_combout\);

-- Location: LCCOMB_X23_Y10_N2
\inst|cpu_di_bus[0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~51_combout\ = (\inst|cpu_di_bus[3]~19_combout\ & ((\inst|cpu_di_bus[0]~50_combout\ & ((\inst12|Enable\(0)))) # (!\inst|cpu_di_bus[0]~50_combout\ & (\inst|cpu_di_bus[0]~47_combout\)))) # (!\inst|cpu_di_bus[3]~19_combout\ & 
-- (((\inst|cpu_di_bus[0]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[3]~19_combout\,
	datab => \inst|cpu_di_bus[0]~47_combout\,
	datac => \inst12|Enable\(0),
	datad => \inst|cpu_di_bus[0]~50_combout\,
	combout => \inst|cpu_di_bus[0]~51_combout\);

-- Location: IOIBUF_X23_Y24_N8
\D[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(0),
	o => \D[0]~input_o\);

-- Location: LCCOMB_X30_Y9_N24
\inst|zxkey|Decoder1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~31_combout\ = (!\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|zx_kb\(5) & (\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|Decoder1~31_combout\);

-- Location: LCCOMB_X31_Y9_N26
\inst|zxkey|keymatrix[6][0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[6][0]~30_combout\ = (\inst|zxkey|Decoder1~26_combout\ & ((\inst|zxkey|Decoder1~31_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~31_combout\ & (\inst|zxkey|keymatrix[6][0]~q\)))) # 
-- (!\inst|zxkey|Decoder1~26_combout\ & (((\inst|zxkey|keymatrix[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~26_combout\,
	datab => \inst|zxkey|Decoder1~31_combout\,
	datac => \inst|zxkey|keymatrix[6][0]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[6][0]~30_combout\);

-- Location: FF_X31_Y9_N27
\inst|zxkey|keymatrix[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[6][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[6][0]~q\);

-- Location: LCCOMB_X30_Y11_N26
\inst|zxkey|WideOr32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~2_combout\ = (\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(5) & (\inst|zxkey|zx_kb\(3) $ (!\inst|zxkey|ex_code~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|WideOr32~2_combout\);

-- Location: LCCOMB_X30_Y11_N10
\inst|zxkey|WideOr32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~3_combout\ = (\inst|zxkey|zx_kb\(3) & ((\inst|zxkey|zx_kb\(5) & (\inst|zxkey|zx_kb\(1) & \inst|zxkey|ex_code~q\)) # (!\inst|zxkey|zx_kb\(5) & (!\inst|zxkey|zx_kb\(1) & !\inst|zxkey|ex_code~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(5),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(1),
	datad => \inst|zxkey|ex_code~q\,
	combout => \inst|zxkey|WideOr32~3_combout\);

-- Location: LCCOMB_X30_Y11_N2
\inst|zxkey|WideOr32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~4_combout\ = (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|WideOr32~3_combout\ & (\inst|zxkey|zx_kb\(6) $ (\inst|zxkey|zx_kb\(2))))) # (!\inst|zxkey|zx_kb\(0) & (!\inst|zxkey|WideOr32~3_combout\ & (\inst|zxkey|zx_kb\(6) & 
-- \inst|zxkey|zx_kb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|WideOr32~3_combout\,
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|WideOr32~4_combout\);

-- Location: LCCOMB_X30_Y11_N12
\inst|zxkey|WideOr32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~5_combout\ = (\inst|zxkey|zx_kb\(4) & (((\inst|zxkey|zx_kb\(6))))) # (!\inst|zxkey|zx_kb\(4) & (\inst|zxkey|WideOr32~4_combout\ & (\inst|zxkey|WideOr32~2_combout\ $ (!\inst|zxkey|zx_kb\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr32~2_combout\,
	datab => \inst|zxkey|WideOr32~4_combout\,
	datac => \inst|zxkey|zx_kb\(6),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|WideOr32~5_combout\);

-- Location: LCCOMB_X30_Y11_N22
\inst|zxkey|WideOr32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~7_combout\ = (\inst|zxkey|zx_kb\(1) & ((\inst|zxkey|zx_kb\(3)) # (\inst|zxkey|ex_code~q\ $ (\inst|zxkey|zx_kb\(2))))) # (!\inst|zxkey|zx_kb\(1) & ((\inst|zxkey|ex_code~q\ & ((\inst|zxkey|zx_kb\(3)) # (\inst|zxkey|zx_kb\(2)))) # 
-- (!\inst|zxkey|ex_code~q\ & (\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|ex_code~q\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|WideOr32~7_combout\);

-- Location: LCCOMB_X30_Y11_N28
\inst|zxkey|WideOr32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~6_combout\ = (\inst|zxkey|zx_kb\(5) & ((!\inst|zxkey|zx_kb\(1)) # (!\inst|zxkey|zx_kb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|zx_kb\(1),
	combout => \inst|zxkey|WideOr32~6_combout\);

-- Location: LCCOMB_X30_Y11_N20
\inst|zxkey|WideOr32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~8_combout\ = (\inst|zxkey|WideOr32~7_combout\ & (!\inst|zxkey|zx_kb\(3) & \inst|zxkey|WideOr32~6_combout\)) # (!\inst|zxkey|WideOr32~7_combout\ & (\inst|zxkey|zx_kb\(3) & !\inst|zxkey|WideOr32~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr32~7_combout\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|WideOr32~6_combout\,
	combout => \inst|zxkey|WideOr32~8_combout\);

-- Location: LCCOMB_X30_Y11_N0
\inst|zxkey|WideOr32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~1_combout\ = (\inst|zxkey|WideOr32~0_combout\ & (!\inst|zxkey|ex_code~q\ & (!\inst|zxkey|zx_kb\(3) & \inst|zxkey|Decoder1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr32~0_combout\,
	datab => \inst|zxkey|ex_code~q\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|Decoder1~21_combout\,
	combout => \inst|zxkey|WideOr32~1_combout\);

-- Location: LCCOMB_X30_Y11_N18
\inst|zxkey|WideOr32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr32~9_combout\ = (\inst|zxkey|WideOr32~5_combout\ & ((\inst|zxkey|WideOr32~8_combout\) # ((!\inst|zxkey|zx_kb\(4))))) # (!\inst|zxkey|WideOr32~5_combout\ & (((\inst|zxkey|WideOr32~1_combout\ & \inst|zxkey|zx_kb\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|WideOr32~5_combout\,
	datab => \inst|zxkey|WideOr32~8_combout\,
	datac => \inst|zxkey|WideOr32~1_combout\,
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|WideOr32~9_combout\);

-- Location: LCCOMB_X31_Y9_N12
\inst|zxkey|keymatrix[7][0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[7][0]~31_combout\ = (\inst|zxkey|keymatrix[7][4]~5_combout\ & ((\inst|zxkey|WideOr32~9_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|WideOr32~9_combout\ & ((\inst|zxkey|keymatrix[7][0]~q\))))) # 
-- (!\inst|zxkey|keymatrix[7][4]~5_combout\ & (((\inst|zxkey|keymatrix[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[7][4]~5_combout\,
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[7][0]~q\,
	datad => \inst|zxkey|WideOr32~9_combout\,
	combout => \inst|zxkey|keymatrix[7][0]~31_combout\);

-- Location: FF_X31_Y9_N13
\inst|zxkey|keymatrix[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[7][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[7][0]~q\);

-- Location: LCCOMB_X31_Y9_N22
\inst|zxkey|zx_kb_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~8_combout\ = (\inst|Z80|u0|A\(8) & (!\inst|Z80|u0|A\(9) & (\inst|zxkey|keymatrix[6][0]~q\))) # (!\inst|Z80|u0|A\(8) & ((\inst|zxkey|keymatrix[7][0]~q\) # ((!\inst|Z80|u0|A\(9) & \inst|zxkey|keymatrix[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(8),
	datab => \inst|Z80|u0|A\(9),
	datac => \inst|zxkey|keymatrix[6][0]~q\,
	datad => \inst|zxkey|keymatrix[7][0]~q\,
	combout => \inst|zxkey|zx_kb_out~8_combout\);

-- Location: LCCOMB_X32_Y9_N12
\inst|zxkey|Decoder1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|Decoder1~30_combout\ = (!\inst|zxkey|zx_kb\(3) & (!\inst|zxkey|zx_kb\(5) & (\inst|zxkey|Decoder1~17_combout\ & \inst|zxkey|Decoder1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(3),
	datab => \inst|zxkey|zx_kb\(5),
	datac => \inst|zxkey|Decoder1~17_combout\,
	datad => \inst|zxkey|Decoder1~26_combout\,
	combout => \inst|zxkey|Decoder1~30_combout\);

-- Location: LCCOMB_X32_Y9_N30
\inst|zxkey|keymatrix[5][0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[5][0]~29_combout\ = (\inst|zxkey|Decoder1~30_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~30_combout\ & (\inst|zxkey|keymatrix[5][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~30_combout\,
	datac => \inst|zxkey|keymatrix[5][0]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[5][0]~29_combout\);

-- Location: FF_X32_Y9_N31
\inst|zxkey|keymatrix[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[5][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[5][0]~q\);

-- Location: LCCOMB_X32_Y9_N16
\inst|zxkey|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|WideOr30~0_combout\ = (\inst|zxkey|zx_kb\(4) & (\inst|zxkey|zx_kb\(1) & (!\inst|zxkey|zx_kb\(0) & !\inst|zxkey|zx_kb\(3)))) # (!\inst|zxkey|zx_kb\(4) & (!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(0) & \inst|zxkey|zx_kb\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|zx_kb\(1),
	datac => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|zx_kb\(3),
	combout => \inst|zxkey|WideOr30~0_combout\);

-- Location: LCCOMB_X32_Y9_N18
\inst|zxkey|keymatrix[4][0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][0]~25_combout\ = (\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(6) & (!\inst|zxkey|zx_kb\(5) & \inst|zxkey|WideOr30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(2),
	datab => \inst|zxkey|zx_kb\(6),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|WideOr30~0_combout\,
	combout => \inst|zxkey|keymatrix[4][0]~25_combout\);

-- Location: LCCOMB_X32_Y9_N4
\inst|zxkey|keymatrix[4][0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][0]~26_combout\ = (!\inst|zxkey|zx_kb\(4) & (\inst|zxkey|zx_kb\(0) & (\inst|zxkey|zx_kb\(5) & !\inst|zxkey|zx_kb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(4),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(5),
	datad => \inst|zxkey|zx_kb\(2),
	combout => \inst|zxkey|keymatrix[4][0]~26_combout\);

-- Location: LCCOMB_X32_Y9_N22
\inst|zxkey|keymatrix[4][0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][0]~27_combout\ = (\inst|zxkey|keymatrix[4][0]~25_combout\) # ((\inst|zxkey|zx_kb\(6) & (\inst|zxkey|keymatrix[4][0]~26_combout\ & \inst|zxkey|Decoder1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(6),
	datab => \inst|zxkey|keymatrix[4][0]~25_combout\,
	datac => \inst|zxkey|keymatrix[4][0]~26_combout\,
	datad => \inst|zxkey|Decoder1~18_combout\,
	combout => \inst|zxkey|keymatrix[4][0]~27_combout\);

-- Location: LCCOMB_X32_Y9_N20
\inst|zxkey|keymatrix[4][0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[4][0]~28_combout\ = (\inst|zxkey|keymatrix[4][0]~27_combout\ & ((\inst|zxkey|Decoder1~24_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~24_combout\ & (\inst|zxkey|keymatrix[4][0]~q\)))) # 
-- (!\inst|zxkey|keymatrix[4][0]~27_combout\ & (((\inst|zxkey|keymatrix[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[4][0]~27_combout\,
	datab => \inst|zxkey|Decoder1~24_combout\,
	datac => \inst|zxkey|keymatrix[4][0]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[4][0]~28_combout\);

-- Location: FF_X32_Y9_N21
\inst|zxkey|keymatrix[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[4][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[4][0]~q\);

-- Location: LCCOMB_X32_Y9_N28
\inst|zxkey|zx_kb_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~7_combout\ = (\inst|Z80|u0|A\(10) & (!\inst|Z80|u0|A\(11) & ((\inst|zxkey|keymatrix[4][0]~q\)))) # (!\inst|Z80|u0|A\(10) & ((\inst|zxkey|keymatrix[5][0]~q\) # ((!\inst|Z80|u0|A\(11) & \inst|zxkey|keymatrix[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(10),
	datab => \inst|Z80|u0|A\(11),
	datac => \inst|zxkey|keymatrix[5][0]~q\,
	datad => \inst|zxkey|keymatrix[4][0]~q\,
	combout => \inst|zxkey|zx_kb_out~7_combout\);

-- Location: LCCOMB_X31_Y9_N14
\inst|zxkey|keymatrix[0][0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[0][0]~16_combout\ = (\inst|zxkey|Decoder1~18_combout\ & ((\inst|zxkey|Decoder1~41_combout\ & (\inst|zxkey|press_release~q\)) # (!\inst|zxkey|Decoder1~41_combout\ & ((\inst|zxkey|keymatrix[0][0]~q\))))) # 
-- (!\inst|zxkey|Decoder1~18_combout\ & (((\inst|zxkey|keymatrix[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~18_combout\,
	datab => \inst|zxkey|press_release~q\,
	datac => \inst|zxkey|keymatrix[0][0]~q\,
	datad => \inst|zxkey|Decoder1~41_combout\,
	combout => \inst|zxkey|keymatrix[0][0]~16_combout\);

-- Location: FF_X31_Y9_N15
\inst|zxkey|keymatrix[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[0][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[0][0]~q\);

-- Location: LCCOMB_X31_Y11_N26
\inst|zxkey|keymatrix[1][0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][0]~17_combout\ = (\inst|zxkey|keymatrix[7][4]~5_combout\ & (\inst|zxkey|Decoder1~29_combout\ & (\inst|zxkey|WideOr19~0_combout\ & \inst|zxkey|zx_kb\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[7][4]~5_combout\,
	datab => \inst|zxkey|Decoder1~29_combout\,
	datac => \inst|zxkey|WideOr19~0_combout\,
	datad => \inst|zxkey|zx_kb\(6),
	combout => \inst|zxkey|keymatrix[1][0]~17_combout\);

-- Location: LCCOMB_X32_Y11_N28
\inst|zxkey|keymatrix[1][0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[1][0]~18_combout\ = (\inst|zxkey|keymatrix[1][0]~17_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[1][0]~17_combout\ & (\inst|zxkey|keymatrix[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[1][0]~17_combout\,
	datac => \inst|zxkey|keymatrix[1][0]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[1][0]~18_combout\);

-- Location: FF_X32_Y11_N29
\inst|zxkey|keymatrix[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[1][0]~q\);

-- Location: LCCOMB_X31_Y9_N8
\inst|zxkey|zx_kb_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~5_combout\ = (\inst|Z80|u0|A\(15) & (!\inst|Z80|u0|A\(14) & ((\inst|zxkey|keymatrix[1][0]~q\)))) # (!\inst|Z80|u0|A\(15) & ((\inst|zxkey|keymatrix[0][0]~q\) # ((!\inst|Z80|u0|A\(14) & \inst|zxkey|keymatrix[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(15),
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|zxkey|keymatrix[0][0]~q\,
	datad => \inst|zxkey|keymatrix[1][0]~q\,
	combout => \inst|zxkey|zx_kb_out~5_combout\);

-- Location: LCCOMB_X30_Y9_N6
\inst|zxkey|keymatrix[2][0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][0]~19_combout\ = (!\inst|zxkey|zx_kb\(0) & (\inst|zxkey|Decoder1~21_combout\ & (!\inst|zxkey|zx_kb\(3) & \inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(0),
	datab => \inst|zxkey|Decoder1~21_combout\,
	datac => \inst|zxkey|zx_kb\(3),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|keymatrix[2][0]~19_combout\);

-- Location: LCCOMB_X31_Y10_N28
\inst|zxkey|keymatrix[2][0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][0]~20_combout\ = (\inst|zxkey|keymatrix[2][0]~19_combout\) # ((!\inst|zxkey|zx_kb\(1) & (\inst|zxkey|zx_kb\(2) & \inst|zxkey|Decoder1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|keymatrix[2][0]~19_combout\,
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|Decoder1~16_combout\,
	combout => \inst|zxkey|keymatrix[2][0]~20_combout\);

-- Location: LCCOMB_X32_Y10_N22
\inst|zxkey|keymatrix[2][0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[2][0]~21_combout\ = (\inst|zxkey|Decoder1~20_combout\ & ((\inst|zxkey|keymatrix[2][0]~20_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|keymatrix[2][0]~20_combout\ & (\inst|zxkey|keymatrix[2][0]~q\)))) # 
-- (!\inst|zxkey|Decoder1~20_combout\ & (((\inst|zxkey|keymatrix[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|Decoder1~20_combout\,
	datab => \inst|zxkey|keymatrix[2][0]~20_combout\,
	datac => \inst|zxkey|keymatrix[2][0]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[2][0]~21_combout\);

-- Location: FF_X32_Y10_N23
\inst|zxkey|keymatrix[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[2][0]~q\);

-- Location: LCCOMB_X32_Y10_N20
\inst|zxkey|keymatrix[3][0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][0]~22_combout\ = (\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(4) & (\inst|zxkey|zx_kb\(1) $ (\inst|zxkey|zx_kb\(0))))) # (!\inst|zxkey|zx_kb\(2) & (!\inst|zxkey|zx_kb\(1) & (!\inst|zxkey|zx_kb\(0) & \inst|zxkey|zx_kb\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(1),
	datab => \inst|zxkey|zx_kb\(0),
	datac => \inst|zxkey|zx_kb\(2),
	datad => \inst|zxkey|zx_kb\(4),
	combout => \inst|zxkey|keymatrix[3][0]~22_combout\);

-- Location: LCCOMB_X32_Y10_N26
\inst|zxkey|keymatrix[3][0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][0]~23_combout\ = (!\inst|zxkey|zx_kb\(3) & (\inst|zxkey|keymatrix[3][0]~22_combout\ & (\inst|zxkey|zx_kb\(5) $ (\inst|zxkey|zx_kb\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb\(5),
	datab => \inst|zxkey|zx_kb\(3),
	datac => \inst|zxkey|zx_kb\(0),
	datad => \inst|zxkey|keymatrix[3][0]~22_combout\,
	combout => \inst|zxkey|keymatrix[3][0]~23_combout\);

-- Location: LCCOMB_X32_Y10_N16
\inst|zxkey|keymatrix[3][0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|keymatrix[3][0]~24_combout\ = (\inst|zxkey|keymatrix[3][0]~23_combout\ & ((\inst|zxkey|Decoder1~19_combout\ & ((\inst|zxkey|press_release~q\))) # (!\inst|zxkey|Decoder1~19_combout\ & (\inst|zxkey|keymatrix[3][0]~q\)))) # 
-- (!\inst|zxkey|keymatrix[3][0]~23_combout\ & (((\inst|zxkey|keymatrix[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|keymatrix[3][0]~23_combout\,
	datab => \inst|zxkey|Decoder1~19_combout\,
	datac => \inst|zxkey|keymatrix[3][0]~q\,
	datad => \inst|zxkey|press_release~q\,
	combout => \inst|zxkey|keymatrix[3][0]~24_combout\);

-- Location: FF_X32_Y10_N17
\inst|zxkey|keymatrix[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|zxkey|keymatrix[3][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|zxkey|keymatrix[3][0]~q\);

-- Location: LCCOMB_X32_Y10_N14
\inst|zxkey|zx_kb_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~6_combout\ = (\inst|Z80|u0|A\(12) & (!\inst|Z80|u0|A\(13) & (\inst|zxkey|keymatrix[2][0]~q\))) # (!\inst|Z80|u0|A\(12) & ((\inst|zxkey|keymatrix[3][0]~q\) # ((!\inst|Z80|u0|A\(13) & \inst|zxkey|keymatrix[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(12),
	datab => \inst|Z80|u0|A\(13),
	datac => \inst|zxkey|keymatrix[2][0]~q\,
	datad => \inst|zxkey|keymatrix[3][0]~q\,
	combout => \inst|zxkey|zx_kb_out~6_combout\);

-- Location: LCCOMB_X31_Y9_N0
\inst|zxkey|zx_kb_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|zxkey|zx_kb_out~9_combout\ = (\inst|zxkey|zx_kb_out~8_combout\) # ((\inst|zxkey|zx_kb_out~7_combout\) # ((\inst|zxkey|zx_kb_out~5_combout\) # (\inst|zxkey|zx_kb_out~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|zxkey|zx_kb_out~8_combout\,
	datab => \inst|zxkey|zx_kb_out~7_combout\,
	datac => \inst|zxkey|zx_kb_out~5_combout\,
	datad => \inst|zxkey|zx_kb_out~6_combout\,
	combout => \inst|zxkey|zx_kb_out~9_combout\);

-- Location: LCCOMB_X22_Y9_N26
\inst|cpu_di_bus[0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~54_combout\ = (\inst|cpu_di_bus[3]~88_combout\ & (((!\inst|cpu_di_bus[3]~28_combout\)))) # (!\inst|cpu_di_bus[3]~88_combout\ & ((\inst|cpu_di_bus[3]~28_combout\ & (\D[0]~input_o\)) # (!\inst|cpu_di_bus[3]~28_combout\ & 
-- ((!\inst|zxkey|zx_kb_out~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[0]~input_o\,
	datab => \inst|cpu_di_bus[3]~88_combout\,
	datac => \inst|zxkey|zx_kb_out~9_combout\,
	datad => \inst|cpu_di_bus[3]~28_combout\,
	combout => \inst|cpu_di_bus[0]~54_combout\);

-- Location: FF_X25_Y6_N27
\inst12|Shape[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Shape\(0));

-- Location: FF_X24_Y6_N11
\inst12|Volume_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_B\(0));

-- Location: FF_X25_Y6_N1
\inst12|Period_A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(8));

-- Location: LCCOMB_X25_Y6_N0
\inst|cpu_di_bus[0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~52_combout\ = (\inst12|Address\(2) & (((\inst12|Address\(3))))) # (!\inst12|Address\(2) & ((\inst12|Address\(3) & (\inst12|Volume_B\(0))) # (!\inst12|Address\(3) & ((\inst12|Period_A\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(2),
	datab => \inst12|Volume_B\(0),
	datac => \inst12|Period_A\(8),
	datad => \inst12|Address\(3),
	combout => \inst|cpu_di_bus[0]~52_combout\);

-- Location: FF_X23_Y7_N11
\inst12|Period_C[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[0]~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(8));

-- Location: LCCOMB_X23_Y7_N10
\inst|cpu_di_bus[0]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~53_combout\ = (\inst|cpu_di_bus[0]~52_combout\ & ((\inst12|Shape\(0)) # ((!\inst12|Address\(2))))) # (!\inst|cpu_di_bus[0]~52_combout\ & (((\inst12|Period_C\(8) & \inst12|Address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Shape\(0),
	datab => \inst|cpu_di_bus[0]~52_combout\,
	datac => \inst12|Period_C\(8),
	datad => \inst12|Address\(2),
	combout => \inst|cpu_di_bus[0]~53_combout\);

-- Location: LCCOMB_X22_Y10_N18
\inst|cpu_di_bus[0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~55_combout\ = (\inst|cpu_di_bus[0]~54_combout\ & ((\inst|cpu_di_bus[0]~51_combout\) # ((!\inst|cpu_di_bus[3]~29_combout\)))) # (!\inst|cpu_di_bus[0]~54_combout\ & (((\inst|cpu_di_bus[0]~53_combout\ & \inst|cpu_di_bus[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[0]~51_combout\,
	datab => \inst|cpu_di_bus[0]~54_combout\,
	datac => \inst|cpu_di_bus[0]~53_combout\,
	datad => \inst|cpu_di_bus[3]~29_combout\,
	combout => \inst|cpu_di_bus[0]~55_combout\);

-- Location: LCCOMB_X22_Y10_N0
\inst|cpu_di_bus[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[0]~56_combout\ = (\inst|cpu_di_bus[0]~55_combout\) # ((\inst|cpu_di_bus[3]~88_combout\ & !\inst12|Equal13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus[3]~88_combout\,
	datac => \inst12|Equal13~0_combout\,
	datad => \inst|cpu_di_bus[0]~55_combout\,
	combout => \inst|cpu_di_bus[0]~56_combout\);

-- Location: LCCOMB_X22_Y10_N28
\inst|Z80|u0|IR[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[0]~3_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\inst|cpu_di_bus[0]~56_combout\))) # (!\inst|cpu_di_bus~8_combout\ & (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	datab => \inst|cpu_di_bus~8_combout\,
	datad => \inst|cpu_di_bus[0]~56_combout\,
	combout => \inst|Z80|u0|IR[0]~3_combout\);

-- Location: LCCOMB_X22_Y16_N24
\inst|Z80|u0|IR[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[0]~feeder_combout\ = \inst|Z80|u0|IR[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[0]~3_combout\,
	combout => \inst|Z80|u0|IR[0]~feeder_combout\);

-- Location: FF_X22_Y16_N25
\inst|Z80|u0|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[0]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(0));

-- Location: LCCOMB_X21_Y21_N14
\inst|Z80|u0|mcode|IMode[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|IMode[1]~5_combout\ = (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~89_combout\ & ((!\inst|Z80|u0|IR\(4)) # (!\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|alu|Q_t~89_combout\,
	combout => \inst|Z80|u0|mcode|IMode[1]~5_combout\);

-- Location: LCCOMB_X22_Y14_N30
\inst|Z80|u0|mcode|IMode[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|IMode[1]~7_combout\ = (((\inst|Z80|u0|IR\(7)) # (!\inst|Z80|u0|ISet\(1))) # (!\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|mcode|IMode[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|IMode[1]~5_combout\,
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|ISet\(1),
	combout => \inst|Z80|u0|mcode|IMode[1]~7_combout\);

-- Location: FF_X22_Y14_N31
\inst|Z80|u0|IStatus[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|mcode|IMode[1]~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|Equal5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IStatus\(1));

-- Location: LCCOMB_X22_Y14_N26
\inst|Z80|u0|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~6_combout\ = (!\inst|Z80|u0|IStatus\(1) & (\inst|Z80|u0|IntCycle~q\ & \inst|Z80|u0|IStatus\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IStatus\(1),
	datac => \inst|Z80|u0|IntCycle~q\,
	datad => \inst|Z80|u0|IStatus\(0),
	combout => \inst|Z80|u0|process_0~6_combout\);

-- Location: FF_X24_Y16_N5
\inst|Z80|u0|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[7]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(7));

-- Location: LCCOMB_X25_Y16_N8
\inst|Z80|u0|mcode|Mux276~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux276~0_combout\ = (!\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux276~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\inst|Z80|u0|mcode|Mux276~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux276~1_combout\ = (\inst|Z80|u0|mcode|Mux276~0_combout\ & ((\inst|Z80|u0|mcode|Mux103~1_combout\) # ((\inst|Z80|u0|alu|Q_t~235_combout\ & \inst|Z80|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~235_combout\,
	datab => \inst|Z80|u0|mcode|Mux276~0_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux103~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux276~1_combout\);

-- Location: LCCOMB_X17_Y16_N30
\inst|Z80|u0|mcode|Mux276~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux276~2_combout\ = (\inst|Z80|u0|mcode|Mux276~1_combout\ & ((\inst|Z80|u0|mcode|Mux89~9_combout\) # ((!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux193~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux276~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~9_combout\,
	combout => \inst|Z80|u0|mcode|Mux276~2_combout\);

-- Location: LCCOMB_X19_Y16_N20
\inst|Z80|u0|mcode|Mux277~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~7_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(2) $ (\inst|Z80|u0|MCycle\(1))))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux277~7_combout\);

-- Location: LCCOMB_X19_Y16_N4
\inst|Z80|u0|mcode|Mux277~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~9_combout\ = (\inst|Z80|u0|mcode|Mux264~4_combout\ & (\inst|Z80|u0|mcode|Mux277~7_combout\ & (\inst|Z80|u0|mcode|Mux277~8_combout\ & \inst|Z80|u0|mcode|Mux74~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux264~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux277~7_combout\,
	datac => \inst|Z80|u0|mcode|Mux277~8_combout\,
	datad => \inst|Z80|u0|mcode|Mux74~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~9_combout\);

-- Location: LCCOMB_X19_Y16_N10
\inst|Z80|u0|mcode|Mux277~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~10_combout\ = (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(6) & \inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux277~10_combout\);

-- Location: LCCOMB_X19_Y16_N24
\inst|Z80|u0|mcode|Mux277~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~11_combout\ = (\inst|Z80|u0|mcode|Mux83~4_combout\ & ((\inst|Z80|u0|mcode|Mux218~0_combout\) # ((\inst|Z80|u0|alu|Q_t~124_combout\ & \inst|Z80|u0|mcode|Mux277~10_combout\)))) # (!\inst|Z80|u0|mcode|Mux83~4_combout\ & 
-- (((\inst|Z80|u0|alu|Q_t~124_combout\ & \inst|Z80|u0|mcode|Mux277~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux83~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux218~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~124_combout\,
	datad => \inst|Z80|u0|mcode|Mux277~10_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~11_combout\);

-- Location: LCCOMB_X19_Y16_N14
\inst|Z80|u0|mcode|Mux277~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~12_combout\ = (\inst|Z80|u0|mcode|Mux277~9_combout\) # ((\inst|Z80|u0|ISet\(1) & (!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|mcode|Mux277~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|mcode|Mux277~9_combout\,
	datad => \inst|Z80|u0|mcode|Mux277~11_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~12_combout\);

-- Location: LCCOMB_X21_Y16_N6
\inst|Z80|u0|mcode|Mux277~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~2_combout\ = (\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux258~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~2_combout\);

-- Location: LCCOMB_X21_Y16_N14
\inst|Z80|u0|mcode|Mux277~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~5_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~232_combout\) # ((\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~232_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~5_combout\);

-- Location: LCCOMB_X21_Y16_N4
\inst|Z80|u0|mcode|Mux277~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~6_combout\ = (\inst|Z80|u0|mcode|Mux277~2_combout\ & (\inst|Z80|u0|mcode|Mux277~5_combout\ & ((\inst|Z80|u0|mcode|Mux87~3_combout\) # (\inst|Z80|u0|mcode|Mux89~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux277~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux87~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux277~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~6_combout\);

-- Location: LCCOMB_X21_Y16_N2
\inst|Z80|u0|mcode|Mux277~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~3_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|mcode|Mux193~0_combout\ & \inst|Z80|u0|alu|Q_t~232_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~232_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~3_combout\);

-- Location: LCCOMB_X21_Y16_N8
\inst|Z80|u0|mcode|Mux277~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~4_combout\ = (\inst|Z80|u0|mcode|Mux277~2_combout\ & ((\inst|Z80|u0|mcode|Mux277~3_combout\) # ((\inst|Z80|u0|alu|Q_t~145_combout\ & \inst|Z80|u0|mcode|Mux89~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux277~2_combout\,
	datab => \inst|Z80|u0|alu|Q_t~145_combout\,
	datac => \inst|Z80|u0|mcode|Mux277~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~4_combout\);

-- Location: LCCOMB_X17_Y16_N24
\inst|Z80|u0|mcode|Mux277~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~14_combout\ = (\inst|Z80|u0|mcode|Mux277~4_combout\) # ((!\inst|Z80|u0|ISet\(0) & (!\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux89~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux277~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux89~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~14_combout\);

-- Location: LCCOMB_X17_Y16_N12
\inst|Z80|u0|mcode|Mux277~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux277~13_combout\ = (\inst|Z80|u0|mcode|Mux276~2_combout\) # ((\inst|Z80|u0|mcode|Mux277~12_combout\) # ((\inst|Z80|u0|mcode|Mux277~6_combout\) # (\inst|Z80|u0|mcode|Mux277~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux276~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux277~12_combout\,
	datac => \inst|Z80|u0|mcode|Mux277~6_combout\,
	datad => \inst|Z80|u0|mcode|Mux277~14_combout\,
	combout => \inst|Z80|u0|mcode|Mux277~13_combout\);

-- Location: LCCOMB_X18_Y15_N0
\inst|Z80|u0|process_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_1~7_combout\ = (\inst|Z80|Equal3~0_combout\) # ((\inst|Z80|Equal1~0_combout\ & \inst|Z80|u0|mcode|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal1~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|Equal3~0_combout\,
	combout => \inst|Z80|u0|process_1~7_combout\);

-- Location: LCCOMB_X18_Y15_N26
\inst|Z80|u0|process_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_1~8_combout\ = (!\inst|Z80|u0|mcode|Mux277~13_combout\ & (!\inst|Z80|u0|mcode|Mux276~6_combout\ & (\inst|Z80|u0|mcode|Mux275~8_combout\ & \inst|Z80|u0|process_1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux277~13_combout\,
	datab => \inst|Z80|u0|mcode|Mux276~6_combout\,
	datac => \inst|Z80|u0|mcode|Mux275~8_combout\,
	datad => \inst|Z80|u0|process_1~7_combout\,
	combout => \inst|Z80|u0|process_1~8_combout\);

-- Location: LCCOMB_X18_Y15_N2
\inst|Z80|u0|IncDecZ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IncDecZ~0_combout\ = (\inst|Z80|u0|mcode|Mux298~0_combout\ & ((\inst|Z80|u0|Save_ALU_r~q\ & ((\inst|Z80|u0|alu|Mux24~20_combout\))) # (!\inst|Z80|u0|Save_ALU_r~q\ & (\inst|Z80|u0|IncDecZ~q\)))) # (!\inst|Z80|u0|mcode|Mux298~0_combout\ & 
-- (\inst|Z80|u0|IncDecZ~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IncDecZ~q\,
	datab => \inst|Z80|u0|mcode|Mux298~0_combout\,
	datac => \inst|Z80|u0|Save_ALU_r~q\,
	datad => \inst|Z80|u0|alu|Mux24~20_combout\,
	combout => \inst|Z80|u0|IncDecZ~0_combout\);

-- Location: LCCOMB_X18_Y15_N14
\inst|Z80|u0|Equal24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal24~3_combout\ = (\inst|Z80|u0|Add8~10_combout\) # (\inst|Z80|u0|Add8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|Add8~10_combout\,
	datad => \inst|Z80|u0|Add8~8_combout\,
	combout => \inst|Z80|u0|Equal24~3_combout\);

-- Location: LCCOMB_X18_Y15_N16
\inst|Z80|u0|Equal24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal24~4_combout\ = (\inst|Z80|u0|Add8~6_combout\) # ((\inst|Z80|u0|Add8~0_combout\) # ((\inst|Z80|u0|Add8~2_combout\) # (\inst|Z80|u0|Add8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add8~6_combout\,
	datab => \inst|Z80|u0|Add8~0_combout\,
	datac => \inst|Z80|u0|Add8~2_combout\,
	datad => \inst|Z80|u0|Add8~4_combout\,
	combout => \inst|Z80|u0|Equal24~4_combout\);

-- Location: LCCOMB_X18_Y15_N30
\inst|Z80|u0|Equal24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal24~5_combout\ = (\inst|Z80|u0|Add8~14_combout\) # ((\inst|Z80|u0|Equal24~3_combout\) # ((\inst|Z80|u0|Add8~12_combout\) # (\inst|Z80|u0|Equal24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add8~14_combout\,
	datab => \inst|Z80|u0|Equal24~3_combout\,
	datac => \inst|Z80|u0|Add8~12_combout\,
	datad => \inst|Z80|u0|Equal24~4_combout\,
	combout => \inst|Z80|u0|Equal24~5_combout\);

-- Location: LCCOMB_X18_Y15_N24
\inst|Z80|u0|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal24~0_combout\ = (\inst|Z80|u0|Add8~20_combout\) # ((\inst|Z80|u0|Add8~18_combout\) # ((\inst|Z80|u0|Add8~16_combout\) # (\inst|Z80|u0|Add8~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add8~20_combout\,
	datab => \inst|Z80|u0|Add8~18_combout\,
	datac => \inst|Z80|u0|Add8~16_combout\,
	datad => \inst|Z80|u0|Add8~22_combout\,
	combout => \inst|Z80|u0|Equal24~0_combout\);

-- Location: LCCOMB_X18_Y15_N18
\inst|Z80|u0|Equal24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal24~1_combout\ = (\inst|Z80|u0|Add8~24_combout\) # (\inst|Z80|u0|Equal24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|Add8~24_combout\,
	datad => \inst|Z80|u0|Equal24~0_combout\,
	combout => \inst|Z80|u0|Equal24~1_combout\);

-- Location: LCCOMB_X18_Y15_N28
\inst|Z80|u0|Equal24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal24~2_combout\ = (\inst|Z80|u0|Add8~26_combout\) # ((\inst|Z80|u0|Add8~28_combout\) # ((\inst|Z80|u0|Add8~30_combout\) # (\inst|Z80|u0|Equal24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add8~26_combout\,
	datab => \inst|Z80|u0|Add8~28_combout\,
	datac => \inst|Z80|u0|Add8~30_combout\,
	datad => \inst|Z80|u0|Equal24~1_combout\,
	combout => \inst|Z80|u0|Equal24~2_combout\);

-- Location: LCCOMB_X18_Y15_N12
\inst|Z80|u0|IncDecZ~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IncDecZ~1_combout\ = (\inst|Z80|u0|process_1~8_combout\ & (((\inst|Z80|u0|Equal24~5_combout\) # (\inst|Z80|u0|Equal24~2_combout\)))) # (!\inst|Z80|u0|process_1~8_combout\ & (\inst|Z80|u0|IncDecZ~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_1~8_combout\,
	datab => \inst|Z80|u0|IncDecZ~0_combout\,
	datac => \inst|Z80|u0|Equal24~5_combout\,
	datad => \inst|Z80|u0|Equal24~2_combout\,
	combout => \inst|Z80|u0|IncDecZ~1_combout\);

-- Location: FF_X18_Y15_N13
\inst|Z80|u0|IncDecZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IncDecZ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IncDecZ~q\);

-- Location: LCCOMB_X24_Y15_N30
\inst|Z80|u0|mcode|Mux258~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux258~1_combout\ = (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|alu|Q_t~118_combout\ & ((\inst|Z80|u0|mcode|Mux100~0_combout\) # (!\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|alu|Q_t~118_combout\,
	combout => \inst|Z80|u0|mcode|Mux258~1_combout\);

-- Location: LCCOMB_X23_Y14_N30
\inst|Z80|u0|mcode|Mux258~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux258~2_combout\ = (\inst|Z80|u0|mcode|Mux75~15_combout\ & (\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux258~1_combout\) # (\inst|Z80|u0|mcode|Mux264~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux75~15_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|mcode|Mux264~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux258~2_combout\);

-- Location: LCCOMB_X21_Y21_N10
\inst|Z80|u0|mcode|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux53~2_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|mcode|Mux45~2_combout\) # ((\inst|Z80|u0|MCycle\(0)) # (!\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux53~2_combout\);

-- Location: LCCOMB_X22_Y15_N14
\inst|Z80|u0|mcode|Mux71~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux71~8_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|Equal3~0_combout\ & \inst|Z80|u0|IR\(3))))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|mcode|Mux53~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux53~2_combout\,
	datab => \inst|Z80|u0|Equal3~0_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|mcode|Mux71~8_combout\);

-- Location: LCCOMB_X22_Y15_N22
\inst|Z80|u0|mcode|Mux71~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux71~4_combout\ = (\inst|Z80|u0|mcode|Mux89~5_combout\ & (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux89~5_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux71~4_combout\);

-- Location: LCCOMB_X24_Y15_N26
\inst|Z80|u0|alu|Q_t~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~168_combout\ = (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~168_combout\);

-- Location: LCCOMB_X23_Y15_N30
\inst|Z80|u0|mcode|Mux71~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux71~5_combout\ = (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IntCycle~q\ & (!\inst|Z80|u0|IR\(0) & \inst|Z80|u0|alu|Q_t~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IntCycle~q\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~168_combout\,
	combout => \inst|Z80|u0|mcode|Mux71~5_combout\);

-- Location: LCCOMB_X19_Y15_N24
\inst|Z80|u0|mcode|Mux71~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux71~3_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(5) & \inst|Z80|u0|mcode|Mux71~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux71~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux71~3_combout\);

-- Location: LCCOMB_X22_Y15_N20
\inst|Z80|u0|mcode|Mux71~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux71~6_combout\ = (\inst|Z80|u0|mcode|Mux71~3_combout\) # ((\inst|Z80|u0|mcode|Mux74~2_combout\ & ((\inst|Z80|u0|mcode|Mux71~4_combout\) # (\inst|Z80|u0|mcode|Mux71~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux71~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux74~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux71~5_combout\,
	datad => \inst|Z80|u0|mcode|Mux71~3_combout\,
	combout => \inst|Z80|u0|mcode|Mux71~6_combout\);

-- Location: LCCOMB_X22_Y15_N30
\inst|Z80|u0|mcode|Mux71~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux71~7_combout\ = (\inst|Z80|u0|mcode|Mux71~6_combout\) # ((\inst|Z80|u0|mcode|Mux71~8_combout\ & (\inst|Z80|u0|mcode|Mux244~0_combout\ & \inst|Z80|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux71~8_combout\,
	datab => \inst|Z80|u0|mcode|Mux71~6_combout\,
	datac => \inst|Z80|u0|mcode|Mux244~0_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux71~7_combout\);

-- Location: LCCOMB_X23_Y14_N24
\inst|Z80|u0|mcode|Mux258~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux258~3_combout\ = (\inst|Z80|u0|mcode|Mux258~2_combout\) # ((!\inst|Z80|u0|mcode|Mux75~15_combout\ & (\inst|Z80|u0|mcode|Mux258~0_combout\ & \inst|Z80|u0|mcode|Mux71~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux75~15_combout\,
	datac => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux71~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux258~3_combout\);

-- Location: FF_X23_Y14_N25
\inst|Z80|u0|MCycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|mcode|Mux258~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|MCycles\(2));

-- Location: LCCOMB_X18_Y18_N10
\inst|Z80|u0|mcode|Mux125~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux125~4_combout\ = ((!\inst|Z80|u0|XY_State\(1) & (!\inst|Z80|u0|mcode|Mux127~1_combout\ & !\inst|Z80|u0|XY_State\(0)))) # (!\inst|Z80|u0|mcode|IMode[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_State\(1),
	datab => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datac => \inst|Z80|u0|XY_State\(0),
	datad => \inst|Z80|u0|mcode|IMode[1]~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux125~4_combout\);

-- Location: LCCOMB_X25_Y20_N6
\inst|Z80|u0|alu|Q_t~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~252_combout\ = (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # ((!\inst|Z80|u0|mcode|Mux147~3_combout\) # (!\inst|Z80|u0|F\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|F\(0),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~252_combout\);

-- Location: LCCOMB_X25_Y20_N18
\inst|Z80|u0|alu|Q_t~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~249_combout\ = (\inst|Z80|u0|IR\(2)) # ((!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|F\(0)) # (!\inst|Z80|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|F\(0),
	datad => \inst|Z80|u0|mcode|Mux147~3_combout\,
	combout => \inst|Z80|u0|alu|Q_t~249_combout\);

-- Location: LCCOMB_X25_Y20_N28
\inst|Z80|u0|alu|Q_t~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~250_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|IR\(3))))) # (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|mcode|Mux147~3_combout\ & (\inst|Z80|u0|F\(6) $ (!\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|F\(6),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Q_t~250_combout\);

-- Location: LCCOMB_X26_Y20_N22
\inst|Z80|u0|alu|Q_t~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~251_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|alu|Q_t~250_combout\)))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(1)) # 
-- (!\inst|Z80|u0|alu|Q_t~250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|alu|Q_t~250_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|alu|Q_t~251_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst|Z80|u0|alu|Q_t~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~253_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~251_combout\ & (\inst|Z80|u0|alu|Q_t~252_combout\)) # (!\inst|Z80|u0|alu|Q_t~251_combout\ & ((\inst|Z80|u0|alu|Q_t~249_combout\))))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|alu|Q_t~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~252_combout\,
	datab => \inst|Z80|u0|alu|Q_t~249_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|alu|Q_t~251_combout\,
	combout => \inst|Z80|u0|alu|Q_t~253_combout\);

-- Location: LCCOMB_X25_Y20_N10
\inst|Z80|u0|mcode|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux73~0_combout\ = (\inst|Z80|u0|IR\(0)) # ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~253_combout\))) # (!\inst|Z80|u0|IR\(5) & (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|alu|Q_t~253_combout\,
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux73~0_combout\);

-- Location: LCCOMB_X25_Y20_N2
\inst|Z80|u0|mcode|Mux73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux73~1_combout\ = (\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux127~1_combout\ $ ((!\inst|Z80|u0|Equal4~1_combout\)))) # (!\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|mcode|Mux73~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datab => \inst|Z80|u0|Equal4~1_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux73~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux73~1_combout\);

-- Location: LCCOMB_X24_Y18_N10
\inst|Z80|u0|mcode|Mux73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux73~2_combout\ = (\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|mcode|Mux127~1_combout\)) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux73~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|mcode|Mux73~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux73~2_combout\);

-- Location: LCCOMB_X24_Y18_N20
\inst|Z80|u0|MCycles[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|MCycles[0]~0_combout\ = (\inst|Z80|u0|ISet\(0) & (\inst|Z80|u0|mcode|Mux125~4_combout\)) # (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux73~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux125~4_combout\,
	datab => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|mcode|Mux73~2_combout\,
	combout => \inst|Z80|u0|MCycles[0]~0_combout\);

-- Location: LCCOMB_X21_Y21_N26
\inst|Z80|u0|mcode|Mux208~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux208~0_combout\ = (\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|IR\(7))))) # (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|IR\(2)) # ((!\inst|Z80|u0|IR\(7)) # (!\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux208~0_combout\);

-- Location: LCCOMB_X29_Y18_N8
\inst|Z80|u0|mcode|Mux208~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux208~1_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux100~0_combout\ & ((\inst|Z80|u0|Equal3~1_combout\))) # (!\inst|Z80|u0|mcode|Mux100~0_combout\ & (!\inst|Z80|u0|mcode|Mux110~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux100~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux110~2_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|Equal3~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux208~1_combout\);

-- Location: LCCOMB_X24_Y18_N8
\inst|Z80|u0|mcode|Mux208~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux208~2_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(5) & !\inst|Z80|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux208~2_combout\);

-- Location: LCCOMB_X24_Y18_N22
\inst|Z80|u0|mcode|Mux208~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux208~3_combout\ = (\inst|Z80|u0|mcode|Mux208~0_combout\) # ((\inst|Z80|u0|mcode|Mux208~1_combout\) # ((!\inst|Z80|u0|alu|Q_t~118_combout\ & \inst|Z80|u0|mcode|Mux208~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux208~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux208~1_combout\,
	datac => \inst|Z80|u0|alu|Q_t~118_combout\,
	datad => \inst|Z80|u0|mcode|Mux208~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux208~3_combout\);

-- Location: FF_X24_Y18_N21
\inst|Z80|u0|MCycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|MCycles[0]~0_combout\,
	asdata => \inst|Z80|u0|mcode|Mux208~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|ISet\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|MCycles\(0));

-- Location: LCCOMB_X21_Y21_N8
\inst|Z80|u0|mcode|Mux72~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~8_combout\ = (\inst|Z80|u0|IR\(1)) # ((!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|mcode|Mux45~2_combout\) # (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux72~8_combout\);

-- Location: LCCOMB_X21_Y21_N6
\inst|Z80|u0|mcode|Mux72~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~9_combout\ = (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux72~8_combout\) # ((\inst|Z80|u0|IR\(2) & !\inst|Z80|u0|mcode|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux72~8_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux53~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux72~9_combout\);

-- Location: LCCOMB_X21_Y21_N12
\inst|Z80|u0|mcode|Mux72~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~10_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(5)) # ((!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux72~10_combout\);

-- Location: LCCOMB_X21_Y21_N2
\inst|Z80|u0|mcode|Mux72~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~11_combout\ = (\inst|Z80|u0|mcode|Mux72~10_combout\ & ((\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~89_combout\))) # (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux72~10_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|Equal3~1_combout\,
	datad => \inst|Z80|u0|alu|Q_t~89_combout\,
	combout => \inst|Z80|u0|mcode|Mux72~11_combout\);

-- Location: LCCOMB_X21_Y21_N16
\inst|Z80|u0|mcode|Mux72~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~12_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(2) $ (!\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux72~12_combout\);

-- Location: LCCOMB_X21_Y21_N22
\inst|Z80|u0|mcode|Mux72~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~13_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~107_combout\) # ((\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|mcode|Mux72~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~107_combout\,
	datab => \inst|Z80|u0|mcode|Mux72~12_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux72~13_combout\);

-- Location: LCCOMB_X21_Y21_N24
\inst|Z80|u0|mcode|Mux72~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~14_combout\ = (\inst|Z80|u0|mcode|Mux72~9_combout\) # ((\inst|Z80|u0|mcode|Mux72~11_combout\) # ((\inst|Z80|u0|mcode|Mux72~13_combout\ & !\inst|Z80|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux72~9_combout\,
	datab => \inst|Z80|u0|mcode|Mux72~11_combout\,
	datac => \inst|Z80|u0|mcode|Mux72~13_combout\,
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux72~14_combout\);

-- Location: LCCOMB_X30_Y16_N30
\inst|Z80|u0|alu|Q_t~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~247_combout\ = (\inst|Z80|u0|IR\(1) & (((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|IR\(2))))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~247_combout\);

-- Location: LCCOMB_X30_Y16_N6
\inst|Z80|u0|mcode|Mux72~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~4_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(5) $ (((!\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(2)))))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(1) $ (((\inst|Z80|u0|IR\(5) & \inst|Z80|u0|IR\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|mcode|Mux72~4_combout\);

-- Location: LCCOMB_X30_Y16_N20
\inst|Z80|u0|mcode|Mux72~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~5_combout\ = \inst|Z80|u0|IR\(5) $ (((!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|mcode|Mux72~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|mcode|Mux72~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux72~5_combout\);

-- Location: LCCOMB_X30_Y16_N8
\inst|Z80|u0|alu|Q_t~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~246_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(0))) # (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~246_combout\);

-- Location: LCCOMB_X30_Y16_N4
\inst|Z80|u0|mcode|Mux72~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~6_combout\ = (\inst|Z80|u0|mcode|Mux72~5_combout\ & (((!\inst|Z80|u0|IR\(4))) # (!\inst|Z80|u0|alu|Q_t~247_combout\))) # (!\inst|Z80|u0|mcode|Mux72~5_combout\ & (((!\inst|Z80|u0|alu|Q_t~246_combout\ & \inst|Z80|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~247_combout\,
	datab => \inst|Z80|u0|mcode|Mux72~5_combout\,
	datac => \inst|Z80|u0|alu|Q_t~246_combout\,
	datad => \inst|Z80|u0|IR\(4),
	combout => \inst|Z80|u0|mcode|Mux72~6_combout\);

-- Location: LCCOMB_X29_Y20_N14
\inst|Z80|u0|mcode|Mux72~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~16_combout\ = \inst|Z80|u0|Equal4~1_combout\ $ (((!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|Equal4~1_combout\,
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|mcode|Mux72~16_combout\);

-- Location: LCCOMB_X30_Y16_N14
\inst|Z80|u0|mcode|Mux72~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~7_combout\ = (\inst|Z80|u0|IR\(7) & (((\inst|Z80|u0|IR\(6))))) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux72~16_combout\))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux72~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|mcode|Mux72~6_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux72~16_combout\,
	combout => \inst|Z80|u0|mcode|Mux72~7_combout\);

-- Location: LCCOMB_X23_Y18_N20
\inst|Z80|u0|mcode|Mux72~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux72~15_combout\ = (\inst|Z80|u0|mcode|Mux72~7_combout\ & (((\inst|Z80|u0|mcode|Mux72~14_combout\) # (!\inst|Z80|u0|IR\(7))))) # (!\inst|Z80|u0|mcode|Mux72~7_combout\ & (\inst|Z80|u0|mcode|Mux127~1_combout\ & ((\inst|Z80|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux127~1_combout\,
	datab => \inst|Z80|u0|mcode|Mux72~14_combout\,
	datac => \inst|Z80|u0|mcode|Mux72~7_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux72~15_combout\);

-- Location: LCCOMB_X23_Y18_N24
\inst|Z80|u0|MCycles[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|MCycles[1]~1_combout\ = (\inst|Z80|u0|ISet\(0) & (\inst|Z80|u0|mcode|Mux131~4_combout\)) # (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux72~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|Mux131~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux72~15_combout\,
	combout => \inst|Z80|u0|MCycles[1]~1_combout\);

-- Location: LCCOMB_X23_Y18_N14
\inst|Z80|u0|mcode|Mux207~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux207~2_combout\ = (\inst|Z80|u0|alu|Q_t~248_combout\ & (!\inst|Z80|u0|IR\(7) & ((!\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~248_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|mcode|Mux207~2_combout\);

-- Location: FF_X23_Y18_N25
\inst|Z80|u0|MCycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|MCycles[1]~1_combout\,
	asdata => \inst|Z80|u0|mcode|Mux207~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|ISet\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|MCycles\(1));

-- Location: LCCOMB_X23_Y18_N10
\inst|Z80|u0|Equal54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal54~0_combout\ = (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycles\(1) & (\inst|Z80|u0|MCycle\(0) $ (\inst|Z80|u0|MCycles\(0))))) # (!\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycles\(1) & (\inst|Z80|u0|MCycle\(0) $ 
-- (\inst|Z80|u0|MCycles\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycles\(0),
	datad => \inst|Z80|u0|MCycles\(1),
	combout => \inst|Z80|u0|Equal54~0_combout\);

-- Location: LCCOMB_X23_Y14_N26
\inst|Z80|u0|process_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_7~0_combout\ = (!\inst|Z80|u0|No_BTR~q\ & ((\inst|Z80|u0|MCycles\(2) $ (\inst|Z80|u0|MCycle\(2))) # (!\inst|Z80|u0|Equal54~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|No_BTR~q\,
	datab => \inst|Z80|u0|MCycles\(2),
	datac => \inst|Z80|u0|Equal54~0_combout\,
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|process_7~0_combout\);

-- Location: LCCOMB_X23_Y14_N12
\inst|Z80|u0|process_7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_7~1_combout\ = (\inst|Z80|u0|process_7~0_combout\ & (((!\inst|Z80|u0|mcode|Mux298~0_combout\) # (!\inst|Z80|u0|mcode|Mux147~3_combout\)) # (!\inst|Z80|u0|IncDecZ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IncDecZ~q\,
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|mcode|Mux298~0_combout\,
	datad => \inst|Z80|u0|process_7~0_combout\,
	combout => \inst|Z80|u0|process_7~1_combout\);

-- Location: LCCOMB_X22_Y14_N16
\inst|Z80|u0|MCycle[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|MCycle[2]~2_combout\ = (\inst|Z80|u0|process_7~1_combout\ & (((!\inst|Z80|u0|process_1~6_combout\)) # (!\inst|Z80|u0|NextIs_XY_Fetch~2_combout\))) # (!\inst|Z80|u0|process_7~1_combout\ & (\inst|Z80|u0|mcode|Mux147~4_combout\ & 
-- ((!\inst|Z80|u0|process_1~6_combout\) # (!\inst|Z80|u0|NextIs_XY_Fetch~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_7~1_combout\,
	datab => \inst|Z80|u0|NextIs_XY_Fetch~2_combout\,
	datac => \inst|Z80|u0|process_1~6_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|MCycle[2]~2_combout\);

-- Location: LCCOMB_X26_Y15_N12
\inst|Z80|u0|Pre_XY_F_M~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Pre_XY_F_M~2_combout\ = (\inst|Z80|u0|MCycle\(1)) # ((\inst|Z80|u0|Equal4~0_combout\ & (\inst|Z80|u0|Equal4~1_combout\ & \inst|Z80|u0|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~0_combout\,
	datab => \inst|Z80|u0|Equal4~1_combout\,
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|Equal4~3_combout\,
	combout => \inst|Z80|u0|Pre_XY_F_M~2_combout\);

-- Location: LCCOMB_X26_Y15_N2
\inst|Z80|u0|Pre_XY_F_M[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Pre_XY_F_M[2]~1_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & \inst|Z80|u0|NextIs_XY_Fetch~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|Equal0~2_combout\,
	datad => \inst|Z80|u0|NextIs_XY_Fetch~3_combout\,
	combout => \inst|Z80|u0|Pre_XY_F_M[2]~1_combout\);

-- Location: FF_X26_Y15_N13
\inst|Z80|u0|Pre_XY_F_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Pre_XY_F_M~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|Pre_XY_F_M[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Pre_XY_F_M\(1));

-- Location: LCCOMB_X26_Y15_N22
\inst|Z80|u0|Add10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add10~1_combout\ = (\inst|Z80|u0|MCycle\(1) & (((\inst|Z80|u0|MCycle\(0)) # (\inst|Z80|u0|Pre_XY_F_M\(1))) # (!\inst|Z80|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|Pre_XY_F_M\(1),
	combout => \inst|Z80|u0|Add10~1_combout\);

-- Location: LCCOMB_X26_Y15_N0
\inst|Z80|u0|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add10~2_combout\ = \inst|Z80|u0|Add10~1_combout\ $ (\inst|Z80|u0|Add10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|Add10~1_combout\,
	datad => \inst|Z80|u0|Add10~0_combout\,
	combout => \inst|Z80|u0|Add10~2_combout\);

-- Location: LCCOMB_X23_Y16_N24
\inst|Z80|u0|MCycle[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|MCycle[1]~1_combout\ = (\inst|Z80|u0|MCycle[2]~2_combout\ & ((\inst|Z80|u0|Add10~2_combout\))) # (!\inst|Z80|u0|MCycle[2]~2_combout\ & (\inst|Z80|u0|NextIs_XY_Fetch~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle[2]~2_combout\,
	datab => \inst|Z80|u0|NextIs_XY_Fetch~3_combout\,
	datad => \inst|Z80|u0|Add10~2_combout\,
	combout => \inst|Z80|u0|MCycle[1]~1_combout\);

-- Location: FF_X23_Y16_N25
\inst|Z80|u0|MCycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|MCycle[1]~1_combout\,
	asdata => \inst|Z80|u0|MCycle\(1),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|ALT_INV_Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|MCycle\(1));

-- Location: LCCOMB_X26_Y15_N18
\inst|Z80|u0|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add10~0_combout\ = (!\inst|Z80|u0|MCycle\(0) & (((\inst|Z80|u0|Pre_XY_F_M\(0)) # (!\inst|Z80|u0|MCycle\(1))) # (!\inst|Z80|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|Pre_XY_F_M\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|Add10~0_combout\);

-- Location: LCCOMB_X26_Y15_N6
\inst|Z80|u0|Pre_XY_F_M~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Pre_XY_F_M~3_combout\ = (\inst|Z80|u0|MCycle\(2) & (((!\inst|Z80|u0|Equal4~3_combout\) # (!\inst|Z80|u0|Equal4~1_combout\)) # (!\inst|Z80|u0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~0_combout\,
	datab => \inst|Z80|u0|Equal4~1_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|Equal4~3_combout\,
	combout => \inst|Z80|u0|Pre_XY_F_M~3_combout\);

-- Location: FF_X26_Y15_N7
\inst|Z80|u0|Pre_XY_F_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Pre_XY_F_M~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|Pre_XY_F_M[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Pre_XY_F_M\(2));

-- Location: LCCOMB_X26_Y15_N20
\inst|Z80|u0|Add10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add10~3_combout\ = (\inst|Z80|u0|MCycle\(2) & (((\inst|Z80|u0|MCycle\(0)) # (\inst|Z80|u0|Pre_XY_F_M\(2))) # (!\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|Pre_XY_F_M\(2),
	combout => \inst|Z80|u0|Add10~3_combout\);

-- Location: LCCOMB_X26_Y15_N26
\inst|Z80|u0|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add10~4_combout\ = \inst|Z80|u0|Add10~3_combout\ $ (((\inst|Z80|u0|Add10~0_combout\ & \inst|Z80|u0|Add10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|Add10~0_combout\,
	datac => \inst|Z80|u0|Add10~1_combout\,
	datad => \inst|Z80|u0|Add10~3_combout\,
	combout => \inst|Z80|u0|Add10~4_combout\);

-- Location: LCCOMB_X23_Y16_N10
\inst|Z80|u0|MCycle[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|MCycle[2]~0_combout\ = (\inst|Z80|u0|MCycle[2]~2_combout\ & (\inst|Z80|u0|Add10~4_combout\)) # (!\inst|Z80|u0|MCycle[2]~2_combout\ & ((\inst|Z80|u0|NextIs_XY_Fetch~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add10~4_combout\,
	datab => \inst|Z80|u0|NextIs_XY_Fetch~3_combout\,
	datad => \inst|Z80|u0|MCycle[2]~2_combout\,
	combout => \inst|Z80|u0|MCycle[2]~0_combout\);

-- Location: FF_X23_Y16_N11
\inst|Z80|u0|MCycle[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|MCycle[2]~0_combout\,
	asdata => \inst|Z80|u0|MCycle\(2),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|ALT_INV_Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|MCycle\(2));

-- Location: LCCOMB_X23_Y17_N4
\inst|Z80|u0|mcode|Mux205~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux205~2_combout\ = (\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|MCycle\(1) & ((!\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|mcode|Mux205~2_combout\);

-- Location: LCCOMB_X23_Y17_N6
\inst|Z80|u0|mcode|Mux205~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux205~1_combout\ = (!\inst|Z80|u0|MCycle\(0) & (((!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|mcode|Mux102~0_combout\)) # (!\inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|mcode|Mux102~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux205~1_combout\);

-- Location: LCCOMB_X23_Y17_N10
\inst|Z80|u0|mcode|Mux205~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux205~3_combout\ = (!\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|mcode|Mux205~1_combout\) # ((\inst|Z80|u0|mcode|Mux71~2_combout\ & \inst|Z80|u0|mcode|Mux205~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|mcode|Mux71~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux205~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux205~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux205~3_combout\);

-- Location: LCCOMB_X23_Y17_N12
\inst|Z80|u0|alu|Q_t~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~181_combout\ = (\inst|Z80|u0|MCycle\(0) & (((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|MCycle\(1))) # (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~181_combout\);

-- Location: LCCOMB_X23_Y17_N22
\inst|Z80|u0|alu|Q_t~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~182_combout\ = (\inst|Z80|u0|alu|Q_t~181_combout\ & ((\inst|Z80|u0|MCycle\(1)) # ((!\inst|Z80|u0|alu|Q_t~122_combout\) # (!\inst|Z80|u0|MCycle\(2))))) # (!\inst|Z80|u0|alu|Q_t~181_combout\ & ((\inst|Z80|u0|MCycle\(2)) # 
-- ((\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|alu|Q_t~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~181_combout\,
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|alu|Q_t~122_combout\,
	combout => \inst|Z80|u0|alu|Q_t~182_combout\);

-- Location: LCCOMB_X26_Y17_N20
\inst|Z80|u0|alu|Q_t~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~152_combout\ = (!\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(2) $ (((!\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~152_combout\);

-- Location: LCCOMB_X26_Y17_N14
\inst|Z80|u0|alu|Q_t~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~183_combout\ = (\inst|Z80|u0|alu|Q_t~152_combout\ & ((\inst|Z80|u0|mcode|Mux193~0_combout\) # ((\inst|Z80|u0|alu|Q_t~118_combout\)))) # (!\inst|Z80|u0|alu|Q_t~152_combout\ & (((\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~118_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~152_combout\,
	combout => \inst|Z80|u0|alu|Q_t~183_combout\);

-- Location: LCCOMB_X23_Y17_N0
\inst|Z80|u0|mcode|Mux204~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux204~0_combout\ = (\inst|Z80|u0|IR\(6) & (((\inst|Z80|u0|IR\(5)) # (!\inst|Z80|u0|alu|Q_t~183_combout\)))) # (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|mcode|Mux147~0_combout\ & ((!\inst|Z80|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~183_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux204~0_combout\);

-- Location: LCCOMB_X23_Y17_N30
\inst|Z80|u0|mcode|Mux204~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux204~1_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux204~0_combout\ & (!\inst|Z80|u0|mcode|Mux205~3_combout\)) # (!\inst|Z80|u0|mcode|Mux204~0_combout\ & ((\inst|Z80|u0|alu|Q_t~182_combout\))))) # (!\inst|Z80|u0|IR\(5) & 
-- (((\inst|Z80|u0|mcode|Mux204~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux205~3_combout\,
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|alu|Q_t~182_combout\,
	datad => \inst|Z80|u0|mcode|Mux204~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux204~1_combout\);

-- Location: LCCOMB_X22_Y17_N14
\inst|Z80|u0|mcode|Mux270~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux270~3_combout\ = (\inst|Z80|u0|mcode|Mux147~4_combout\) # ((\inst|Z80|u0|ISet\(1) & !\inst|Z80|u0|mcode|Mux204~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux204~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux270~3_combout\);

-- Location: LCCOMB_X29_Y17_N14
\inst|Z80|u0|mcode|Mux83~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~6_combout\ = (!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|MCycle\(1) $ (!\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux83~6_combout\);

-- Location: LCCOMB_X30_Y18_N28
\inst|Z80|u0|mcode|Mux83~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~5_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux83~4_combout\) # ((\inst|Z80|u0|IR\(0) & \inst|Z80|u0|Equal3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux83~4_combout\,
	datad => \inst|Z80|u0|Equal3~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~5_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst|Z80|u0|mcode|Mux83~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~21_combout\ = (\inst|Z80|u0|IR\(7) & (((\inst|Z80|u0|IR\(6) & \inst|Z80|u0|mcode|Mux83~5_combout\)))) # (!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|Equal4~1_combout\) # (\inst|Z80|u0|mcode|Mux83~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|Equal4~1_combout\,
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|mcode|Mux83~5_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~21_combout\);

-- Location: LCCOMB_X30_Y17_N12
\inst|Z80|u0|mcode|Mux83~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~7_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux147~8_combout\))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|mcode|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~7_combout\);

-- Location: LCCOMB_X30_Y17_N18
\inst|Z80|u0|mcode|Mux83~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~8_combout\ = (\inst|Z80|u0|mcode|Mux83~21_combout\ & ((\inst|Z80|u0|mcode|Mux83~6_combout\) # ((\inst|Z80|u0|mcode|Mux83~7_combout\)))) # (!\inst|Z80|u0|mcode|Mux83~21_combout\ & (((\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux83~6_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux83~21_combout\,
	datad => \inst|Z80|u0|mcode|Mux83~7_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~8_combout\);

-- Location: LCCOMB_X29_Y17_N0
\inst|Z80|u0|mcode|Mux83~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~9_combout\ = (\inst|Z80|u0|MCycle\(2) & (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|alu|Mux7~0_combout\))) # (!\inst|Z80|u0|MCycle\(2) & (((\inst|Z80|u0|alu|Mux7~0_combout\) # (\inst|Z80|u0|alu|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|alu|Mux7~0_combout\,
	datad => \inst|Z80|u0|alu|Mux7~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~9_combout\);

-- Location: LCCOMB_X29_Y17_N6
\inst|Z80|u0|mcode|Mux83~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~10_combout\ = (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|Equal3~3_combout\ & ((\inst|Z80|u0|mcode|Mux83~9_combout\)))) # (!\inst|Z80|u0|MCycle\(1) & (((\inst|Z80|u0|Equal3~3_combout\ & \inst|Z80|u0|mcode|Mux83~9_combout\)) # 
-- (!\inst|Z80|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|Equal3~3_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|mcode|Mux83~9_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~10_combout\);

-- Location: LCCOMB_X30_Y17_N4
\inst|Z80|u0|mcode|Mux83~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~11_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux92~0_combout\) # ((\inst|Z80|u0|mcode|Mux83~10_combout\ & !\inst|Z80|u0|MCycle\(0))))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|mcode|Mux83~10_combout\ & 
-- !\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux92~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux83~10_combout\,
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux83~11_combout\);

-- Location: LCCOMB_X30_Y17_N28
\inst|Z80|u0|mcode|Mux83~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~13_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|mcode|Mux147~8_combout\)))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux147~8_combout\))) # (!\inst|Z80|u0|IR\(5) & 
-- (\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~8_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~13_combout\);

-- Location: LCCOMB_X30_Y17_N30
\inst|Z80|u0|mcode|Mux83~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~14_combout\ = (!\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|mcode|Mux83~14_combout\);

-- Location: LCCOMB_X30_Y17_N8
\inst|Z80|u0|mcode|Mux83~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~15_combout\ = (!\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|mcode|Mux83~14_combout\ & (\inst|Z80|u0|IntCycle~q\)) # (!\inst|Z80|u0|mcode|Mux83~14_combout\ & ((!\inst|Z80|u0|MCycle\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IntCycle~q\,
	datac => \inst|Z80|u0|mcode|Mux83~14_combout\,
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|mcode|Mux83~15_combout\);

-- Location: LCCOMB_X30_Y17_N14
\inst|Z80|u0|mcode|Mux83~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~16_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|mcode|Mux147~0_combout\) # ((\inst|Z80|u0|IR\(3))))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|mcode|Mux83~15_combout\ & !\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux83~15_combout\,
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|mcode|Mux83~16_combout\);

-- Location: LCCOMB_X30_Y17_N0
\inst|Z80|u0|mcode|Mux83~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~17_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|mcode|Mux83~16_combout\ & ((\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|mcode|Mux83~16_combout\ & (\inst|Z80|u0|mcode|Mux83~13_combout\)))) # (!\inst|Z80|u0|IR\(3) & 
-- (((\inst|Z80|u0|mcode|Mux83~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|mcode|Mux83~13_combout\,
	datac => \inst|Z80|u0|mcode|Mux83~16_combout\,
	datad => \inst|Z80|u0|mcode|Mux193~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~17_combout\);

-- Location: LCCOMB_X30_Y17_N10
\inst|Z80|u0|mcode|Mux83~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~18_combout\ = (\inst|Z80|u0|mcode|Mux101~2_combout\ & ((\inst|Z80|u0|mcode|Mux83~12_combout\) # ((!\inst|Z80|u0|IR\(7) & \inst|Z80|u0|mcode|Mux83~17_combout\)))) # (!\inst|Z80|u0|mcode|Mux101~2_combout\ & (!\inst|Z80|u0|IR\(7) & 
-- ((\inst|Z80|u0|mcode|Mux83~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux83~12_combout\,
	datad => \inst|Z80|u0|mcode|Mux83~17_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~18_combout\);

-- Location: LCCOMB_X30_Y17_N20
\inst|Z80|u0|mcode|Mux83~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~22_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux147~0_combout\) # ((\inst|Z80|u0|IR\(6) & \inst|Z80|u0|mcode|Mux83~18_combout\)))) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(6) & 
-- (\inst|Z80|u0|mcode|Mux147~0_combout\)) # (!\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux83~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux83~18_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~22_combout\);

-- Location: LCCOMB_X30_Y17_N24
\inst|Z80|u0|mcode|Mux83~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~19_combout\ = (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)) # ((\inst|Z80|u0|mcode|Mux83~11_combout\)))) # (!\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|mcode|Mux83~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|mcode|Mux83~11_combout\,
	datad => \inst|Z80|u0|mcode|Mux83~22_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~19_combout\);

-- Location: LCCOMB_X30_Y17_N22
\inst|Z80|u0|mcode|Mux83~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux83~20_combout\ = (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|mcode|Mux83~19_combout\ & ((\inst|Z80|u0|mcode|Mux147~0_combout\))) # (!\inst|Z80|u0|mcode|Mux83~19_combout\ & (\inst|Z80|u0|mcode|Mux83~8_combout\)))) # (!\inst|Z80|u0|IR\(2) & 
-- (((\inst|Z80|u0|mcode|Mux83~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux83~8_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux83~19_combout\,
	combout => \inst|Z80|u0|mcode|Mux83~20_combout\);

-- Location: LCCOMB_X19_Y21_N4
\inst|Z80|u0|mcode|Mux270~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux270~4_combout\ = (\inst|Z80|u0|mcode|Mux147~3_combout\ & ((\inst|Z80|u0|XY_State\(1)) # ((\inst|Z80|u0|XY_State\(0)) # (\inst|Z80|u0|mcode|Mux127~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|XY_State\(1),
	datab => \inst|Z80|u0|mcode|Mux147~3_combout\,
	datac => \inst|Z80|u0|XY_State\(0),
	datad => \inst|Z80|u0|mcode|Mux127~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux270~4_combout\);

-- Location: LCCOMB_X30_Y17_N16
\inst|Z80|u0|mcode|Mux270~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux270~2_combout\ = (\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux147~0_combout\) # ((\inst|Z80|u0|mcode|Mux270~4_combout\)))) # (!\inst|Z80|u0|ISet\(0) & (((\inst|Z80|u0|mcode|Mux83~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux83~20_combout\,
	datad => \inst|Z80|u0|mcode|Mux270~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux270~2_combout\);

-- Location: LCCOMB_X30_Y17_N6
\inst|Z80|u0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal0~1_combout\ = \inst|Z80|u0|TState\(2) $ (((\inst|Z80|u0|mcode|Mux270~3_combout\) # ((!\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux270~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|TState\(2),
	datac => \inst|Z80|u0|mcode|Mux270~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux270~2_combout\,
	combout => \inst|Z80|u0|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y18_N28
\inst|Z80|u0|mcode|Mux272~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux272~1_combout\ = (\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|mcode|Mux131~4_combout\ & (!\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|mcode|Mux131~4_combout\ & ((!\inst|Z80|u0|mcode|Mux147~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(0),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux131~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux272~1_combout\);

-- Location: LCCOMB_X26_Y17_N12
\inst|Z80|u0|alu|Q_t~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~150_combout\ = (!\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(0)) # (\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~150_combout\);

-- Location: LCCOMB_X26_Y17_N6
\inst|Z80|u0|alu|Q_t~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~149_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|MCycle\(0)) # (!\inst|Z80|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|alu|Q_t~149_combout\);

-- Location: LCCOMB_X26_Y17_N22
\inst|Z80|u0|alu|Q_t~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~151_combout\ = (\inst|Z80|u0|alu|Q_t~150_combout\ & ((\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|alu|Q_t~149_combout\))) # (!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|mcode|Mux147~0_combout\)))) # (!\inst|Z80|u0|alu|Q_t~150_combout\ & 
-- (!\inst|Z80|u0|mcode|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~150_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|alu|Q_t~149_combout\,
	combout => \inst|Z80|u0|alu|Q_t~151_combout\);

-- Location: LCCOMB_X26_Y17_N10
\inst|Z80|u0|alu|Q_t~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~153_combout\ = (\inst|Z80|u0|alu|Q_t~152_combout\ & (((\inst|Z80|u0|alu|Q_t~118_combout\)) # (!\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|alu|Q_t~152_combout\ & (((!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~118_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~152_combout\,
	combout => \inst|Z80|u0|alu|Q_t~153_combout\);

-- Location: LCCOMB_X26_Y17_N16
\inst|Z80|u0|mcode|Mux205~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux205~0_combout\ = (\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|IR\(6))) # (!\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|alu|Q_t~153_combout\))) # (!\inst|Z80|u0|IR\(6) & (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|IR\(6),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~153_combout\,
	combout => \inst|Z80|u0|mcode|Mux205~0_combout\);

-- Location: LCCOMB_X26_Y17_N30
\inst|Z80|u0|mcode|Mux205~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux205~4_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|mcode|Mux205~0_combout\ & (!\inst|Z80|u0|mcode|Mux205~3_combout\)) # (!\inst|Z80|u0|mcode|Mux205~0_combout\ & ((\inst|Z80|u0|alu|Q_t~151_combout\))))) # (!\inst|Z80|u0|IR\(5) & 
-- (((\inst|Z80|u0|mcode|Mux205~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|mcode|Mux205~3_combout\,
	datac => \inst|Z80|u0|alu|Q_t~151_combout\,
	datad => \inst|Z80|u0|mcode|Mux205~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux205~4_combout\);

-- Location: LCCOMB_X25_Y17_N10
\inst|Z80|u0|mcode|Mux272~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux272~0_combout\ = (\inst|Z80|u0|mcode|Mux147~4_combout\) # ((\inst|Z80|u0|ISet\(1) & \inst|Z80|u0|mcode|Mux205~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|ISet\(1),
	datac => \inst|Z80|u0|mcode|Mux205~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~4_combout\,
	combout => \inst|Z80|u0|mcode|Mux272~0_combout\);

-- Location: LCCOMB_X24_Y15_N4
\inst|Z80|u0|alu|Q_t~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~169_combout\ = (\inst|Z80|u0|alu|Q_t~168_combout\ & ((\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|mcode|Mux193~0_combout\)) # (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~168_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux193~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~169_combout\);

-- Location: LCCOMB_X24_Y15_N18
\inst|Z80|u0|alu|Q_t~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~170_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|mcode|Mux71~2_combout\ & ((\inst|Z80|u0|IR\(1)) # (\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|mcode|Mux71~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~170_combout\);

-- Location: LCCOMB_X24_Y15_N12
\inst|Z80|u0|alu|Q_t~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~171_combout\ = (\inst|Z80|u0|alu|Q_t~169_combout\) # ((!\inst|Z80|u0|mcode|Mux147~0_combout\ & !\inst|Z80|u0|alu|Q_t~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|alu|Q_t~169_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~170_combout\,
	combout => \inst|Z80|u0|alu|Q_t~171_combout\);

-- Location: LCCOMB_X19_Y15_N22
\inst|Z80|u0|alu|Q_t~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~176_combout\ = (\inst|Z80|u0|mcode|Mux71~2_combout\ & ((\inst|Z80|u0|mcode|Mux193~0_combout\) # ((\inst|Z80|u0|IR\(1))))) # (!\inst|Z80|u0|mcode|Mux71~2_combout\ & (((\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux71~2_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~176_combout\);

-- Location: LCCOMB_X23_Y21_N22
\inst|Z80|u0|alu|Q_t~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~173_combout\ = (\inst|Z80|u0|mcode|Mux147~0_combout\) # ((\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~173_combout\);

-- Location: LCCOMB_X24_Y21_N4
\inst|Z80|u0|alu|Q_t~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~174_combout\ = (\inst|Z80|u0|IR\(7) & (((!\inst|Z80|u0|mcode|Mux147~0_combout\)))) # (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|alu|Q_t~121_combout\ & (!\inst|Z80|u0|mcode|Mux147~2_combout\)) # (!\inst|Z80|u0|alu|Q_t~121_combout\ & 
-- ((!\inst|Z80|u0|mcode|Mux147~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|alu|Q_t~121_combout\,
	combout => \inst|Z80|u0|alu|Q_t~174_combout\);

-- Location: LCCOMB_X23_Y21_N28
\inst|Z80|u0|alu|Q_t~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~175_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(3)) # ((!\inst|Z80|u0|alu|Q_t~173_combout\)))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~173_combout\,
	datad => \inst|Z80|u0|alu|Q_t~174_combout\,
	combout => \inst|Z80|u0|alu|Q_t~175_combout\);

-- Location: LCCOMB_X23_Y21_N14
\inst|Z80|u0|alu|Q_t~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~177_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~175_combout\ & ((!\inst|Z80|u0|alu|Q_t~176_combout\))) # (!\inst|Z80|u0|alu|Q_t~175_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\)))) # (!\inst|Z80|u0|IR\(3) & 
-- (((\inst|Z80|u0|alu|Q_t~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~176_combout\,
	datad => \inst|Z80|u0|alu|Q_t~175_combout\,
	combout => \inst|Z80|u0|alu|Q_t~177_combout\);

-- Location: LCCOMB_X24_Y15_N22
\inst|Z80|u0|alu|Q_t~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~172_combout\ = (\inst|Z80|u0|alu|Q_t~170_combout\ & ((\inst|Z80|u0|mcode|Mux193~0_combout\) # ((!\inst|Z80|u0|alu|Q_t~108_combout\)))) # (!\inst|Z80|u0|alu|Q_t~170_combout\ & (((\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~108_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~170_combout\,
	combout => \inst|Z80|u0|alu|Q_t~172_combout\);

-- Location: LCCOMB_X23_Y21_N8
\inst|Z80|u0|mcode|Mux85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux85~2_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(5))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((!\inst|Z80|u0|alu|Q_t~172_combout\))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|alu|Q_t~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|alu|Q_t~177_combout\,
	datad => \inst|Z80|u0|alu|Q_t~172_combout\,
	combout => \inst|Z80|u0|mcode|Mux85~2_combout\);

-- Location: LCCOMB_X30_Y16_N26
\inst|Z80|u0|alu|Q_t~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~178_combout\ = (\inst|Z80|u0|IR\(3) & (((\inst|Z80|u0|IR\(0) & !\inst|Z80|u0|IR\(2))))) # (!\inst|Z80|u0|IR\(3) & (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~178_combout\);

-- Location: LCCOMB_X30_Y16_N0
\inst|Z80|u0|alu|Q_t~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~179_combout\ = (\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|alu|Q_t~178_combout\ & !\inst|Z80|u0|IR\(7)))) # (!\inst|Z80|u0|MCycle\(1) & (!\inst|Z80|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(1),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|alu|Q_t~178_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|alu|Q_t~179_combout\);

-- Location: LCCOMB_X23_Y21_N10
\inst|Z80|u0|alu|Q_t~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~180_combout\ = (\inst|Z80|u0|MCycle\(2) & (\inst|Z80|u0|Equal3~1_combout\ & (\inst|Z80|u0|mcode|Mux265~2_combout\))) # (!\inst|Z80|u0|MCycle\(2) & ((\inst|Z80|u0|alu|Q_t~179_combout\) # ((\inst|Z80|u0|Equal3~1_combout\ & 
-- \inst|Z80|u0|mcode|Mux265~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|Equal3~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux265~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~179_combout\,
	combout => \inst|Z80|u0|alu|Q_t~180_combout\);

-- Location: LCCOMB_X23_Y21_N24
\inst|Z80|u0|mcode|Mux85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux85~3_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux85~2_combout\ & ((!\inst|Z80|u0|alu|Q_t~180_combout\))) # (!\inst|Z80|u0|mcode|Mux85~2_combout\ & (\inst|Z80|u0|alu|Q_t~171_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux85~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~171_combout\,
	datac => \inst|Z80|u0|mcode|Mux85~2_combout\,
	datad => \inst|Z80|u0|alu|Q_t~180_combout\,
	combout => \inst|Z80|u0|mcode|Mux85~3_combout\);

-- Location: LCCOMB_X24_Y21_N12
\inst|Z80|u0|alu|Q_t~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~164_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|MCycle\(2)) # (\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~164_combout\);

-- Location: LCCOMB_X24_Y21_N14
\inst|Z80|u0|alu|Q_t~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~156_combout\ = (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux147~5_combout\) # (!\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~5_combout\,
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~156_combout\);

-- Location: LCCOMB_X24_Y21_N0
\inst|Z80|u0|alu|Q_t~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~389_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(2) & ((\inst|Z80|u0|IR\(7))))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|alu|Q_t~156_combout\,
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~389_combout\);

-- Location: LCCOMB_X24_Y21_N30
\inst|Z80|u0|alu|Q_t~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~165_combout\ = (\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|IR\(1) & \inst|Z80|u0|IR\(3))))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~165_combout\);

-- Location: LCCOMB_X24_Y21_N2
\inst|Z80|u0|alu|Q_t~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~390_combout\ = (\inst|Z80|u0|alu|Q_t~165_combout\ & ((\inst|Z80|u0|mcode|Mux45~2_combout\) # ((\inst|Z80|u0|IR\(3) & \inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~165_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~390_combout\);

-- Location: LCCOMB_X24_Y21_N8
\inst|Z80|u0|alu|Q_t~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~166_combout\ = (\inst|Z80|u0|alu|Q_t~389_combout\ & ((\inst|Z80|u0|alu|Q_t~164_combout\) # ((!\inst|Z80|u0|alu|Q_t~390_combout\)))) # (!\inst|Z80|u0|alu|Q_t~389_combout\ & (((!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~164_combout\,
	datab => \inst|Z80|u0|alu|Q_t~389_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|alu|Q_t~390_combout\,
	combout => \inst|Z80|u0|alu|Q_t~166_combout\);

-- Location: LCCOMB_X25_Y21_N24
\inst|Z80|u0|alu|Q_t~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~162_combout\ = ((\inst|Z80|u0|IR\(3)) # (!\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~162_combout\);

-- Location: LCCOMB_X24_Y21_N26
\inst|Z80|u0|alu|Q_t~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~388_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|MCycle\(0)) # ((\inst|Z80|u0|alu|Q_t~162_combout\ & \inst|Z80|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|alu|Q_t~162_combout\,
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|MCycle\(1),
	combout => \inst|Z80|u0|alu|Q_t~388_combout\);

-- Location: LCCOMB_X24_Y21_N28
\inst|Z80|u0|alu|Q_t~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~161_combout\ = (\inst|Z80|u0|IR\(2) & (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(1)) # (!\inst|Z80|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|alu|Q_t~161_combout\);

-- Location: LCCOMB_X24_Y21_N10
\inst|Z80|u0|alu|Q_t~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~160_combout\ = (\inst|Z80|u0|alu|Q_t~156_combout\ & (((!\inst|Z80|u0|mcode|Mux45~2_combout\)) # (!\inst|Z80|u0|IR\(2)))) # (!\inst|Z80|u0|alu|Q_t~156_combout\ & (((!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|alu|Q_t~156_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux45~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~160_combout\);

-- Location: LCCOMB_X24_Y21_N18
\inst|Z80|u0|alu|Q_t~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~163_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~388_combout\) # ((\inst|Z80|u0|alu|Q_t~161_combout\)))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~388_combout\,
	datab => \inst|Z80|u0|alu|Q_t~161_combout\,
	datac => \inst|Z80|u0|alu|Q_t~160_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~163_combout\);

-- Location: LCCOMB_X23_Y21_N18
\inst|Z80|u0|mcode|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux85~0_combout\ = (\inst|Z80|u0|IR\(4) & (\inst|Z80|u0|IR\(5))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~163_combout\))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|alu|Q_t~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|IR\(5),
	datac => \inst|Z80|u0|alu|Q_t~166_combout\,
	datad => \inst|Z80|u0|alu|Q_t~163_combout\,
	combout => \inst|Z80|u0|mcode|Mux85~0_combout\);

-- Location: LCCOMB_X23_Y21_N12
\inst|Z80|u0|alu|Q_t~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~387_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|alu|Q_t~128_combout\) # (\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|alu|Q_t~128_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~387_combout\);

-- Location: LCCOMB_X24_Y21_N22
\inst|Z80|u0|alu|Q_t~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~411_combout\ = ((\inst|Z80|u0|IR\(2)) # ((!\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(3)))) # (!\inst|Z80|u0|mcode|Mux147~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|mcode|Mux147~8_combout\,
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~411_combout\);

-- Location: LCCOMB_X24_Y21_N20
\inst|Z80|u0|alu|Q_t~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~155_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~411_combout\)))) # (!\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|mcode|Mux45~2_combout\)) # (!\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(2),
	datab => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~411_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~155_combout\);

-- Location: LCCOMB_X24_Y21_N16
\inst|Z80|u0|alu|Q_t~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~157_combout\ = (\inst|Z80|u0|alu|Q_t~156_combout\ & !\inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|alu|Q_t~156_combout\,
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|alu|Q_t~157_combout\);

-- Location: LCCOMB_X23_Y21_N4
\inst|Z80|u0|alu|Q_t~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~159_combout\ = (\inst|Z80|u0|alu|Q_t~387_combout\ & (((\inst|Z80|u0|alu|Q_t~155_combout\)))) # (!\inst|Z80|u0|alu|Q_t~387_combout\ & ((\inst|Z80|u0|alu|Q_t~157_combout\ & ((\inst|Z80|u0|alu|Q_t~155_combout\))) # 
-- (!\inst|Z80|u0|alu|Q_t~157_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~387_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~155_combout\,
	datad => \inst|Z80|u0|alu|Q_t~157_combout\,
	combout => \inst|Z80|u0|alu|Q_t~159_combout\);

-- Location: LCCOMB_X25_Y17_N6
\inst|Z80|u0|alu|Q_t~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~391_combout\ = (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~108_combout\ $ (\inst|Z80|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|alu|Q_t~108_combout\,
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~391_combout\);

-- Location: LCCOMB_X24_Y21_N6
\inst|Z80|u0|alu|Q_t~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~167_combout\ = (\inst|Z80|u0|alu|Q_t~391_combout\ & (((!\inst|Z80|u0|alu|Q_t~390_combout\)))) # (!\inst|Z80|u0|alu|Q_t~391_combout\ & ((\inst|Z80|u0|alu|Q_t~157_combout\ & ((!\inst|Z80|u0|alu|Q_t~390_combout\))) # 
-- (!\inst|Z80|u0|alu|Q_t~157_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~391_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~157_combout\,
	datad => \inst|Z80|u0|alu|Q_t~390_combout\,
	combout => \inst|Z80|u0|alu|Q_t~167_combout\);

-- Location: LCCOMB_X23_Y21_N20
\inst|Z80|u0|mcode|Mux85~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux85~1_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux85~0_combout\ & ((\inst|Z80|u0|alu|Q_t~167_combout\))) # (!\inst|Z80|u0|mcode|Mux85~0_combout\ & (\inst|Z80|u0|alu|Q_t~159_combout\)))) # (!\inst|Z80|u0|IR\(4) & 
-- (\inst|Z80|u0|mcode|Mux85~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|mcode|Mux85~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~159_combout\,
	datad => \inst|Z80|u0|alu|Q_t~167_combout\,
	combout => \inst|Z80|u0|mcode|Mux85~1_combout\);

-- Location: LCCOMB_X23_Y21_N6
\inst|Z80|u0|mcode|Mux272~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux272~2_combout\ = (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux85~1_combout\))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux85~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|mcode|Mux85~3_combout\,
	datac => \inst|Z80|u0|ISet\(0),
	datad => \inst|Z80|u0|mcode|Mux85~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux272~2_combout\);

-- Location: LCCOMB_X22_Y17_N26
\inst|Z80|u0|mcode|Mux272~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux272~3_combout\ = (\inst|Z80|u0|mcode|Mux272~0_combout\) # ((!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux272~1_combout\) # (\inst|Z80|u0|mcode|Mux272~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|Mux272~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux272~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux272~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux272~3_combout\);

-- Location: LCCOMB_X23_Y15_N8
\inst|Z80|u0|alu|Q_t~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~202_combout\ = (!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(1) & !\inst|Z80|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|IR\(2),
	combout => \inst|Z80|u0|alu|Q_t~202_combout\);

-- Location: LCCOMB_X24_Y15_N8
\inst|Z80|u0|alu|Q_t~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~201_combout\ = (\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|alu|Q_t~108_combout\)) # (!\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|mcode|Mux147~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~8_combout\,
	datad => \inst|Z80|u0|alu|Q_t~108_combout\,
	combout => \inst|Z80|u0|alu|Q_t~201_combout\);

-- Location: LCCOMB_X23_Y15_N14
\inst|Z80|u0|alu|Q_t~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~203_combout\ = (\inst|Z80|u0|alu|Q_t~202_combout\ & (((\inst|Z80|u0|alu|Q_t~201_combout\)))) # (!\inst|Z80|u0|alu|Q_t~202_combout\ & ((\inst|Z80|u0|alu|Q_t~170_combout\ & ((\inst|Z80|u0|alu|Q_t~201_combout\))) # 
-- (!\inst|Z80|u0|alu|Q_t~170_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~202_combout\,
	datac => \inst|Z80|u0|alu|Q_t~201_combout\,
	datad => \inst|Z80|u0|alu|Q_t~170_combout\,
	combout => \inst|Z80|u0|alu|Q_t~203_combout\);

-- Location: LCCOMB_X24_Y15_N28
\inst|Z80|u0|alu|Q_t~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~207_combout\ = (\inst|Z80|u0|mcode|Mux71~2_combout\ & ((\inst|Z80|u0|IR\(1)) # ((!\inst|Z80|u0|mcode|Mux193~0_combout\)))) # (!\inst|Z80|u0|mcode|Mux71~2_combout\ & (((!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux71~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~207_combout\);

-- Location: LCCOMB_X23_Y17_N24
\inst|Z80|u0|alu|Q_t~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~204_combout\ = (\inst|Z80|u0|IntCycle~q\ & (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(7) & !\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IntCycle~q\,
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~204_combout\);

-- Location: LCCOMB_X23_Y17_N14
\inst|Z80|u0|alu|Q_t~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~205_combout\ = (\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|MCycle\(1) & ((!\inst|Z80|u0|alu|Q_t~204_combout\))) # (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(2),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|alu|Q_t~204_combout\,
	combout => \inst|Z80|u0|alu|Q_t~205_combout\);

-- Location: LCCOMB_X24_Y15_N6
\inst|Z80|u0|alu|Q_t~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~196_combout\ = ((!\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(2) & \inst|Z80|u0|IR\(1)))) # (!\inst|Z80|u0|mcode|Mux147~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(7),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~196_combout\);

-- Location: LCCOMB_X24_Y15_N10
\inst|Z80|u0|alu|Q_t~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~206_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(3)) # ((\inst|Z80|u0|alu|Q_t~196_combout\)))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|alu|Q_t~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|alu|Q_t~205_combout\,
	datad => \inst|Z80|u0|alu|Q_t~196_combout\,
	combout => \inst|Z80|u0|alu|Q_t~206_combout\);

-- Location: LCCOMB_X23_Y15_N24
\inst|Z80|u0|alu|Q_t~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~208_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~206_combout\ & (\inst|Z80|u0|alu|Q_t~207_combout\)) # (!\inst|Z80|u0|alu|Q_t~206_combout\ & ((!\inst|Z80|u0|mcode|Mux147~0_combout\))))) # (!\inst|Z80|u0|IR\(3) & 
-- (((\inst|Z80|u0|alu|Q_t~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(3),
	datab => \inst|Z80|u0|alu|Q_t~207_combout\,
	datac => \inst|Z80|u0|alu|Q_t~206_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~0_combout\,
	combout => \inst|Z80|u0|alu|Q_t~208_combout\);

-- Location: LCCOMB_X23_Y15_N6
\inst|Z80|u0|mcode|Mux84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux84~2_combout\ = (\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~203_combout\) # ((\inst|Z80|u0|IR\(4))))) # (!\inst|Z80|u0|IR\(5) & (((!\inst|Z80|u0|IR\(4) & \inst|Z80|u0|alu|Q_t~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(5),
	datab => \inst|Z80|u0|alu|Q_t~203_combout\,
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|alu|Q_t~208_combout\,
	combout => \inst|Z80|u0|mcode|Mux84~2_combout\);

-- Location: LCCOMB_X24_Y15_N14
\inst|Z80|u0|alu|Q_t~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~199_combout\ = (!\inst|Z80|u0|IR\(2) & (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(0)) # (!\inst|Z80|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|IR\(7),
	datad => \inst|Z80|u0|IR\(1),
	combout => \inst|Z80|u0|alu|Q_t~199_combout\);

-- Location: LCCOMB_X23_Y15_N28
\inst|Z80|u0|alu|Q_t~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~198_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|IR\(1))) # (!\inst|Z80|u0|mcode|Mux193~0_combout\))) # (!\inst|Z80|u0|IR\(0) & (((!\inst|Z80|u0|mcode|Mux147~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datab => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|mcode|Mux147~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~198_combout\);

-- Location: LCCOMB_X23_Y15_N10
\inst|Z80|u0|alu|Q_t~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~200_combout\ = (\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~199_combout\ & ((\inst|Z80|u0|alu|Q_t~198_combout\))) # (!\inst|Z80|u0|alu|Q_t~199_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|alu|Q_t~199_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~198_combout\,
	combout => \inst|Z80|u0|alu|Q_t~200_combout\);

-- Location: LCCOMB_X24_Y15_N16
\inst|Z80|u0|alu|Q_t~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~195_combout\ = (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|mcode|Mux147~0_combout\ & ((!\inst|Z80|u0|mcode|Mux147~8_combout\) # (!\inst|Z80|u0|alu|Q_t~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~168_combout\,
	datad => \inst|Z80|u0|mcode|Mux147~8_combout\,
	combout => \inst|Z80|u0|alu|Q_t~195_combout\);

-- Location: LCCOMB_X24_Y15_N0
\inst|Z80|u0|alu|Q_t~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~197_combout\ = (!\inst|Z80|u0|IR\(3) & ((\inst|Z80|u0|alu|Q_t~195_combout\) # ((\inst|Z80|u0|alu|Q_t~196_combout\ & \inst|Z80|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Q_t~196_combout\,
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(0),
	datad => \inst|Z80|u0|alu|Q_t~195_combout\,
	combout => \inst|Z80|u0|alu|Q_t~197_combout\);

-- Location: LCCOMB_X23_Y15_N4
\inst|Z80|u0|mcode|Mux84~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux84~3_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|alu|Q_t~200_combout\) # ((\inst|Z80|u0|alu|Q_t~197_combout\ & !\inst|Z80|u0|mcode|Mux84~2_combout\)))) # (!\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|mcode|Mux84~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~200_combout\,
	datac => \inst|Z80|u0|alu|Q_t~197_combout\,
	datad => \inst|Z80|u0|mcode|Mux84~2_combout\,
	combout => \inst|Z80|u0|mcode|Mux84~3_combout\);

-- Location: LCCOMB_X23_Y19_N30
\inst|Z80|u0|alu|Q_t~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~394_combout\ = (!\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|mcode|Mux147~0_combout\ & (!\inst|Z80|u0|IR\(2))) # (!\inst|Z80|u0|mcode|Mux147~0_combout\ & ((\inst|Z80|u0|alu|Q_t~209_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|IR\(2),
	datac => \inst|Z80|u0|alu|Q_t~209_combout\,
	datad => \inst|Z80|u0|IR\(7),
	combout => \inst|Z80|u0|alu|Q_t~394_combout\);

-- Location: LCCOMB_X23_Y15_N22
\inst|Z80|u0|alu|Q_t~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~211_combout\ = (\inst|Z80|u0|alu|Q_t~394_combout\ & (\inst|Z80|u0|IR\(0) $ (!\inst|Z80|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~394_combout\,
	combout => \inst|Z80|u0|alu|Q_t~211_combout\);

-- Location: LCCOMB_X23_Y15_N16
\inst|Z80|u0|alu|Q_t~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~210_combout\ = (\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~394_combout\))) # (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|alu|Q_t~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~124_combout\,
	datac => \inst|Z80|u0|IR\(1),
	datad => \inst|Z80|u0|alu|Q_t~394_combout\,
	combout => \inst|Z80|u0|alu|Q_t~210_combout\);

-- Location: LCCOMB_X23_Y15_N12
\inst|Z80|u0|alu|Q_t~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~212_combout\ = (\inst|Z80|u0|alu|Q_t~211_combout\ & (((\inst|Z80|u0|alu|Q_t~210_combout\)))) # (!\inst|Z80|u0|alu|Q_t~211_combout\ & ((\inst|Z80|u0|alu|Q_t~210_combout\ & ((!\inst|Z80|u0|mcode|Mux193~0_combout\))) # 
-- (!\inst|Z80|u0|alu|Q_t~210_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux193~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~211_combout\,
	datad => \inst|Z80|u0|alu|Q_t~210_combout\,
	combout => \inst|Z80|u0|alu|Q_t~212_combout\);

-- Location: LCCOMB_X23_Y15_N2
\inst|Z80|u0|mcode|Mux84~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux84~4_combout\ = (\inst|Z80|u0|mcode|Mux84~3_combout\) # ((\inst|Z80|u0|mcode|Mux84~2_combout\ & (!\inst|Z80|u0|IR\(3) & \inst|Z80|u0|alu|Q_t~212_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux84~2_combout\,
	datab => \inst|Z80|u0|mcode|Mux84~3_combout\,
	datac => \inst|Z80|u0|IR\(3),
	datad => \inst|Z80|u0|alu|Q_t~212_combout\,
	combout => \inst|Z80|u0|mcode|Mux84~4_combout\);

-- Location: LCCOMB_X22_Y21_N30
\inst|Z80|u0|alu|Q_t~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~192_combout\ = (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(7) & \inst|Z80|u0|alu|Q_t~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|alu|Q_t~117_combout\,
	combout => \inst|Z80|u0|alu|Q_t~192_combout\);

-- Location: LCCOMB_X22_Y21_N24
\inst|Z80|u0|alu|Q_t~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~193_combout\ = (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~192_combout\) # ((\inst|Z80|u0|mcode|Mux101~2_combout\ & \inst|Z80|u0|alu|Q_t~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux101~2_combout\,
	datac => \inst|Z80|u0|alu|Q_t~192_combout\,
	datad => \inst|Z80|u0|alu|Q_t~122_combout\,
	combout => \inst|Z80|u0|alu|Q_t~193_combout\);

-- Location: LCCOMB_X22_Y21_N14
\inst|Z80|u0|alu|Q_t~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~194_combout\ = (\inst|Z80|u0|alu|Q_t~193_combout\ & ((\inst|Z80|u0|IR\(0)) # ((!\inst|Z80|u0|mcode|Mux45~2_combout\)))) # (!\inst|Z80|u0|alu|Q_t~193_combout\ & (((!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~193_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux45~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~194_combout\);

-- Location: LCCOMB_X22_Y21_N26
\inst|Z80|u0|alu|Q_t~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~392_combout\ = (\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|MCycle\(2)) # (\inst|Z80|u0|MCycle\(0))))) # (!\inst|Z80|u0|IR\(0) & (!\inst|Z80|u0|mcode|Mux45~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|mcode|Mux45~2_combout\,
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|alu|Q_t~392_combout\);

-- Location: LCCOMB_X22_Y21_N8
\inst|Z80|u0|alu|Q_t~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~393_combout\ = (!\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|IR\(2) & \inst|Z80|u0|mcode|Mux147~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|mcode|Mux147~5_combout\,
	combout => \inst|Z80|u0|alu|Q_t~393_combout\);

-- Location: LCCOMB_X22_Y21_N28
\inst|Z80|u0|alu|Q_t~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~184_combout\ = (\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~122_combout\)))) # (!\inst|Z80|u0|IR\(0) & (((\inst|Z80|u0|alu|Q_t~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(1),
	datac => \inst|Z80|u0|alu|Q_t~393_combout\,
	datad => \inst|Z80|u0|alu|Q_t~122_combout\,
	combout => \inst|Z80|u0|alu|Q_t~184_combout\);

-- Location: LCCOMB_X22_Y21_N22
\inst|Z80|u0|alu|Q_t~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~185_combout\ = (\inst|Z80|u0|alu|Q_t~184_combout\ & ((\inst|Z80|u0|alu|Q_t~392_combout\))) # (!\inst|Z80|u0|alu|Q_t~184_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~392_combout\,
	datad => \inst|Z80|u0|alu|Q_t~184_combout\,
	combout => \inst|Z80|u0|alu|Q_t~185_combout\);

-- Location: LCCOMB_X22_Y21_N0
\inst|Z80|u0|alu|Q_t~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~190_combout\ = (\inst|Z80|u0|IR\(7) & ((\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~154_combout\))) # (!\inst|Z80|u0|IR\(0) & (\inst|Z80|u0|alu|Q_t~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|alu|Q_t~117_combout\,
	datad => \inst|Z80|u0|alu|Q_t~154_combout\,
	combout => \inst|Z80|u0|alu|Q_t~190_combout\);

-- Location: LCCOMB_X22_Y21_N18
\inst|Z80|u0|alu|Q_t~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~191_combout\ = (\inst|Z80|u0|IR\(1) & (!\inst|Z80|u0|mcode|Mux147~0_combout\)) # (!\inst|Z80|u0|IR\(1) & ((\inst|Z80|u0|alu|Q_t~190_combout\ & ((\inst|Z80|u0|alu|Q_t~392_combout\))) # (!\inst|Z80|u0|alu|Q_t~190_combout\ & 
-- (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|u0|alu|Q_t~392_combout\,
	datad => \inst|Z80|u0|alu|Q_t~190_combout\,
	combout => \inst|Z80|u0|alu|Q_t~191_combout\);

-- Location: LCCOMB_X22_Y21_N2
\inst|Z80|u0|alu|Q_t~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~187_combout\ = (\inst|Z80|u0|IR\(1) & (\inst|Z80|u0|IR\(7) & (!\inst|Z80|u0|IR\(2) & !\inst|Z80|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(1),
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|IR\(2),
	datad => \inst|Z80|u0|IR\(3),
	combout => \inst|Z80|u0|alu|Q_t~187_combout\);

-- Location: LCCOMB_X22_Y21_N4
\inst|Z80|u0|alu|Q_t~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~188_combout\ = (\inst|Z80|u0|MCycle\(0)) # ((\inst|Z80|u0|MCycle\(1) & ((\inst|Z80|u0|MCycle\(2)) # (!\inst|Z80|u0|alu|Q_t~187_combout\))) # (!\inst|Z80|u0|MCycle\(1) & (\inst|Z80|u0|MCycle\(2) & !\inst|Z80|u0|alu|Q_t~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|MCycle\(1),
	datac => \inst|Z80|u0|MCycle\(2),
	datad => \inst|Z80|u0|alu|Q_t~187_combout\,
	combout => \inst|Z80|u0|alu|Q_t~188_combout\);

-- Location: LCCOMB_X22_Y21_N12
\inst|Z80|u0|alu|Q_t~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~186_combout\ = (!\inst|Z80|u0|IR\(0) & ((\inst|Z80|u0|alu|Q_t~393_combout\ & ((!\inst|Z80|u0|mcode|Mux45~2_combout\))) # (!\inst|Z80|u0|alu|Q_t~393_combout\ & (!\inst|Z80|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datab => \inst|Z80|u0|alu|Q_t~393_combout\,
	datac => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux45~2_combout\,
	combout => \inst|Z80|u0|alu|Q_t~186_combout\);

-- Location: LCCOMB_X22_Y21_N10
\inst|Z80|u0|alu|Q_t~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Q_t~189_combout\ = (\inst|Z80|u0|alu|Q_t~186_combout\) # ((\inst|Z80|u0|IR\(0) & \inst|Z80|u0|alu|Q_t~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(0),
	datac => \inst|Z80|u0|alu|Q_t~188_combout\,
	datad => \inst|Z80|u0|alu|Q_t~186_combout\,
	combout => \inst|Z80|u0|alu|Q_t~189_combout\);

-- Location: LCCOMB_X22_Y21_N20
\inst|Z80|u0|mcode|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux84~0_combout\ = (\inst|Z80|u0|IR\(4) & (((\inst|Z80|u0|IR\(5))))) # (!\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|IR\(5) & ((\inst|Z80|u0|alu|Q_t~189_combout\))) # (!\inst|Z80|u0|IR\(5) & (\inst|Z80|u0|alu|Q_t~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~191_combout\,
	datac => \inst|Z80|u0|IR\(5),
	datad => \inst|Z80|u0|alu|Q_t~189_combout\,
	combout => \inst|Z80|u0|mcode|Mux84~0_combout\);

-- Location: LCCOMB_X22_Y21_N16
\inst|Z80|u0|mcode|Mux84~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux84~1_combout\ = (\inst|Z80|u0|IR\(4) & ((\inst|Z80|u0|mcode|Mux84~0_combout\ & (\inst|Z80|u0|alu|Q_t~194_combout\)) # (!\inst|Z80|u0|mcode|Mux84~0_combout\ & ((\inst|Z80|u0|alu|Q_t~185_combout\))))) # (!\inst|Z80|u0|IR\(4) & 
-- (((\inst|Z80|u0|mcode|Mux84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(4),
	datab => \inst|Z80|u0|alu|Q_t~194_combout\,
	datac => \inst|Z80|u0|alu|Q_t~185_combout\,
	datad => \inst|Z80|u0|mcode|Mux84~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux84~1_combout\);

-- Location: LCCOMB_X22_Y17_N28
\inst|Z80|u0|mcode|Mux271~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux271~0_combout\ = (!\inst|Z80|u0|ISet\(0) & ((\inst|Z80|u0|IR\(6) & ((\inst|Z80|u0|mcode|Mux84~1_combout\))) # (!\inst|Z80|u0|IR\(6) & (\inst|Z80|u0|mcode|Mux84~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|IR\(6),
	datab => \inst|Z80|u0|ISet\(0),
	datac => \inst|Z80|u0|mcode|Mux84~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux84~1_combout\,
	combout => \inst|Z80|u0|mcode|Mux271~0_combout\);

-- Location: LCCOMB_X22_Y17_N18
\inst|Z80|u0|mcode|Mux271~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux271~1_combout\ = (\inst|Z80|u0|ISet\(1) & (((\inst|Z80|u0|mcode|Mux204~1_combout\)))) # (!\inst|Z80|u0|ISet\(1) & ((\inst|Z80|u0|mcode|Mux272~1_combout\) # ((\inst|Z80|u0|mcode|Mux271~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datab => \inst|Z80|u0|mcode|Mux272~1_combout\,
	datac => \inst|Z80|u0|mcode|Mux204~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux271~0_combout\,
	combout => \inst|Z80|u0|mcode|Mux271~1_combout\);

-- Location: LCCOMB_X22_Y17_N20
\inst|Z80|u0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal0~0_combout\ = \inst|Z80|u0|TState\(1) $ (((!\inst|Z80|u0|mcode|Mux147~4_combout\ & \inst|Z80|u0|mcode|Mux271~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(1),
	datab => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datad => \inst|Z80|u0|mcode|Mux271~1_combout\,
	combout => \inst|Z80|u0|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\inst|Z80|u0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal0~2_combout\ = (!\inst|Z80|u0|Equal0~1_combout\ & (!\inst|Z80|u0|Equal0~0_combout\ & (\inst|Z80|u0|TState\(0) $ (!\inst|Z80|u0|mcode|Mux272~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal0~1_combout\,
	datab => \inst|Z80|u0|TState\(0),
	datac => \inst|Z80|u0|mcode|Mux272~3_combout\,
	datad => \inst|Z80|u0|Equal0~0_combout\,
	combout => \inst|Z80|u0|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y16_N4
\inst|Z80|u0|TState[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TState[1]~2_combout\ = (!\inst|Z80|u0|Equal0~2_combout\ & (\inst|Z80|u0|TState\(1) $ (((\inst|Z80|u0|TState\(0) & !\inst|Z80|u0|process_7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(0),
	datab => \inst|Z80|u0|process_7~2_combout\,
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|TState[1]~2_combout\);

-- Location: FF_X26_Y16_N5
\inst|Z80|u0|TState[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TState[1]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TState\(1));

-- Location: LCCOMB_X26_Y16_N12
\inst|Z80|u0|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Add12~0_combout\ = \inst|Z80|u0|TState\(2) $ (((\inst|Z80|u0|TState\(1) & \inst|Z80|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|TState\(2),
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(0),
	combout => \inst|Z80|u0|Add12~0_combout\);

-- Location: LCCOMB_X26_Y16_N18
\inst|Z80|u0|TState[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TState[2]~3_combout\ = (!\inst|Z80|u0|Equal0~2_combout\ & ((\inst|Z80|u0|process_7~2_combout\ & ((\inst|Z80|u0|TState\(2)))) # (!\inst|Z80|u0|process_7~2_combout\ & (\inst|Z80|u0|Add12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Add12~0_combout\,
	datab => \inst|Z80|u0|process_7~2_combout\,
	datac => \inst|Z80|u0|TState\(2),
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|TState[2]~3_combout\);

-- Location: FF_X26_Y16_N19
\inst|Z80|u0|TState[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TState[2]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TState\(2));

-- Location: LCCOMB_X26_Y17_N24
\inst|Z80|u0|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~5_combout\ = (\inst|Z80|u0|TState\(2)) # ((\inst|Z80|u0|MCycle\(2)) # ((\inst|Z80|u0|MCycle\(1)) # (\inst|Z80|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(2),
	datab => \inst|Z80|u0|MCycle\(2),
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(0),
	combout => \inst|Z80|u0|process_0~5_combout\);

-- Location: LCCOMB_X21_Y19_N18
\inst|Z80|u0|ISet[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ISet[0]~1_combout\ = (!\inst|Z80|u0|process_0~5_combout\ & (\inst|Z80|u0|Equal56~2_combout\ & ((!\inst|Z80|u0|mcode|Mux115~2_combout\) # (!\inst|Z80|u0|XY_State~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~5_combout\,
	datab => \inst|Z80|u0|Equal56~2_combout\,
	datac => \inst|Z80|u0|XY_State~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux115~2_combout\,
	combout => \inst|Z80|u0|ISet[0]~1_combout\);

-- Location: LCCOMB_X21_Y19_N28
\inst|Z80|u0|ISet[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ISet[1]~0_combout\ = (\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|IR\(7) & (\inst|Z80|u0|mcode|Mux115~1_combout\ & \inst|Z80|u0|mcode|Mux115~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|IR\(7),
	datac => \inst|Z80|u0|mcode|Mux115~1_combout\,
	datad => \inst|Z80|u0|mcode|Mux115~0_combout\,
	combout => \inst|Z80|u0|ISet[1]~0_combout\);

-- Location: LCCOMB_X21_Y16_N10
\inst|Z80|u0|ISet[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|ISet[1]~3_combout\ = (\inst|Z80|u0|ISet[0]~2_combout\ & (((\inst|Z80|u0|ISet\(1))))) # (!\inst|Z80|u0|ISet[0]~2_combout\ & (\inst|Z80|u0|ISet[0]~1_combout\ & ((\inst|Z80|u0|ISet[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet[0]~1_combout\,
	datab => \inst|Z80|u0|ISet[0]~2_combout\,
	datac => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|ISet[1]~0_combout\,
	combout => \inst|Z80|u0|ISet[1]~3_combout\);

-- Location: FF_X21_Y16_N11
\inst|Z80|u0|ISet[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|ISet[1]~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|ISet\(1));

-- Location: LCCOMB_X21_Y16_N28
\inst|Z80|u0|mcode|Mux258~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|mcode|Mux258~0_combout\ = (!\inst|Z80|u0|ISet\(1) & !\inst|Z80|u0|ISet\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ISet\(1),
	datad => \inst|Z80|u0|ISet\(0),
	combout => \inst|Z80|u0|mcode|Mux258~0_combout\);

-- Location: LCCOMB_X26_Y15_N14
\inst|Z80|u0|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|process_0~4_combout\ = ((\inst|Z80|u0|mcode|Mux258~0_combout\ & (\inst|Z80|u0|mcode|Mux299~0_combout\ & \inst|Z80|u0|mcode|Mux299~2_combout\))) # (!\inst|Z80|u0|mcode|Mux300~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux258~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux299~0_combout\,
	datac => \inst|Z80|u0|mcode|Mux300~0_combout\,
	datad => \inst|Z80|u0|mcode|Mux299~2_combout\,
	combout => \inst|Z80|u0|process_0~4_combout\);

-- Location: LCCOMB_X22_Y14_N8
\inst|Z80|u0|A[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A[14]~17_combout\ = ((!\inst|Z80|u0|process_0~4_combout\ & (!\inst|Z80|u0|process_0~3_combout\ & \inst|Z80|u0|PC[13]~4_combout\))) # (!\inst|Z80|u0|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|process_0~4_combout\,
	datab => \inst|Z80|u0|process_0~3_combout\,
	datac => \inst|Z80|u0|process_0~5_combout\,
	datad => \inst|Z80|u0|PC[13]~4_combout\,
	combout => \inst|Z80|u0|A[14]~17_combout\);

-- Location: LCCOMB_X19_Y9_N22
\inst|Z80|u0|A~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~25_combout\ = (\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (!\inst|Z80|u0|ACC\(5) & ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\inst|Z80|u0|Add1~26_combout\) # 
-- (\inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ACC\(5),
	datab => \inst|Z80|u0|Add1~26_combout\,
	datac => \inst|Z80|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~25_combout\);

-- Location: LCCOMB_X19_Y9_N8
\inst|Z80|u0|A~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~26_combout\ = (\inst|Z80|u0|A~25_combout\ & ((\inst|Z80|u0|PC\(13)) # ((!\inst|Z80|u0|A[14]~12_combout\)))) # (!\inst|Z80|u0|A~25_combout\ & (((!\inst|Z80|u0|SP\(13) & \inst|Z80|u0|A[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|PC\(13),
	datab => \inst|Z80|u0|SP\(13),
	datac => \inst|Z80|u0|A~25_combout\,
	datad => \inst|Z80|u0|A[14]~12_combout\,
	combout => \inst|Z80|u0|A~26_combout\);

-- Location: LCCOMB_X19_Y9_N18
\inst|Z80|u0|A~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~27_combout\ = (\inst|Z80|u0|A[14]~11_combout\ & (((\inst|Z80|u0|A[14]~10_combout\)))) # (!\inst|Z80|u0|A[14]~11_combout\ & ((\inst|Z80|u0|A[14]~10_combout\ & (\inst|Z80|u0|TmpAddr\(13))) # (!\inst|Z80|u0|A[14]~10_combout\ & 
-- ((\inst|Z80|u0|A~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TmpAddr\(13),
	datab => \inst|Z80|u0|A[14]~11_combout\,
	datac => \inst|Z80|u0|A~26_combout\,
	datad => \inst|Z80|u0|A[14]~10_combout\,
	combout => \inst|Z80|u0|A~27_combout\);

-- Location: LCCOMB_X19_Y9_N16
\inst|Z80|u0|A~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~28_combout\ = (\inst|Z80|u0|A[14]~11_combout\ & ((\inst|Z80|u0|A~27_combout\ & ((\inst|Z80|DI_Reg\(5)))) # (!\inst|Z80|u0|A~27_combout\ & (\inst|Z80|u0|Regs|Mux34~4_combout\)))) # (!\inst|Z80|u0|A[14]~11_combout\ & 
-- (((\inst|Z80|u0|A~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux34~4_combout\,
	datab => \inst|Z80|DI_Reg\(5),
	datac => \inst|Z80|u0|A[14]~11_combout\,
	datad => \inst|Z80|u0|A~27_combout\,
	combout => \inst|Z80|u0|A~28_combout\);

-- Location: LCCOMB_X19_Y9_N12
\inst|Z80|u0|A~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|A~29_combout\ = (\inst|Z80|u0|A[14]~17_combout\ & (\inst|Z80|u0|I\(5))) # (!\inst|Z80|u0|A[14]~17_combout\ & ((\inst|Z80|u0|A~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A[14]~17_combout\,
	datac => \inst|Z80|u0|I\(5),
	datad => \inst|Z80|u0|A~28_combout\,
	combout => \inst|Z80|u0|A~29_combout\);

-- Location: FF_X19_Y9_N13
\inst|Z80|u0|A[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|A~29_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|A[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|A\(13));

-- Location: LCCOMB_X22_Y12_N12
\inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \inst|Z80|u0|A\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|A\(13),
	combout => \inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X22_Y12_N13
\inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M9K_X27_Y6_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D635F3B9DB7E6E7436DCDB42AAB36F6DBA76DB10D276E6DEF6EEE6988C5BDFDC77DAEC22DEFECE32C3A33636C28ADB6C9C4E619E3391DCE1E6CE32C3636C28ADB6C9B3139866333B9C3CDB6DCDB6DAAAB36DB6E3DB2C6DB6C433B87F5EB063206C5E37636CDB6DDA37F3B5AB10E81F01FECF683DB19F5ED8463AF6C7AC929DB1EB21253B633F8E0FF79D7258C24448C908806668A035C45C4446DBB318968F4C62692737918D10638E48C6630DB8B1EF6F0FC87BFD3F7AFD89A1C336DFB1230E6A565CCF876BE0861ED2DE70000C4266DBCD8B9667BD9D9C99216EB0EE466F72F3BF99774CFDD330BAC5A3F6213693B8D7D556DE4FC3333DB63C6C4796D00759",
	mem_init2 => X"C25220467E25A493231980820900008002024012008824080482008491482ED5615E40012EE070C3B93E9F90763447004E72641E3463037B38F09A28CF0139ECF9C0C1C67839F99BA05C607BE8FF1E518679F924BB8B39CE83B75D8C7D6FCDEFC2D926581270ED96C93196191961CBA66E08997099CEC6339D2C88D96032EBB70223033980E41856477721B3039EFB37467EF0EE3ECF3DEDBDD6AE7C3ECC28469C0DC40F7DDF0BF786C384C7F09E79E1046E28D8F919F3119BCDE6F3C27E2DDE3C78F61C24A81C738843966CC59672AACB2CC000000000000000001555554000554015054145104451415541412736DC0B61B61B0D96461774A581C0B6039640",
	mem_init1 => X"BA9E6F7A581DB36D6E61E6F761BD94BE4DE736DC0B22D86C6464646464666DE1180C36FF6E666FCCC32C36CCC1C7FBEBDBB36E75E98060ADB8BA1CA79A300E0101400055001007B2C0F87B2F9366C91765334E9DDDF4E32CDB2C53AC894A5B124E666CA537386E4166C87786CB36479B7CEF32C87F9F32672CA663EC65CE43B5965303B990C1960F6B2194F66A59A97C749196321E80FB66C45C230DFB2929FC4E0C19978233336CFFC5B64DDCCC36C376C6FEC5B6DC02EBA5C333870810E231D35EE96DADB762322222322E9FE780602141399EECE7B5586FAA5F24C6D620660B46E31234F6BB8786BDE4AD66C5AC1B246789C4288D59A110F121304F046688",
	mem_init0 => X"78B2D7C3CB9837C620100BC803651CF3F90E34B0FDE20101BC803679CAA3FFFC958BBF740E01145450FDC4C3A811F2513E4B24BC7C21659378FBB74F0D10C6FB9A593E46EBAF66E2DBFAD0001AA56387DDFEFF03F7BDFEDFEDDFDDFFBDFFDEFFFBFFDDEFF7FFDFDFFEF7FBFDEFFDF54015500EAF933D7F043CF586C8FED5C6FC5FB0371CA3D81111091C3E4081D14471A223DB33046C50B44B3C799660BC81B94612C719B2DDB5ED2F24A636DAD6B660BC19F12641CD62D16326882D8323486D80C366581A483526D986E7A412D32E04CC9043233ACDA529DCDF2CB64924B2C91DC952B29949E665F74FDFB109FDBDF6FFAEDDEE62DDDBB1953EC70909090729",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y13_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3C766E63DB6481CB39BC8C68831C724633186CC1BAE9D608A5DEF0FF219C28C1EFF4FDE394D0E19B6FD89186C23CF071E6F1CC8F7FC4F1E48756B0DCD8ED6D0C3DA139003D7A86B2F878DD99DAFB70DE1A19F3FB7DB3B8EF2633007664CB19992E43664448EFF19872648DBACEEDB76E26439BCCEF2DFBF664594B04FBAE72A84A3E508B49DC6BEAAB4F3F0CCCF6D8F468F2DA00EB384A7F53249323198000100408002024010408824080002008091482ED5615E40012EE630C3B2CDB2C13A736DB5B7BD2850018CF936621C6863095A73F7BE7442CB13310B9C0BBB96EEF16CE618EEDCFB393738178C476C36CB61F71307F6803F677575763DB2D8C3118E4",
	mem_init2 => X"881331ED7AC4EFD38DFACDBB236790005719AEA2FAECCF0D126A30A27562C61BBA42813453FF4EDB60C6BF8DB6E267BC56CB69BBCE636CCCB3B2B4B103CC46D5CEEC06DAECB0001569589D5F267AFE086C8FED5DE41DFEFF027DFDFF7FFBFBFDFFDFFF6FFFBDFFDFFF57FF7F7FB7FBBDFBDFFDBFF78FFDBFFEDDFFFDFFFEFF6FF7F7FDDFFEDFF6FF7FFEEFFEFEFC4E51EC0888848E1F2246347B66608D8A3B3919B9466E6D7B527565924244B20C5DA22B60D21B6030D9960699E112096996041D77401A0C0CCF5DEEE561F7F7E68CBE72E48E570B047C772CBACC33753080E32EB0B348C0B62337739B1BC73192392592C84E37B7AC141CFE65EE76D83CB083",
	mem_init1 => X"1C5CF062CA6F13854A59BDEEEA07E3C6559EBB3618111895CBBACCBCD512B5F07D361CDE72B925658DBE1F7C4707E195C5C665B8118C3C31B196C261DA85A5E11889D25CB816ACC6627802052C61A4099B7B0EC923971DB3B9F9204BDBCCFA457EE296E8986E64C6DCDDE59436641567648CB84DEB7D7937F974F038D838274F3D3CF1BE8C84DDB000565880A776E5C0E13166E49F47119A4CA1311CF97B965E7CBBCB2CB384BD0D92ED105D0617856E80441124B31DE58B8C001607FEE668899693E3EFF8FBF1FCEEFBCF7CF9BA6C37640DDF7FFE6187B19ACF089D4C038F6607B78D38001FE67E56CCE399DE36D7DDBD699D5CFC5B6D7A1421CE06FE40DB6E",
	mem_init0 => X"0776C62C316FF94B0BC3A0288DE6A62B14D6C1A2DADF9BDF85B2CCB02CE1DB2D96632C3232C3974CDC1172E1779D8C6738251819975DB8146067301E0C0277B6B657485DCD62AC0662C8C005DDE7494C9CA13AAE3234BB0EE1B708A23A2F48AC4C3838641E940623ADF28CCA14BCC07104C112BCC9032C48E925594CB886A604C9F7627EB100872A52FB5141D65111E6C8DA0ADB6CEC6005C61D0E366B20DCCDB607E624499300E4DF6D95CB62F62FB75403E400EFBC3BD34080FC9CDCFCFCFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFCF9FFFFFEFFFF81FFDDFFFFFFFFFFFFFF7FFBFFFBFDC0A6DBE6F8CFFBB7FEFA39B3DFBF3BEFBB679",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N8
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) # (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0_combout\);

-- Location: M9K_X15_Y15_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"36DB643FC851E6CE16C8C8C8C8C8F46B4C3811B6CBCF78801C20B2CD2C47CB3225E3EF3F66F38C73E3E318C799658C8E3C12071ACD0EB3434320D2C4626596F08E28ED2E7E66D7E49308C1A367680CC26692223C2117EDF339F8047F4CC318EAE39274C49CE172EA031CC98984D064ED07120804CA4C47894402ACBC47D7D7A02719F7F3C97372E6E7CC555DC888C666646443326731984412498F327900D1CE78E9C33009CE73C4ECCE9CE6736E721680001170C2E0DCE39CD1666C631BF6DE7EBB5CD134BFBD13C78C08DEC36F389E59870063C951C9FC709A22119A073FD6E54ABACCF866EDF113F2073C1263496048E415310C0842F9224C441E0000FF02",
	mem_init2 => X"02000F890A009F6719E649D18E7AA31231B81E4C8444D19305EFE63DFF628307255C85A7A2C246519956C3BE3322E8DCFA6E5C863E7FFCFFF73EFF33EFF33EFC0868206F6EF5BA2700FBFFFFFFF9480709E0009A8C380192C3C0790546676E6EF0F9068DAF94C67330E83045AE1760F6B4E38C30CCFBB3624CC3FC54604831EC0CDFC01E460412E494560C08112011133CDA2290462626020BAF71DC42030C008332CC2808D249248778B18300C71CEFBAC50FEA6631307838E3D9C3385A4360E0F8B371970E6677F6BC7CDFF228621B1EE1C11879E1381DF877AC50FE4407981FC3CE3D9CB0D0FC01CA0443303DE6CA7125B10887A4660669C4CE78CCEFC94C",
	mem_init1 => X"77BD31258739C96196CE43225D1C8E70C7D399187BB4F7664DCED240184C00000000740CDEB877AEB1A4FDE208CE67E9A48A39A664F3466860238606048C213030921610B40C2484D821D09C2484841DEA1B0EB221C887922FC364917867D2C7115245963609B676E0620B2011812C0DC2C0DCEC226071844C0E189231C91F3923923DB3B679D9CFADEC0CF839C09CDB819D9CF76CAE716192C39771D2C31EDF6EEC36DB6DB5E6E6E76EC37373B765BB6DD86F0332658BCCC1CE997D0F5D573C99659216EDB624F66C8763127B2C8763B5A36C270502C9B7166F638BE377DE77EBC87239000058364FE890E0E1065F8002C6C3849832C886B5C64B02C6E3F7DF",
	mem_init0 => X"1FB003FFFBF823FFFFFFC2FE08247EFF8FFFE1FBE000820B27701BCFA6470E380F913632D8CB064F0CC27EC3631B39C3B181793B96F366039ECB32037E1D30B6368C365C64736B30F396447359C21010000082000400482480251E48C8FE0A85281211484D426886D84C8210F49147A505117DA776E16A22222238607CDA635AD880133F4E790D5AEE66F0660D3EBB7EF08211E046BDE379B98911D14E58479FD8C3719BB0898BE21FC08D35DCF9B96392C7E46DA6CDDC4304B8685B80D8CB64F69D8C9284324EC8E498CDC962C8196C840D9B8C933CDB8C46FFF8001FC33B99F33E75F7A03302261FBB3AFDB6CD9B6DB66CDBBBDA56DB030CE701F4E700E358",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y6_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4200420000441C443C0C3C00480018FC387C7C000000007E180038300000204880084204004204423E1E3E02247E3C7E3C7E7E7E7E30007E3C7E7E7E3C7E7C3C0400000000000C34023C2E302464003C0000000000000000002046002400000000000000000000000000000000005290977202A255393471055CA904CBAE2493800000007FFCEC621355B688B1D849BB6608185970D97620580000000007010381102007A7C0000B18CF6AC83C9B581F9891332601CE48E34EFBC607389C5D559EC30492764D54DF999727A18953C642308C32411294092663883EC8486226498461D33183C33C33D27577FCFE7FCF2572CBE0000C02060C000C0DF50F68A580",
	mem_init2 => X"0100046606572583002086010800054C0F2DE8371AC0000A9003E024840C7C0806F6612D770080980A40D293FEC069F16CB2164CA033C539F69B37741AEF1CE3662FF5DF9CB107BB23A39EF7B95E7372200448DBDC18F9C0DE0EF379BF49480657781E91788044213E091339886F337D0612CA646CD48FC58EE77EDD7ECEC466C744FD00E1A7F9E9FBFE4777FD50ABD11F0E57FF4808802282200888A20AA88000000008800AC11D556264251ECFA68C056FBCCB040C614A0240000300D2F6FF59F878FCF5689FCFEF34BFD52FA2422A56A3C113409F7813007F8D6B5F80FE9D7FB1E62675F7C2CBE01032DCA16BADC570C1CBF7ECBC4E7E6C5425D4550BE1A8",
	mem_init1 => X"E33CB578DEBFAFAEDFD530DE8FA1992072F31B116644B18C72F9F44116C79ADF2F3982C7BE09AD4A32196807648A2495ADF98FD2B15E604B52F12FBBC811C953CEC3000F432029B3FE3F211712944CA54D1940F193204C199C9F49666BC11B38C23B9D130CA49818913D3A2C1FBF71C5B0C774336F903C677D976189D98CA127AAAD6B6AF36195DA637C6EFA3E36E8FE97FA02EC26EB46198AD8DAD8C11260AF499D7BD86619EE5574CD27C80D39F71E653FDCF1B366737233CBB98D1E7B330F7DCCFC5939C4EC79CF0E1CD43BA7AFC716900A21BDB9DD0FCC7ECE1063238407C7E1B221EA10E38F64EF31CEBF3368E1C712BB1B33781134CFE54C2123349A6E",
	mem_init0 => X"5F9CB25A3631964C20007FF5754FC631A97D4F93986C30CF24394625658DE9A7C228A2050470925E29A35D8D06242712CD25C924189820CD85A710947C802013E1265727652C8F0C422BA8C28A0FBB893B0881E00403DDD8843B2D8EB929D0D8CB76E03779E019E2C4E4028219C38C202C9384E0D24E569C2E4D4D60B670CE37414D536A41D144B6C4624A2B00366D8CF6734A4A2DC465B308462CCBD1BF9CB863FC93ED92CA4DC61B01639318985C88F01680E307C42311C0124700B28BF9B4FF7CCCEFE1996DE3ED6D8CFBF1871BD98EE7646242664EB2E338BD009838637124C921BB3332DC66D9C1706B6C5903129639A3BA4088EDB496EDBBBFC2CC40B6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N10
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0_combout\ & 
-- ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0_combout\ & (\inst|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0_combout\,
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout\);

-- Location: IOIBUF_X30_Y24_N22
\D[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(6),
	o => \D[6]~input_o\);

-- Location: LCCOMB_X22_Y12_N14
\inst|cpu_di_bus[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[6]~9_combout\ = (\inst|cpu_di_bus~8_combout\ & ((\D[6]~input_o\))) # (!\inst|cpu_di_bus~8_combout\ & (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout\,
	datab => \D[6]~input_o\,
	datad => \inst|cpu_di_bus~8_combout\,
	combout => \inst|cpu_di_bus[6]~9_combout\);

-- Location: IOIBUF_X34_Y9_N22
\TAPE_IN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TAPE_IN,
	o => \TAPE_IN~input_o\);

-- Location: LCCOMB_X16_Y17_N2
\inst|Z80|u0|DO[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[6]~6_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|alu|Mux32~4_combout\)) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|Save_Mux[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux32~4_combout\,
	datab => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[6]~7_combout\,
	combout => \inst|Z80|u0|DO[6]~6_combout\);

-- Location: LCCOMB_X16_Y17_N0
\inst|Z80|u0|DO~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~25_combout\ = (\inst|Z80|u0|DO[3]~10_combout\ & (((\inst|Z80|u0|DO\(6)) # (\inst|Z80|u0|DO[3]~8_combout\)))) # (!\inst|Z80|u0|DO[3]~10_combout\ & (\inst|Z80|u0|BusA\(2) & ((!\inst|Z80|u0|DO[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(2),
	datab => \inst|Z80|u0|DO[3]~10_combout\,
	datac => \inst|Z80|u0|DO\(6),
	datad => \inst|Z80|u0|DO[3]~8_combout\,
	combout => \inst|Z80|u0|DO~25_combout\);

-- Location: LCCOMB_X16_Y17_N30
\inst|Z80|u0|DO~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~26_combout\ = (\inst|Z80|u0|DO[3]~8_combout\ & ((\inst|Z80|u0|DO~25_combout\ & ((\inst|Z80|u0|BusB\(2)))) # (!\inst|Z80|u0|DO~25_combout\ & (\inst|Z80|u0|BusB\(6))))) # (!\inst|Z80|u0|DO[3]~8_combout\ & (((\inst|Z80|u0|DO~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO[3]~8_combout\,
	datab => \inst|Z80|u0|BusB\(6),
	datac => \inst|Z80|u0|BusB\(2),
	datad => \inst|Z80|u0|DO~25_combout\,
	combout => \inst|Z80|u0|DO~26_combout\);

-- Location: FF_X16_Y17_N3
\inst|Z80|u0|DO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[6]~6_combout\,
	asdata => \inst|Z80|u0|DO~26_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(6));

-- Location: LCCOMB_X23_Y10_N14
\inst|AY_D_OUT[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[6]~1_combout\ = (\inst|Z80|u0|DO\(6) & \inst|cpu_di_bus[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|DO\(6),
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst|AY_D_OUT[6]~1_combout\);

-- Location: FF_X22_Y6_N13
\inst12|Period_E[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[6]~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(6));

-- Location: FF_X24_Y7_N3
\inst12|Period_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[6]~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(6));

-- Location: FF_X23_Y9_N3
\inst12|Period_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[6]~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(6));

-- Location: LCCOMB_X23_Y7_N0
\inst|cpu_di_bus~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~12_combout\ = (\inst12|Address\(1) & (((\inst12|Address\(3)) # (\inst12|Period_B\(6))))) # (!\inst12|Address\(1) & (\inst12|Period_A\(6) & (!\inst12|Address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datab => \inst12|Period_A\(6),
	datac => \inst12|Address\(3),
	datad => \inst12|Period_B\(6),
	combout => \inst|cpu_di_bus~12_combout\);

-- Location: LCCOMB_X22_Y9_N22
\inst|cpu_di_bus~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~13_combout\ = (\inst|cpu_di_bus~12_combout\ & ((\inst12|Address\(3) & (\inst12|Period_E\(6) & \inst12|Address\(0))) # (!\inst12|Address\(3) & ((!\inst12|Address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Period_E\(6),
	datac => \inst|cpu_di_bus~12_combout\,
	datad => \inst12|Address\(0),
	combout => \inst|cpu_di_bus~13_combout\);

-- Location: FF_X23_Y10_N9
\inst12|Enable[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[6]~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(6));

-- Location: FF_X22_Y6_N29
\inst12|Period_E[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[6]~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(14));

-- Location: FF_X23_Y7_N29
\inst12|Period_C[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[6]~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(6));

-- Location: LCCOMB_X23_Y7_N22
\inst|cpu_di_bus~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~10_combout\ = (\inst12|Address\(1) & (\inst12|Address\(3))) # (!\inst12|Address\(1) & ((\inst12|Address\(3) & (\inst12|Period_E\(14))) # (!\inst12|Address\(3) & ((\inst12|Period_C\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datab => \inst12|Address\(3),
	datac => \inst12|Period_E\(14),
	datad => \inst12|Period_C\(6),
	combout => \inst|cpu_di_bus~10_combout\);

-- Location: LCCOMB_X23_Y10_N8
\inst|cpu_di_bus~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~11_combout\ = (\inst12|Address\(0) & (\inst12|Address\(1) & ((\inst12|Enable\(6)) # (\inst|cpu_di_bus~10_combout\)))) # (!\inst12|Address\(0) & (((\inst|cpu_di_bus~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(1),
	datab => \inst12|Address\(0),
	datac => \inst12|Enable\(6),
	datad => \inst|cpu_di_bus~10_combout\,
	combout => \inst|cpu_di_bus~11_combout\);

-- Location: LCCOMB_X22_Y9_N14
\inst|cpu_di_bus~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~15_combout\ = ((\inst12|Address\(2) & ((\inst|cpu_di_bus~11_combout\))) # (!\inst12|Address\(2) & (\inst|cpu_di_bus~13_combout\))) # (!\inst12|Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal13~0_combout\,
	datab => \inst12|Address\(2),
	datac => \inst|cpu_di_bus~13_combout\,
	datad => \inst|cpu_di_bus~11_combout\,
	combout => \inst|cpu_di_bus~15_combout\);

-- Location: LCCOMB_X22_Y9_N28
\inst|cpu_di_bus~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus~16_combout\ = (\inst|port_fe_sel~2_combout\ & (\TAPE_IN~input_o\)) # (!\inst|port_fe_sel~2_combout\ & ((\inst|cpu_di_bus~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TAPE_IN~input_o\,
	datac => \inst|cpu_di_bus~15_combout\,
	datad => \inst|port_fe_sel~2_combout\,
	combout => \inst|cpu_di_bus~16_combout\);

-- Location: LCCOMB_X22_Y12_N16
\inst|Z80|u0|IR[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[6]~0_combout\ = (\inst|Z80|MREQ_n~q\ & (\inst|cpu_di_bus[6]~9_combout\)) # (!\inst|Z80|MREQ_n~q\ & ((\inst|cpu_di_bus~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_di_bus[6]~9_combout\,
	datac => \inst|cpu_di_bus~16_combout\,
	datad => \inst|Z80|MREQ_n~q\,
	combout => \inst|Z80|u0|IR[6]~0_combout\);

-- Location: LCCOMB_X22_Y16_N4
\inst|Z80|u0|IR[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[6]~feeder_combout\ = \inst|Z80|u0|IR[6]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|IR[6]~0_combout\,
	combout => \inst|Z80|u0|IR[6]~feeder_combout\);

-- Location: FF_X22_Y16_N5
\inst|Z80|u0|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[6]~feeder_combout\,
	asdata => \inst|Z80|u0|process_0~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|IR[1]~9_combout\,
	ena => \inst|Z80|u0|IR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|IR\(6));

-- Location: LCCOMB_X25_Y16_N6
\inst|Z80|u0|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Equal4~0_combout\ = (!\inst|Z80|u0|IR\(6) & !\inst|Z80|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|IR\(6),
	datad => \inst|Z80|u0|IR\(0),
	combout => \inst|Z80|u0|Equal4~0_combout\);

-- Location: LCCOMB_X26_Y15_N4
\inst|Z80|u0|Pre_XY_F_M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Pre_XY_F_M~0_combout\ = (!\inst|Z80|u0|MCycle\(0) & (((!\inst|Z80|u0|Equal4~3_combout\) # (!\inst|Z80|u0|Equal4~1_combout\)) # (!\inst|Z80|u0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Equal4~0_combout\,
	datab => \inst|Z80|u0|Equal4~1_combout\,
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|Equal4~3_combout\,
	combout => \inst|Z80|u0|Pre_XY_F_M~0_combout\);

-- Location: FF_X26_Y15_N5
\inst|Z80|u0|Pre_XY_F_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|Pre_XY_F_M~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|u0|Pre_XY_F_M[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|Pre_XY_F_M\(0));

-- Location: LCCOMB_X23_Y14_N10
\inst|Z80|u0|MCycle[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|MCycle[0]~3_combout\ = (\inst|Z80|u0|mcode|Mux147~4_combout\ & (!\inst|Z80|u0|Pre_XY_F_M\(0))) # (!\inst|Z80|u0|mcode|Mux147~4_combout\ & (((\inst|Z80|u0|MCycle\(0)) # (!\inst|Z80|u0|process_7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Pre_XY_F_M\(0),
	datab => \inst|Z80|u0|MCycle\(0),
	datac => \inst|Z80|u0|mcode|Mux147~4_combout\,
	datad => \inst|Z80|u0|process_7~1_combout\,
	combout => \inst|Z80|u0|MCycle[0]~3_combout\);

-- Location: LCCOMB_X23_Y16_N4
\inst|Z80|u0|MCycle[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|MCycle[0]~4_combout\ = (\inst|Z80|u0|Equal0~2_combout\ & (((\inst|Z80|u0|NextIs_XY_Fetch~3_combout\)) # (!\inst|Z80|u0|MCycle[0]~3_combout\))) # (!\inst|Z80|u0|Equal0~2_combout\ & (((\inst|Z80|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle[0]~3_combout\,
	datab => \inst|Z80|u0|NextIs_XY_Fetch~3_combout\,
	datac => \inst|Z80|u0|MCycle\(0),
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|MCycle[0]~4_combout\);

-- Location: FF_X23_Y16_N5
\inst|Z80|u0|MCycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|MCycle[0]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|MCycle\(0));

-- Location: LCCOMB_X26_Y16_N6
\inst|Z80|u0|Auto_Wait~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|Auto_Wait~0_combout\ = (!\inst|Z80|u0|MCycle\(0) & (\inst|Z80|u0|IntCycle~q\ & (!\inst|Z80|u0|MCycle\(1) & !\inst|Z80|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|MCycle\(0),
	datab => \inst|Z80|u0|IntCycle~q\,
	datac => \inst|Z80|u0|MCycle\(1),
	datad => \inst|Z80|u0|MCycle\(2),
	combout => \inst|Z80|u0|Auto_Wait~0_combout\);

-- Location: LCCOMB_X26_Y16_N2
\inst|Z80|u0|TState[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|TState[0]~4_combout\ = (\inst|Z80|u0|Equal0~2_combout\) # (\inst|Z80|u0|TState\(0) $ (((\inst|Z80|u0|Auto_Wait_t2~q\) # (!\inst|Z80|u0|Auto_Wait~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Auto_Wait~0_combout\,
	datab => \inst|Z80|u0|Auto_Wait_t2~q\,
	datac => \inst|Z80|u0|TState\(0),
	datad => \inst|Z80|u0|Equal0~2_combout\,
	combout => \inst|Z80|u0|TState[0]~4_combout\);

-- Location: FF_X26_Y16_N3
\inst|Z80|u0|TState[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|TState[0]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|TState\(0));

-- Location: LCCOMB_X26_Y16_N8
\inst|Z80|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|Equal1~0_combout\ = (\inst|Z80|u0|TState\(0) & (\inst|Z80|u0|TState\(1) & !\inst|Z80|u0|TState\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|TState\(0),
	datab => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(2),
	combout => \inst|Z80|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y16_N22
\inst|Z80|RD_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|RD_n~3_combout\ = (!\inst|Z80|u0|Auto_Wait~0_combout\ & (!\inst|Z80|u0|TState\(2) & (!\inst|Z80|u0|TState\(1) & \inst|Z80|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Auto_Wait~0_combout\,
	datab => \inst|Z80|u0|TState\(2),
	datac => \inst|Z80|u0|TState\(1),
	datad => \inst|Z80|u0|TState\(0),
	combout => \inst|Z80|RD_n~3_combout\);

-- Location: LCCOMB_X26_Y16_N16
\inst|Z80|MREQ_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|MREQ_n~0_combout\ = (\inst|Z80|Equal2~0_combout\ & (!\inst|Z80|u0|mcode|Mux301~6_combout\ & ((\inst|Z80|u0|mcode|Mux265~6_combout\) # (!\inst|Z80|u0|mcode|Mux294~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal2~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux301~6_combout\,
	datac => \inst|Z80|u0|mcode|Mux294~7_combout\,
	datad => \inst|Z80|u0|mcode|Mux265~6_combout\,
	combout => \inst|Z80|MREQ_n~0_combout\);

-- Location: LCCOMB_X26_Y16_N0
\inst|Z80|MREQ_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|MREQ_n~1_combout\ = (\inst|Z80|Equal1~0_combout\ & ((\inst|Z80|u0|mcode|Mux147~0_combout\) # ((\inst|Z80|MREQ_n~0_combout\)))) # (!\inst|Z80|Equal1~0_combout\ & (\inst|Z80|RD_n~3_combout\ & ((\inst|Z80|u0|mcode|Mux147~0_combout\) # 
-- (\inst|Z80|MREQ_n~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|Equal1~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datac => \inst|Z80|RD_n~3_combout\,
	datad => \inst|Z80|MREQ_n~0_combout\,
	combout => \inst|Z80|MREQ_n~1_combout\);

-- Location: FF_X26_Y16_N1
\inst|Z80|MREQ_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|MREQ_n~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|MREQ_n~q\);

-- Location: IOIBUF_X30_Y24_N1
\D[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(7),
	o => \D[7]~input_o\);

-- Location: M9K_X27_Y16_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7C762E21DB2481CB6BB88C68811C76C63B18ECC1BACDC6110DCC70BC20940800C71478E35468600B01A93082C63DD073AE4181844449C08D8D56B0DCC881251C202139803D3000B2E0209DB9101160989A5916381001B0446631006064DB1B996E436E644CF6C8D86F124DA26CE9B66E2F46BB466E2CE068661B4B05F02F7D00CB1E518948104042F84F1840401018402877D800A00000F5122597005DA4411000800020249004081008924124080914000000020BFFFFEC638C31207B6C321407D901787004001C459326210CCE00C6AF707B84440C313B10B8C4D13B2C6E06C4C088B1A9B24BEB0178C4D6C18C3C5F72B07A28063647CC4721026D8C711864",
	mem_init2 => X"881B30810845E6D18622EC9B6236A000030986A4F0644601226000A2F020C40310438134E31C28000400B18422CA60FC42C9C03F066366ECBBB010B00B004807CC0E00DAEC3000194A52B80C606262092D84A1102410000001400010002000800200080020000800200008000800400040002004000040002000020002000801000010004002001000200008000AEE708008880C86112252345B36C0048833B319B4C2CE666052C0619246C4B2245DE02B4009000402001E1051410804201E92102B400E8004C40AD6E4614466308ABC7165AA57060A3A736A188ABB300200A10BB04344008422327B1393C43396A931B8C8C87227A6141C0E2DCC76D830A082",
	mem_init1 => X"101CC0024A6C32005CCB31908842211604D8B326101118B54B188CB4D502F5F02DA65C2472B824F109BC594C2401209C01A0E59830002C73B396C6015B85A163184B56183004204267600220A061A004893E1D609106BDBB553920A011AA5AE581E08228382D54C298DFC59535528176240438C9AA757917F95C7428981A26470D1C3E528444D9B00E561C40973AE1806031C464834F03D34A11233A34B34A1D1A55A50C3384B549B64C381920140D4008004020B119D4834C10064000006001169808000200040100000002F8986E37654DDFF88E20860382DC089D4C239F6E4C3C8D784218667F524CE209881213DC91099C14744901620044C802DA414966",
	mem_init0 => X"84724A241226DB4809C9A1100DE6A63984D651A2624A09420496DDC12CC10964B6E370363701B41848117683379C8422102D001BB41FB8248067301E1002C636A276585D5273AC87206840415DA74B4E9D213CAE3234B308E19608AA38250844883838649E1442A3A1F70CA9094A5AD4A52D56C5D80CAC58D9645944A230091549F30426B100842A12B25160D6D991E6C8C81AFB4C64400542140A342020D84C9001624489A10045D16C944B02763FF55405E400BADFE5BFFFFFF00000000011042250089108884888410924041204444209102084241104204108824114455292225124929249248894408541300A6DB00792FFB12FE7240371F9F190FB007B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y5_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5214B28089362024125C4942AAD92724B9764930D24550D8568D50988C491F1C435AE46248F8C61243E4B212471649245C42301E33917060E746124B212431649245EB108C06332E0C1CE925C4924AAAD924938B992424924C33B8EFAE90EA94222D3721264924DE07C3B1AB30EA1C01EA1C40BA90912D4840296A4295B29A91A52325352162180DF0B4B2D8C244484908807778A0010410444449810193810406696577118D10238E58C7631DB833E4470BC831C51E397A98D0C016035261066AD61DCC0409018E1010DE400000C666CB0C0396661011BBC4937892CECEE736733301605EF817B14005B3E6633290208085F09EC61010040610CCC79EC08540",
	mem_init2 => X"004268D66A24A497005D808201004800220009024080008020904480804000000020BFFFFEA08043A9001FB0769C4B005A726C1E9C65037968509A484F413B3CE0E0E2023A993189A04CA03BF8FF08808639E8649B9B38EE843F4C90512504A1024B6E60966084B25B71981B1980CA0C2408B9419BCE4211080C9818607283F70464033980E42006CFC7003105BEF373A008C0803001102C07120A30220C0088900504140DCF8A3208040C484188688304803801A301C1120904824106F86F183060C60C24280C330041B2658CBF36AE597E40000000000000000000000015555540005540150541451044510163324A092192190CB24C32600481C19203B220",
	mem_init1 => X"901B2630481C93272621E3E2219DA53B04E3324A0926C864ECECECECECEE25F11018627F2664278C4364324440C6BBB9D9126424C10842A490A848F29A001C0101D000555515571240F8796796265B1725160E9CC0C4E22C59240104894C59B6CE6C64A432106441464432424A3205193DCE00887F9F332728C643EC648441109251233C92449706212094734A51AB7CE091B6761E80F926C04C2204FE21297A460C18B3C2333360004D96CCCDC4324332427C44925C02EB214611831810E238D38EE864A49362322222322E9FE4806001C479BC6DE7B57067C243270612A1828900E71414778B86C095A2AD6706902024420100288D59A1201163045C048088",
	mem_init0 => X"38E213078980478061301ED00B3505B6FA1A351829621100ED00B6DB4EA68BD455AA0770101101444488C4628232165122C364A05C6461B3789A345C0D30C4718881B84EEB2C022201A3500020294BA7500000010000200200010004000200010004000080080001000080200040000015555C0630313104304492D84A15064488903C5CE1001110190C2244A0800451A222D9B6002440942911648A501881B4CC16830D90DDB9810F6DA616DAD6B6D21819C32E40A56241233780AD0324240010080078412401200206C59008402692C4484322BA442C00C45B2DB6C96592CB0C454AE52948A455454D1E1109D431C4FA28598C0250EB311118030909090741",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w\(2),
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N26
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ = (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\);

-- Location: M9K_X15_Y17_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00006E3FC804E6CE0248C8C8C8C8F54B4828503A4F0738801820BB47B488439B35B3ADBD66DB08FB73721084C9768E9B3E13031A4D0E93434330DA4467650C211431493AEB4C93649308C1A22E4C0E8274B024582224C93559D008A668939142729A51E694B1734B0310E3CD06182CC9879B0C05886045008202AC9C82C282E02008F3E82932AA6557C055539C49C616E4624764E333184C22419B22EC01F1DEF8F9C1703B5C9448C5A63C4D316AE00480001131C2A08C719C916630E00C401808180AF134F8B119C3842818003118182B4400C11B518B8C410A22111E043FCA6940195AE006B03116110C360AD38920486415009D0000F12028C21E0001FE02",
	mem_init2 => X"02000F8012081F7681E619D38EFAA71231983E2584C4138345E6A63D9F720205015885A5A6424651995383BE732381C8FE0610003EC7FD8FF62EFF62EFF22EFC0048302E6EE1380E2104210888096C0789E8419F9E18011766E02D030B676EAEC0FD86A6AD80C2B33AE81084A63370F395E79E70EEF903640CEBD434C05870A9245D420AC0063B74B092240811221111145EB0D846262E020A6F59DC42130D010232CC00080000048F7CF18280E38CE7D0C40FC06231304C1C65DBC33A59C361A0B093709616E6F7F2BC7CFDF220423936E1E34C1BE1281CF8330C40FE4D01B81CC1C65DBCB0C1FC10CF0442107DE7CA712DB10885A4220EE9C4CE78CDEFC98C",
	mem_init1 => X"F69D31248F39C923B2D9C362CD8E9620C5939B183BBCF7260A5ED640085C0000000070184C98F3A6B1E5F38608CEEFB9048C290644B24A40E0230E0C040521701092161134042485F842D0AC2485A49BA0134C1220CD87942563E4A12867724200D245961E019272600007203083241CC241CCEC2220F184441E489210C90E1921921C9792F8994F8DFC1CF878818CD3108994E624CE7260B2479B32D6470EDF6EEC365B65B9A6C4E66EC362733665B32DD86D022A61D34E418A98781E0D031D99249016CDB62C12E487631609648763B5A3246304024BB6162FE30BE367CAF7FB78F2790000C8324EE890C08102FF8247C381848036C8879582C907C6470000",
	mem_init0 => X"0000062008000621040402000000C00808020100200010096F521BCF8E4F0E380FB434326C5F06CF1CC625C363BB1913B180591B1251660182593201882030B2168C1E4824294971F38604294B0258300006096412DB6C94924800682F351CA43820130044026704C0088008D2510FE7071075A542F12000000009200CCE26584988133D0C681F0246661E2D0C3899FB108191A1409CE30D949B31515E5C47D6D8C3588AF9999BE0175227341DE039E193C3E82626CD10410CEC041B41D8C36EC6B99CB78476DE58E5B8DDDB62481B64840C954493381544C0FFF80113633B9BC3785AF7A012816618F5AD7C92C6C924963649BB92424B012C02007402002148",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y16_N0
\inst|ROM|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3C0000000000000000000000000000000000000000000000000000000000000080000000000002000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054A0A65440E0748114449540F824CBAC2497800000006200CC62175193999098CB9324083858709866221FFC0FA0000601038110200202D000093C44208838031005891217420084588B5F228506189459558C4902D2334D544B189717919B6BE6C731CC69288842152CD1857ED8D8E222D98C73E37081C37C37D6745354522D45157643E8840C02862C088C36E19CF1D315",
	mem_init2 => X"03020CCE064769B15020A6030880234C64E9BEF8E98A81489083A026140D648906E5AD6C882882990A40D293FED064710CB226CDA0330D7B189B344442EC35E3763C75FA1DB107B865E5B8F7B95E77F222244C6BDC1879C0562EF779BE0009465775469089F04C623E19317B486F653C1C22CA642CD685C10EE47EDD66C8C226C7C57F084106FB3B8B1E47463C0088D11104F23C180222A0AA22A22882A202A00000000288964258156302504F5F660C054DEDCA20CC201A0206160601E376C9596CD8B4B568A4DFEF3DBF8027A3422A56A2C003E514582104BF8D6B5D80BB397FBBEC46E8B3CAEBE0100275A1092081D0C1E5716DF09CFEEC022D800529E1A8",
	mem_init1 => X"873CB568FC3F09080F4400DAC600092017210911A6081DCC4979244124815884AE6302C4BE6BA8C22A084803225A0855ABBBC528B1DD122B524A8D33C1209153CFC3000F43632B49C39723270C604B184D1940F1B2A04459BEB088666943BB38C23A8D170CED981891256A2C1D9B31C0F040202103900E6765976089DB8DE16E0001022EC10015E263787F7E581EF83F062200C626EC4E19021840D9C112400C4B987A78AE1BF80005EF370C0739371E0D3E5CF1E3677332370BB98D1831B30F7D8CDC0131C444798F040DC0116E2C4336B0166109A15D1FCC7EDE31EB23862203C11245EE31E38E6DEF2188BE2068F3C716E10317783020D8EF5C256774BA0E",
	mem_init0 => X"1B9CE2DA363196DC20007FF5554FC631286DC716B048384C26510685218DF9E6C629E6050C619658692170C1022C2232C965C92C1890204705873084858910322166D72DC524870C422BBFFD4808A7016B088DE3000B853800336C8E9968C19A4B72C08871D2413188E4829219C38C2025920480D64856902E4D4D60B640C833C14D536A45D144B244C24A290076E58CC2E64E4A2DC4C5939C4C2DDBD1B918B23124862592C0CD0F07A27A111CB80A48808C7C21C205029100010400228BB3BDFF7DCCEF40196C8381658D8840043B119B86A46247665810E2203000141023C366CB633B3376DC625DA8A0856C490392B779E1BA4088EDB4A6CDB9BD46DCC0B2",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./ROM/spec128.hex",
	init_file_layout => "port_a",
	logical_ram_name => "speccy:inst|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_cfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \inst|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N24
\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ = (\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ & (((\inst|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout\)) # 
-- (!\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0)))) # (!\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ & (\inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\,
	datab => \inst|ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datad => \inst|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	combout => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\);

-- Location: LCCOMB_X24_Y16_N10
\inst|cpu_di_bus[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[7]~45_combout\ = (\inst|cpu_di_bus~8_combout\ & (\D[7]~input_o\)) # (!\inst|cpu_di_bus~8_combout\ & ((\inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus~8_combout\,
	datab => \D[7]~input_o\,
	datac => \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst|cpu_di_bus[7]~45_combout\);

-- Location: LCCOMB_X24_Y7_N22
\inst|AY_D_OUT[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|AY_D_OUT[7]~6_combout\ = (\inst|Z80|u0|DO\(7) & \inst|cpu_di_bus[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO\(7),
	datad => \inst|cpu_di_bus[3]~14_combout\,
	combout => \inst|AY_D_OUT[7]~6_combout\);

-- Location: FF_X23_Y9_N23
\inst12|Period_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[7]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_B\(7));

-- Location: FF_X24_Y7_N15
\inst12|Period_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[7]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_A\(7));

-- Location: LCCOMB_X24_Y7_N14
\inst|cpu_di_bus[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[7]~39_combout\ = (\inst|cpu_di_bus[5]~33_combout\ & ((\inst|cpu_di_bus[5]~89_combout\ & (\inst12|Period_B\(7))) # (!\inst|cpu_di_bus[5]~89_combout\ & ((\inst12|Period_A\(7)))))) # (!\inst|cpu_di_bus[5]~33_combout\ & 
-- (((\inst|cpu_di_bus[5]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[5]~33_combout\,
	datab => \inst12|Period_B\(7),
	datac => \inst12|Period_A\(7),
	datad => \inst|cpu_di_bus[5]~89_combout\,
	combout => \inst|cpu_di_bus[7]~39_combout\);

-- Location: FF_X23_Y6_N11
\inst12|Period_E[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[7]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(15));

-- Location: FF_X23_Y7_N25
\inst12|Period_C[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[7]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_C\(7));

-- Location: FF_X23_Y6_N21
\inst12|Period_E[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[7]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Period_E\(7));

-- Location: FF_X23_Y10_N27
\inst12|Enable[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst|AY_D_OUT[7]~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Enable\(7));

-- Location: LCCOMB_X23_Y10_N26
\inst|cpu_di_bus[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[7]~40_combout\ = (\inst|cpu_di_bus[5]~36_combout\ & (((\inst12|Enable\(7))))) # (!\inst|cpu_di_bus[5]~36_combout\ & (\inst12|Address\(3) & (\inst12|Period_E\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Address\(3),
	datab => \inst12|Period_E\(7),
	datac => \inst12|Enable\(7),
	datad => \inst|cpu_di_bus[5]~36_combout\,
	combout => \inst|cpu_di_bus[7]~40_combout\);

-- Location: LCCOMB_X23_Y7_N6
\inst|cpu_di_bus[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[7]~41_combout\ = (\inst12|Mux4~8_combout\ & (\inst|cpu_di_bus[5]~36_combout\)) # (!\inst12|Mux4~8_combout\ & (((\inst12|Address\(1) & \inst|cpu_di_bus[7]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[5]~36_combout\,
	datab => \inst12|Mux4~8_combout\,
	datac => \inst12|Address\(1),
	datad => \inst|cpu_di_bus[7]~40_combout\,
	combout => \inst|cpu_di_bus[7]~41_combout\);

-- Location: LCCOMB_X23_Y7_N24
\inst|cpu_di_bus[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[7]~42_combout\ = (\inst|cpu_di_bus[5]~35_combout\ & ((\inst|cpu_di_bus[7]~41_combout\ & (\inst12|Period_E\(15))) # (!\inst|cpu_di_bus[7]~41_combout\ & ((\inst12|Period_C\(7)))))) # (!\inst|cpu_di_bus[5]~35_combout\ & 
-- (((\inst|cpu_di_bus[7]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_di_bus[5]~35_combout\,
	datab => \inst12|Period_E\(15),
	datac => \inst12|Period_C\(7),
	datad => \inst|cpu_di_bus[7]~41_combout\,
	combout => \inst|cpu_di_bus[7]~42_combout\);

-- Location: LCCOMB_X24_Y7_N20
\inst|cpu_di_bus[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[7]~43_combout\ = (\inst|cpu_di_bus[7]~39_combout\ & (((\inst|cpu_di_bus[5]~33_combout\)) # (!\inst12|Equal13~3_combout\))) # (!\inst|cpu_di_bus[7]~39_combout\ & (((!\inst|cpu_di_bus[5]~33_combout\ & \inst|cpu_di_bus[7]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal13~3_combout\,
	datab => \inst|cpu_di_bus[7]~39_combout\,
	datac => \inst|cpu_di_bus[5]~33_combout\,
	datad => \inst|cpu_di_bus[7]~42_combout\,
	combout => \inst|cpu_di_bus[7]~43_combout\);

-- Location: LCCOMB_X24_Y7_N6
\inst|cpu_di_bus[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_di_bus[7]~44_combout\ = (\inst|cpu_di_bus[5]~34_combout\ & (((\inst|cpu_di_bus[7]~43_combout\)))) # (!\inst|cpu_di_bus[5]~34_combout\ & ((\inst|port_fe_sel~2_combout\) # ((!\inst|cpu_di_bus[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|port_fe_sel~2_combout\,
	datab => \inst|cpu_di_bus[3]~14_combout\,
	datac => \inst|cpu_di_bus[5]~34_combout\,
	datad => \inst|cpu_di_bus[7]~43_combout\,
	combout => \inst|cpu_di_bus[7]~44_combout\);

-- Location: LCCOMB_X24_Y16_N18
\inst|Z80|u0|IR[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|IR[7]~4_combout\ = (\inst|Z80|MREQ_n~q\ & (\inst|cpu_di_bus[7]~45_combout\)) # (!\inst|Z80|MREQ_n~q\ & ((\inst|cpu_di_bus[7]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|MREQ_n~q\,
	datac => \inst|cpu_di_bus[7]~45_combout\,
	datad => \inst|cpu_di_bus[7]~44_combout\,
	combout => \inst|Z80|u0|IR[7]~4_combout\);

-- Location: FF_X24_Y16_N19
\inst|Z80|DI_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|IR[7]~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst|Z80|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|DI_Reg\(7));

-- Location: LCCOMB_X13_Y11_N30
\inst|Z80|u0|BusA~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~34_combout\ = (\inst|Z80|u0|BusA[2]~2_combout\ & (((\inst|Z80|u0|BusA[2]~3_combout\)) # (!\inst|Z80|u0|SP\(7)))) # (!\inst|Z80|u0|BusA[2]~2_combout\ & (((!\inst|Z80|u0|ACC\(7) & !\inst|Z80|u0|BusA[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(7),
	datab => \inst|Z80|u0|ACC\(7),
	datac => \inst|Z80|u0|BusA[2]~2_combout\,
	datad => \inst|Z80|u0|BusA[2]~3_combout\,
	combout => \inst|Z80|u0|BusA~34_combout\);

-- Location: LCCOMB_X13_Y11_N8
\inst|Z80|u0|BusA~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~35_combout\ = (\inst|Z80|u0|BusA~34_combout\ & ((\inst|Z80|u0|Regs|Mux8~4_combout\) # ((!\inst|Z80|u0|BusA[2]~3_combout\)))) # (!\inst|Z80|u0|BusA~34_combout\ & (((\inst|Z80|u0|Regs|Mux0~4_combout\ & \inst|Z80|u0|BusA[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|Regs|Mux8~4_combout\,
	datab => \inst|Z80|u0|Regs|Mux0~4_combout\,
	datac => \inst|Z80|u0|BusA~34_combout\,
	datad => \inst|Z80|u0|BusA[2]~3_combout\,
	combout => \inst|Z80|u0|BusA~35_combout\);

-- Location: LCCOMB_X13_Y11_N18
\inst|Z80|u0|BusA~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~36_combout\ = (\inst|Z80|u0|BusA[2]~11_combout\ & (!\inst|Z80|u0|SP\(15))) # (!\inst|Z80|u0|BusA[2]~11_combout\ & ((\inst|Z80|u0|BusA~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|SP\(15),
	datac => \inst|Z80|u0|BusA~35_combout\,
	datad => \inst|Z80|u0|BusA[2]~11_combout\,
	combout => \inst|Z80|u0|BusA~36_combout\);

-- Location: LCCOMB_X13_Y11_N24
\inst|Z80|u0|BusA~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|BusA~37_combout\ = (\inst|Z80|DI_Reg\(7) & ((\inst|Z80|u0|BusA[2]~7_combout\) # ((\inst|Z80|u0|BusA~36_combout\ & !\inst|Z80|u0|BusA~8_combout\)))) # (!\inst|Z80|DI_Reg\(7) & (\inst|Z80|u0|BusA~36_combout\ & (!\inst|Z80|u0|BusA~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|DI_Reg\(7),
	datab => \inst|Z80|u0|BusA~36_combout\,
	datac => \inst|Z80|u0|BusA~8_combout\,
	datad => \inst|Z80|u0|BusA[2]~7_combout\,
	combout => \inst|Z80|u0|BusA~37_combout\);

-- Location: FF_X13_Y11_N25
\inst|Z80|u0|BusA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|BusA~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|BusA\(7));

-- Location: LCCOMB_X17_Y18_N16
\inst|Z80|u0|alu|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux31~0_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|Q_t~220_combout\) # ((\inst|Z80|u0|ALU_Op_r\(1))))) # (!\inst|Z80|u0|ALU_Op_r\(0) & (((!\inst|Z80|u0|ALU_Op_r\(1) & \inst|Z80|u0|alu|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|ALU_Op_r\(0),
	datab => \inst|Z80|u0|alu|Q_t~220_combout\,
	datac => \inst|Z80|u0|ALU_Op_r\(1),
	datad => \inst|Z80|u0|alu|Mux21~2_combout\,
	combout => \inst|Z80|u0|alu|Mux31~0_combout\);

-- Location: LCCOMB_X14_Y17_N24
\inst|Z80|u0|alu|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux7~4_combout\ = (\inst|Z80|u0|IR\(3) & (\inst|Z80|u0|IR\(4) & \inst|Z80|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|IR\(3),
	datac => \inst|Z80|u0|IR\(4),
	datad => \inst|Z80|u0|IR\(5),
	combout => \inst|Z80|u0|alu|Mux7~4_combout\);

-- Location: LCCOMB_X13_Y18_N10
\inst|Z80|u0|alu|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux31~1_combout\ = (\inst|Z80|u0|ALU_Op_r\(1) & ((\inst|Z80|u0|alu|Mux7~4_combout\ & ((!\inst|Z80|u0|alu|Mux31~0_combout\))) # (!\inst|Z80|u0|alu|Mux7~4_combout\ & (\inst|Z80|u0|BusB\(7))))) # (!\inst|Z80|u0|ALU_Op_r\(1) & 
-- (((\inst|Z80|u0|alu|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusB\(7),
	datab => \inst|Z80|u0|ALU_Op_r\(1),
	datac => \inst|Z80|u0|alu|Mux31~0_combout\,
	datad => \inst|Z80|u0|alu|Mux7~4_combout\,
	combout => \inst|Z80|u0|alu|Mux31~1_combout\);

-- Location: LCCOMB_X12_Y14_N20
\inst|Z80|u0|alu|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux23~7_combout\ = (\inst|Z80|u0|ALU_Op_r\(0) & (\inst|Z80|u0|BusA\(7))) # (!\inst|Z80|u0|ALU_Op_r\(0) & ((\inst|Z80|u0|alu|DAA_Q[7]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datab => \inst|Z80|u0|ALU_Op_r\(0),
	datad => \inst|Z80|u0|alu|DAA_Q[7]~19_combout\,
	combout => \inst|Z80|u0|alu|Mux23~7_combout\);

-- Location: LCCOMB_X12_Y14_N24
\inst|Z80|u0|alu|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux31~2_combout\ = (\inst|Z80|u0|alu|Mux33~0_combout\ & (\inst|Z80|u0|alu|Mux33~1_combout\)) # (!\inst|Z80|u0|alu|Mux33~0_combout\ & ((\inst|Z80|u0|alu|Mux33~1_combout\ & ((\inst|Z80|u0|alu|Mux23~7_combout\))) # 
-- (!\inst|Z80|u0|alu|Mux33~1_combout\ & (\inst|Z80|u0|alu|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux33~0_combout\,
	datab => \inst|Z80|u0|alu|Mux33~1_combout\,
	datac => \inst|Z80|u0|alu|Mux8~4_combout\,
	datad => \inst|Z80|u0|alu|Mux23~7_combout\,
	combout => \inst|Z80|u0|alu|Mux31~2_combout\);

-- Location: LCCOMB_X12_Y14_N6
\inst|Z80|u0|alu|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|alu|Mux31~3_combout\ = (\inst|Z80|u0|alu|Mux33~0_combout\ & ((\inst|Z80|u0|alu|Mux31~2_combout\ & (\inst|Z80|u0|BusA\(7))) # (!\inst|Z80|u0|alu|Mux31~2_combout\ & ((\inst|Z80|u0|alu|Mux31~1_combout\))))) # (!\inst|Z80|u0|alu|Mux33~0_combout\ 
-- & (((\inst|Z80|u0|alu|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(7),
	datab => \inst|Z80|u0|alu|Mux31~1_combout\,
	datac => \inst|Z80|u0|alu|Mux33~0_combout\,
	datad => \inst|Z80|u0|alu|Mux31~2_combout\,
	combout => \inst|Z80|u0|alu|Mux31~3_combout\);

-- Location: LCCOMB_X16_Y17_N20
\inst|Z80|u0|DO[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO[7]~5_combout\ = (\inst|Z80|u0|mcode|Mux304~0_combout\ & (\inst|Z80|u0|alu|Mux31~3_combout\)) # (!\inst|Z80|u0|mcode|Mux304~0_combout\ & ((\inst|Z80|u0|Save_Mux[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|alu|Mux31~3_combout\,
	datab => \inst|Z80|u0|mcode|Mux304~0_combout\,
	datad => \inst|Z80|u0|Save_Mux[7]~5_combout\,
	combout => \inst|Z80|u0|DO[7]~5_combout\);

-- Location: LCCOMB_X16_Y17_N24
\inst|Z80|u0|DO~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~23_combout\ = (\inst|Z80|u0|DO[3]~10_combout\ & (((\inst|Z80|u0|DO[3]~8_combout\)))) # (!\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO[3]~8_combout\ & ((\inst|Z80|u0|BusB\(7)))) # (!\inst|Z80|u0|DO[3]~8_combout\ & 
-- (\inst|Z80|u0|BusA\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|BusA\(3),
	datab => \inst|Z80|u0|DO[3]~10_combout\,
	datac => \inst|Z80|u0|BusB\(7),
	datad => \inst|Z80|u0|DO[3]~8_combout\,
	combout => \inst|Z80|u0|DO~23_combout\);

-- Location: LCCOMB_X16_Y17_N22
\inst|Z80|u0|DO~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|u0|DO~24_combout\ = (\inst|Z80|u0|DO[3]~10_combout\ & ((\inst|Z80|u0|DO~23_combout\ & ((\inst|Z80|u0|BusB\(3)))) # (!\inst|Z80|u0|DO~23_combout\ & (\inst|Z80|u0|DO\(7))))) # (!\inst|Z80|u0|DO[3]~10_combout\ & (((\inst|Z80|u0|DO~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|DO\(7),
	datab => \inst|Z80|u0|DO[3]~10_combout\,
	datac => \inst|Z80|u0|BusB\(3),
	datad => \inst|Z80|u0|DO~23_combout\,
	combout => \inst|Z80|u0|DO~24_combout\);

-- Location: FF_X16_Y17_N21
\inst|Z80|u0|DO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|u0|DO[7]~5_combout\,
	asdata => \inst|Z80|u0|DO~24_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => \inst|Z80|u0|DO[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|u0|DO\(7));

-- Location: LCCOMB_X28_Y10_N20
\inst|vid_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_sel~0_combout\ = (!\inst|hcnt\(1) & (!GLOBAL(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\) & \inst|hcnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(1),
	datac => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	datad => \inst|hcnt\(2),
	combout => \inst|vid_sel~0_combout\);

-- Location: LCCOMB_X22_Y9_N16
\inst|ram_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_data~0_combout\ = ((\inst|vid_sel~0_combout\) # (!\inst|Z80|WR_n~q\)) # (!\inst|Z80|MREQ_n~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|MREQ_n~q\,
	datac => \inst|Z80|WR_n~q\,
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_data~0_combout\);

-- Location: LCCOMB_X28_Y10_N8
\inst|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal10~0_combout\ = (\inst|hcnt\(0) & (\inst|hcnt\(2) & !\inst|hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(0),
	datab => \inst|hcnt\(2),
	datad => \inst|hcnt\(1),
	combout => \inst|Equal10~0_combout\);

-- Location: FF_X29_Y9_N5
\inst|vid_1_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	sload => VCC,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(1));

-- Location: LCCOMB_X28_Y10_N16
\inst|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal11~0_combout\ = (\inst|hcnt\(0) & (\inst|hcnt\(2) & \inst|hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(0),
	datab => \inst|hcnt\(2),
	datad => \inst|hcnt\(1),
	combout => \inst|Equal11~0_combout\);

-- Location: FF_X26_Y9_N17
\inst|vid_c_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_1_reg\(1),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(1));

-- Location: LCCOMB_X28_Y10_N26
\inst|process_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_9~0_combout\ = (!\inst|vcnt\(9) & (!\inst|hcnt\(8) & ((!\inst|vcnt\(8)) # (!\inst|vcnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(7),
	datab => \inst|vcnt\(8),
	datac => \inst|vcnt\(9),
	datad => \inst|hcnt\(8),
	combout => \inst|process_9~0_combout\);

-- Location: FF_X28_Y10_N27
\inst|screen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|process_9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|screen~q\);

-- Location: LCCOMB_X26_Y9_N12
\inst|screen1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|screen1~feeder_combout\ = \inst|screen~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|screen~q\,
	combout => \inst|screen1~feeder_combout\);

-- Location: FF_X26_Y9_N13
\inst|screen1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|screen1~feeder_combout\,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|screen1~q\);

-- Location: LCCOMB_X29_Y9_N8
\inst|vid_1_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_1_reg[6]~feeder_combout\ = \D[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[6]~input_o\,
	combout => \inst|vid_1_reg[6]~feeder_combout\);

-- Location: FF_X29_Y9_N9
\inst|vid_1_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_1_reg[6]~feeder_combout\,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(6));

-- Location: FF_X26_Y9_N11
\inst|vid_c_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_1_reg\(6),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(6));

-- Location: LCCOMB_X28_Y10_N4
\inst|process_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~7_combout\ = (((!\inst|vcnt\(1) & !\inst|vcnt\(2))) # (!\inst|vcnt\(3))) # (!\inst|vcnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(1),
	datab => \inst|vcnt\(5),
	datac => \inst|vcnt\(2),
	datad => \inst|vcnt\(3),
	combout => \inst|process_8~7_combout\);

-- Location: LCCOMB_X26_Y10_N8
\inst|process_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~0_combout\ = (!\inst|vcnt\(7) & (\inst|vcnt\(9) & (!\inst|vcnt\(8) & !\inst|vcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(7),
	datab => \inst|vcnt\(9),
	datac => \inst|vcnt\(8),
	datad => \inst|vcnt\(6),
	combout => \inst|process_8~0_combout\);

-- Location: LCCOMB_X26_Y11_N8
\inst|process_8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~3_combout\ = (\inst|hcnt\(4)) # ((\inst|hcnt\(3) & (\inst|hcnt\(1) & \inst|hcnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(3),
	datab => \inst|hcnt\(1),
	datac => \inst|hcnt\(2),
	datad => \inst|hcnt\(4),
	combout => \inst|process_8~3_combout\);

-- Location: LCCOMB_X26_Y11_N14
\inst|process_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~4_combout\ = (\inst|hcnt\(7) & (!\inst|hcnt\(2) & (\inst|Equal2~0_combout\))) # (!\inst|hcnt\(7) & (((\inst|process_8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(2),
	datab => \inst|Equal2~0_combout\,
	datac => \inst|hcnt\(7),
	datad => \inst|process_8~3_combout\,
	combout => \inst|process_8~4_combout\);

-- Location: LCCOMB_X26_Y11_N30
\inst|process_8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~5_combout\ = (\inst|hcnt\(6) & (((!\inst|hcnt\(7))))) # (!\inst|hcnt\(6) & ((\inst|hcnt\(5) & (\inst|process_8~4_combout\)) # (!\inst|hcnt\(5) & ((\inst|hcnt\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(6),
	datab => \inst|process_8~4_combout\,
	datac => \inst|hcnt\(7),
	datad => \inst|hcnt\(5),
	combout => \inst|process_8~5_combout\);

-- Location: LCCOMB_X25_Y10_N24
\inst|process_8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~1_combout\ = (!\inst|vcnt\(4) & (!\inst|vcnt\(2) & (!\inst|vcnt\(5) & !\inst|vcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(4),
	datab => \inst|vcnt\(2),
	datac => \inst|vcnt\(5),
	datad => \inst|vcnt\(1),
	combout => \inst|process_8~1_combout\);

-- Location: LCCOMB_X26_Y10_N28
\inst|process_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~2_combout\ = (\inst|process_2~1_combout\ & ((\inst|vcnt\(3)) # (!\inst|process_8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|process_8~1_combout\,
	datac => \inst|vcnt\(3),
	datad => \inst|process_2~1_combout\,
	combout => \inst|process_8~2_combout\);

-- Location: LCCOMB_X26_Y10_N6
\inst|process_8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~6_combout\ = (\inst|process_8~2_combout\) # ((\inst|hcnt\(8) & \inst|process_8~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|hcnt\(8),
	datac => \inst|process_8~5_combout\,
	datad => \inst|process_8~2_combout\,
	combout => \inst|process_8~6_combout\);

-- Location: LCCOMB_X26_Y10_N4
\inst|process_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|process_8~8_combout\ = (\inst|process_8~6_combout\) # ((\inst|process_8~0_combout\ & ((\inst|process_8~7_combout\) # (!\inst|vcnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(4),
	datab => \inst|process_8~7_combout\,
	datac => \inst|process_8~0_combout\,
	datad => \inst|process_8~6_combout\,
	combout => \inst|process_8~8_combout\);

-- Location: FF_X26_Y10_N5
\inst|blank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|process_8~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|blank~q\);

-- Location: LCCOMB_X26_Y9_N10
\inst|rb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rb~0_combout\ = (\inst|screen1~q\ & (\inst|vid_c_reg\(6) & !\inst|blank~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|screen1~q\,
	datac => \inst|vid_c_reg\(6),
	datad => \inst|blank~q\,
	combout => \inst|rb~0_combout\);

-- Location: LCCOMB_X28_Y11_N18
\inst|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal9~0_combout\ = (!\inst|hcnt\(0) & (!\inst|hcnt\(1) & \inst|hcnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(0),
	datab => \inst|hcnt\(1),
	datad => \inst|hcnt\(2),
	combout => \inst|Equal9~0_combout\);

-- Location: FF_X28_Y11_N21
\inst|vid_0_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	sload => VCC,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(2));

-- Location: FF_X28_Y11_N7
\inst|vid_b_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_0_reg\(2),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(2));

-- Location: LCCOMB_X28_Y11_N30
\inst|vid_0_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_0_reg[3]~feeder_combout\ = \D[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[3]~input_o\,
	combout => \inst|vid_0_reg[3]~feeder_combout\);

-- Location: FF_X28_Y11_N31
\inst|vid_0_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_0_reg[3]~feeder_combout\,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(3));

-- Location: FF_X28_Y11_N11
\inst|vid_b_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_0_reg\(3),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(3));

-- Location: LCCOMB_X28_Y11_N10
\inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux0~0_combout\ = (\inst|hcnt\(1) & (((\inst|hcnt\(0))))) # (!\inst|hcnt\(1) & ((\inst|hcnt\(0) & (\inst|vid_b_reg\(2))) # (!\inst|hcnt\(0) & ((\inst|vid_b_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vid_b_reg\(2),
	datab => \inst|hcnt\(1),
	datac => \inst|vid_b_reg\(3),
	datad => \inst|hcnt\(0),
	combout => \inst|Mux0~0_combout\);

-- Location: FF_X28_Y11_N27
\inst|vid_0_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	sload => VCC,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(0));

-- Location: FF_X28_Y11_N3
\inst|vid_b_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_0_reg\(0),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(0));

-- Location: FF_X28_Y11_N9
\inst|vid_0_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	sload => VCC,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(1));

-- Location: FF_X28_Y11_N19
\inst|vid_b_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_0_reg\(1),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(1));

-- Location: LCCOMB_X28_Y11_N2
\inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux0~1_combout\ = (\inst|Mux0~0_combout\ & (((\inst|vid_b_reg\(0))) # (!\inst|hcnt\(1)))) # (!\inst|Mux0~0_combout\ & (\inst|hcnt\(1) & ((\inst|vid_b_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux0~0_combout\,
	datab => \inst|hcnt\(1),
	datac => \inst|vid_b_reg\(0),
	datad => \inst|vid_b_reg\(1),
	combout => \inst|Mux0~1_combout\);

-- Location: FF_X28_Y11_N5
\inst|vid_0_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	sload => VCC,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(7));

-- Location: FF_X28_Y11_N17
\inst|vid_b_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_0_reg\(7),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(7));

-- Location: LCCOMB_X28_Y11_N12
\inst|vid_0_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_0_reg[6]~feeder_combout\ = \D[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[6]~input_o\,
	combout => \inst|vid_0_reg[6]~feeder_combout\);

-- Location: FF_X28_Y11_N13
\inst|vid_0_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_0_reg[6]~feeder_combout\,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(6));

-- Location: LCCOMB_X28_Y11_N28
\inst|vid_b_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_b_reg[6]~feeder_combout\ = \inst|vid_0_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|vid_0_reg\(6),
	combout => \inst|vid_b_reg[6]~feeder_combout\);

-- Location: FF_X28_Y11_N29
\inst|vid_b_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_b_reg[6]~feeder_combout\,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(6));

-- Location: LCCOMB_X28_Y11_N16
\inst|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux0~2_combout\ = (\inst|hcnt\(0) & ((\inst|hcnt\(1)) # ((\inst|vid_b_reg\(6))))) # (!\inst|hcnt\(0) & (!\inst|hcnt\(1) & (\inst|vid_b_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(0),
	datab => \inst|hcnt\(1),
	datac => \inst|vid_b_reg\(7),
	datad => \inst|vid_b_reg\(6),
	combout => \inst|Mux0~2_combout\);

-- Location: FF_X28_Y11_N23
\inst|vid_0_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	sload => VCC,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(4));

-- Location: FF_X28_Y11_N15
\inst|vid_b_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_0_reg\(4),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(4));

-- Location: LCCOMB_X28_Y11_N24
\inst|vid_0_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_0_reg[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[5]~input_o\,
	combout => \inst|vid_0_reg[5]~feeder_combout\);

-- Location: FF_X28_Y11_N25
\inst|vid_0_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_0_reg[5]~feeder_combout\,
	ena => \inst|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_0_reg\(5));

-- Location: LCCOMB_X28_Y11_N0
\inst|vid_b_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_b_reg[5]~feeder_combout\ = \inst|vid_0_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|vid_0_reg\(5),
	combout => \inst|vid_b_reg[5]~feeder_combout\);

-- Location: FF_X28_Y11_N1
\inst|vid_b_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_b_reg[5]~feeder_combout\,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_b_reg\(5));

-- Location: LCCOMB_X28_Y11_N14
\inst|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux0~3_combout\ = (\inst|Mux0~2_combout\ & (((\inst|vid_b_reg\(4))) # (!\inst|hcnt\(1)))) # (!\inst|Mux0~2_combout\ & (\inst|hcnt\(1) & ((\inst|vid_b_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux0~2_combout\,
	datab => \inst|hcnt\(1),
	datac => \inst|vid_b_reg\(4),
	datad => \inst|vid_b_reg\(5),
	combout => \inst|Mux0~3_combout\);

-- Location: LCCOMB_X29_Y9_N2
\inst|vid_1_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_1_reg[7]~feeder_combout\ = \D[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[7]~input_o\,
	combout => \inst|vid_1_reg[7]~feeder_combout\);

-- Location: FF_X29_Y9_N3
\inst|vid_1_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_1_reg[7]~feeder_combout\,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(7));

-- Location: FF_X26_Y9_N3
\inst|vid_c_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_1_reg\(7),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(7));

-- Location: CLKCTRL_G5
\inst|vcnt[9]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|vcnt[9]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|vcnt[9]~clkctrl_outclk\);

-- Location: LCCOMB_X26_Y9_N20
\inst|flash[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|flash[0]~12_combout\ = !\inst|flash\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|flash\(0),
	combout => \inst|flash[0]~12_combout\);

-- Location: FF_X26_Y9_N21
\inst|flash[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|ALT_INV_vcnt[9]~clkctrl_outclk\,
	d => \inst|flash[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|flash\(0));

-- Location: LCCOMB_X26_Y9_N22
\inst|flash[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|flash[1]~4_combout\ = (\inst|flash\(1) & (\inst|flash\(0) $ (VCC))) # (!\inst|flash\(1) & (\inst|flash\(0) & VCC))
-- \inst|flash[1]~5\ = CARRY((\inst|flash\(1) & \inst|flash\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|flash\(1),
	datab => \inst|flash\(0),
	datad => VCC,
	combout => \inst|flash[1]~4_combout\,
	cout => \inst|flash[1]~5\);

-- Location: FF_X26_Y9_N23
\inst|flash[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|ALT_INV_vcnt[9]~clkctrl_outclk\,
	d => \inst|flash[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|flash\(1));

-- Location: LCCOMB_X26_Y9_N24
\inst|flash[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|flash[2]~6_combout\ = (\inst|flash\(2) & (!\inst|flash[1]~5\)) # (!\inst|flash\(2) & ((\inst|flash[1]~5\) # (GND)))
-- \inst|flash[2]~7\ = CARRY((!\inst|flash[1]~5\) # (!\inst|flash\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|flash\(2),
	datad => VCC,
	cin => \inst|flash[1]~5\,
	combout => \inst|flash[2]~6_combout\,
	cout => \inst|flash[2]~7\);

-- Location: FF_X26_Y9_N25
\inst|flash[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|ALT_INV_vcnt[9]~clkctrl_outclk\,
	d => \inst|flash[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|flash\(2));

-- Location: LCCOMB_X26_Y9_N26
\inst|flash[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|flash[3]~8_combout\ = (\inst|flash\(3) & (\inst|flash[2]~7\ $ (GND))) # (!\inst|flash\(3) & (!\inst|flash[2]~7\ & VCC))
-- \inst|flash[3]~9\ = CARRY((\inst|flash\(3) & !\inst|flash[2]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|flash\(3),
	datad => VCC,
	cin => \inst|flash[2]~7\,
	combout => \inst|flash[3]~8_combout\,
	cout => \inst|flash[3]~9\);

-- Location: FF_X26_Y9_N27
\inst|flash[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|ALT_INV_vcnt[9]~clkctrl_outclk\,
	d => \inst|flash[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|flash\(3));

-- Location: LCCOMB_X26_Y9_N28
\inst|flash[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|flash[4]~10_combout\ = \inst|flash[3]~9\ $ (\inst|flash\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|flash\(4),
	cin => \inst|flash[3]~9\,
	combout => \inst|flash[4]~10_combout\);

-- Location: FF_X26_Y9_N29
\inst|flash[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|ALT_INV_vcnt[9]~clkctrl_outclk\,
	d => \inst|flash[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|flash\(4));

-- Location: LCCOMB_X26_Y9_N2
\inst|bb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|bb~0_combout\ = (\inst|vid_c_reg\(7) & !\inst|flash\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|vid_c_reg\(7),
	datad => \inst|flash\(4),
	combout => \inst|bb~0_combout\);

-- Location: LCCOMB_X26_Y9_N0
\inst|bb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|bb~1_combout\ = \inst|bb~0_combout\ $ (((\inst|hcnt\(2) & (!\inst|Mux0~1_combout\)) # (!\inst|hcnt\(2) & ((!\inst|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(2),
	datab => \inst|Mux0~1_combout\,
	datac => \inst|Mux0~3_combout\,
	datad => \inst|bb~0_combout\,
	combout => \inst|bb~1_combout\);

-- Location: FF_X29_Y9_N31
\inst|vid_1_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	sload => VCC,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(4));

-- Location: LCCOMB_X26_Y9_N14
\inst|vid_c_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_c_reg[4]~feeder_combout\ = \inst|vid_1_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|vid_1_reg\(4),
	combout => \inst|vid_c_reg[4]~feeder_combout\);

-- Location: FF_X26_Y9_N15
\inst|vid_c_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_c_reg[4]~feeder_combout\,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(4));

-- Location: LCCOMB_X25_Y9_N24
\inst|rb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rb~1_combout\ = (\inst|rb~0_combout\ & ((\inst|bb~1_combout\ & ((\inst|vid_c_reg\(4)))) # (!\inst|bb~1_combout\ & (\inst|vid_c_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vid_c_reg\(1),
	datab => \inst|rb~0_combout\,
	datac => \inst|bb~1_combout\,
	datad => \inst|vid_c_reg\(4),
	combout => \inst|rb~1_combout\);

-- Location: FF_X25_Y9_N25
\inst|rb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rb~q\);

-- Location: CLKCTRL_G6
\inst|Z80|WR_n~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|Z80|WR_n~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|Z80|WR_n~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y9_N22
\inst|port_fe[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|port_fe[1]~feeder_combout\ = \inst|Z80|u0|DO\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|DO\(1),
	combout => \inst|port_fe[1]~feeder_combout\);

-- Location: FF_X25_Y9_N23
\inst|port_fe[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|Z80|WR_n~clkctrl_outclk\,
	d => \inst|port_fe[1]~feeder_combout\,
	ena => \inst|port_fe_sel~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|port_fe\(1));

-- Location: LCCOMB_X26_Y9_N16
\inst|r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|r~0_combout\ = (\inst|screen1~q\ & ((\inst|bb~1_combout\ & (\inst|vid_c_reg\(4))) # (!\inst|bb~1_combout\ & ((\inst|vid_c_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|screen1~q\,
	datab => \inst|vid_c_reg\(4),
	datac => \inst|vid_c_reg\(1),
	datad => \inst|bb~1_combout\,
	combout => \inst|r~0_combout\);

-- Location: LCCOMB_X25_Y9_N18
\inst|r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|r~1_combout\ = (!\inst|blank~q\ & ((\inst|r~0_combout\) # ((!\inst|screen1~q\ & \inst|port_fe\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|blank~q\,
	datab => \inst|screen1~q\,
	datac => \inst|port_fe\(1),
	datad => \inst|r~0_combout\,
	combout => \inst|r~1_combout\);

-- Location: FF_X25_Y9_N19
\inst|r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|r~q\);

-- Location: LCCOMB_X29_Y9_N24
\inst|vid_1_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_1_reg[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[5]~input_o\,
	combout => \inst|vid_1_reg[5]~feeder_combout\);

-- Location: FF_X29_Y9_N25
\inst|vid_1_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_1_reg[5]~feeder_combout\,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(5));

-- Location: LCCOMB_X26_Y9_N6
\inst|vid_c_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_c_reg[5]~feeder_combout\ = \inst|vid_1_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|vid_1_reg\(5),
	combout => \inst|vid_c_reg[5]~feeder_combout\);

-- Location: FF_X26_Y9_N7
\inst|vid_c_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_c_reg[5]~feeder_combout\,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(5));

-- Location: FF_X29_Y9_N23
\inst|vid_1_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	sload => VCC,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(2));

-- Location: FF_X26_Y9_N5
\inst|vid_c_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_1_reg\(2),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(2));

-- Location: LCCOMB_X25_Y9_N28
\inst|gb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|gb~0_combout\ = (\inst|rb~0_combout\ & ((\inst|bb~1_combout\ & (\inst|vid_c_reg\(5))) # (!\inst|bb~1_combout\ & ((\inst|vid_c_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vid_c_reg\(5),
	datab => \inst|rb~0_combout\,
	datac => \inst|bb~1_combout\,
	datad => \inst|vid_c_reg\(2),
	combout => \inst|gb~0_combout\);

-- Location: FF_X25_Y9_N29
\inst|gb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|gb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|gb~q\);

-- Location: LCCOMB_X25_Y9_N4
\inst|port_fe[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|port_fe[2]~feeder_combout\ = \inst|Z80|u0|DO\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|DO\(2),
	combout => \inst|port_fe[2]~feeder_combout\);

-- Location: FF_X25_Y9_N5
\inst|port_fe[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|Z80|WR_n~clkctrl_outclk\,
	d => \inst|port_fe[2]~feeder_combout\,
	ena => \inst|port_fe_sel~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|port_fe\(2));

-- Location: LCCOMB_X26_Y9_N4
\inst|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|g~0_combout\ = (\inst|screen1~q\ & ((\inst|bb~1_combout\ & (\inst|vid_c_reg\(5))) # (!\inst|bb~1_combout\ & ((\inst|vid_c_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vid_c_reg\(5),
	datab => \inst|screen1~q\,
	datac => \inst|vid_c_reg\(2),
	datad => \inst|bb~1_combout\,
	combout => \inst|g~0_combout\);

-- Location: LCCOMB_X25_Y9_N2
\inst|g~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|g~1_combout\ = (!\inst|blank~q\ & ((\inst|g~0_combout\) # ((!\inst|screen1~q\ & \inst|port_fe\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|blank~q\,
	datab => \inst|screen1~q\,
	datac => \inst|port_fe\(2),
	datad => \inst|g~0_combout\,
	combout => \inst|g~1_combout\);

-- Location: FF_X25_Y9_N3
\inst|g\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|g~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|g~q\);

-- Location: LCCOMB_X25_Y9_N30
\inst|port_fe[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|port_fe[0]~feeder_combout\ = \inst|Z80|u0|DO\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|Z80|u0|DO\(0),
	combout => \inst|port_fe[0]~feeder_combout\);

-- Location: FF_X25_Y9_N31
\inst|port_fe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|Z80|WR_n~clkctrl_outclk\,
	d => \inst|port_fe[0]~feeder_combout\,
	ena => \inst|port_fe_sel~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|port_fe\(0));

-- Location: LCCOMB_X29_Y9_N12
\inst|vid_1_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_1_reg[3]~feeder_combout\ = \D[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[3]~input_o\,
	combout => \inst|vid_1_reg[3]~feeder_combout\);

-- Location: FF_X29_Y9_N13
\inst|vid_1_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_1_reg[3]~feeder_combout\,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(3));

-- Location: FF_X26_Y9_N9
\inst|vid_c_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_1_reg\(3),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(3));

-- Location: LCCOMB_X29_Y9_N10
\inst|vid_1_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vid_1_reg[0]~feeder_combout\ = \D[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \D[0]~input_o\,
	combout => \inst|vid_1_reg[0]~feeder_combout\);

-- Location: FF_X29_Y9_N11
\inst|vid_1_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vid_1_reg[0]~feeder_combout\,
	ena => \inst|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_1_reg\(0));

-- Location: FF_X26_Y9_N19
\inst|vid_c_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|vid_1_reg\(0),
	sload => VCC,
	ena => \inst|Equal11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vid_c_reg\(0));

-- Location: LCCOMB_X26_Y9_N18
\inst|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|b~0_combout\ = (\inst|screen1~q\ & ((\inst|bb~1_combout\ & (\inst|vid_c_reg\(3))) # (!\inst|bb~1_combout\ & ((\inst|vid_c_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|screen1~q\,
	datab => \inst|vid_c_reg\(3),
	datac => \inst|vid_c_reg\(0),
	datad => \inst|bb~1_combout\,
	combout => \inst|b~0_combout\);

-- Location: LCCOMB_X25_Y9_N16
\inst|b~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|b~1_combout\ = (!\inst|blank~q\ & ((\inst|b~0_combout\) # ((!\inst|screen1~q\ & \inst|port_fe\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|blank~q\,
	datab => \inst|screen1~q\,
	datac => \inst|port_fe\(0),
	datad => \inst|b~0_combout\,
	combout => \inst|b~1_combout\);

-- Location: FF_X25_Y9_N17
\inst|b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|b~q\);

-- Location: LCCOMB_X25_Y9_N26
\inst|bb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|bb~2_combout\ = (\inst|rb~0_combout\ & ((\inst|bb~1_combout\ & ((\inst|vid_c_reg\(3)))) # (!\inst|bb~1_combout\ & (\inst|vid_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vid_c_reg\(0),
	datab => \inst|rb~0_combout\,
	datac => \inst|bb~1_combout\,
	datad => \inst|vid_c_reg\(3),
	combout => \inst|bb~2_combout\);

-- Location: FF_X25_Y9_N27
\inst|bb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|bb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|bb~q\);

-- Location: LCCOMB_X26_Y10_N30
\inst|vsync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|vsync~0_combout\ = (\inst|process_8~1_combout\ & ((\inst|process_8~0_combout\ & (\inst|vcnt\(3))) # (!\inst|process_8~0_combout\ & ((\inst|vsync~q\))))) # (!\inst|process_8~1_combout\ & (((\inst|vsync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(3),
	datab => \inst|process_8~1_combout\,
	datac => \inst|vsync~q\,
	datad => \inst|process_8~0_combout\,
	combout => \inst|vsync~0_combout\);

-- Location: FF_X26_Y10_N31
\inst|vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|vsync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|vsync~q\);

-- Location: LCCOMB_X26_Y11_N22
\inst|hsync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hsync~0_combout\ = (\inst|hcnt\(6) & (!\inst|hcnt\(1) & \inst|hcnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(6),
	datab => \inst|hcnt\(1),
	datad => \inst|hcnt\(0),
	combout => \inst|hsync~0_combout\);

-- Location: LCCOMB_X26_Y11_N2
\inst|hsync~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hsync~1_combout\ = (!\inst|Equal5~2_combout\ & ((\inst|hsync~q\) # ((\inst|hsync~0_combout\ & \inst|process_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hsync~0_combout\,
	datab => \inst|Equal5~2_combout\,
	datac => \inst|hsync~q\,
	datad => \inst|process_2~0_combout\,
	combout => \inst|hsync~1_combout\);

-- Location: FF_X26_Y11_N3
\inst|hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|hsync~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|hsync~q\);

-- Location: LCCOMB_X26_Y16_N14
\inst|Z80|RD_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Z80|RD_n~2_combout\ = (\inst|Z80|RD_n~3_combout\ & ((\inst|Z80|u0|mcode|Mux147~0_combout\) # ((!\inst|Z80|u0|mcode|Mux294~7_combout\ & !\inst|Z80|u0|mcode|Mux265~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|mcode|Mux147~0_combout\,
	datab => \inst|Z80|u0|mcode|Mux294~7_combout\,
	datac => \inst|Z80|RD_n~3_combout\,
	datad => \inst|Z80|u0|mcode|Mux265~6_combout\,
	combout => \inst|Z80|RD_n~2_combout\);

-- Location: FF_X26_Y16_N15
\inst|Z80|RD_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clk_cpu~clkctrl_outclk\,
	d => \inst|Z80|RD_n~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|Z80|RD_n~q\);

-- Location: LCCOMB_X26_Y9_N8
\inst|ram_rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_rd_req~0_combout\ = (\inst|vid_sel~0_combout\) # ((\inst|Z80|RD_n~q\ & \inst|Z80|MREQ_n~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vid_sel~0_combout\,
	datab => \inst|Z80|RD_n~q\,
	datad => \inst|Z80|MREQ_n~q\,
	combout => \inst|ram_rd_req~0_combout\);

-- Location: LCCOMB_X25_Y9_N20
\inst|port_fe[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|port_fe[3]~feeder_combout\ = \inst|Z80|u0|DO\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|Z80|u0|DO\(3),
	combout => \inst|port_fe[3]~feeder_combout\);

-- Location: FF_X25_Y9_N21
\inst|port_fe[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|Z80|WR_n~clkctrl_outclk\,
	d => \inst|port_fe[3]~feeder_combout\,
	ena => \inst|port_fe_sel~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|port_fe\(3));

-- Location: CLKCTRL_G4
\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y4_N26
\inst12|ClockDiv[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|ClockDiv[0]~2_combout\ = !\inst12|ClockDiv\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|ClockDiv\(0),
	combout => \inst12|ClockDiv[0]~2_combout\);

-- Location: LCCOMB_X19_Y4_N28
\inst10|22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|22~0_combout\ = \inst10|21~q\ $ (\inst10|22~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst10|21~q\,
	datac => \inst10|22~q\,
	combout => \inst10|22~0_combout\);

-- Location: FF_X19_Y4_N29
\inst10|22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst10|22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|22~q\);

-- Location: LCCOMB_X19_Y4_N6
\inst10|23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|23~0_combout\ = \inst10|23~q\ $ (((\inst10|21~q\ & \inst10|22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst10|21~q\,
	datac => \inst10|23~q\,
	datad => \inst10|22~q\,
	combout => \inst10|23~0_combout\);

-- Location: FF_X19_Y4_N7
\inst10|23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst10|23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|23~q\);

-- Location: FF_X19_Y4_N27
\inst12|ClockDiv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|ClockDiv[0]~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|ClockDiv\(0));

-- Location: LCCOMB_X19_Y4_N12
\inst12|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~1_combout\ = \inst12|ClockDiv\(0) $ (!\inst12|ClockDiv\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ClockDiv\(0),
	datac => \inst12|ClockDiv\(1),
	combout => \inst12|Add0~1_combout\);

-- Location: FF_X19_Y4_N13
\inst12|ClockDiv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add0~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|ClockDiv\(1));

-- Location: LCCOMB_X19_Y4_N14
\inst12|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~0_combout\ = \inst12|ClockDiv\(2) $ (((!\inst12|ClockDiv\(0) & !\inst12|ClockDiv\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ClockDiv\(0),
	datac => \inst12|ClockDiv\(2),
	datad => \inst12|ClockDiv\(1),
	combout => \inst12|Add0~0_combout\);

-- Location: FF_X19_Y4_N15
\inst12|ClockDiv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add0~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|ClockDiv\(2));

-- Location: LCCOMB_X19_Y4_N24
\inst12|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_2~0_combout\ = (!\inst12|ClockDiv\(1) & (\inst10|23~q\ & (!\inst12|ClockDiv\(0) & !\inst12|ClockDiv\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ClockDiv\(1),
	datab => \inst10|23~q\,
	datac => \inst12|ClockDiv\(0),
	datad => \inst12|ClockDiv\(2),
	combout => \inst12|process_2~0_combout\);

-- Location: FF_X21_Y5_N29
\inst12|NoiseShift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(0));

-- Location: LCCOMB_X21_Y3_N6
\inst12|NoiseShift~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift~3_combout\ = \inst12|NoiseShift\(0) $ (!\inst12|NoiseShift\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|NoiseShift\(0),
	datac => \inst12|NoiseShift\(2),
	combout => \inst12|NoiseShift~3_combout\);

-- Location: LCCOMB_X19_Y4_N16
\inst12|NoiseShift[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[1]~1_combout\ = (!\inst12|ClockDiv\(0) & (!\inst12|ClockDiv\(2) & !\inst12|ClockDiv\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ClockDiv\(0),
	datab => \inst12|ClockDiv\(2),
	datad => \inst12|ClockDiv\(1),
	combout => \inst12|NoiseShift[1]~1_combout\);

-- Location: FF_X21_Y7_N29
\inst12|Counter_N[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add7~15_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_N\(4));

-- Location: LCCOMB_X22_Y10_N2
\inst12|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add8~0_combout\ = \inst12|Period_N\(0) $ (VCC)
-- \inst12|Add8~1\ = CARRY(\inst12|Period_N\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_N\(0),
	datad => VCC,
	combout => \inst12|Add8~0_combout\,
	cout => \inst12|Add8~1\);

-- Location: LCCOMB_X22_Y10_N4
\inst12|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add8~2_combout\ = (\inst12|Period_N\(1) & (\inst12|Add8~1\ & VCC)) # (!\inst12|Period_N\(1) & (!\inst12|Add8~1\))
-- \inst12|Add8~3\ = CARRY((!\inst12|Period_N\(1) & !\inst12|Add8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_N\(1),
	datad => VCC,
	cin => \inst12|Add8~1\,
	combout => \inst12|Add8~2_combout\,
	cout => \inst12|Add8~3\);

-- Location: LCCOMB_X21_Y7_N10
\inst12|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal24~0_combout\ = (!\inst12|Counter_N\(2) & (!\inst12|Counter_N\(4) & (!\inst12|Counter_N\(1) & !\inst12|Counter_N\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_N\(2),
	datab => \inst12|Counter_N\(4),
	datac => \inst12|Counter_N\(1),
	datad => \inst12|Counter_N\(3),
	combout => \inst12|Equal24~0_combout\);

-- Location: LCCOMB_X21_Y7_N4
\inst12|Equal24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal24~1_combout\ = (!\inst12|Counter_N\(0) & \inst12|Equal24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|Counter_N\(0),
	datad => \inst12|Equal24~0_combout\,
	combout => \inst12|Equal24~1_combout\);

-- Location: LCCOMB_X21_Y7_N18
\inst12|Add7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~1_combout\ = \inst12|Counter_N\(0) $ (VCC)
-- \inst12|Add7~2\ = CARRY(\inst12|Counter_N\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_N\(0),
	datad => VCC,
	combout => \inst12|Add7~1_combout\,
	cout => \inst12|Add7~2\);

-- Location: LCCOMB_X21_Y7_N16
\inst12|Add7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~3_combout\ = (\inst12|Add8~0_combout\ & ((\inst12|Add7~0_combout\) # ((!\inst12|Equal24~1_combout\ & \inst12|Add7~1_combout\)))) # (!\inst12|Add8~0_combout\ & (((!\inst12|Equal24~1_combout\ & \inst12|Add7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add8~0_combout\,
	datab => \inst12|Add7~0_combout\,
	datac => \inst12|Equal24~1_combout\,
	datad => \inst12|Add7~1_combout\,
	combout => \inst12|Add7~3_combout\);

-- Location: FF_X21_Y7_N5
\inst12|Counter_N[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add7~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_N\(0));

-- Location: LCCOMB_X22_Y10_N20
\inst12|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal25~0_combout\ = (!\inst12|Period_N\(3) & (!\inst12|Period_N\(1) & (!\inst12|Period_N\(4) & !\inst12|Period_N\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_N\(3),
	datab => \inst12|Period_N\(1),
	datac => \inst12|Period_N\(4),
	datad => \inst12|Period_N\(2),
	combout => \inst12|Equal25~0_combout\);

-- Location: LCCOMB_X21_Y7_N2
\inst12|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~0_combout\ = (!\inst12|Counter_N\(0) & (\inst12|Equal24~0_combout\ & ((\inst12|Period_N\(0)) # (!\inst12|Equal25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_N\(0),
	datab => \inst12|Counter_N\(0),
	datac => \inst12|Equal25~0_combout\,
	datad => \inst12|Equal24~0_combout\,
	combout => \inst12|Add7~0_combout\);

-- Location: LCCOMB_X21_Y7_N20
\inst12|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~4_combout\ = (\inst12|Counter_N\(1) & (\inst12|Add7~2\ & VCC)) # (!\inst12|Counter_N\(1) & (!\inst12|Add7~2\))
-- \inst12|Add7~5\ = CARRY((!\inst12|Counter_N\(1) & !\inst12|Add7~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_N\(1),
	datad => VCC,
	cin => \inst12|Add7~2\,
	combout => \inst12|Add7~4_combout\,
	cout => \inst12|Add7~5\);

-- Location: LCCOMB_X21_Y7_N14
\inst12|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~6_combout\ = (\inst12|Add8~2_combout\ & ((\inst12|Add7~0_combout\) # ((!\inst12|Equal24~1_combout\ & \inst12|Add7~4_combout\)))) # (!\inst12|Add8~2_combout\ & (((!\inst12|Equal24~1_combout\ & \inst12|Add7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add8~2_combout\,
	datab => \inst12|Add7~0_combout\,
	datac => \inst12|Equal24~1_combout\,
	datad => \inst12|Add7~4_combout\,
	combout => \inst12|Add7~6_combout\);

-- Location: FF_X21_Y7_N11
\inst12|Counter_N[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add7~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_N\(1));

-- Location: LCCOMB_X21_Y7_N22
\inst12|Add7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~7_combout\ = (\inst12|Counter_N\(2) & ((GND) # (!\inst12|Add7~5\))) # (!\inst12|Counter_N\(2) & (\inst12|Add7~5\ $ (GND)))
-- \inst12|Add7~8\ = CARRY((\inst12|Counter_N\(2)) # (!\inst12|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_N\(2),
	datad => VCC,
	cin => \inst12|Add7~5\,
	combout => \inst12|Add7~7_combout\,
	cout => \inst12|Add7~8\);

-- Location: LCCOMB_X22_Y10_N6
\inst12|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add8~4_combout\ = (\inst12|Period_N\(2) & ((GND) # (!\inst12|Add8~3\))) # (!\inst12|Period_N\(2) & (\inst12|Add8~3\ $ (GND)))
-- \inst12|Add8~5\ = CARRY((\inst12|Period_N\(2)) # (!\inst12|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_N\(2),
	datad => VCC,
	cin => \inst12|Add8~3\,
	combout => \inst12|Add8~4_combout\,
	cout => \inst12|Add8~5\);

-- Location: LCCOMB_X21_Y7_N8
\inst12|Add7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~9_combout\ = (\inst12|Add7~7_combout\ & (((\inst12|Add7~0_combout\ & \inst12|Add8~4_combout\)) # (!\inst12|Equal24~1_combout\))) # (!\inst12|Add7~7_combout\ & (\inst12|Add7~0_combout\ & ((\inst12|Add8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add7~7_combout\,
	datab => \inst12|Add7~0_combout\,
	datac => \inst12|Equal24~1_combout\,
	datad => \inst12|Add8~4_combout\,
	combout => \inst12|Add7~9_combout\);

-- Location: LCCOMB_X21_Y7_N12
\inst12|Counter_N[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Counter_N[2]~feeder_combout\ = \inst12|Add7~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|Add7~9_combout\,
	combout => \inst12|Counter_N[2]~feeder_combout\);

-- Location: FF_X21_Y7_N13
\inst12|Counter_N[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Counter_N[2]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_N\(2));

-- Location: LCCOMB_X21_Y7_N24
\inst12|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~10_combout\ = (\inst12|Counter_N\(3) & (\inst12|Add7~8\ & VCC)) # (!\inst12|Counter_N\(3) & (!\inst12|Add7~8\))
-- \inst12|Add7~11\ = CARRY((!\inst12|Counter_N\(3) & !\inst12|Add7~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_N\(3),
	datad => VCC,
	cin => \inst12|Add7~8\,
	combout => \inst12|Add7~10_combout\,
	cout => \inst12|Add7~11\);

-- Location: LCCOMB_X22_Y10_N8
\inst12|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add8~6_combout\ = (\inst12|Period_N\(3) & (\inst12|Add8~5\ & VCC)) # (!\inst12|Period_N\(3) & (!\inst12|Add8~5\))
-- \inst12|Add8~7\ = CARRY((!\inst12|Period_N\(3) & !\inst12|Add8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_N\(3),
	datad => VCC,
	cin => \inst12|Add8~5\,
	combout => \inst12|Add8~6_combout\,
	cout => \inst12|Add8~7\);

-- Location: LCCOMB_X21_Y7_N0
\inst12|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~12_combout\ = (\inst12|Add7~10_combout\ & (((\inst12|Add8~6_combout\ & \inst12|Add7~0_combout\)) # (!\inst12|Equal24~1_combout\))) # (!\inst12|Add7~10_combout\ & (((\inst12|Add8~6_combout\ & \inst12|Add7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add7~10_combout\,
	datab => \inst12|Equal24~1_combout\,
	datac => \inst12|Add8~6_combout\,
	datad => \inst12|Add7~0_combout\,
	combout => \inst12|Add7~12_combout\);

-- Location: LCCOMB_X21_Y7_N6
\inst12|Counter_N[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Counter_N[3]~feeder_combout\ = \inst12|Add7~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Add7~12_combout\,
	combout => \inst12|Counter_N[3]~feeder_combout\);

-- Location: FF_X21_Y7_N7
\inst12|Counter_N[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Counter_N[3]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_N\(3));

-- Location: LCCOMB_X21_Y7_N26
\inst12|Add7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~13_combout\ = \inst12|Add7~11\ $ (\inst12|Counter_N\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Counter_N\(4),
	cin => \inst12|Add7~11\,
	combout => \inst12|Add7~13_combout\);

-- Location: LCCOMB_X22_Y10_N10
\inst12|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add8~8_combout\ = \inst12|Add8~7\ $ (\inst12|Period_N\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Period_N\(4),
	cin => \inst12|Add8~7\,
	combout => \inst12|Add8~8_combout\);

-- Location: LCCOMB_X21_Y7_N28
\inst12|Add7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add7~15_combout\ = (\inst12|Add7~13_combout\ & (((\inst12|Add8~8_combout\ & \inst12|Add7~0_combout\)) # (!\inst12|Equal24~1_combout\))) # (!\inst12|Add7~13_combout\ & (((\inst12|Add8~8_combout\ & \inst12|Add7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add7~13_combout\,
	datab => \inst12|Equal24~1_combout\,
	datac => \inst12|Add8~8_combout\,
	datad => \inst12|Add7~0_combout\,
	combout => \inst12|Add7~15_combout\);

-- Location: LCCOMB_X21_Y7_N30
\inst12|Equal26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal26~0_combout\ = (!\inst12|Add7~3_combout\ & (!\inst12|Add7~9_combout\ & (!\inst12|Add7~6_combout\ & !\inst12|Add7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add7~3_combout\,
	datab => \inst12|Add7~9_combout\,
	datac => \inst12|Add7~6_combout\,
	datad => \inst12|Add7~12_combout\,
	combout => \inst12|Equal26~0_combout\);

-- Location: LCCOMB_X19_Y4_N30
\inst12|NoiseShift[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[1]~2_combout\ = (\inst12|NoiseShift[1]~1_combout\ & (\inst10|23~q\ & (!\inst12|Add7~15_combout\ & \inst12|Equal26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|NoiseShift[1]~1_combout\,
	datab => \inst10|23~q\,
	datac => \inst12|Add7~15_combout\,
	datad => \inst12|Equal26~0_combout\,
	combout => \inst12|NoiseShift[1]~2_combout\);

-- Location: FF_X21_Y3_N7
\inst12|NoiseShift[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(16));

-- Location: LCCOMB_X21_Y3_N20
\inst12|NoiseShift[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[15]~feeder_combout\ = \inst12|NoiseShift\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(16),
	combout => \inst12|NoiseShift[15]~feeder_combout\);

-- Location: FF_X21_Y3_N21
\inst12|NoiseShift[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[15]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(15));

-- Location: LCCOMB_X21_Y3_N10
\inst12|NoiseShift[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[14]~feeder_combout\ = \inst12|NoiseShift\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(15),
	combout => \inst12|NoiseShift[14]~feeder_combout\);

-- Location: FF_X21_Y3_N11
\inst12|NoiseShift[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[14]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(14));

-- Location: LCCOMB_X21_Y3_N16
\inst12|NoiseShift[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[13]~feeder_combout\ = \inst12|NoiseShift\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(14),
	combout => \inst12|NoiseShift[13]~feeder_combout\);

-- Location: FF_X21_Y3_N17
\inst12|NoiseShift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[13]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(13));

-- Location: LCCOMB_X21_Y3_N2
\inst12|NoiseShift[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[12]~feeder_combout\ = \inst12|NoiseShift\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(13),
	combout => \inst12|NoiseShift[12]~feeder_combout\);

-- Location: FF_X21_Y3_N3
\inst12|NoiseShift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[12]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(12));

-- Location: LCCOMB_X21_Y3_N0
\inst12|NoiseShift[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[11]~feeder_combout\ = \inst12|NoiseShift\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(12),
	combout => \inst12|NoiseShift[11]~feeder_combout\);

-- Location: FF_X21_Y3_N1
\inst12|NoiseShift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[11]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(11));

-- Location: LCCOMB_X21_Y3_N26
\inst12|NoiseShift[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[10]~feeder_combout\ = \inst12|NoiseShift\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(11),
	combout => \inst12|NoiseShift[10]~feeder_combout\);

-- Location: FF_X21_Y3_N27
\inst12|NoiseShift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[10]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(10));

-- Location: FF_X21_Y3_N13
\inst12|NoiseShift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|NoiseShift\(10),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(9));

-- Location: LCCOMB_X21_Y3_N14
\inst12|NoiseShift[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[8]~feeder_combout\ = \inst12|NoiseShift\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(9),
	combout => \inst12|NoiseShift[8]~feeder_combout\);

-- Location: FF_X21_Y3_N15
\inst12|NoiseShift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[8]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(8));

-- Location: FF_X21_Y3_N5
\inst12|NoiseShift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|NoiseShift\(8),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(7));

-- Location: FF_X21_Y3_N23
\inst12|NoiseShift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|NoiseShift\(7),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(6));

-- Location: FF_X21_Y3_N29
\inst12|NoiseShift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|NoiseShift\(6),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(5));

-- Location: LCCOMB_X21_Y3_N18
\inst12|NoiseShift[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[4]~feeder_combout\ = \inst12|NoiseShift\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(5),
	combout => \inst12|NoiseShift[4]~feeder_combout\);

-- Location: FF_X21_Y3_N19
\inst12|NoiseShift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[4]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(4));

-- Location: LCCOMB_X21_Y3_N8
\inst12|NoiseShift[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift[3]~feeder_combout\ = \inst12|NoiseShift\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|NoiseShift\(4),
	combout => \inst12|NoiseShift[3]~feeder_combout\);

-- Location: FF_X21_Y3_N9
\inst12|NoiseShift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|NoiseShift[3]~feeder_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(3));

-- Location: FF_X21_Y3_N31
\inst12|NoiseShift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|NoiseShift\(3),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(2));

-- Location: FF_X21_Y3_N25
\inst12|NoiseShift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|NoiseShift\(2),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|NoiseShift[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|NoiseShift\(1));

-- Location: LCCOMB_X21_Y5_N28
\inst12|NoiseShift~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|NoiseShift~0_combout\ = (\inst12|Equal26~0_combout\ & ((\inst12|Add7~15_combout\ & ((\inst12|NoiseShift\(0)))) # (!\inst12|Add7~15_combout\ & (!\inst12|NoiseShift\(1))))) # (!\inst12|Equal26~0_combout\ & (((\inst12|NoiseShift\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|NoiseShift\(1),
	datab => \inst12|Equal26~0_combout\,
	datac => \inst12|NoiseShift\(0),
	datad => \inst12|Add7~15_combout\,
	combout => \inst12|NoiseShift~0_combout\);

-- Location: LCCOMB_X22_Y5_N28
\inst12|Freq_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_N~0_combout\ = (\inst|reset_n~combout\ & (((\inst12|Freq_N~q\)))) # (!\inst|reset_n~combout\ & ((\inst12|process_2~0_combout\ & (!\inst12|NoiseShift~0_combout\)) # (!\inst12|process_2~0_combout\ & ((\inst12|Freq_N~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|reset_n~combout\,
	datab => \inst12|NoiseShift~0_combout\,
	datac => \inst12|Freq_N~q\,
	datad => \inst12|process_2~0_combout\,
	combout => \inst12|Freq_N~0_combout\);

-- Location: FF_X22_Y5_N29
\inst12|Freq_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Freq_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Freq_N~q\);

-- Location: LCCOMB_X23_Y9_N0
\inst12|Equal19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal19~1_combout\ = (!\inst12|Period_B\(7) & (!\inst12|Period_B\(6) & (!\inst12|Period_B\(4) & !\inst12|Period_B\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(7),
	datab => \inst12|Period_B\(6),
	datac => \inst12|Period_B\(4),
	datad => \inst12|Period_B\(5),
	combout => \inst12|Equal19~1_combout\);

-- Location: LCCOMB_X23_Y8_N18
\inst12|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal19~0_combout\ = (!\inst12|Period_B\(11) & (!\inst12|Period_B\(8) & (!\inst12|Period_B\(9) & !\inst12|Period_B\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(11),
	datab => \inst12|Period_B\(8),
	datac => \inst12|Period_B\(9),
	datad => \inst12|Period_B\(10),
	combout => \inst12|Equal19~0_combout\);

-- Location: LCCOMB_X24_Y10_N20
\inst12|Equal19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal19~2_combout\ = (!\inst12|Period_B\(2) & (!\inst12|Period_B\(0) & (!\inst12|Period_B\(3) & !\inst12|Period_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(2),
	datab => \inst12|Period_B\(0),
	datac => \inst12|Period_B\(3),
	datad => \inst12|Period_B\(1),
	combout => \inst12|Equal19~2_combout\);

-- Location: LCCOMB_X23_Y8_N28
\inst12|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~0_combout\ = (\inst12|Equal18~3_combout\ & (((!\inst12|Equal19~2_combout\) # (!\inst12|Equal19~0_combout\)) # (!\inst12|Equal19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal19~1_combout\,
	datab => \inst12|Equal19~0_combout\,
	datac => \inst12|Equal18~3_combout\,
	datad => \inst12|Equal19~2_combout\,
	combout => \inst12|Add3~0_combout\);

-- Location: LCCOMB_X24_Y5_N2
\inst12|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~1_combout\ = \inst12|Counter_B\(0) $ (VCC)
-- \inst12|Add3~2\ = CARRY(\inst12|Counter_B\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_B\(0),
	datad => VCC,
	combout => \inst12|Add3~1_combout\,
	cout => \inst12|Add3~2\);

-- Location: LCCOMB_X23_Y9_N8
\inst12|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~0_combout\ = \inst12|Period_B\(0) $ (VCC)
-- \inst12|Add4~1\ = CARRY(\inst12|Period_B\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_B\(0),
	datad => VCC,
	combout => \inst12|Add4~0_combout\,
	cout => \inst12|Add4~1\);

-- Location: LCCOMB_X23_Y5_N24
\inst12|Add3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~3_combout\ = (\inst12|Add3~1_combout\ & (((\inst12|Add3~0_combout\ & \inst12|Add4~0_combout\)) # (!\inst12|Equal18~3_combout\))) # (!\inst12|Add3~1_combout\ & (\inst12|Add3~0_combout\ & ((\inst12|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add3~1_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Equal18~3_combout\,
	datad => \inst12|Add4~0_combout\,
	combout => \inst12|Add3~3_combout\);

-- Location: FF_X23_Y5_N25
\inst12|Counter_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(0));

-- Location: LCCOMB_X24_Y5_N4
\inst12|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~4_combout\ = (\inst12|Counter_B\(1) & (\inst12|Add3~2\ & VCC)) # (!\inst12|Counter_B\(1) & (!\inst12|Add3~2\))
-- \inst12|Add3~5\ = CARRY((!\inst12|Counter_B\(1) & !\inst12|Add3~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_B\(1),
	datad => VCC,
	cin => \inst12|Add3~2\,
	combout => \inst12|Add3~4_combout\,
	cout => \inst12|Add3~5\);

-- Location: LCCOMB_X23_Y9_N10
\inst12|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~2_combout\ = (\inst12|Period_B\(1) & (\inst12|Add4~1\ & VCC)) # (!\inst12|Period_B\(1) & (!\inst12|Add4~1\))
-- \inst12|Add4~3\ = CARRY((!\inst12|Period_B\(1) & !\inst12|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(1),
	datad => VCC,
	cin => \inst12|Add4~1\,
	combout => \inst12|Add4~2_combout\,
	cout => \inst12|Add4~3\);

-- Location: LCCOMB_X23_Y5_N6
\inst12|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~6_combout\ = (\inst12|Add3~4_combout\ & (((\inst12|Add3~0_combout\ & \inst12|Add4~2_combout\)) # (!\inst12|Equal18~3_combout\))) # (!\inst12|Add3~4_combout\ & (\inst12|Add3~0_combout\ & ((\inst12|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add3~4_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Equal18~3_combout\,
	datad => \inst12|Add4~2_combout\,
	combout => \inst12|Add3~6_combout\);

-- Location: FF_X23_Y5_N7
\inst12|Counter_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(1));

-- Location: LCCOMB_X24_Y5_N6
\inst12|Add3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~7_combout\ = (\inst12|Counter_B\(2) & ((GND) # (!\inst12|Add3~5\))) # (!\inst12|Counter_B\(2) & (\inst12|Add3~5\ $ (GND)))
-- \inst12|Add3~8\ = CARRY((\inst12|Counter_B\(2)) # (!\inst12|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_B\(2),
	datad => VCC,
	cin => \inst12|Add3~5\,
	combout => \inst12|Add3~7_combout\,
	cout => \inst12|Add3~8\);

-- Location: LCCOMB_X23_Y9_N12
\inst12|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~4_combout\ = (\inst12|Period_B\(2) & ((GND) # (!\inst12|Add4~3\))) # (!\inst12|Period_B\(2) & (\inst12|Add4~3\ $ (GND)))
-- \inst12|Add4~5\ = CARRY((\inst12|Period_B\(2)) # (!\inst12|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(2),
	datad => VCC,
	cin => \inst12|Add4~3\,
	combout => \inst12|Add4~4_combout\,
	cout => \inst12|Add4~5\);

-- Location: LCCOMB_X23_Y5_N20
\inst12|Add3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~9_combout\ = (\inst12|Add3~7_combout\ & (((\inst12|Add3~0_combout\ & \inst12|Add4~4_combout\)) # (!\inst12|Equal18~3_combout\))) # (!\inst12|Add3~7_combout\ & (\inst12|Add3~0_combout\ & ((\inst12|Add4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add3~7_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Equal18~3_combout\,
	datad => \inst12|Add4~4_combout\,
	combout => \inst12|Add3~9_combout\);

-- Location: FF_X23_Y5_N21
\inst12|Counter_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~9_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(2));

-- Location: LCCOMB_X24_Y5_N8
\inst12|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~10_combout\ = (\inst12|Counter_B\(3) & (\inst12|Add3~8\ & VCC)) # (!\inst12|Counter_B\(3) & (!\inst12|Add3~8\))
-- \inst12|Add3~11\ = CARRY((!\inst12|Counter_B\(3) & !\inst12|Add3~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(3),
	datad => VCC,
	cin => \inst12|Add3~8\,
	combout => \inst12|Add3~10_combout\,
	cout => \inst12|Add3~11\);

-- Location: LCCOMB_X23_Y9_N14
\inst12|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~6_combout\ = (\inst12|Period_B\(3) & (\inst12|Add4~5\ & VCC)) # (!\inst12|Period_B\(3) & (!\inst12|Add4~5\))
-- \inst12|Add4~7\ = CARRY((!\inst12|Period_B\(3) & !\inst12|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_B\(3),
	datad => VCC,
	cin => \inst12|Add4~5\,
	combout => \inst12|Add4~6_combout\,
	cout => \inst12|Add4~7\);

-- Location: LCCOMB_X23_Y5_N10
\inst12|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~12_combout\ = (\inst12|Equal18~3_combout\ & (\inst12|Add3~0_combout\ & ((\inst12|Add4~6_combout\)))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~10_combout\) # ((\inst12|Add3~0_combout\ & \inst12|Add4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Add3~10_combout\,
	datad => \inst12|Add4~6_combout\,
	combout => \inst12|Add3~12_combout\);

-- Location: FF_X23_Y5_N11
\inst12|Counter_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~12_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(3));

-- Location: LCCOMB_X24_Y5_N0
\inst12|Equal18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal18~2_combout\ = (!\inst12|Counter_B\(3) & (!\inst12|Counter_B\(2) & (!\inst12|Counter_B\(1) & !\inst12|Counter_B\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(3),
	datab => \inst12|Counter_B\(2),
	datac => \inst12|Counter_B\(1),
	datad => \inst12|Counter_B\(0),
	combout => \inst12|Equal18~2_combout\);

-- Location: FF_X23_Y5_N13
\inst12|Counter_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~21_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(6));

-- Location: LCCOMB_X23_Y9_N16
\inst12|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~8_combout\ = (\inst12|Period_B\(4) & ((GND) # (!\inst12|Add4~7\))) # (!\inst12|Period_B\(4) & (\inst12|Add4~7\ $ (GND)))
-- \inst12|Add4~9\ = CARRY((\inst12|Period_B\(4)) # (!\inst12|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_B\(4),
	datad => VCC,
	cin => \inst12|Add4~7\,
	combout => \inst12|Add4~8_combout\,
	cout => \inst12|Add4~9\);

-- Location: LCCOMB_X23_Y9_N18
\inst12|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~10_combout\ = (\inst12|Period_B\(5) & (\inst12|Add4~9\ & VCC)) # (!\inst12|Period_B\(5) & (!\inst12|Add4~9\))
-- \inst12|Add4~11\ = CARRY((!\inst12|Period_B\(5) & !\inst12|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_B\(5),
	datad => VCC,
	cin => \inst12|Add4~9\,
	combout => \inst12|Add4~10_combout\,
	cout => \inst12|Add4~11\);

-- Location: LCCOMB_X23_Y9_N20
\inst12|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~12_combout\ = (\inst12|Period_B\(6) & ((GND) # (!\inst12|Add4~11\))) # (!\inst12|Period_B\(6) & (\inst12|Add4~11\ $ (GND)))
-- \inst12|Add4~13\ = CARRY((\inst12|Period_B\(6)) # (!\inst12|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_B\(6),
	datad => VCC,
	cin => \inst12|Add4~11\,
	combout => \inst12|Add4~12_combout\,
	cout => \inst12|Add4~13\);

-- Location: LCCOMB_X23_Y9_N22
\inst12|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~14_combout\ = (\inst12|Period_B\(7) & (\inst12|Add4~13\ & VCC)) # (!\inst12|Period_B\(7) & (!\inst12|Add4~13\))
-- \inst12|Add4~15\ = CARRY((!\inst12|Period_B\(7) & !\inst12|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(7),
	datad => VCC,
	cin => \inst12|Add4~13\,
	combout => \inst12|Add4~14_combout\,
	cout => \inst12|Add4~15\);

-- Location: LCCOMB_X24_Y5_N10
\inst12|Add3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~13_combout\ = (\inst12|Counter_B\(4) & ((GND) # (!\inst12|Add3~11\))) # (!\inst12|Counter_B\(4) & (\inst12|Add3~11\ $ (GND)))
-- \inst12|Add3~14\ = CARRY((\inst12|Counter_B\(4)) # (!\inst12|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(4),
	datad => VCC,
	cin => \inst12|Add3~11\,
	combout => \inst12|Add3~13_combout\,
	cout => \inst12|Add3~14\);

-- Location: LCCOMB_X23_Y5_N0
\inst12|Add3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~15_combout\ = (\inst12|Equal18~3_combout\ & (((\inst12|Add4~8_combout\ & \inst12|Add3~0_combout\)))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~13_combout\) # ((\inst12|Add4~8_combout\ & \inst12|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add3~13_combout\,
	datac => \inst12|Add4~8_combout\,
	datad => \inst12|Add3~0_combout\,
	combout => \inst12|Add3~15_combout\);

-- Location: FF_X23_Y5_N1
\inst12|Counter_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~15_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(4));

-- Location: LCCOMB_X24_Y5_N12
\inst12|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~16_combout\ = (\inst12|Counter_B\(5) & (\inst12|Add3~14\ & VCC)) # (!\inst12|Counter_B\(5) & (!\inst12|Add3~14\))
-- \inst12|Add3~17\ = CARRY((!\inst12|Counter_B\(5) & !\inst12|Add3~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_B\(5),
	datad => VCC,
	cin => \inst12|Add3~14\,
	combout => \inst12|Add3~16_combout\,
	cout => \inst12|Add3~17\);

-- Location: LCCOMB_X23_Y5_N18
\inst12|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~18_combout\ = (\inst12|Add3~16_combout\ & (((\inst12|Add4~10_combout\ & \inst12|Add3~0_combout\)) # (!\inst12|Equal18~3_combout\))) # (!\inst12|Add3~16_combout\ & (\inst12|Add4~10_combout\ & ((\inst12|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add3~16_combout\,
	datab => \inst12|Add4~10_combout\,
	datac => \inst12|Equal18~3_combout\,
	datad => \inst12|Add3~0_combout\,
	combout => \inst12|Add3~18_combout\);

-- Location: FF_X23_Y5_N19
\inst12|Counter_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~18_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(5));

-- Location: LCCOMB_X24_Y5_N14
\inst12|Add3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~19_combout\ = (\inst12|Counter_B\(6) & ((GND) # (!\inst12|Add3~17\))) # (!\inst12|Counter_B\(6) & (\inst12|Add3~17\ $ (GND)))
-- \inst12|Add3~20\ = CARRY((\inst12|Counter_B\(6)) # (!\inst12|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(6),
	datad => VCC,
	cin => \inst12|Add3~17\,
	combout => \inst12|Add3~19_combout\,
	cout => \inst12|Add3~20\);

-- Location: LCCOMB_X24_Y5_N16
\inst12|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~22_combout\ = (\inst12|Counter_B\(7) & (\inst12|Add3~20\ & VCC)) # (!\inst12|Counter_B\(7) & (!\inst12|Add3~20\))
-- \inst12|Add3~23\ = CARRY((!\inst12|Counter_B\(7) & !\inst12|Add3~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_B\(7),
	datad => VCC,
	cin => \inst12|Add3~20\,
	combout => \inst12|Add3~22_combout\,
	cout => \inst12|Add3~23\);

-- Location: LCCOMB_X23_Y5_N22
\inst12|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~24_combout\ = (\inst12|Equal18~3_combout\ & (\inst12|Add3~0_combout\ & (\inst12|Add4~14_combout\))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~22_combout\) # ((\inst12|Add3~0_combout\ & \inst12|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Add4~14_combout\,
	datad => \inst12|Add3~22_combout\,
	combout => \inst12|Add3~24_combout\);

-- Location: FF_X23_Y5_N23
\inst12|Counter_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~24_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(7));

-- Location: LCCOMB_X24_Y5_N26
\inst12|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal18~1_combout\ = (!\inst12|Counter_B\(6) & (!\inst12|Counter_B\(7) & (!\inst12|Counter_B\(4) & !\inst12|Counter_B\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(6),
	datab => \inst12|Counter_B\(7),
	datac => \inst12|Counter_B\(4),
	datad => \inst12|Counter_B\(5),
	combout => \inst12|Equal18~1_combout\);

-- Location: LCCOMB_X23_Y9_N24
\inst12|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~16_combout\ = (\inst12|Period_B\(8) & ((GND) # (!\inst12|Add4~15\))) # (!\inst12|Period_B\(8) & (\inst12|Add4~15\ $ (GND)))
-- \inst12|Add4~17\ = CARRY((\inst12|Period_B\(8)) # (!\inst12|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_B\(8),
	datad => VCC,
	cin => \inst12|Add4~15\,
	combout => \inst12|Add4~16_combout\,
	cout => \inst12|Add4~17\);

-- Location: LCCOMB_X24_Y5_N18
\inst12|Add3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~25_combout\ = (\inst12|Counter_B\(8) & ((GND) # (!\inst12|Add3~23\))) # (!\inst12|Counter_B\(8) & (\inst12|Add3~23\ $ (GND)))
-- \inst12|Add3~26\ = CARRY((\inst12|Counter_B\(8)) # (!\inst12|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(8),
	datad => VCC,
	cin => \inst12|Add3~23\,
	combout => \inst12|Add3~25_combout\,
	cout => \inst12|Add3~26\);

-- Location: LCCOMB_X23_Y5_N8
\inst12|Add3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~27_combout\ = (\inst12|Equal18~3_combout\ & (\inst12|Add3~0_combout\ & (\inst12|Add4~16_combout\))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~25_combout\) # ((\inst12|Add3~0_combout\ & \inst12|Add4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Add4~16_combout\,
	datad => \inst12|Add3~25_combout\,
	combout => \inst12|Add3~27_combout\);

-- Location: FF_X23_Y5_N9
\inst12|Counter_B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~27_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(8));

-- Location: LCCOMB_X23_Y9_N26
\inst12|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~18_combout\ = (\inst12|Period_B\(9) & (\inst12|Add4~17\ & VCC)) # (!\inst12|Period_B\(9) & (!\inst12|Add4~17\))
-- \inst12|Add4~19\ = CARRY((!\inst12|Period_B\(9) & !\inst12|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_B\(9),
	datad => VCC,
	cin => \inst12|Add4~17\,
	combout => \inst12|Add4~18_combout\,
	cout => \inst12|Add4~19\);

-- Location: LCCOMB_X23_Y9_N28
\inst12|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~20_combout\ = (\inst12|Period_B\(10) & ((GND) # (!\inst12|Add4~19\))) # (!\inst12|Period_B\(10) & (\inst12|Add4~19\ $ (GND)))
-- \inst12|Add4~21\ = CARRY((\inst12|Period_B\(10)) # (!\inst12|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_B\(10),
	datad => VCC,
	cin => \inst12|Add4~19\,
	combout => \inst12|Add4~20_combout\,
	cout => \inst12|Add4~21\);

-- Location: LCCOMB_X24_Y5_N20
\inst12|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~28_combout\ = (\inst12|Counter_B\(9) & (\inst12|Add3~26\ & VCC)) # (!\inst12|Counter_B\(9) & (!\inst12|Add3~26\))
-- \inst12|Add3~29\ = CARRY((!\inst12|Counter_B\(9) & !\inst12|Add3~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(9),
	datad => VCC,
	cin => \inst12|Add3~26\,
	combout => \inst12|Add3~28_combout\,
	cout => \inst12|Add3~29\);

-- Location: LCCOMB_X23_Y5_N26
\inst12|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~30_combout\ = (\inst12|Equal18~3_combout\ & (\inst12|Add3~0_combout\ & ((\inst12|Add4~18_combout\)))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~28_combout\) # ((\inst12|Add3~0_combout\ & \inst12|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Add3~28_combout\,
	datad => \inst12|Add4~18_combout\,
	combout => \inst12|Add3~30_combout\);

-- Location: FF_X23_Y5_N27
\inst12|Counter_B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~30_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(9));

-- Location: LCCOMB_X24_Y5_N22
\inst12|Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~31_combout\ = (\inst12|Counter_B\(10) & ((GND) # (!\inst12|Add3~29\))) # (!\inst12|Counter_B\(10) & (\inst12|Add3~29\ $ (GND)))
-- \inst12|Add3~32\ = CARRY((\inst12|Counter_B\(10)) # (!\inst12|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(10),
	datad => VCC,
	cin => \inst12|Add3~29\,
	combout => \inst12|Add3~31_combout\,
	cout => \inst12|Add3~32\);

-- Location: LCCOMB_X23_Y5_N16
\inst12|Add3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~33_combout\ = (\inst12|Equal18~3_combout\ & (\inst12|Add4~20_combout\ & ((\inst12|Add3~0_combout\)))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~31_combout\) # ((\inst12|Add4~20_combout\ & \inst12|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add4~20_combout\,
	datac => \inst12|Add3~31_combout\,
	datad => \inst12|Add3~0_combout\,
	combout => \inst12|Add3~33_combout\);

-- Location: FF_X23_Y5_N17
\inst12|Counter_B[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~33_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(10));

-- Location: LCCOMB_X23_Y9_N30
\inst12|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add4~22_combout\ = \inst12|Add4~21\ $ (!\inst12|Period_B\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Period_B\(11),
	cin => \inst12|Add4~21\,
	combout => \inst12|Add4~22_combout\);

-- Location: LCCOMB_X24_Y5_N24
\inst12|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~34_combout\ = \inst12|Add3~32\ $ (!\inst12|Counter_B\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Counter_B\(11),
	cin => \inst12|Add3~32\,
	combout => \inst12|Add3~34_combout\);

-- Location: LCCOMB_X23_Y5_N14
\inst12|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~36_combout\ = (\inst12|Equal18~3_combout\ & (\inst12|Add3~0_combout\ & (\inst12|Add4~22_combout\))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~34_combout\) # ((\inst12|Add3~0_combout\ & \inst12|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Add4~22_combout\,
	datad => \inst12|Add3~34_combout\,
	combout => \inst12|Add3~36_combout\);

-- Location: FF_X23_Y5_N15
\inst12|Counter_B[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add3~36_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_B\(11));

-- Location: LCCOMB_X24_Y5_N28
\inst12|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal18~0_combout\ = (!\inst12|Counter_B\(8) & (!\inst12|Counter_B\(10) & (!\inst12|Counter_B\(9) & !\inst12|Counter_B\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_B\(8),
	datab => \inst12|Counter_B\(10),
	datac => \inst12|Counter_B\(9),
	datad => \inst12|Counter_B\(11),
	combout => \inst12|Equal18~0_combout\);

-- Location: LCCOMB_X24_Y5_N30
\inst12|Equal18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal18~3_combout\ = (\inst12|Equal18~2_combout\ & (\inst12|Equal18~1_combout\ & \inst12|Equal18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Equal18~2_combout\,
	datac => \inst12|Equal18~1_combout\,
	datad => \inst12|Equal18~0_combout\,
	combout => \inst12|Equal18~3_combout\);

-- Location: LCCOMB_X23_Y5_N12
\inst12|Add3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add3~21_combout\ = (\inst12|Equal18~3_combout\ & (\inst12|Add3~0_combout\ & ((\inst12|Add4~12_combout\)))) # (!\inst12|Equal18~3_combout\ & ((\inst12|Add3~19_combout\) # ((\inst12|Add3~0_combout\ & \inst12|Add4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal18~3_combout\,
	datab => \inst12|Add3~0_combout\,
	datac => \inst12|Add3~19_combout\,
	datad => \inst12|Add4~12_combout\,
	combout => \inst12|Add3~21_combout\);

-- Location: LCCOMB_X23_Y5_N30
\inst12|Freq_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_B~1_combout\ = (!\inst12|Add3~21_combout\ & (!\inst12|Add3~18_combout\ & (!\inst12|Add3~24_combout\ & !\inst12|Add3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add3~21_combout\,
	datab => \inst12|Add3~18_combout\,
	datac => \inst12|Add3~24_combout\,
	datad => \inst12|Add3~15_combout\,
	combout => \inst12|Freq_B~1_combout\);

-- Location: LCCOMB_X23_Y5_N28
\inst12|Freq_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_B~2_combout\ = (!\inst12|Add3~30_combout\ & (!\inst12|Add3~27_combout\ & (!\inst12|Add3~36_combout\ & !\inst12|Add3~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add3~30_combout\,
	datab => \inst12|Add3~27_combout\,
	datac => \inst12|Add3~36_combout\,
	datad => \inst12|Add3~33_combout\,
	combout => \inst12|Freq_B~2_combout\);

-- Location: LCCOMB_X22_Y5_N24
\inst12|Freq_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_B~0_combout\ = (!\inst12|Add3~9_combout\ & (!\inst12|Add3~3_combout\ & (!\inst12|Add3~12_combout\ & !\inst12|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add3~9_combout\,
	datab => \inst12|Add3~3_combout\,
	datac => \inst12|Add3~12_combout\,
	datad => \inst12|Add3~6_combout\,
	combout => \inst12|Freq_B~0_combout\);

-- Location: LCCOMB_X23_Y5_N2
\inst12|Freq_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_B~3_combout\ = (\inst12|Freq_B~1_combout\ & (\inst12|Freq_B~2_combout\ & (\inst12|process_2~0_combout\ & \inst12|Freq_B~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Freq_B~1_combout\,
	datab => \inst12|Freq_B~2_combout\,
	datac => \inst12|process_2~0_combout\,
	datad => \inst12|Freq_B~0_combout\,
	combout => \inst12|Freq_B~3_combout\);

-- Location: LCCOMB_X23_Y5_N4
\inst12|Freq_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_B~4_combout\ = \inst12|Freq_B~3_combout\ $ (\inst12|Freq_B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Freq_B~3_combout\,
	datac => \inst12|Freq_B~q\,
	combout => \inst12|Freq_B~4_combout\);

-- Location: FF_X23_Y5_N5
\inst12|Freq_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Freq_B~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Freq_B~q\);

-- Location: LCCOMB_X22_Y5_N18
\inst12|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_5~0_combout\ = (\inst12|Enable\(1) & ((\inst12|Freq_N~q\) # ((\inst12|Enable\(4))))) # (!\inst12|Enable\(1) & (\inst12|Freq_B~q\ & ((\inst12|Freq_N~q\) # (\inst12|Enable\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Enable\(1),
	datab => \inst12|Freq_N~q\,
	datac => \inst12|Enable\(4),
	datad => \inst12|Freq_B~q\,
	combout => \inst12|process_5~0_combout\);

-- Location: LCCOMB_X24_Y6_N8
\inst12|OUT_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~0_combout\ = (\inst12|Volume_B\(2) & (\inst12|Volume_B\(1) & (\inst12|Volume_B\(3) & !\inst12|Volume_B\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(2),
	datab => \inst12|Volume_B\(1),
	datac => \inst12|Volume_B\(3),
	datad => \inst12|Volume_B\(4),
	combout => \inst12|OUT_B~0_combout\);

-- Location: LCCOMB_X16_Y6_N22
\inst12|Reset_Req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Reset_Req~0_combout\ = !\inst12|Reset_Ack~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Reset_Ack~q\,
	combout => \inst12|Reset_Req~0_combout\);

-- Location: FF_X16_Y6_N23
\inst12|Reset_Req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Reset_Req~0_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|Mux4~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Reset_Req~q\);

-- Location: LCCOMB_X19_Y4_N20
\inst12|process_4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~9_combout\ = (!\inst12|ClockDiv\(2) & !\inst12|ClockDiv\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|ClockDiv\(2),
	datad => \inst12|ClockDiv\(1),
	combout => \inst12|process_4~9_combout\);

-- Location: LCCOMB_X19_Y4_N22
\inst12|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~2_combout\ = \inst12|ClockDiv\(3) $ (((!\inst12|ClockDiv\(0) & (!\inst12|ClockDiv\(2) & !\inst12|ClockDiv\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ClockDiv\(0),
	datab => \inst12|ClockDiv\(2),
	datac => \inst12|ClockDiv\(3),
	datad => \inst12|ClockDiv\(1),
	combout => \inst12|Add0~2_combout\);

-- Location: FF_X19_Y4_N23
\inst12|ClockDiv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add0~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|ClockDiv\(3));

-- Location: LCCOMB_X19_Y4_N18
\inst12|process_4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~10_combout\ = (!\inst12|ClockDiv\(0) & (\inst12|process_4~9_combout\ & (!\inst12|ClockDiv\(3) & \inst10|23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ClockDiv\(0),
	datab => \inst12|process_4~9_combout\,
	datac => \inst12|ClockDiv\(3),
	datad => \inst10|23~q\,
	combout => \inst12|process_4~10_combout\);

-- Location: FF_X16_Y6_N29
\inst12|Reset_Ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Reset_Req~q\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Reset_Ack~q\);

-- Location: FF_X16_Y6_N27
\inst12|EnvWave[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add11~23_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvWave\(1));

-- Location: FF_X21_Y6_N11
\inst12|EnvCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~33_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(14));

-- Location: LCCOMB_X22_Y6_N0
\inst12|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~0_combout\ = \inst12|Period_E\(0) $ (VCC)
-- \inst12|Add10~1\ = CARRY(\inst12|Period_E\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(0),
	datad => VCC,
	combout => \inst12|Add10~0_combout\,
	cout => \inst12|Add10~1\);

-- Location: LCCOMB_X22_Y6_N2
\inst12|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~2_combout\ = (\inst12|Period_E\(1) & (\inst12|Add10~1\ & VCC)) # (!\inst12|Period_E\(1) & (!\inst12|Add10~1\))
-- \inst12|Add10~3\ = CARRY((!\inst12|Period_E\(1) & !\inst12|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(1),
	datad => VCC,
	cin => \inst12|Add10~1\,
	combout => \inst12|Add10~2_combout\,
	cout => \inst12|Add10~3\);

-- Location: LCCOMB_X22_Y6_N4
\inst12|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~4_combout\ = (\inst12|Period_E\(2) & ((GND) # (!\inst12|Add10~3\))) # (!\inst12|Period_E\(2) & (\inst12|Add10~3\ $ (GND)))
-- \inst12|Add10~5\ = CARRY((\inst12|Period_E\(2)) # (!\inst12|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(2),
	datad => VCC,
	cin => \inst12|Add10~3\,
	combout => \inst12|Add10~4_combout\,
	cout => \inst12|Add10~5\);

-- Location: LCCOMB_X22_Y6_N6
\inst12|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~6_combout\ = (\inst12|Period_E\(3) & (\inst12|Add10~5\ & VCC)) # (!\inst12|Period_E\(3) & (!\inst12|Add10~5\))
-- \inst12|Add10~7\ = CARRY((!\inst12|Period_E\(3) & !\inst12|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(3),
	datad => VCC,
	cin => \inst12|Add10~5\,
	combout => \inst12|Add10~6_combout\,
	cout => \inst12|Add10~7\);

-- Location: LCCOMB_X22_Y6_N8
\inst12|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~8_combout\ = (\inst12|Period_E\(4) & ((GND) # (!\inst12|Add10~7\))) # (!\inst12|Period_E\(4) & (\inst12|Add10~7\ $ (GND)))
-- \inst12|Add10~9\ = CARRY((\inst12|Period_E\(4)) # (!\inst12|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(4),
	datad => VCC,
	cin => \inst12|Add10~7\,
	combout => \inst12|Add10~8_combout\,
	cout => \inst12|Add10~9\);

-- Location: LCCOMB_X22_Y6_N10
\inst12|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~10_combout\ = (\inst12|Period_E\(5) & (\inst12|Add10~9\ & VCC)) # (!\inst12|Period_E\(5) & (!\inst12|Add10~9\))
-- \inst12|Add10~11\ = CARRY((!\inst12|Period_E\(5) & !\inst12|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(5),
	datad => VCC,
	cin => \inst12|Add10~9\,
	combout => \inst12|Add10~10_combout\,
	cout => \inst12|Add10~11\);

-- Location: LCCOMB_X22_Y6_N12
\inst12|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~12_combout\ = (\inst12|Period_E\(6) & ((GND) # (!\inst12|Add10~11\))) # (!\inst12|Period_E\(6) & (\inst12|Add10~11\ $ (GND)))
-- \inst12|Add10~13\ = CARRY((\inst12|Period_E\(6)) # (!\inst12|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(6),
	datad => VCC,
	cin => \inst12|Add10~11\,
	combout => \inst12|Add10~12_combout\,
	cout => \inst12|Add10~13\);

-- Location: LCCOMB_X22_Y6_N14
\inst12|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~14_combout\ = (\inst12|Period_E\(7) & (\inst12|Add10~13\ & VCC)) # (!\inst12|Period_E\(7) & (!\inst12|Add10~13\))
-- \inst12|Add10~15\ = CARRY((!\inst12|Period_E\(7) & !\inst12|Add10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(7),
	datad => VCC,
	cin => \inst12|Add10~13\,
	combout => \inst12|Add10~14_combout\,
	cout => \inst12|Add10~15\);

-- Location: LCCOMB_X22_Y6_N16
\inst12|Add10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~16_combout\ = (\inst12|Period_E\(8) & ((GND) # (!\inst12|Add10~15\))) # (!\inst12|Period_E\(8) & (\inst12|Add10~15\ $ (GND)))
-- \inst12|Add10~17\ = CARRY((\inst12|Period_E\(8)) # (!\inst12|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(8),
	datad => VCC,
	cin => \inst12|Add10~15\,
	combout => \inst12|Add10~16_combout\,
	cout => \inst12|Add10~17\);

-- Location: LCCOMB_X22_Y6_N18
\inst12|Add10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~18_combout\ = (\inst12|Period_E\(9) & (\inst12|Add10~17\ & VCC)) # (!\inst12|Period_E\(9) & (!\inst12|Add10~17\))
-- \inst12|Add10~19\ = CARRY((!\inst12|Period_E\(9) & !\inst12|Add10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(9),
	datad => VCC,
	cin => \inst12|Add10~17\,
	combout => \inst12|Add10~18_combout\,
	cout => \inst12|Add10~19\);

-- Location: LCCOMB_X22_Y6_N20
\inst12|Add10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~20_combout\ = (\inst12|Period_E\(10) & ((GND) # (!\inst12|Add10~19\))) # (!\inst12|Period_E\(10) & (\inst12|Add10~19\ $ (GND)))
-- \inst12|Add10~21\ = CARRY((\inst12|Period_E\(10)) # (!\inst12|Add10~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(10),
	datad => VCC,
	cin => \inst12|Add10~19\,
	combout => \inst12|Add10~20_combout\,
	cout => \inst12|Add10~21\);

-- Location: LCCOMB_X22_Y6_N22
\inst12|Add10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~22_combout\ = (\inst12|Period_E\(11) & (\inst12|Add10~21\ & VCC)) # (!\inst12|Period_E\(11) & (!\inst12|Add10~21\))
-- \inst12|Add10~23\ = CARRY((!\inst12|Period_E\(11) & !\inst12|Add10~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(11),
	datad => VCC,
	cin => \inst12|Add10~21\,
	combout => \inst12|Add10~22_combout\,
	cout => \inst12|Add10~23\);

-- Location: LCCOMB_X22_Y6_N24
\inst12|Add10~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~24_combout\ = (\inst12|Period_E\(12) & ((GND) # (!\inst12|Add10~23\))) # (!\inst12|Period_E\(12) & (\inst12|Add10~23\ $ (GND)))
-- \inst12|Add10~25\ = CARRY((\inst12|Period_E\(12)) # (!\inst12|Add10~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(12),
	datad => VCC,
	cin => \inst12|Add10~23\,
	combout => \inst12|Add10~24_combout\,
	cout => \inst12|Add10~25\);

-- Location: LCCOMB_X22_Y6_N26
\inst12|Add10~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~26_combout\ = (\inst12|Period_E\(13) & (\inst12|Add10~25\ & VCC)) # (!\inst12|Period_E\(13) & (!\inst12|Add10~25\))
-- \inst12|Add10~27\ = CARRY((!\inst12|Period_E\(13) & !\inst12|Add10~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(13),
	datad => VCC,
	cin => \inst12|Add10~25\,
	combout => \inst12|Add10~26_combout\,
	cout => \inst12|Add10~27\);

-- Location: LCCOMB_X23_Y6_N6
\inst12|Equal29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal29~1_combout\ = (!\inst12|Period_E\(9) & (!\inst12|Period_E\(10) & (!\inst12|Period_E\(11) & !\inst12|Period_E\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(9),
	datab => \inst12|Period_E\(10),
	datac => \inst12|Period_E\(11),
	datad => \inst12|Period_E\(8),
	combout => \inst12|Equal29~1_combout\);

-- Location: LCCOMB_X23_Y6_N8
\inst12|Equal29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal29~2_combout\ = (!\inst12|Period_E\(5) & (!\inst12|Period_E\(7) & (!\inst12|Period_E\(6) & !\inst12|Period_E\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(5),
	datab => \inst12|Period_E\(7),
	datac => \inst12|Period_E\(6),
	datad => \inst12|Period_E\(4),
	combout => \inst12|Equal29~2_combout\);

-- Location: LCCOMB_X23_Y6_N30
\inst12|Equal29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal29~3_combout\ = (!\inst12|Period_E\(3) & (!\inst12|Period_E\(2) & (!\inst12|Period_E\(0) & !\inst12|Period_E\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(3),
	datab => \inst12|Period_E\(2),
	datac => \inst12|Period_E\(0),
	datad => \inst12|Period_E\(1),
	combout => \inst12|Equal29~3_combout\);

-- Location: LCCOMB_X23_Y6_N10
\inst12|Equal29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal29~0_combout\ = (!\inst12|Period_E\(13) & (!\inst12|Period_E\(14) & (!\inst12|Period_E\(15) & !\inst12|Period_E\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_E\(13),
	datab => \inst12|Period_E\(14),
	datac => \inst12|Period_E\(15),
	datad => \inst12|Period_E\(12),
	combout => \inst12|Equal29~0_combout\);

-- Location: LCCOMB_X23_Y6_N28
\inst12|Equal29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal29~4_combout\ = (\inst12|Equal29~1_combout\ & (\inst12|Equal29~2_combout\ & (\inst12|Equal29~3_combout\ & \inst12|Equal29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal29~1_combout\,
	datab => \inst12|Equal29~2_combout\,
	datac => \inst12|Equal29~3_combout\,
	datad => \inst12|Equal29~0_combout\,
	combout => \inst12|Equal29~4_combout\);

-- Location: LCCOMB_X23_Y6_N14
\inst12|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~0_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(13))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(13),
	datac => \inst12|Add10~26_combout\,
	datad => \inst12|Equal29~4_combout\,
	combout => \inst12|Add9~0_combout\);

-- Location: LCCOMB_X21_Y6_N8
\inst12|Add9~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~54_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(9))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(9),
	datac => \inst12|Equal29~4_combout\,
	datad => \inst12|Add10~18_combout\,
	combout => \inst12|Add9~54_combout\);

-- Location: LCCOMB_X18_Y6_N22
\inst12|Add9~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~46_combout\ = (\inst12|Equal29~4_combout\ & ((\inst12|EnvCounter\(1)))) # (!\inst12|Equal29~4_combout\ & (\inst12|Add10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal29~4_combout\,
	datab => \inst12|Add10~2_combout\,
	datad => \inst12|EnvCounter\(1),
	combout => \inst12|Add9~46_combout\);

-- Location: LCCOMB_X16_Y6_N6
\inst12|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~0_combout\ = \inst12|Reset_Req~q\ $ (\inst12|Reset_Ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|Reset_Req~q\,
	datad => \inst12|Reset_Ack~q\,
	combout => \inst12|process_4~0_combout\);

-- Location: LCCOMB_X19_Y6_N0
\inst12|Add9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~1_combout\ = \inst12|EnvCounter\(0) $ (VCC)
-- \inst12|Add9~2\ = CARRY(\inst12|EnvCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(0),
	datad => VCC,
	combout => \inst12|Add9~1_combout\,
	cout => \inst12|Add9~2\);

-- Location: LCCOMB_X18_Y6_N20
\inst12|Add9~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~44_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(0))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(0),
	datac => \inst12|Equal29~4_combout\,
	datad => \inst12|Add10~0_combout\,
	combout => \inst12|Add9~44_combout\);

-- Location: LCCOMB_X18_Y6_N2
\inst12|Add9~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~45_combout\ = (\inst12|process_4~0_combout\ & (((\inst12|Add9~44_combout\)))) # (!\inst12|process_4~0_combout\ & ((\inst12|Equal28~4_combout\ & ((\inst12|Add9~44_combout\))) # (!\inst12|Equal28~4_combout\ & (\inst12|Add9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_4~0_combout\,
	datab => \inst12|Equal28~4_combout\,
	datac => \inst12|Add9~1_combout\,
	datad => \inst12|Add9~44_combout\,
	combout => \inst12|Add9~45_combout\);

-- Location: FF_X18_Y6_N23
\inst12|EnvCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add9~45_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(0));

-- Location: LCCOMB_X19_Y6_N2
\inst12|Add9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~3_combout\ = (\inst12|EnvCounter\(1) & (\inst12|Add9~2\ & VCC)) # (!\inst12|EnvCounter\(1) & (!\inst12|Add9~2\))
-- \inst12|Add9~4\ = CARRY((!\inst12|EnvCounter\(1) & !\inst12|Add9~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(1),
	datad => VCC,
	cin => \inst12|Add9~2\,
	combout => \inst12|Add9~3_combout\,
	cout => \inst12|Add9~4\);

-- Location: LCCOMB_X18_Y6_N14
\inst12|Add9~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~47_combout\ = (\inst12|process_4~1_combout\ & (\inst12|Add9~46_combout\)) # (!\inst12|process_4~1_combout\ & ((\inst12|Add9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~46_combout\,
	datad => \inst12|Add9~3_combout\,
	combout => \inst12|Add9~47_combout\);

-- Location: FF_X18_Y6_N29
\inst12|EnvCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add9~47_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(1));

-- Location: LCCOMB_X19_Y6_N4
\inst12|Add9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~5_combout\ = (\inst12|EnvCounter\(2) & ((GND) # (!\inst12|Add9~4\))) # (!\inst12|EnvCounter\(2) & (\inst12|Add9~4\ $ (GND)))
-- \inst12|Add9~6\ = CARRY((\inst12|EnvCounter\(2)) # (!\inst12|Add9~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(2),
	datad => VCC,
	cin => \inst12|Add9~4\,
	combout => \inst12|Add9~5_combout\,
	cout => \inst12|Add9~6\);

-- Location: LCCOMB_X21_Y6_N0
\inst12|Add9~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~48_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(2))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(2),
	datac => \inst12|Equal29~4_combout\,
	datad => \inst12|Add10~4_combout\,
	combout => \inst12|Add9~48_combout\);

-- Location: LCCOMB_X21_Y6_N26
\inst12|Add9~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~49_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~48_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add9~5_combout\,
	datab => \inst12|Add9~48_combout\,
	datad => \inst12|process_4~1_combout\,
	combout => \inst12|Add9~49_combout\);

-- Location: FF_X19_Y6_N9
\inst12|EnvCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add9~49_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(2));

-- Location: LCCOMB_X19_Y6_N6
\inst12|Add9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~7_combout\ = (\inst12|EnvCounter\(3) & (\inst12|Add9~6\ & VCC)) # (!\inst12|EnvCounter\(3) & (!\inst12|Add9~6\))
-- \inst12|Add9~8\ = CARRY((!\inst12|EnvCounter\(3) & !\inst12|Add9~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(3),
	datad => VCC,
	cin => \inst12|Add9~6\,
	combout => \inst12|Add9~7_combout\,
	cout => \inst12|Add9~8\);

-- Location: LCCOMB_X23_Y6_N24
\inst12|Add9~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~50_combout\ = (\inst12|Equal29~4_combout\ & ((\inst12|EnvCounter\(3)))) # (!\inst12|Equal29~4_combout\ & (\inst12|Add10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Equal29~4_combout\,
	datac => \inst12|Add10~6_combout\,
	datad => \inst12|EnvCounter\(3),
	combout => \inst12|Add9~50_combout\);

-- Location: LCCOMB_X17_Y6_N30
\inst12|Add9~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~51_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~50_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add9~7_combout\,
	datac => \inst12|process_4~1_combout\,
	datad => \inst12|Add9~50_combout\,
	combout => \inst12|Add9~51_combout\);

-- Location: FF_X17_Y6_N31
\inst12|EnvCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~51_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(3));

-- Location: LCCOMB_X19_Y6_N8
\inst12|Add9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~9_combout\ = (\inst12|EnvCounter\(4) & ((GND) # (!\inst12|Add9~8\))) # (!\inst12|EnvCounter\(4) & (\inst12|Add9~8\ $ (GND)))
-- \inst12|Add9~10\ = CARRY((\inst12|EnvCounter\(4)) # (!\inst12|Add9~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(4),
	datad => VCC,
	cin => \inst12|Add9~8\,
	combout => \inst12|Add9~9_combout\,
	cout => \inst12|Add9~10\);

-- Location: LCCOMB_X18_Y6_N24
\inst12|Add9~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~56_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(4))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal29~4_combout\,
	datac => \inst12|EnvCounter\(4),
	datad => \inst12|Add10~8_combout\,
	combout => \inst12|Add9~56_combout\);

-- Location: LCCOMB_X18_Y6_N10
\inst12|Add9~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~57_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~56_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~9_combout\,
	datad => \inst12|Add9~56_combout\,
	combout => \inst12|Add9~57_combout\);

-- Location: FF_X18_Y6_N11
\inst12|EnvCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~57_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(4));

-- Location: LCCOMB_X19_Y6_N10
\inst12|Add9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~11_combout\ = (\inst12|EnvCounter\(5) & (\inst12|Add9~10\ & VCC)) # (!\inst12|EnvCounter\(5) & (!\inst12|Add9~10\))
-- \inst12|Add9~12\ = CARRY((!\inst12|EnvCounter\(5) & !\inst12|Add9~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(5),
	datad => VCC,
	cin => \inst12|Add9~10\,
	combout => \inst12|Add9~11_combout\,
	cout => \inst12|Add9~12\);

-- Location: LCCOMB_X18_Y6_N6
\inst12|Add9~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~58_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(5))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(5),
	datac => \inst12|Equal29~4_combout\,
	datad => \inst12|Add10~10_combout\,
	combout => \inst12|Add9~58_combout\);

-- Location: LCCOMB_X18_Y6_N8
\inst12|Add9~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~59_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~58_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~11_combout\,
	datad => \inst12|Add9~58_combout\,
	combout => \inst12|Add9~59_combout\);

-- Location: FF_X18_Y6_N9
\inst12|EnvCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~59_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(5));

-- Location: LCCOMB_X19_Y6_N12
\inst12|Add9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~13_combout\ = (\inst12|EnvCounter\(6) & ((GND) # (!\inst12|Add9~12\))) # (!\inst12|EnvCounter\(6) & (\inst12|Add9~12\ $ (GND)))
-- \inst12|Add9~14\ = CARRY((\inst12|EnvCounter\(6)) # (!\inst12|Add9~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(6),
	datad => VCC,
	cin => \inst12|Add9~12\,
	combout => \inst12|Add9~13_combout\,
	cout => \inst12|Add9~14\);

-- Location: LCCOMB_X23_Y6_N18
\inst12|Add9~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~60_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(6))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Equal29~4_combout\,
	datac => \inst12|EnvCounter\(6),
	datad => \inst12|Add10~12_combout\,
	combout => \inst12|Add9~60_combout\);

-- Location: LCCOMB_X17_Y6_N14
\inst12|Add9~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~61_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~60_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~13_combout\,
	datad => \inst12|Add9~60_combout\,
	combout => \inst12|Add9~61_combout\);

-- Location: FF_X18_Y6_N27
\inst12|EnvCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add9~61_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(6));

-- Location: LCCOMB_X19_Y6_N14
\inst12|Add9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~15_combout\ = (\inst12|EnvCounter\(7) & (\inst12|Add9~14\ & VCC)) # (!\inst12|EnvCounter\(7) & (!\inst12|Add9~14\))
-- \inst12|Add9~16\ = CARRY((!\inst12|EnvCounter\(7) & !\inst12|Add9~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(7),
	datad => VCC,
	cin => \inst12|Add9~14\,
	combout => \inst12|Add9~15_combout\,
	cout => \inst12|Add9~16\);

-- Location: LCCOMB_X23_Y6_N0
\inst12|Add9~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~62_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(7))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Equal29~4_combout\,
	datac => \inst12|EnvCounter\(7),
	datad => \inst12|Add10~14_combout\,
	combout => \inst12|Add9~62_combout\);

-- Location: LCCOMB_X18_Y6_N16
\inst12|Add9~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~63_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~62_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~15_combout\,
	datad => \inst12|Add9~62_combout\,
	combout => \inst12|Add9~63_combout\);

-- Location: FF_X18_Y6_N17
\inst12|EnvCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~63_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(7));

-- Location: LCCOMB_X19_Y6_N16
\inst12|Add9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~17_combout\ = (\inst12|EnvCounter\(8) & ((GND) # (!\inst12|Add9~16\))) # (!\inst12|EnvCounter\(8) & (\inst12|Add9~16\ $ (GND)))
-- \inst12|Add9~18\ = CARRY((\inst12|EnvCounter\(8)) # (!\inst12|Add9~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(8),
	datad => VCC,
	cin => \inst12|Add9~16\,
	combout => \inst12|Add9~17_combout\,
	cout => \inst12|Add9~18\);

-- Location: LCCOMB_X21_Y6_N12
\inst12|Add9~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~52_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(8))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(8),
	datac => \inst12|Equal29~4_combout\,
	datad => \inst12|Add10~16_combout\,
	combout => \inst12|Add9~52_combout\);

-- Location: LCCOMB_X21_Y6_N14
\inst12|Add9~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~53_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~52_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~17_combout\,
	datad => \inst12|Add9~52_combout\,
	combout => \inst12|Add9~53_combout\);

-- Location: FF_X21_Y6_N31
\inst12|EnvCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add9~53_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(8));

-- Location: LCCOMB_X19_Y6_N18
\inst12|Add9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~19_combout\ = (\inst12|EnvCounter\(9) & (\inst12|Add9~18\ & VCC)) # (!\inst12|EnvCounter\(9) & (!\inst12|Add9~18\))
-- \inst12|Add9~20\ = CARRY((!\inst12|EnvCounter\(9) & !\inst12|Add9~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(9),
	datad => VCC,
	cin => \inst12|Add9~18\,
	combout => \inst12|Add9~19_combout\,
	cout => \inst12|Add9~20\);

-- Location: LCCOMB_X21_Y6_N22
\inst12|Add9~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~55_combout\ = (\inst12|process_4~1_combout\ & (\inst12|Add9~54_combout\)) # (!\inst12|process_4~1_combout\ & ((\inst12|Add9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~54_combout\,
	datad => \inst12|Add9~19_combout\,
	combout => \inst12|Add9~55_combout\);

-- Location: FF_X21_Y6_N29
\inst12|EnvCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add9~55_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(9));

-- Location: LCCOMB_X19_Y6_N20
\inst12|Add9~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~21_combout\ = (\inst12|EnvCounter\(10) & ((GND) # (!\inst12|Add9~20\))) # (!\inst12|EnvCounter\(10) & (\inst12|Add9~20\ $ (GND)))
-- \inst12|Add9~22\ = CARRY((\inst12|EnvCounter\(10)) # (!\inst12|Add9~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|EnvCounter\(10),
	datad => VCC,
	cin => \inst12|Add9~20\,
	combout => \inst12|Add9~21_combout\,
	cout => \inst12|Add9~22\);

-- Location: LCCOMB_X21_Y6_N28
\inst12|Add9~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~40_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(10))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal29~4_combout\,
	datab => \inst12|EnvCounter\(10),
	datad => \inst12|Add10~20_combout\,
	combout => \inst12|Add9~40_combout\);

-- Location: LCCOMB_X21_Y6_N6
\inst12|Add9~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~41_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~40_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~21_combout\,
	datad => \inst12|Add9~40_combout\,
	combout => \inst12|Add9~41_combout\);

-- Location: FF_X21_Y6_N7
\inst12|EnvCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~41_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(10));

-- Location: LCCOMB_X19_Y6_N22
\inst12|Add9~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~23_combout\ = (\inst12|EnvCounter\(11) & (\inst12|Add9~22\ & VCC)) # (!\inst12|EnvCounter\(11) & (!\inst12|Add9~22\))
-- \inst12|Add9~24\ = CARRY((!\inst12|EnvCounter\(11) & !\inst12|Add9~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(11),
	datad => VCC,
	cin => \inst12|Add9~22\,
	combout => \inst12|Add9~23_combout\,
	cout => \inst12|Add9~24\);

-- Location: LCCOMB_X21_Y6_N4
\inst12|Add9~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~42_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(11))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal29~4_combout\,
	datab => \inst12|EnvCounter\(11),
	datad => \inst12|Add10~22_combout\,
	combout => \inst12|Add9~42_combout\);

-- Location: LCCOMB_X21_Y6_N24
\inst12|Add9~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~43_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~42_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~23_combout\,
	datad => \inst12|Add9~42_combout\,
	combout => \inst12|Add9~43_combout\);

-- Location: FF_X21_Y6_N25
\inst12|EnvCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~43_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(11));

-- Location: LCCOMB_X19_Y6_N24
\inst12|Add9~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~25_combout\ = (\inst12|EnvCounter\(12) & ((GND) # (!\inst12|Add9~24\))) # (!\inst12|EnvCounter\(12) & (\inst12|Add9~24\ $ (GND)))
-- \inst12|Add9~26\ = CARRY((\inst12|EnvCounter\(12)) # (!\inst12|Add9~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(12),
	datad => VCC,
	cin => \inst12|Add9~24\,
	combout => \inst12|Add9~25_combout\,
	cout => \inst12|Add9~26\);

-- Location: LCCOMB_X23_Y6_N20
\inst12|Add9~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~38_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(12))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(12),
	datab => \inst12|Equal29~4_combout\,
	datad => \inst12|Add10~24_combout\,
	combout => \inst12|Add9~38_combout\);

-- Location: LCCOMB_X21_Y6_N18
\inst12|Add9~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~39_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~38_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~25_combout\,
	datad => \inst12|Add9~38_combout\,
	combout => \inst12|Add9~39_combout\);

-- Location: FF_X21_Y6_N19
\inst12|EnvCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~39_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(12));

-- Location: LCCOMB_X19_Y6_N26
\inst12|Add9~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~27_combout\ = (\inst12|EnvCounter\(13) & (\inst12|Add9~26\ & VCC)) # (!\inst12|EnvCounter\(13) & (!\inst12|Add9~26\))
-- \inst12|Add9~28\ = CARRY((!\inst12|EnvCounter\(13) & !\inst12|Add9~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(13),
	datad => VCC,
	cin => \inst12|Add9~26\,
	combout => \inst12|Add9~27_combout\,
	cout => \inst12|Add9~28\);

-- Location: LCCOMB_X21_Y6_N20
\inst12|Add9~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~29_combout\ = (\inst12|process_4~1_combout\ & (\inst12|Add9~0_combout\)) # (!\inst12|process_4~1_combout\ & ((\inst12|Add9~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~0_combout\,
	datad => \inst12|Add9~27_combout\,
	combout => \inst12|Add9~29_combout\);

-- Location: FF_X21_Y6_N21
\inst12|EnvCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add9~29_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(13));

-- Location: LCCOMB_X19_Y6_N28
\inst12|Add9~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~31_combout\ = (\inst12|EnvCounter\(14) & ((GND) # (!\inst12|Add9~28\))) # (!\inst12|EnvCounter\(14) & (\inst12|Add9~28\ $ (GND)))
-- \inst12|Add9~32\ = CARRY((\inst12|EnvCounter\(14)) # (!\inst12|Add9~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(14),
	datad => VCC,
	cin => \inst12|Add9~28\,
	combout => \inst12|Add9~31_combout\,
	cout => \inst12|Add9~32\);

-- Location: LCCOMB_X19_Y6_N30
\inst12|Add9~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~35_combout\ = \inst12|Add9~32\ $ (!\inst12|EnvCounter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst12|EnvCounter\(15),
	cin => \inst12|Add9~32\,
	combout => \inst12|Add9~35_combout\);

-- Location: LCCOMB_X22_Y6_N28
\inst12|Add10~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~28_combout\ = (\inst12|Period_E\(14) & ((GND) # (!\inst12|Add10~27\))) # (!\inst12|Period_E\(14) & (\inst12|Add10~27\ $ (GND)))
-- \inst12|Add10~29\ = CARRY((\inst12|Period_E\(14)) # (!\inst12|Add10~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(14),
	datad => VCC,
	cin => \inst12|Add10~27\,
	combout => \inst12|Add10~28_combout\,
	cout => \inst12|Add10~29\);

-- Location: LCCOMB_X22_Y6_N30
\inst12|Add10~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add10~30_combout\ = \inst12|Period_E\(15) $ (!\inst12|Add10~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_E\(15),
	cin => \inst12|Add10~29\,
	combout => \inst12|Add10~30_combout\);

-- Location: LCCOMB_X18_Y6_N26
\inst12|Add9~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~34_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(15))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal29~4_combout\,
	datab => \inst12|EnvCounter\(15),
	datad => \inst12|Add10~30_combout\,
	combout => \inst12|Add9~34_combout\);

-- Location: LCCOMB_X18_Y6_N30
\inst12|Add9~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~37_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~34_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Add9~35_combout\,
	datac => \inst12|process_4~1_combout\,
	datad => \inst12|Add9~34_combout\,
	combout => \inst12|Add9~37_combout\);

-- Location: FF_X21_Y6_N5
\inst12|EnvCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add9~37_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvCounter\(15));

-- Location: LCCOMB_X21_Y6_N16
\inst12|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal28~0_combout\ = (!\inst12|EnvCounter\(14) & (!\inst12|EnvCounter\(13) & (!\inst12|EnvCounter\(15) & !\inst12|EnvCounter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(14),
	datab => \inst12|EnvCounter\(13),
	datac => \inst12|EnvCounter\(15),
	datad => \inst12|EnvCounter\(12),
	combout => \inst12|Equal28~0_combout\);

-- Location: LCCOMB_X18_Y6_N4
\inst12|Equal28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal28~2_combout\ = (!\inst12|EnvCounter\(4) & (!\inst12|EnvCounter\(5) & (!\inst12|EnvCounter\(6) & !\inst12|EnvCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(4),
	datab => \inst12|EnvCounter\(5),
	datac => \inst12|EnvCounter\(6),
	datad => \inst12|EnvCounter\(7),
	combout => \inst12|Equal28~2_combout\);

-- Location: LCCOMB_X21_Y6_N2
\inst12|Equal28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal28~1_combout\ = (!\inst12|EnvCounter\(10) & (!\inst12|EnvCounter\(11) & (!\inst12|EnvCounter\(8) & !\inst12|EnvCounter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(10),
	datab => \inst12|EnvCounter\(11),
	datac => \inst12|EnvCounter\(8),
	datad => \inst12|EnvCounter\(9),
	combout => \inst12|Equal28~1_combout\);

-- Location: LCCOMB_X18_Y6_N28
\inst12|Equal28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal28~3_combout\ = (!\inst12|EnvCounter\(2) & (!\inst12|EnvCounter\(0) & (!\inst12|EnvCounter\(1) & !\inst12|EnvCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvCounter\(2),
	datab => \inst12|EnvCounter\(0),
	datac => \inst12|EnvCounter\(1),
	datad => \inst12|EnvCounter\(3),
	combout => \inst12|Equal28~3_combout\);

-- Location: LCCOMB_X18_Y6_N18
\inst12|Equal28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal28~4_combout\ = (\inst12|Equal28~0_combout\ & (\inst12|Equal28~2_combout\ & (\inst12|Equal28~1_combout\ & \inst12|Equal28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal28~0_combout\,
	datab => \inst12|Equal28~2_combout\,
	datac => \inst12|Equal28~1_combout\,
	datad => \inst12|Equal28~3_combout\,
	combout => \inst12|Equal28~4_combout\);

-- Location: LCCOMB_X18_Y6_N0
\inst12|process_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~1_combout\ = (\inst12|Equal28~4_combout\) # (\inst12|Reset_Req~q\ $ (\inst12|Reset_Ack~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Reset_Req~q\,
	datac => \inst12|Reset_Ack~q\,
	datad => \inst12|Equal28~4_combout\,
	combout => \inst12|process_4~1_combout\);

-- Location: LCCOMB_X21_Y6_N30
\inst12|Add9~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~30_combout\ = (\inst12|Equal29~4_combout\ & (\inst12|EnvCounter\(14))) # (!\inst12|Equal29~4_combout\ & ((\inst12|Add10~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal29~4_combout\,
	datab => \inst12|EnvCounter\(14),
	datad => \inst12|Add10~28_combout\,
	combout => \inst12|Add9~30_combout\);

-- Location: LCCOMB_X21_Y6_N10
\inst12|Add9~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add9~33_combout\ = (\inst12|process_4~1_combout\ & ((\inst12|Add9~30_combout\))) # (!\inst12|process_4~1_combout\ & (\inst12|Add9~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~1_combout\,
	datac => \inst12|Add9~31_combout\,
	datad => \inst12|Add9~30_combout\,
	combout => \inst12|Add9~33_combout\);

-- Location: LCCOMB_X17_Y6_N0
\inst12|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~10_combout\ = (\inst12|EnvWave\(0) & (\inst12|process_4~7_combout\ & VCC)) # (!\inst12|EnvWave\(0) & (\inst12|process_4~7_combout\ $ (VCC)))
-- \inst12|Add11~11\ = CARRY((!\inst12|EnvWave\(0) & \inst12|process_4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvWave\(0),
	datab => \inst12|process_4~7_combout\,
	datad => VCC,
	combout => \inst12|Add11~10_combout\,
	cout => \inst12|Add11~11\);

-- Location: LCCOMB_X16_Y6_N8
\inst12|Add11~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~24_combout\ = (!\inst12|Add11~10_combout\ & (\inst12|Reset_Req~q\ $ (!\inst12|Reset_Ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Add11~10_combout\,
	datac => \inst12|Reset_Req~q\,
	datad => \inst12|Reset_Ack~q\,
	combout => \inst12|Add11~24_combout\);

-- Location: FF_X16_Y6_N9
\inst12|EnvWave[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add11~24_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvWave\(0));

-- Location: LCCOMB_X17_Y6_N2
\inst12|Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~12_combout\ = (\inst12|EnvWave\(1) & ((\inst12|process_4~7_combout\ & (!\inst12|Add11~11\)) # (!\inst12|process_4~7_combout\ & ((\inst12|Add11~11\) # (GND))))) # (!\inst12|EnvWave\(1) & ((\inst12|process_4~7_combout\ & (\inst12|Add11~11\ & 
-- VCC)) # (!\inst12|process_4~7_combout\ & (!\inst12|Add11~11\))))
-- \inst12|Add11~13\ = CARRY((\inst12|EnvWave\(1) & ((!\inst12|Add11~11\) # (!\inst12|process_4~7_combout\))) # (!\inst12|EnvWave\(1) & (!\inst12|process_4~7_combout\ & !\inst12|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvWave\(1),
	datab => \inst12|process_4~7_combout\,
	datad => VCC,
	cin => \inst12|Add11~11\,
	combout => \inst12|Add11~12_combout\,
	cout => \inst12|Add11~13\);

-- Location: LCCOMB_X17_Y6_N4
\inst12|Add11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~14_combout\ = ((\inst12|EnvWave\(2) $ (\inst12|process_4~7_combout\ $ (\inst12|Add11~13\)))) # (GND)
-- \inst12|Add11~15\ = CARRY((\inst12|EnvWave\(2) & (\inst12|process_4~7_combout\ & !\inst12|Add11~13\)) # (!\inst12|EnvWave\(2) & ((\inst12|process_4~7_combout\) # (!\inst12|Add11~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvWave\(2),
	datab => \inst12|process_4~7_combout\,
	datad => VCC,
	cin => \inst12|Add11~13\,
	combout => \inst12|Add11~14_combout\,
	cout => \inst12|Add11~15\);

-- Location: LCCOMB_X16_Y6_N4
\inst12|Add11~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~22_combout\ = (!\inst12|Add11~14_combout\ & (\inst12|Reset_Ack~q\ $ (!\inst12|Reset_Req~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Reset_Ack~q\,
	datac => \inst12|Reset_Req~q\,
	datad => \inst12|Add11~14_combout\,
	combout => \inst12|Add11~22_combout\);

-- Location: FF_X16_Y6_N5
\inst12|EnvWave[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add11~22_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvWave\(2));

-- Location: LCCOMB_X17_Y6_N6
\inst12|Add11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~16_combout\ = (\inst12|EnvWave\(3) & ((\inst12|process_4~7_combout\ & (!\inst12|Add11~15\)) # (!\inst12|process_4~7_combout\ & ((\inst12|Add11~15\) # (GND))))) # (!\inst12|EnvWave\(3) & ((\inst12|process_4~7_combout\ & (\inst12|Add11~15\ & 
-- VCC)) # (!\inst12|process_4~7_combout\ & (!\inst12|Add11~15\))))
-- \inst12|Add11~17\ = CARRY((\inst12|EnvWave\(3) & ((!\inst12|Add11~15\) # (!\inst12|process_4~7_combout\))) # (!\inst12|EnvWave\(3) & (!\inst12|process_4~7_combout\ & !\inst12|Add11~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvWave\(3),
	datab => \inst12|process_4~7_combout\,
	datad => VCC,
	cin => \inst12|Add11~15\,
	combout => \inst12|Add11~16_combout\,
	cout => \inst12|Add11~17\);

-- Location: LCCOMB_X17_Y6_N28
\inst12|Add11~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~21_combout\ = (!\inst12|Add11~16_combout\ & (\inst12|Reset_Ack~q\ $ (!\inst12|Reset_Req~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Reset_Ack~q\,
	datac => \inst12|Reset_Req~q\,
	datad => \inst12|Add11~16_combout\,
	combout => \inst12|Add11~21_combout\);

-- Location: FF_X17_Y6_N29
\inst12|EnvWave[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add11~21_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvWave\(3));

-- Location: LCCOMB_X17_Y6_N8
\inst12|Add11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~18_combout\ = \inst12|process_4~7_combout\ $ (\inst12|Add11~17\ $ (\inst12|EnvWave\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|process_4~7_combout\,
	datad => \inst12|EnvWave\(4),
	cin => \inst12|Add11~17\,
	combout => \inst12|Add11~18_combout\);

-- Location: LCCOMB_X17_Y6_N20
\inst12|Add11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~20_combout\ = (!\inst12|Add11~18_combout\ & (\inst12|Reset_Req~q\ $ (!\inst12|Reset_Ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Reset_Req~q\,
	datac => \inst12|Add11~18_combout\,
	datad => \inst12|Reset_Ack~q\,
	combout => \inst12|Add11~20_combout\);

-- Location: FF_X17_Y6_N21
\inst12|EnvWave[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add11~20_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|EnvWave\(4));

-- Location: LCCOMB_X18_Y6_N12
\inst12|process_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~2_combout\ = (!\inst12|Add9~45_combout\ & (((!\inst12|Shape\(0) & \inst12|Shape\(3))) # (!\inst12|EnvWave\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|EnvWave\(4),
	datab => \inst12|Shape\(0),
	datac => \inst12|Shape\(3),
	datad => \inst12|Add9~45_combout\,
	combout => \inst12|process_4~2_combout\);

-- Location: LCCOMB_X17_Y6_N12
\inst12|process_4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~3_combout\ = (!\inst12|Add9~51_combout\ & (!\inst12|Add9~47_combout\ & (\inst12|process_4~2_combout\ & !\inst12|Add9~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add9~51_combout\,
	datab => \inst12|Add9~47_combout\,
	datac => \inst12|process_4~2_combout\,
	datad => \inst12|Add9~49_combout\,
	combout => \inst12|process_4~3_combout\);

-- Location: LCCOMB_X17_Y6_N24
\inst12|process_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~4_combout\ = (!\inst12|Add9~57_combout\ & (!\inst12|Add9~59_combout\ & (!\inst12|Add9~61_combout\ & !\inst12|Add9~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add9~57_combout\,
	datab => \inst12|Add9~59_combout\,
	datac => \inst12|Add9~61_combout\,
	datad => \inst12|Add9~63_combout\,
	combout => \inst12|process_4~4_combout\);

-- Location: LCCOMB_X17_Y6_N10
\inst12|process_4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~5_combout\ = (\inst12|process_4~3_combout\ & (!\inst12|Add9~53_combout\ & (!\inst12|Add9~55_combout\ & \inst12|process_4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_4~3_combout\,
	datab => \inst12|Add9~53_combout\,
	datac => \inst12|Add9~55_combout\,
	datad => \inst12|process_4~4_combout\,
	combout => \inst12|process_4~5_combout\);

-- Location: LCCOMB_X17_Y6_N16
\inst12|process_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~6_combout\ = (!\inst12|Add9~39_combout\ & (!\inst12|Add9~41_combout\ & (!\inst12|Add9~43_combout\ & \inst12|process_4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add9~39_combout\,
	datab => \inst12|Add9~41_combout\,
	datac => \inst12|Add9~43_combout\,
	datad => \inst12|process_4~5_combout\,
	combout => \inst12|process_4~6_combout\);

-- Location: LCCOMB_X17_Y6_N18
\inst12|process_4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~7_combout\ = (!\inst12|Add9~33_combout\ & (!\inst12|Add9~29_combout\ & (!\inst12|Add9~37_combout\ & \inst12|process_4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add9~33_combout\,
	datab => \inst12|Add9~29_combout\,
	datac => \inst12|Add9~37_combout\,
	datad => \inst12|process_4~6_combout\,
	combout => \inst12|process_4~7_combout\);

-- Location: LCCOMB_X16_Y6_N26
\inst12|Add11~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add11~23_combout\ = (!\inst12|Add11~12_combout\ & (\inst12|Reset_Ack~q\ $ (!\inst12|Reset_Req~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Reset_Ack~q\,
	datac => \inst12|Reset_Req~q\,
	datad => \inst12|Add11~12_combout\,
	combout => \inst12|Add11~23_combout\);

-- Location: LCCOMB_X25_Y6_N26
\inst12|process_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_4~8_combout\ = \inst12|Shape\(0) $ (\inst12|Shape\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|Shape\(0),
	datad => \inst12|Shape\(1),
	combout => \inst12|process_4~8_combout\);

-- Location: LCCOMB_X17_Y6_N26
\inst12|Volume_E~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Volume_E~0_combout\ = \inst12|Shape\(2) $ ((((\inst12|Add11~18_combout\) # (\inst12|process_4~0_combout\)) # (!\inst12|process_4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Shape\(2),
	datab => \inst12|process_4~8_combout\,
	datac => \inst12|Add11~18_combout\,
	datad => \inst12|process_4~0_combout\,
	combout => \inst12|Volume_E~0_combout\);

-- Location: LCCOMB_X16_Y6_N30
\inst12|Volume_E~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Volume_E~3_combout\ = (\inst12|Shape\(3) & (\inst12|Add11~23_combout\ $ (((\inst12|Volume_E~0_combout\))))) # (!\inst12|Shape\(3) & (!\inst12|Add11~20_combout\ & (\inst12|Add11~23_combout\ $ (\inst12|Volume_E~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add11~23_combout\,
	datab => \inst12|Shape\(3),
	datac => \inst12|Add11~20_combout\,
	datad => \inst12|Volume_E~0_combout\,
	combout => \inst12|Volume_E~3_combout\);

-- Location: FF_X16_Y6_N31
\inst12|Volume_E[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Volume_E~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_E\(1));

-- Location: LCCOMB_X16_Y6_N20
\inst12|Volume_E~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Volume_E~2_combout\ = (\inst12|Shape\(3) & (\inst12|Add11~22_combout\ $ (((\inst12|Volume_E~0_combout\))))) # (!\inst12|Shape\(3) & (!\inst12|Add11~20_combout\ & (\inst12|Add11~22_combout\ $ (\inst12|Volume_E~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Shape\(3),
	datab => \inst12|Add11~22_combout\,
	datac => \inst12|Add11~20_combout\,
	datad => \inst12|Volume_E~0_combout\,
	combout => \inst12|Volume_E~2_combout\);

-- Location: FF_X16_Y6_N21
\inst12|Volume_E[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Volume_E~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_E\(2));

-- Location: LCCOMB_X17_Y6_N22
\inst12|Volume_E~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Volume_E~1_combout\ = (\inst12|Shape\(3) & (\inst12|Add11~21_combout\ $ ((\inst12|Volume_E~0_combout\)))) # (!\inst12|Shape\(3) & (!\inst12|Add11~20_combout\ & (\inst12|Add11~21_combout\ $ (\inst12|Volume_E~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Shape\(3),
	datab => \inst12|Add11~21_combout\,
	datac => \inst12|Volume_E~0_combout\,
	datad => \inst12|Add11~20_combout\,
	combout => \inst12|Volume_E~1_combout\);

-- Location: FF_X17_Y6_N23
\inst12|Volume_E[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Volume_E~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_E\(3));

-- Location: LCCOMB_X17_Y4_N24
\inst12|OUT_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~1_combout\ = (\inst12|Volume_E\(1) & (\inst12|Volume_E\(2) & \inst12|Volume_E\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(2),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|OUT_B~1_combout\);

-- Location: LCCOMB_X17_Y3_N0
\inst12|OUT_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~2_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|OUT_B~0_combout\) # ((\inst12|Volume_B\(4) & \inst12|OUT_B~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(4),
	datab => \inst12|process_5~0_combout\,
	datac => \inst12|OUT_B~0_combout\,
	datad => \inst12|OUT_B~1_combout\,
	combout => \inst12|OUT_B~2_combout\);

-- Location: FF_X17_Y3_N1
\inst12|OUT_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(7));

-- Location: LCCOMB_X25_Y7_N30
\inst12|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal16~1_combout\ = (!\inst12|Period_A\(7) & (!\inst12|Period_A\(5) & (!\inst12|Period_A\(6) & !\inst12|Period_A\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(7),
	datab => \inst12|Period_A\(5),
	datac => \inst12|Period_A\(6),
	datad => \inst12|Period_A\(4),
	combout => \inst12|Equal16~1_combout\);

-- Location: LCCOMB_X25_Y7_N0
\inst12|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal16~2_combout\ = (!\inst12|Period_A\(2) & (!\inst12|Period_A\(1) & (!\inst12|Period_A\(3) & !\inst12|Period_A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(2),
	datab => \inst12|Period_A\(1),
	datac => \inst12|Period_A\(3),
	datad => \inst12|Period_A\(0),
	combout => \inst12|Equal16~2_combout\);

-- Location: LCCOMB_X25_Y7_N28
\inst12|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal16~0_combout\ = (!\inst12|Period_A\(9) & (!\inst12|Period_A\(8) & (!\inst12|Period_A\(11) & !\inst12|Period_A\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(9),
	datab => \inst12|Period_A\(8),
	datac => \inst12|Period_A\(11),
	datad => \inst12|Period_A\(10),
	combout => \inst12|Equal16~0_combout\);

-- Location: LCCOMB_X25_Y4_N24
\inst12|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~0_combout\ = (\inst12|Equal15~3_combout\ & (((!\inst12|Equal16~0_combout\) # (!\inst12|Equal16~2_combout\)) # (!\inst12|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal16~1_combout\,
	datab => \inst12|Equal16~2_combout\,
	datac => \inst12|Equal15~3_combout\,
	datad => \inst12|Equal16~0_combout\,
	combout => \inst12|Add1~0_combout\);

-- Location: LCCOMB_X25_Y7_N2
\inst12|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~0_combout\ = \inst12|Period_A\(0) $ (VCC)
-- \inst12|Add2~1\ = CARRY(\inst12|Period_A\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_A\(0),
	datad => VCC,
	combout => \inst12|Add2~0_combout\,
	cout => \inst12|Add2~1\);

-- Location: LCCOMB_X25_Y7_N4
\inst12|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~2_combout\ = (\inst12|Period_A\(1) & (\inst12|Add2~1\ & VCC)) # (!\inst12|Period_A\(1) & (!\inst12|Add2~1\))
-- \inst12|Add2~3\ = CARRY((!\inst12|Period_A\(1) & !\inst12|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_A\(1),
	datad => VCC,
	cin => \inst12|Add2~1\,
	combout => \inst12|Add2~2_combout\,
	cout => \inst12|Add2~3\);

-- Location: LCCOMB_X25_Y7_N6
\inst12|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~4_combout\ = (\inst12|Period_A\(2) & ((GND) # (!\inst12|Add2~3\))) # (!\inst12|Period_A\(2) & (\inst12|Add2~3\ $ (GND)))
-- \inst12|Add2~5\ = CARRY((\inst12|Period_A\(2)) # (!\inst12|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(2),
	datad => VCC,
	cin => \inst12|Add2~3\,
	combout => \inst12|Add2~4_combout\,
	cout => \inst12|Add2~5\);

-- Location: LCCOMB_X25_Y7_N8
\inst12|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~6_combout\ = (\inst12|Period_A\(3) & (\inst12|Add2~5\ & VCC)) # (!\inst12|Period_A\(3) & (!\inst12|Add2~5\))
-- \inst12|Add2~7\ = CARRY((!\inst12|Period_A\(3) & !\inst12|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(3),
	datad => VCC,
	cin => \inst12|Add2~5\,
	combout => \inst12|Add2~6_combout\,
	cout => \inst12|Add2~7\);

-- Location: LCCOMB_X25_Y7_N10
\inst12|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~8_combout\ = (\inst12|Period_A\(4) & ((GND) # (!\inst12|Add2~7\))) # (!\inst12|Period_A\(4) & (\inst12|Add2~7\ $ (GND)))
-- \inst12|Add2~9\ = CARRY((\inst12|Period_A\(4)) # (!\inst12|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_A\(4),
	datad => VCC,
	cin => \inst12|Add2~7\,
	combout => \inst12|Add2~8_combout\,
	cout => \inst12|Add2~9\);

-- Location: LCCOMB_X24_Y4_N6
\inst12|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~1_combout\ = \inst12|Counter_A\(0) $ (VCC)
-- \inst12|Add1~2\ = CARRY(\inst12|Counter_A\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(0),
	datad => VCC,
	combout => \inst12|Add1~1_combout\,
	cout => \inst12|Add1~2\);

-- Location: LCCOMB_X25_Y4_N10
\inst12|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~3_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & (\inst12|Add2~0_combout\))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~1_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add2~0_combout\,
	datad => \inst12|Add1~1_combout\,
	combout => \inst12|Add1~3_combout\);

-- Location: FF_X24_Y4_N23
\inst12|Counter_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(0));

-- Location: LCCOMB_X24_Y4_N8
\inst12|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~4_combout\ = (\inst12|Counter_A\(1) & (\inst12|Add1~2\ & VCC)) # (!\inst12|Counter_A\(1) & (!\inst12|Add1~2\))
-- \inst12|Add1~5\ = CARRY((!\inst12|Counter_A\(1) & !\inst12|Add1~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_A\(1),
	datad => VCC,
	cin => \inst12|Add1~2\,
	combout => \inst12|Add1~4_combout\,
	cout => \inst12|Add1~5\);

-- Location: LCCOMB_X25_Y4_N8
\inst12|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~6_combout\ = (\inst12|Add1~4_combout\ & (((\inst12|Add1~0_combout\ & \inst12|Add2~2_combout\)) # (!\inst12|Equal15~3_combout\))) # (!\inst12|Add1~4_combout\ & (\inst12|Add1~0_combout\ & ((\inst12|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add1~4_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Equal15~3_combout\,
	datad => \inst12|Add2~2_combout\,
	combout => \inst12|Add1~6_combout\);

-- Location: FF_X24_Y4_N21
\inst12|Counter_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(1));

-- Location: LCCOMB_X24_Y4_N10
\inst12|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~7_combout\ = (\inst12|Counter_A\(2) & ((GND) # (!\inst12|Add1~5\))) # (!\inst12|Counter_A\(2) & (\inst12|Add1~5\ $ (GND)))
-- \inst12|Add1~8\ = CARRY((\inst12|Counter_A\(2)) # (!\inst12|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_A\(2),
	datad => VCC,
	cin => \inst12|Add1~5\,
	combout => \inst12|Add1~7_combout\,
	cout => \inst12|Add1~8\);

-- Location: LCCOMB_X25_Y4_N14
\inst12|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~9_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & (\inst12|Add2~4_combout\))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~7_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add2~4_combout\,
	datad => \inst12|Add1~7_combout\,
	combout => \inst12|Add1~9_combout\);

-- Location: FF_X24_Y4_N19
\inst12|Counter_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~9_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(2));

-- Location: LCCOMB_X24_Y4_N12
\inst12|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~10_combout\ = (\inst12|Counter_A\(3) & (\inst12|Add1~8\ & VCC)) # (!\inst12|Counter_A\(3) & (!\inst12|Add1~8\))
-- \inst12|Add1~11\ = CARRY((!\inst12|Counter_A\(3) & !\inst12|Add1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_A\(3),
	datad => VCC,
	cin => \inst12|Add1~8\,
	combout => \inst12|Add1~10_combout\,
	cout => \inst12|Add1~11\);

-- Location: LCCOMB_X25_Y4_N12
\inst12|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~12_combout\ = (\inst12|Add1~10_combout\ & (((\inst12|Add1~0_combout\ & \inst12|Add2~6_combout\)) # (!\inst12|Equal15~3_combout\))) # (!\inst12|Add1~10_combout\ & (\inst12|Add1~0_combout\ & ((\inst12|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add1~10_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Equal15~3_combout\,
	datad => \inst12|Add2~6_combout\,
	combout => \inst12|Add1~12_combout\);

-- Location: FF_X24_Y4_N17
\inst12|Counter_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~12_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(3));

-- Location: LCCOMB_X24_Y4_N14
\inst12|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~13_combout\ = (\inst12|Counter_A\(4) & ((GND) # (!\inst12|Add1~11\))) # (!\inst12|Counter_A\(4) & (\inst12|Add1~11\ $ (GND)))
-- \inst12|Add1~14\ = CARRY((\inst12|Counter_A\(4)) # (!\inst12|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_A\(4),
	datad => VCC,
	cin => \inst12|Add1~11\,
	combout => \inst12|Add1~13_combout\,
	cout => \inst12|Add1~14\);

-- Location: LCCOMB_X25_Y4_N28
\inst12|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~15_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & (\inst12|Add2~8_combout\))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~13_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add2~8_combout\,
	datad => \inst12|Add1~13_combout\,
	combout => \inst12|Add1~15_combout\);

-- Location: FF_X24_Y4_N15
\inst12|Counter_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~15_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(4));

-- Location: LCCOMB_X24_Y4_N16
\inst12|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~16_combout\ = (\inst12|Counter_A\(5) & (\inst12|Add1~14\ & VCC)) # (!\inst12|Counter_A\(5) & (!\inst12|Add1~14\))
-- \inst12|Add1~17\ = CARRY((!\inst12|Counter_A\(5) & !\inst12|Add1~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(5),
	datad => VCC,
	cin => \inst12|Add1~14\,
	combout => \inst12|Add1~16_combout\,
	cout => \inst12|Add1~17\);

-- Location: LCCOMB_X25_Y7_N12
\inst12|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~10_combout\ = (\inst12|Period_A\(5) & (\inst12|Add2~9\ & VCC)) # (!\inst12|Period_A\(5) & (!\inst12|Add2~9\))
-- \inst12|Add2~11\ = CARRY((!\inst12|Period_A\(5) & !\inst12|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_A\(5),
	datad => VCC,
	cin => \inst12|Add2~9\,
	combout => \inst12|Add2~10_combout\,
	cout => \inst12|Add2~11\);

-- Location: LCCOMB_X25_Y4_N22
\inst12|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~18_combout\ = (\inst12|Equal15~3_combout\ & (((\inst12|Add2~10_combout\ & \inst12|Add1~0_combout\)))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~16_combout\) # ((\inst12|Add2~10_combout\ & \inst12|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~16_combout\,
	datac => \inst12|Add2~10_combout\,
	datad => \inst12|Add1~0_combout\,
	combout => \inst12|Add1~18_combout\);

-- Location: FF_X24_Y4_N13
\inst12|Counter_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~18_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(5));

-- Location: LCCOMB_X25_Y7_N14
\inst12|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~12_combout\ = (\inst12|Period_A\(6) & ((GND) # (!\inst12|Add2~11\))) # (!\inst12|Period_A\(6) & (\inst12|Add2~11\ $ (GND)))
-- \inst12|Add2~13\ = CARRY((\inst12|Period_A\(6)) # (!\inst12|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(6),
	datad => VCC,
	cin => \inst12|Add2~11\,
	combout => \inst12|Add2~12_combout\,
	cout => \inst12|Add2~13\);

-- Location: LCCOMB_X24_Y4_N18
\inst12|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~19_combout\ = (\inst12|Counter_A\(6) & ((GND) # (!\inst12|Add1~17\))) # (!\inst12|Counter_A\(6) & (\inst12|Add1~17\ $ (GND)))
-- \inst12|Add1~20\ = CARRY((\inst12|Counter_A\(6)) # (!\inst12|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(6),
	datad => VCC,
	cin => \inst12|Add1~17\,
	combout => \inst12|Add1~19_combout\,
	cout => \inst12|Add1~20\);

-- Location: LCCOMB_X25_Y4_N20
\inst12|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~21_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & (\inst12|Add2~12_combout\))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~19_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add2~12_combout\,
	datad => \inst12|Add1~19_combout\,
	combout => \inst12|Add1~21_combout\);

-- Location: FF_X24_Y4_N11
\inst12|Counter_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~21_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(6));

-- Location: LCCOMB_X24_Y4_N20
\inst12|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~22_combout\ = (\inst12|Counter_A\(7) & (\inst12|Add1~20\ & VCC)) # (!\inst12|Counter_A\(7) & (!\inst12|Add1~20\))
-- \inst12|Add1~23\ = CARRY((!\inst12|Counter_A\(7) & !\inst12|Add1~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_A\(7),
	datad => VCC,
	cin => \inst12|Add1~20\,
	combout => \inst12|Add1~22_combout\,
	cout => \inst12|Add1~23\);

-- Location: LCCOMB_X25_Y7_N16
\inst12|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~14_combout\ = (\inst12|Period_A\(7) & (\inst12|Add2~13\ & VCC)) # (!\inst12|Period_A\(7) & (!\inst12|Add2~13\))
-- \inst12|Add2~15\ = CARRY((!\inst12|Period_A\(7) & !\inst12|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(7),
	datad => VCC,
	cin => \inst12|Add2~13\,
	combout => \inst12|Add2~14_combout\,
	cout => \inst12|Add2~15\);

-- Location: LCCOMB_X25_Y4_N6
\inst12|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~24_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & ((\inst12|Add2~14_combout\)))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~22_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add1~22_combout\,
	datad => \inst12|Add2~14_combout\,
	combout => \inst12|Add1~24_combout\);

-- Location: FF_X24_Y4_N9
\inst12|Counter_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~24_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(7));

-- Location: LCCOMB_X25_Y4_N2
\inst12|Equal15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal15~1_combout\ = (!\inst12|Counter_A\(5) & (!\inst12|Counter_A\(6) & (!\inst12|Counter_A\(4) & !\inst12|Counter_A\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(5),
	datab => \inst12|Counter_A\(6),
	datac => \inst12|Counter_A\(4),
	datad => \inst12|Counter_A\(7),
	combout => \inst12|Equal15~1_combout\);

-- Location: LCCOMB_X25_Y4_N4
\inst12|Equal15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal15~2_combout\ = (!\inst12|Counter_A\(2) & (!\inst12|Counter_A\(1) & (!\inst12|Counter_A\(3) & !\inst12|Counter_A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(2),
	datab => \inst12|Counter_A\(1),
	datac => \inst12|Counter_A\(3),
	datad => \inst12|Counter_A\(0),
	combout => \inst12|Equal15~2_combout\);

-- Location: LCCOMB_X25_Y7_N18
\inst12|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~16_combout\ = (\inst12|Period_A\(8) & ((GND) # (!\inst12|Add2~15\))) # (!\inst12|Period_A\(8) & (\inst12|Add2~15\ $ (GND)))
-- \inst12|Add2~17\ = CARRY((\inst12|Period_A\(8)) # (!\inst12|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_A\(8),
	datad => VCC,
	cin => \inst12|Add2~15\,
	combout => \inst12|Add2~16_combout\,
	cout => \inst12|Add2~17\);

-- Location: LCCOMB_X25_Y7_N20
\inst12|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~18_combout\ = (\inst12|Period_A\(9) & (\inst12|Add2~17\ & VCC)) # (!\inst12|Period_A\(9) & (!\inst12|Add2~17\))
-- \inst12|Add2~19\ = CARRY((!\inst12|Period_A\(9) & !\inst12|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_A\(9),
	datad => VCC,
	cin => \inst12|Add2~17\,
	combout => \inst12|Add2~18_combout\,
	cout => \inst12|Add2~19\);

-- Location: LCCOMB_X24_Y4_N22
\inst12|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~25_combout\ = (\inst12|Counter_A\(8) & ((GND) # (!\inst12|Add1~23\))) # (!\inst12|Counter_A\(8) & (\inst12|Add1~23\ $ (GND)))
-- \inst12|Add1~26\ = CARRY((\inst12|Counter_A\(8)) # (!\inst12|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(8),
	datad => VCC,
	cin => \inst12|Add1~23\,
	combout => \inst12|Add1~25_combout\,
	cout => \inst12|Add1~26\);

-- Location: LCCOMB_X25_Y4_N30
\inst12|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~27_combout\ = (\inst12|Add2~16_combout\ & ((\inst12|Add1~0_combout\) # ((!\inst12|Equal15~3_combout\ & \inst12|Add1~25_combout\)))) # (!\inst12|Add2~16_combout\ & (((!\inst12|Equal15~3_combout\ & \inst12|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add2~16_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Equal15~3_combout\,
	datad => \inst12|Add1~25_combout\,
	combout => \inst12|Add1~27_combout\);

-- Location: FF_X24_Y4_N31
\inst12|Counter_A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|Add1~27_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(8));

-- Location: LCCOMB_X24_Y4_N24
\inst12|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~28_combout\ = (\inst12|Counter_A\(9) & (\inst12|Add1~26\ & VCC)) # (!\inst12|Counter_A\(9) & (!\inst12|Add1~26\))
-- \inst12|Add1~29\ = CARRY((!\inst12|Counter_A\(9) & !\inst12|Add1~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(9),
	datad => VCC,
	cin => \inst12|Add1~26\,
	combout => \inst12|Add1~28_combout\,
	cout => \inst12|Add1~29\);

-- Location: LCCOMB_X24_Y4_N4
\inst12|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~30_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & (\inst12|Add2~18_combout\))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~28_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add2~18_combout\,
	datad => \inst12|Add1~28_combout\,
	combout => \inst12|Add1~30_combout\);

-- Location: FF_X24_Y4_N5
\inst12|Counter_A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add1~30_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(9));

-- Location: LCCOMB_X24_Y4_N26
\inst12|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~31_combout\ = (\inst12|Counter_A\(10) & ((GND) # (!\inst12|Add1~29\))) # (!\inst12|Counter_A\(10) & (\inst12|Add1~29\ $ (GND)))
-- \inst12|Add1~32\ = CARRY((\inst12|Counter_A\(10)) # (!\inst12|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_A\(10),
	datad => VCC,
	cin => \inst12|Add1~29\,
	combout => \inst12|Add1~31_combout\,
	cout => \inst12|Add1~32\);

-- Location: LCCOMB_X25_Y7_N22
\inst12|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~20_combout\ = (\inst12|Period_A\(10) & ((GND) # (!\inst12|Add2~19\))) # (!\inst12|Period_A\(10) & (\inst12|Add2~19\ $ (GND)))
-- \inst12|Add2~21\ = CARRY((\inst12|Period_A\(10)) # (!\inst12|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_A\(10),
	datad => VCC,
	cin => \inst12|Add2~19\,
	combout => \inst12|Add2~20_combout\,
	cout => \inst12|Add2~21\);

-- Location: LCCOMB_X24_Y4_N2
\inst12|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~33_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & ((\inst12|Add2~20_combout\)))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~31_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add1~31_combout\,
	datad => \inst12|Add2~20_combout\,
	combout => \inst12|Add1~33_combout\);

-- Location: FF_X24_Y4_N3
\inst12|Counter_A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add1~33_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(10));

-- Location: FF_X24_Y4_N1
\inst12|Counter_A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add1~36_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_A\(11));

-- Location: LCCOMB_X25_Y4_N16
\inst12|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal15~0_combout\ = (!\inst12|Counter_A\(10) & (!\inst12|Counter_A\(9) & (!\inst12|Counter_A\(11) & !\inst12|Counter_A\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_A\(10),
	datab => \inst12|Counter_A\(9),
	datac => \inst12|Counter_A\(11),
	datad => \inst12|Counter_A\(8),
	combout => \inst12|Equal15~0_combout\);

-- Location: LCCOMB_X25_Y4_N26
\inst12|Equal15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal15~3_combout\ = (\inst12|Equal15~1_combout\ & (\inst12|Equal15~2_combout\ & \inst12|Equal15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Equal15~1_combout\,
	datac => \inst12|Equal15~2_combout\,
	datad => \inst12|Equal15~0_combout\,
	combout => \inst12|Equal15~3_combout\);

-- Location: LCCOMB_X25_Y7_N24
\inst12|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add2~22_combout\ = \inst12|Period_A\(11) $ (!\inst12|Add2~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_A\(11),
	cin => \inst12|Add2~21\,
	combout => \inst12|Add2~22_combout\);

-- Location: LCCOMB_X24_Y4_N28
\inst12|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~34_combout\ = \inst12|Counter_A\(11) $ (!\inst12|Add1~32\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_A\(11),
	cin => \inst12|Add1~32\,
	combout => \inst12|Add1~34_combout\);

-- Location: LCCOMB_X24_Y4_N0
\inst12|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add1~36_combout\ = (\inst12|Equal15~3_combout\ & (\inst12|Add1~0_combout\ & (\inst12|Add2~22_combout\))) # (!\inst12|Equal15~3_combout\ & ((\inst12|Add1~34_combout\) # ((\inst12|Add1~0_combout\ & \inst12|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal15~3_combout\,
	datab => \inst12|Add1~0_combout\,
	datac => \inst12|Add2~22_combout\,
	datad => \inst12|Add1~34_combout\,
	combout => \inst12|Add1~36_combout\);

-- Location: LCCOMB_X24_Y4_N30
\inst12|Freq_A~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_A~2_combout\ = (!\inst12|Add1~36_combout\ & (!\inst12|Add1~30_combout\ & (!\inst12|Add1~27_combout\ & !\inst12|Add1~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add1~36_combout\,
	datab => \inst12|Add1~30_combout\,
	datac => \inst12|Add1~27_combout\,
	datad => \inst12|Add1~33_combout\,
	combout => \inst12|Freq_A~2_combout\);

-- Location: LCCOMB_X22_Y5_N10
\inst12|Freq_A~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_A~3_combout\ = (\inst12|process_2~0_combout\ & \inst12|Freq_A~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|process_2~0_combout\,
	datad => \inst12|Freq_A~2_combout\,
	combout => \inst12|Freq_A~3_combout\);

-- Location: LCCOMB_X25_Y4_N0
\inst12|Freq_A~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_A~1_combout\ = (!\inst12|Add1~24_combout\ & (!\inst12|Add1~15_combout\ & (!\inst12|Add1~18_combout\ & !\inst12|Add1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add1~24_combout\,
	datab => \inst12|Add1~15_combout\,
	datac => \inst12|Add1~18_combout\,
	datad => \inst12|Add1~21_combout\,
	combout => \inst12|Freq_A~1_combout\);

-- Location: LCCOMB_X25_Y4_N18
\inst12|Freq_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_A~0_combout\ = (!\inst12|Add1~3_combout\ & (!\inst12|Add1~6_combout\ & (!\inst12|Add1~9_combout\ & !\inst12|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add1~3_combout\,
	datab => \inst12|Add1~6_combout\,
	datac => \inst12|Add1~9_combout\,
	datad => \inst12|Add1~12_combout\,
	combout => \inst12|Freq_A~0_combout\);

-- Location: LCCOMB_X22_Y5_N16
\inst12|Freq_A~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_A~4_combout\ = \inst12|Freq_A~q\ $ (((\inst12|Freq_A~3_combout\ & (\inst12|Freq_A~1_combout\ & \inst12|Freq_A~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Freq_A~3_combout\,
	datab => \inst12|Freq_A~1_combout\,
	datac => \inst12|Freq_A~q\,
	datad => \inst12|Freq_A~0_combout\,
	combout => \inst12|Freq_A~4_combout\);

-- Location: FF_X22_Y5_N17
\inst12|Freq_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Freq_A~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Freq_A~q\);

-- Location: LCCOMB_X22_Y5_N14
\inst12|process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_5~1_combout\ = (\inst12|Enable\(0) & (((\inst12|Enable\(3)) # (\inst12|Freq_N~q\)))) # (!\inst12|Enable\(0) & (\inst12|Freq_A~q\ & ((\inst12|Enable\(3)) # (\inst12|Freq_N~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Enable\(0),
	datab => \inst12|Freq_A~q\,
	datac => \inst12|Enable\(3),
	datad => \inst12|Freq_N~q\,
	combout => \inst12|process_5~1_combout\);

-- Location: LCCOMB_X24_Y6_N22
\inst12|OUT_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~0_combout\ = (!\inst12|Volume_A\(4) & (\inst12|Volume_A\(1) & (\inst12|Volume_A\(3) & \inst12|Volume_A\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(4),
	datab => \inst12|Volume_A\(1),
	datac => \inst12|Volume_A\(3),
	datad => \inst12|Volume_A\(2),
	combout => \inst12|OUT_A~0_combout\);

-- Location: LCCOMB_X18_Y3_N0
\inst12|OUT_A~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~1_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|OUT_A~0_combout\) # ((\inst12|OUT_B~1_combout\ & \inst12|Volume_A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_5~1_combout\,
	datab => \inst12|OUT_B~1_combout\,
	datac => \inst12|Volume_A\(4),
	datad => \inst12|OUT_A~0_combout\,
	combout => \inst12|OUT_A~1_combout\);

-- Location: FF_X18_Y3_N1
\inst12|OUT_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_A~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(7));

-- Location: LCCOMB_X16_Y6_N2
\inst12|Volume_E~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Volume_E~4_combout\ = (\inst12|Shape\(3) & (!\inst12|process_4~0_combout\ & (!\inst12|Add11~18_combout\ & \inst12|process_4~8_combout\))) # (!\inst12|Shape\(3) & ((\inst12|process_4~0_combout\) # ((\inst12|Add11~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Shape\(3),
	datab => \inst12|process_4~0_combout\,
	datac => \inst12|Add11~18_combout\,
	datad => \inst12|process_4~8_combout\,
	combout => \inst12|Volume_E~4_combout\);

-- Location: LCCOMB_X16_Y6_N24
\inst12|Volume_E~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Volume_E~5_combout\ = (\inst12|Shape\(3) & (\inst12|Shape\(2) $ (\inst12|Add11~24_combout\ $ (!\inst12|Volume_E~4_combout\)))) # (!\inst12|Shape\(3) & (\inst12|Volume_E~4_combout\ & (\inst12|Shape\(2) $ (!\inst12|Add11~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Shape\(2),
	datab => \inst12|Shape\(3),
	datac => \inst12|Add11~24_combout\,
	datad => \inst12|Volume_E~4_combout\,
	combout => \inst12|Volume_E~5_combout\);

-- Location: FF_X16_Y6_N25
\inst12|Volume_E[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Volume_E~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Volume_E\(0));

-- Location: LCCOMB_X17_Y4_N30
\inst12|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux94~0_combout\ = (\inst12|Volume_E\(2) & (\inst12|Volume_E\(3) & ((\inst12|Volume_E\(0)) # (!\inst12|Volume_E\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_E\(2),
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(0),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|Mux94~0_combout\);

-- Location: LCCOMB_X24_Y6_N26
\inst12|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux86~0_combout\ = (\inst12|Volume_A\(3) & (\inst12|Volume_A\(2) & ((\inst12|Volume_A\(0)) # (!\inst12|Volume_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(3),
	datab => \inst12|Volume_A\(0),
	datac => \inst12|Volume_A\(1),
	datad => \inst12|Volume_A\(2),
	combout => \inst12|Mux86~0_combout\);

-- Location: LCCOMB_X17_Y4_N28
\inst12|OUT_A~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~2_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|Volume_A\(4) & (\inst12|Mux94~0_combout\)) # (!\inst12|Volume_A\(4) & ((\inst12|Mux86~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux94~0_combout\,
	datab => \inst12|Mux86~0_combout\,
	datac => \inst12|Volume_A\(4),
	datad => \inst12|process_5~1_combout\,
	combout => \inst12|OUT_A~2_combout\);

-- Location: FF_X18_Y3_N29
\inst12|OUT_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_A~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(6));

-- Location: LCCOMB_X24_Y6_N6
\inst12|Mux101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux101~0_combout\ = (\inst12|Volume_B\(3) & (\inst12|Volume_B\(2) & ((\inst12|Volume_B\(0)) # (!\inst12|Volume_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(0),
	datab => \inst12|Volume_B\(3),
	datac => \inst12|Volume_B\(2),
	datad => \inst12|Volume_B\(1),
	combout => \inst12|Mux101~0_combout\);

-- Location: LCCOMB_X17_Y3_N30
\inst12|OUT_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~3_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|Volume_B\(4) & (\inst12|Mux94~0_combout\)) # (!\inst12|Volume_B\(4) & ((\inst12|Mux101~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(4),
	datab => \inst12|Mux94~0_combout\,
	datac => \inst12|process_5~0_combout\,
	datad => \inst12|Mux101~0_combout\,
	combout => \inst12|OUT_B~3_combout\);

-- Location: FF_X17_Y3_N31
\inst12|OUT_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(6));

-- Location: LCCOMB_X17_Y4_N10
\inst12|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux95~0_combout\ = (\inst12|Volume_E\(3) & ((\inst12|Volume_E\(1)) # ((\inst12|Volume_E\(2) & \inst12|Volume_E\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_E\(2),
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(0),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|Mux95~0_combout\);

-- Location: LCCOMB_X24_Y6_N16
\inst12|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux87~0_combout\ = (\inst12|Volume_A\(3) & ((\inst12|Volume_A\(1)) # ((\inst12|Volume_A\(0) & \inst12|Volume_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(3),
	datab => \inst12|Volume_A\(0),
	datac => \inst12|Volume_A\(1),
	datad => \inst12|Volume_A\(2),
	combout => \inst12|Mux87~0_combout\);

-- Location: LCCOMB_X17_Y4_N4
\inst12|OUT_A~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~3_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|Volume_A\(4) & (\inst12|Mux95~0_combout\)) # (!\inst12|Volume_A\(4) & ((\inst12|Mux87~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux95~0_combout\,
	datab => \inst12|process_5~1_combout\,
	datac => \inst12|Volume_A\(4),
	datad => \inst12|Mux87~0_combout\,
	combout => \inst12|OUT_A~3_combout\);

-- Location: FF_X18_Y3_N27
\inst12|OUT_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_A~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(5));

-- Location: LCCOMB_X24_Y6_N10
\inst12|Mux102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux102~0_combout\ = (\inst12|Volume_B\(3) & ((\inst12|Volume_B\(1)) # ((\inst12|Volume_B\(2) & \inst12|Volume_B\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(2),
	datab => \inst12|Volume_B\(3),
	datac => \inst12|Volume_B\(0),
	datad => \inst12|Volume_B\(1),
	combout => \inst12|Mux102~0_combout\);

-- Location: LCCOMB_X18_Y3_N2
\inst12|OUT_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~4_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|Volume_B\(4) & (\inst12|Mux95~0_combout\)) # (!\inst12|Volume_B\(4) & ((\inst12|Mux102~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux95~0_combout\,
	datab => \inst12|Mux102~0_combout\,
	datac => \inst12|process_5~0_combout\,
	datad => \inst12|Volume_B\(4),
	combout => \inst12|OUT_B~4_combout\);

-- Location: FF_X18_Y3_N3
\inst12|OUT_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(5));

-- Location: LCCOMB_X17_Y4_N22
\inst12|Mux96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux96~0_combout\ = (\inst12|Volume_E\(3) & ((\inst12|Volume_E\(2)) # ((\inst12|Volume_E\(0)) # (!\inst12|Volume_E\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_E\(2),
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(0),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|Mux96~0_combout\);

-- Location: LCCOMB_X25_Y6_N4
\inst12|Mux103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux103~0_combout\ = (\inst12|Volume_B\(3) & ((\inst12|Volume_B\(0)) # ((\inst12|Volume_B\(2)) # (!\inst12|Volume_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(0),
	datab => \inst12|Volume_B\(2),
	datac => \inst12|Volume_B\(1),
	datad => \inst12|Volume_B\(3),
	combout => \inst12|Mux103~0_combout\);

-- Location: LCCOMB_X18_Y3_N8
\inst12|OUT_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~5_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|Volume_B\(4) & (\inst12|Mux96~0_combout\)) # (!\inst12|Volume_B\(4) & ((\inst12|Mux103~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux96~0_combout\,
	datab => \inst12|process_5~0_combout\,
	datac => \inst12|Mux103~0_combout\,
	datad => \inst12|Volume_B\(4),
	combout => \inst12|OUT_B~5_combout\);

-- Location: FF_X18_Y3_N9
\inst12|OUT_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(4));

-- Location: LCCOMB_X24_Y6_N14
\inst12|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux88~0_combout\ = (\inst12|Volume_A\(3) & ((\inst12|Volume_A\(0)) # ((\inst12|Volume_A\(2)) # (!\inst12|Volume_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(3),
	datab => \inst12|Volume_A\(0),
	datac => \inst12|Volume_A\(1),
	datad => \inst12|Volume_A\(2),
	combout => \inst12|Mux88~0_combout\);

-- Location: LCCOMB_X17_Y4_N12
\inst12|OUT_A~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~4_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|Volume_A\(4) & (\inst12|Mux96~0_combout\)) # (!\inst12|Volume_A\(4) & ((\inst12|Mux88~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(4),
	datab => \inst12|Mux96~0_combout\,
	datac => \inst12|Mux88~0_combout\,
	datad => \inst12|process_5~1_combout\,
	combout => \inst12|OUT_A~4_combout\);

-- Location: FF_X18_Y3_N25
\inst12|OUT_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_A~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(4));

-- Location: LCCOMB_X24_Y6_N28
\inst12|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux89~0_combout\ = (\inst12|Volume_A\(3) & ((\inst12|Volume_A\(0)) # (\inst12|Volume_A\(1) $ (\inst12|Volume_A\(2))))) # (!\inst12|Volume_A\(3) & (((\inst12|Volume_A\(1) & \inst12|Volume_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(3),
	datab => \inst12|Volume_A\(0),
	datac => \inst12|Volume_A\(1),
	datad => \inst12|Volume_A\(2),
	combout => \inst12|Mux89~0_combout\);

-- Location: LCCOMB_X17_Y4_N14
\inst12|Mux97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux97~0_combout\ = (\inst12|Volume_E\(3) & ((\inst12|Volume_E\(0)) # (\inst12|Volume_E\(2) $ (\inst12|Volume_E\(1))))) # (!\inst12|Volume_E\(3) & (\inst12|Volume_E\(2) & (\inst12|Volume_E\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_E\(2),
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(0),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|Mux97~0_combout\);

-- Location: LCCOMB_X17_Y4_N8
\inst12|OUT_A~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~5_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|Volume_A\(4) & ((\inst12|Mux97~0_combout\))) # (!\inst12|Volume_A\(4) & (\inst12|Mux89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux89~0_combout\,
	datab => \inst12|Mux97~0_combout\,
	datac => \inst12|Volume_A\(4),
	datad => \inst12|process_5~1_combout\,
	combout => \inst12|OUT_A~5_combout\);

-- Location: FF_X18_Y3_N23
\inst12|OUT_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_A~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(3));

-- Location: LCCOMB_X24_Y6_N20
\inst12|Mux104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux104~0_combout\ = (\inst12|Volume_B\(3) & ((\inst12|Volume_B\(0)) # (\inst12|Volume_B\(2) $ (\inst12|Volume_B\(1))))) # (!\inst12|Volume_B\(3) & (\inst12|Volume_B\(2) & (\inst12|Volume_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(2),
	datab => \inst12|Volume_B\(3),
	datac => \inst12|Volume_B\(1),
	datad => \inst12|Volume_B\(0),
	combout => \inst12|Mux104~0_combout\);

-- Location: LCCOMB_X18_Y3_N14
\inst12|OUT_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~6_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|Volume_B\(4) & (\inst12|Mux97~0_combout\)) # (!\inst12|Volume_B\(4) & ((\inst12|Mux104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux97~0_combout\,
	datab => \inst12|Mux104~0_combout\,
	datac => \inst12|process_5~0_combout\,
	datad => \inst12|Volume_B\(4),
	combout => \inst12|OUT_B~6_combout\);

-- Location: FF_X18_Y3_N15
\inst12|OUT_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(3));

-- Location: LCCOMB_X17_Y4_N6
\inst12|Mux98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux98~0_combout\ = (\inst12|Volume_E\(2) & ((\inst12|Volume_E\(0)) # (\inst12|Volume_E\(1) $ (!\inst12|Volume_E\(3))))) # (!\inst12|Volume_E\(2) & (((\inst12|Volume_E\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_E\(2),
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(0),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|Mux98~0_combout\);

-- Location: LCCOMB_X24_Y6_N18
\inst12|Mux105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux105~0_combout\ = (\inst12|Volume_B\(2) & ((\inst12|Volume_B\(0)) # (\inst12|Volume_B\(3) $ (!\inst12|Volume_B\(1))))) # (!\inst12|Volume_B\(2) & (((\inst12|Volume_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(0),
	datab => \inst12|Volume_B\(3),
	datac => \inst12|Volume_B\(2),
	datad => \inst12|Volume_B\(1),
	combout => \inst12|Mux105~0_combout\);

-- Location: LCCOMB_X18_Y3_N4
\inst12|OUT_B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~7_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|Volume_B\(4) & (\inst12|Mux98~0_combout\)) # (!\inst12|Volume_B\(4) & ((\inst12|Mux105~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(4),
	datab => \inst12|Mux98~0_combout\,
	datac => \inst12|process_5~0_combout\,
	datad => \inst12|Mux105~0_combout\,
	combout => \inst12|OUT_B~7_combout\);

-- Location: FF_X18_Y3_N5
\inst12|OUT_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(2));

-- Location: LCCOMB_X24_Y6_N0
\inst12|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux90~0_combout\ = (\inst12|Volume_A\(2) & ((\inst12|Volume_A\(0)) # (\inst12|Volume_A\(3) $ (!\inst12|Volume_A\(1))))) # (!\inst12|Volume_A\(2) & (\inst12|Volume_A\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(3),
	datab => \inst12|Volume_A\(1),
	datac => \inst12|Volume_A\(0),
	datad => \inst12|Volume_A\(2),
	combout => \inst12|Mux90~0_combout\);

-- Location: LCCOMB_X17_Y4_N16
\inst12|OUT_A~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~6_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|Volume_A\(4) & (\inst12|Mux98~0_combout\)) # (!\inst12|Volume_A\(4) & ((\inst12|Mux90~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux98~0_combout\,
	datab => \inst12|process_5~1_combout\,
	datac => \inst12|Volume_A\(4),
	datad => \inst12|Mux90~0_combout\,
	combout => \inst12|OUT_A~6_combout\);

-- Location: FF_X18_Y3_N21
\inst12|OUT_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_A~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(2));

-- Location: LCCOMB_X17_Y4_N26
\inst12|Mux99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux99~0_combout\ = (\inst12|Volume_E\(1) & (((\inst12|Volume_E\(0)) # (!\inst12|Volume_E\(3))))) # (!\inst12|Volume_E\(1) & ((\inst12|Volume_E\(3)) # ((\inst12|Volume_E\(2) & \inst12|Volume_E\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_E\(2),
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(0),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|Mux99~0_combout\);

-- Location: LCCOMB_X25_Y6_N30
\inst12|Mux106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux106~0_combout\ = (\inst12|Volume_B\(0) & ((\inst12|Volume_B\(2)) # ((\inst12|Volume_B\(1)) # (\inst12|Volume_B\(3))))) # (!\inst12|Volume_B\(0) & ((\inst12|Volume_B\(1) $ (\inst12|Volume_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(0),
	datab => \inst12|Volume_B\(2),
	datac => \inst12|Volume_B\(1),
	datad => \inst12|Volume_B\(3),
	combout => \inst12|Mux106~0_combout\);

-- Location: LCCOMB_X18_Y3_N10
\inst12|OUT_B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~8_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|Volume_B\(4) & (\inst12|Mux99~0_combout\)) # (!\inst12|Volume_B\(4) & ((\inst12|Mux106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux99~0_combout\,
	datab => \inst12|Mux106~0_combout\,
	datac => \inst12|process_5~0_combout\,
	datad => \inst12|Volume_B\(4),
	combout => \inst12|OUT_B~8_combout\);

-- Location: FF_X18_Y3_N11
\inst12|OUT_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~8_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(1));

-- Location: LCCOMB_X24_Y6_N24
\inst12|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux91~0_combout\ = (\inst12|Volume_A\(3) & (((\inst12|Volume_A\(0))) # (!\inst12|Volume_A\(1)))) # (!\inst12|Volume_A\(3) & ((\inst12|Volume_A\(1)) # ((\inst12|Volume_A\(2) & \inst12|Volume_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(3),
	datab => \inst12|Volume_A\(1),
	datac => \inst12|Volume_A\(2),
	datad => \inst12|Volume_A\(0),
	combout => \inst12|Mux91~0_combout\);

-- Location: LCCOMB_X17_Y4_N20
\inst12|OUT_A~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~7_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|Volume_A\(4) & (\inst12|Mux99~0_combout\)) # (!\inst12|Volume_A\(4) & ((\inst12|Mux91~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux99~0_combout\,
	datab => \inst12|process_5~1_combout\,
	datac => \inst12|Volume_A\(4),
	datad => \inst12|Mux91~0_combout\,
	combout => \inst12|OUT_A~7_combout\);

-- Location: FF_X18_Y3_N19
\inst12|OUT_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_A~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(1));

-- Location: LCCOMB_X25_Y6_N12
\inst12|Mux107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux107~0_combout\ = (\inst12|Volume_B\(0)) # ((\inst12|Volume_B\(2) & ((!\inst12|Volume_B\(3)))) # (!\inst12|Volume_B\(2) & (\inst12|Volume_B\(1) & \inst12|Volume_B\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_B\(0),
	datab => \inst12|Volume_B\(2),
	datac => \inst12|Volume_B\(1),
	datad => \inst12|Volume_B\(3),
	combout => \inst12|Mux107~0_combout\);

-- Location: LCCOMB_X17_Y4_N2
\inst12|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux116~0_combout\ = (\inst12|Volume_E\(0)) # ((\inst12|Volume_E\(2) & ((!\inst12|Volume_E\(3)))) # (!\inst12|Volume_E\(2) & (\inst12|Volume_E\(1) & \inst12|Volume_E\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_E\(2),
	datab => \inst12|Volume_E\(1),
	datac => \inst12|Volume_E\(0),
	datad => \inst12|Volume_E\(3),
	combout => \inst12|Mux116~0_combout\);

-- Location: LCCOMB_X18_Y3_N12
\inst12|OUT_B~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_B~9_combout\ = (\inst12|process_5~0_combout\ & ((\inst12|Volume_B\(4) & ((\inst12|Mux116~0_combout\))) # (!\inst12|Volume_B\(4) & (\inst12|Mux107~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux107~0_combout\,
	datab => \inst12|Mux116~0_combout\,
	datac => \inst12|process_5~0_combout\,
	datad => \inst12|Volume_B\(4),
	combout => \inst12|OUT_B~9_combout\);

-- Location: FF_X18_Y3_N13
\inst12|OUT_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_B~9_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_B\(0));

-- Location: LCCOMB_X24_Y6_N2
\inst12|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux92~0_combout\ = (\inst12|Volume_A\(0)) # ((\inst12|Volume_A\(3) & (\inst12|Volume_A\(1) & !\inst12|Volume_A\(2))) # (!\inst12|Volume_A\(3) & ((\inst12|Volume_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(3),
	datab => \inst12|Volume_A\(0),
	datac => \inst12|Volume_A\(1),
	datad => \inst12|Volume_A\(2),
	combout => \inst12|Mux92~0_combout\);

-- Location: LCCOMB_X18_Y3_N6
\inst12|OUT_A~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_A~8_combout\ = (\inst12|process_5~1_combout\ & ((\inst12|Volume_A\(4) & (\inst12|Mux116~0_combout\)) # (!\inst12|Volume_A\(4) & ((\inst12|Mux92~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_A\(4),
	datab => \inst12|Mux116~0_combout\,
	datac => \inst12|Mux92~0_combout\,
	datad => \inst12|process_5~1_combout\,
	combout => \inst12|OUT_A~8_combout\);

-- Location: FF_X18_Y3_N17
\inst12|OUT_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_A~8_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_A\(0));

-- Location: LCCOMB_X18_Y3_N16
\inst12|AUDIO_L[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[0]~0_combout\ = (\inst12|OUT_B\(0) & (\inst12|OUT_A\(0) $ (VCC))) # (!\inst12|OUT_B\(0) & (\inst12|OUT_A\(0) & VCC))
-- \inst12|AUDIO_L[0]~1\ = CARRY((\inst12|OUT_B\(0) & \inst12|OUT_A\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(0),
	datab => \inst12|OUT_A\(0),
	datad => VCC,
	combout => \inst12|AUDIO_L[0]~0_combout\,
	cout => \inst12|AUDIO_L[0]~1\);

-- Location: LCCOMB_X18_Y3_N18
\inst12|AUDIO_L[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[1]~2_combout\ = (\inst12|OUT_B\(1) & ((\inst12|OUT_A\(1) & (\inst12|AUDIO_L[0]~1\ & VCC)) # (!\inst12|OUT_A\(1) & (!\inst12|AUDIO_L[0]~1\)))) # (!\inst12|OUT_B\(1) & ((\inst12|OUT_A\(1) & (!\inst12|AUDIO_L[0]~1\)) # (!\inst12|OUT_A\(1) & 
-- ((\inst12|AUDIO_L[0]~1\) # (GND)))))
-- \inst12|AUDIO_L[1]~3\ = CARRY((\inst12|OUT_B\(1) & (!\inst12|OUT_A\(1) & !\inst12|AUDIO_L[0]~1\)) # (!\inst12|OUT_B\(1) & ((!\inst12|AUDIO_L[0]~1\) # (!\inst12|OUT_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(1),
	datab => \inst12|OUT_A\(1),
	datad => VCC,
	cin => \inst12|AUDIO_L[0]~1\,
	combout => \inst12|AUDIO_L[1]~2_combout\,
	cout => \inst12|AUDIO_L[1]~3\);

-- Location: LCCOMB_X18_Y3_N20
\inst12|AUDIO_L[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[2]~4_combout\ = ((\inst12|OUT_B\(2) $ (\inst12|OUT_A\(2) $ (!\inst12|AUDIO_L[1]~3\)))) # (GND)
-- \inst12|AUDIO_L[2]~5\ = CARRY((\inst12|OUT_B\(2) & ((\inst12|OUT_A\(2)) # (!\inst12|AUDIO_L[1]~3\))) # (!\inst12|OUT_B\(2) & (\inst12|OUT_A\(2) & !\inst12|AUDIO_L[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(2),
	datab => \inst12|OUT_A\(2),
	datad => VCC,
	cin => \inst12|AUDIO_L[1]~3\,
	combout => \inst12|AUDIO_L[2]~4_combout\,
	cout => \inst12|AUDIO_L[2]~5\);

-- Location: LCCOMB_X18_Y3_N22
\inst12|AUDIO_L[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[3]~6_combout\ = (\inst12|OUT_A\(3) & ((\inst12|OUT_B\(3) & (\inst12|AUDIO_L[2]~5\ & VCC)) # (!\inst12|OUT_B\(3) & (!\inst12|AUDIO_L[2]~5\)))) # (!\inst12|OUT_A\(3) & ((\inst12|OUT_B\(3) & (!\inst12|AUDIO_L[2]~5\)) # (!\inst12|OUT_B\(3) & 
-- ((\inst12|AUDIO_L[2]~5\) # (GND)))))
-- \inst12|AUDIO_L[3]~7\ = CARRY((\inst12|OUT_A\(3) & (!\inst12|OUT_B\(3) & !\inst12|AUDIO_L[2]~5\)) # (!\inst12|OUT_A\(3) & ((!\inst12|AUDIO_L[2]~5\) # (!\inst12|OUT_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_A\(3),
	datab => \inst12|OUT_B\(3),
	datad => VCC,
	cin => \inst12|AUDIO_L[2]~5\,
	combout => \inst12|AUDIO_L[3]~6_combout\,
	cout => \inst12|AUDIO_L[3]~7\);

-- Location: LCCOMB_X18_Y3_N24
\inst12|AUDIO_L[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[4]~8_combout\ = ((\inst12|OUT_B\(4) $ (\inst12|OUT_A\(4) $ (!\inst12|AUDIO_L[3]~7\)))) # (GND)
-- \inst12|AUDIO_L[4]~9\ = CARRY((\inst12|OUT_B\(4) & ((\inst12|OUT_A\(4)) # (!\inst12|AUDIO_L[3]~7\))) # (!\inst12|OUT_B\(4) & (\inst12|OUT_A\(4) & !\inst12|AUDIO_L[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(4),
	datab => \inst12|OUT_A\(4),
	datad => VCC,
	cin => \inst12|AUDIO_L[3]~7\,
	combout => \inst12|AUDIO_L[4]~8_combout\,
	cout => \inst12|AUDIO_L[4]~9\);

-- Location: LCCOMB_X18_Y3_N26
\inst12|AUDIO_L[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[5]~10_combout\ = (\inst12|OUT_A\(5) & ((\inst12|OUT_B\(5) & (\inst12|AUDIO_L[4]~9\ & VCC)) # (!\inst12|OUT_B\(5) & (!\inst12|AUDIO_L[4]~9\)))) # (!\inst12|OUT_A\(5) & ((\inst12|OUT_B\(5) & (!\inst12|AUDIO_L[4]~9\)) # (!\inst12|OUT_B\(5) & 
-- ((\inst12|AUDIO_L[4]~9\) # (GND)))))
-- \inst12|AUDIO_L[5]~11\ = CARRY((\inst12|OUT_A\(5) & (!\inst12|OUT_B\(5) & !\inst12|AUDIO_L[4]~9\)) # (!\inst12|OUT_A\(5) & ((!\inst12|AUDIO_L[4]~9\) # (!\inst12|OUT_B\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_A\(5),
	datab => \inst12|OUT_B\(5),
	datad => VCC,
	cin => \inst12|AUDIO_L[4]~9\,
	combout => \inst12|AUDIO_L[5]~10_combout\,
	cout => \inst12|AUDIO_L[5]~11\);

-- Location: LCCOMB_X18_Y3_N28
\inst12|AUDIO_L[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[6]~12_combout\ = ((\inst12|OUT_A\(6) $ (\inst12|OUT_B\(6) $ (!\inst12|AUDIO_L[5]~11\)))) # (GND)
-- \inst12|AUDIO_L[6]~13\ = CARRY((\inst12|OUT_A\(6) & ((\inst12|OUT_B\(6)) # (!\inst12|AUDIO_L[5]~11\))) # (!\inst12|OUT_A\(6) & (\inst12|OUT_B\(6) & !\inst12|AUDIO_L[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_A\(6),
	datab => \inst12|OUT_B\(6),
	datad => VCC,
	cin => \inst12|AUDIO_L[5]~11\,
	combout => \inst12|AUDIO_L[6]~12_combout\,
	cout => \inst12|AUDIO_L[6]~13\);

-- Location: LCCOMB_X18_Y3_N30
\inst12|AUDIO_L[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_L[7]~14_combout\ = \inst12|OUT_B\(7) $ (\inst12|AUDIO_L[6]~13\ $ (\inst12|OUT_A\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(7),
	datad => \inst12|OUT_A\(7),
	cin => \inst12|AUDIO_L[6]~13\,
	combout => \inst12|AUDIO_L[7]~14_combout\);

-- Location: LCCOMB_X19_Y3_N10
\inst6|SigmaLatch[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[0]~10_combout\ = (\inst12|AUDIO_L[0]~0_combout\ & (\inst6|SigmaLatch\(0) $ (VCC))) # (!\inst12|AUDIO_L[0]~0_combout\ & (\inst6|SigmaLatch\(0) & VCC))
-- \inst6|SigmaLatch[0]~11\ = CARRY((\inst12|AUDIO_L[0]~0_combout\ & \inst6|SigmaLatch\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|AUDIO_L[0]~0_combout\,
	datab => \inst6|SigmaLatch\(0),
	datad => VCC,
	combout => \inst6|SigmaLatch[0]~10_combout\,
	cout => \inst6|SigmaLatch[0]~11\);

-- Location: FF_X19_Y3_N11
\inst6|SigmaLatch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(0));

-- Location: LCCOMB_X19_Y3_N12
\inst6|SigmaLatch[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[1]~12_combout\ = (\inst6|SigmaLatch\(1) & ((\inst12|AUDIO_L[1]~2_combout\ & (\inst6|SigmaLatch[0]~11\ & VCC)) # (!\inst12|AUDIO_L[1]~2_combout\ & (!\inst6|SigmaLatch[0]~11\)))) # (!\inst6|SigmaLatch\(1) & ((\inst12|AUDIO_L[1]~2_combout\ 
-- & (!\inst6|SigmaLatch[0]~11\)) # (!\inst12|AUDIO_L[1]~2_combout\ & ((\inst6|SigmaLatch[0]~11\) # (GND)))))
-- \inst6|SigmaLatch[1]~13\ = CARRY((\inst6|SigmaLatch\(1) & (!\inst12|AUDIO_L[1]~2_combout\ & !\inst6|SigmaLatch[0]~11\)) # (!\inst6|SigmaLatch\(1) & ((!\inst6|SigmaLatch[0]~11\) # (!\inst12|AUDIO_L[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|SigmaLatch\(1),
	datab => \inst12|AUDIO_L[1]~2_combout\,
	datad => VCC,
	cin => \inst6|SigmaLatch[0]~11\,
	combout => \inst6|SigmaLatch[1]~12_combout\,
	cout => \inst6|SigmaLatch[1]~13\);

-- Location: FF_X19_Y3_N13
\inst6|SigmaLatch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(1));

-- Location: LCCOMB_X19_Y3_N14
\inst6|SigmaLatch[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[2]~14_combout\ = ((\inst6|SigmaLatch\(2) $ (\inst12|AUDIO_L[2]~4_combout\ $ (!\inst6|SigmaLatch[1]~13\)))) # (GND)
-- \inst6|SigmaLatch[2]~15\ = CARRY((\inst6|SigmaLatch\(2) & ((\inst12|AUDIO_L[2]~4_combout\) # (!\inst6|SigmaLatch[1]~13\))) # (!\inst6|SigmaLatch\(2) & (\inst12|AUDIO_L[2]~4_combout\ & !\inst6|SigmaLatch[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|SigmaLatch\(2),
	datab => \inst12|AUDIO_L[2]~4_combout\,
	datad => VCC,
	cin => \inst6|SigmaLatch[1]~13\,
	combout => \inst6|SigmaLatch[2]~14_combout\,
	cout => \inst6|SigmaLatch[2]~15\);

-- Location: FF_X19_Y3_N15
\inst6|SigmaLatch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(2));

-- Location: LCCOMB_X19_Y3_N16
\inst6|SigmaLatch[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[3]~16_combout\ = (\inst6|SigmaLatch\(3) & ((\inst12|AUDIO_L[3]~6_combout\ & (\inst6|SigmaLatch[2]~15\ & VCC)) # (!\inst12|AUDIO_L[3]~6_combout\ & (!\inst6|SigmaLatch[2]~15\)))) # (!\inst6|SigmaLatch\(3) & ((\inst12|AUDIO_L[3]~6_combout\ 
-- & (!\inst6|SigmaLatch[2]~15\)) # (!\inst12|AUDIO_L[3]~6_combout\ & ((\inst6|SigmaLatch[2]~15\) # (GND)))))
-- \inst6|SigmaLatch[3]~17\ = CARRY((\inst6|SigmaLatch\(3) & (!\inst12|AUDIO_L[3]~6_combout\ & !\inst6|SigmaLatch[2]~15\)) # (!\inst6|SigmaLatch\(3) & ((!\inst6|SigmaLatch[2]~15\) # (!\inst12|AUDIO_L[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|SigmaLatch\(3),
	datab => \inst12|AUDIO_L[3]~6_combout\,
	datad => VCC,
	cin => \inst6|SigmaLatch[2]~15\,
	combout => \inst6|SigmaLatch[3]~16_combout\,
	cout => \inst6|SigmaLatch[3]~17\);

-- Location: FF_X19_Y3_N17
\inst6|SigmaLatch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(3));

-- Location: LCCOMB_X19_Y3_N18
\inst6|SigmaLatch[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[4]~18_combout\ = ((\inst6|SigmaLatch\(4) $ (\inst12|AUDIO_L[4]~8_combout\ $ (!\inst6|SigmaLatch[3]~17\)))) # (GND)
-- \inst6|SigmaLatch[4]~19\ = CARRY((\inst6|SigmaLatch\(4) & ((\inst12|AUDIO_L[4]~8_combout\) # (!\inst6|SigmaLatch[3]~17\))) # (!\inst6|SigmaLatch\(4) & (\inst12|AUDIO_L[4]~8_combout\ & !\inst6|SigmaLatch[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|SigmaLatch\(4),
	datab => \inst12|AUDIO_L[4]~8_combout\,
	datad => VCC,
	cin => \inst6|SigmaLatch[3]~17\,
	combout => \inst6|SigmaLatch[4]~18_combout\,
	cout => \inst6|SigmaLatch[4]~19\);

-- Location: FF_X19_Y3_N19
\inst6|SigmaLatch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(4));

-- Location: LCCOMB_X19_Y3_N20
\inst6|SigmaLatch[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[5]~20_combout\ = (\inst12|AUDIO_L[5]~10_combout\ & ((\inst6|SigmaLatch\(5) & (\inst6|SigmaLatch[4]~19\ & VCC)) # (!\inst6|SigmaLatch\(5) & (!\inst6|SigmaLatch[4]~19\)))) # (!\inst12|AUDIO_L[5]~10_combout\ & ((\inst6|SigmaLatch\(5) & 
-- (!\inst6|SigmaLatch[4]~19\)) # (!\inst6|SigmaLatch\(5) & ((\inst6|SigmaLatch[4]~19\) # (GND)))))
-- \inst6|SigmaLatch[5]~21\ = CARRY((\inst12|AUDIO_L[5]~10_combout\ & (!\inst6|SigmaLatch\(5) & !\inst6|SigmaLatch[4]~19\)) # (!\inst12|AUDIO_L[5]~10_combout\ & ((!\inst6|SigmaLatch[4]~19\) # (!\inst6|SigmaLatch\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|AUDIO_L[5]~10_combout\,
	datab => \inst6|SigmaLatch\(5),
	datad => VCC,
	cin => \inst6|SigmaLatch[4]~19\,
	combout => \inst6|SigmaLatch[5]~20_combout\,
	cout => \inst6|SigmaLatch[5]~21\);

-- Location: FF_X19_Y3_N21
\inst6|SigmaLatch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(5));

-- Location: LCCOMB_X19_Y3_N22
\inst6|SigmaLatch[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[6]~22_combout\ = ((\inst6|SigmaLatch\(6) $ (\inst12|AUDIO_L[6]~12_combout\ $ (!\inst6|SigmaLatch[5]~21\)))) # (GND)
-- \inst6|SigmaLatch[6]~23\ = CARRY((\inst6|SigmaLatch\(6) & ((\inst12|AUDIO_L[6]~12_combout\) # (!\inst6|SigmaLatch[5]~21\))) # (!\inst6|SigmaLatch\(6) & (\inst12|AUDIO_L[6]~12_combout\ & !\inst6|SigmaLatch[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|SigmaLatch\(6),
	datab => \inst12|AUDIO_L[6]~12_combout\,
	datad => VCC,
	cin => \inst6|SigmaLatch[5]~21\,
	combout => \inst6|SigmaLatch[6]~22_combout\,
	cout => \inst6|SigmaLatch[6]~23\);

-- Location: FF_X19_Y3_N23
\inst6|SigmaLatch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(6));

-- Location: LCCOMB_X19_Y3_N24
\inst6|SigmaLatch[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[7]~24_combout\ = (\inst6|SigmaLatch\(7) & ((\inst12|AUDIO_L[7]~14_combout\ & (\inst6|SigmaLatch[6]~23\ & VCC)) # (!\inst12|AUDIO_L[7]~14_combout\ & (!\inst6|SigmaLatch[6]~23\)))) # (!\inst6|SigmaLatch\(7) & 
-- ((\inst12|AUDIO_L[7]~14_combout\ & (!\inst6|SigmaLatch[6]~23\)) # (!\inst12|AUDIO_L[7]~14_combout\ & ((\inst6|SigmaLatch[6]~23\) # (GND)))))
-- \inst6|SigmaLatch[7]~25\ = CARRY((\inst6|SigmaLatch\(7) & (!\inst12|AUDIO_L[7]~14_combout\ & !\inst6|SigmaLatch[6]~23\)) # (!\inst6|SigmaLatch\(7) & ((!\inst6|SigmaLatch[6]~23\) # (!\inst12|AUDIO_L[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|SigmaLatch\(7),
	datab => \inst12|AUDIO_L[7]~14_combout\,
	datad => VCC,
	cin => \inst6|SigmaLatch[6]~23\,
	combout => \inst6|SigmaLatch[7]~24_combout\,
	cout => \inst6|SigmaLatch[7]~25\);

-- Location: FF_X19_Y3_N25
\inst6|SigmaLatch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(7));

-- Location: LCCOMB_X19_Y3_N26
\inst6|SigmaLatch[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[8]~26_combout\ = ((\inst6|SigmaLatch\(8) $ (\inst6|SigmaLatch\(9) $ (!\inst6|SigmaLatch[7]~25\)))) # (GND)
-- \inst6|SigmaLatch[8]~27\ = CARRY((\inst6|SigmaLatch\(8) & ((\inst6|SigmaLatch\(9)) # (!\inst6|SigmaLatch[7]~25\))) # (!\inst6|SigmaLatch\(8) & (\inst6|SigmaLatch\(9) & !\inst6|SigmaLatch[7]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|SigmaLatch\(8),
	datab => \inst6|SigmaLatch\(9),
	datad => VCC,
	cin => \inst6|SigmaLatch[7]~25\,
	combout => \inst6|SigmaLatch[8]~26_combout\,
	cout => \inst6|SigmaLatch[8]~27\);

-- Location: FF_X19_Y3_N27
\inst6|SigmaLatch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(8));

-- Location: LCCOMB_X19_Y3_N28
\inst6|SigmaLatch[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|SigmaLatch[9]~28_combout\ = \inst6|SigmaLatch[8]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|SigmaLatch[8]~27\,
	combout => \inst6|SigmaLatch[9]~28_combout\);

-- Location: FF_X19_Y3_N29
\inst6|SigmaLatch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|SigmaLatch[9]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|SigmaLatch\(9));

-- Location: LCCOMB_X19_Y3_N4
\inst6|DACout~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|DACout~feeder_combout\ = \inst6|SigmaLatch\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|SigmaLatch\(9),
	combout => \inst6|DACout~feeder_combout\);

-- Location: FF_X19_Y3_N5
\inst6|DACout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|DACout~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|DACout~q\);

-- Location: LCCOMB_X24_Y10_N28
\inst12|OUT_C~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~0_combout\ = (\inst12|Volume_C\(3) & (\inst12|Volume_C\(1) & (!\inst12|Volume_C\(4) & \inst12|Volume_C\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(3),
	datab => \inst12|Volume_C\(1),
	datac => \inst12|Volume_C\(4),
	datad => \inst12|Volume_C\(2),
	combout => \inst12|OUT_C~0_combout\);

-- Location: FF_X19_Y5_N7
\inst12|Counter_C[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(0));

-- Location: LCCOMB_X18_Y5_N2
\inst12|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~1_combout\ = \inst12|Counter_C\(0) $ (VCC)
-- \inst12|Add5~2\ = CARRY(\inst12|Counter_C\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(0),
	datad => VCC,
	combout => \inst12|Add5~1_combout\,
	cout => \inst12|Add5~2\);

-- Location: LCCOMB_X22_Y7_N26
\inst12|Equal22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal22~1_combout\ = (!\inst12|Period_C\(4) & (!\inst12|Period_C\(7) & (!\inst12|Period_C\(5) & !\inst12|Period_C\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(4),
	datab => \inst12|Period_C\(7),
	datac => \inst12|Period_C\(5),
	datad => \inst12|Period_C\(6),
	combout => \inst12|Equal22~1_combout\);

-- Location: LCCOMB_X22_Y7_N0
\inst12|Equal22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal22~2_combout\ = (!\inst12|Period_C\(1) & (!\inst12|Period_C\(0) & (!\inst12|Period_C\(2) & !\inst12|Period_C\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(1),
	datab => \inst12|Period_C\(0),
	datac => \inst12|Period_C\(2),
	datad => \inst12|Period_C\(3),
	combout => \inst12|Equal22~2_combout\);

-- Location: LCCOMB_X23_Y7_N4
\inst12|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal22~0_combout\ = (!\inst12|Period_C\(8) & (!\inst12|Period_C\(9) & (!\inst12|Period_C\(11) & !\inst12|Period_C\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(8),
	datab => \inst12|Period_C\(9),
	datac => \inst12|Period_C\(11),
	datad => \inst12|Period_C\(10),
	combout => \inst12|Equal22~0_combout\);

-- Location: LCCOMB_X22_Y7_N2
\inst12|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~0_combout\ = \inst12|Period_C\(0) $ (VCC)
-- \inst12|Add6~1\ = CARRY(\inst12|Period_C\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_C\(0),
	datad => VCC,
	combout => \inst12|Add6~0_combout\,
	cout => \inst12|Add6~1\);

-- Location: LCCOMB_X22_Y7_N4
\inst12|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~2_combout\ = (\inst12|Period_C\(1) & (\inst12|Add6~1\ & VCC)) # (!\inst12|Period_C\(1) & (!\inst12|Add6~1\))
-- \inst12|Add6~3\ = CARRY((!\inst12|Period_C\(1) & !\inst12|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_C\(1),
	datad => VCC,
	cin => \inst12|Add6~1\,
	combout => \inst12|Add6~2_combout\,
	cout => \inst12|Add6~3\);

-- Location: LCCOMB_X22_Y7_N6
\inst12|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~4_combout\ = (\inst12|Period_C\(2) & ((GND) # (!\inst12|Add6~3\))) # (!\inst12|Period_C\(2) & (\inst12|Add6~3\ $ (GND)))
-- \inst12|Add6~5\ = CARRY((\inst12|Period_C\(2)) # (!\inst12|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(2),
	datad => VCC,
	cin => \inst12|Add6~3\,
	combout => \inst12|Add6~4_combout\,
	cout => \inst12|Add6~5\);

-- Location: LCCOMB_X22_Y7_N8
\inst12|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~6_combout\ = (\inst12|Period_C\(3) & (\inst12|Add6~5\ & VCC)) # (!\inst12|Period_C\(3) & (!\inst12|Add6~5\))
-- \inst12|Add6~7\ = CARRY((!\inst12|Period_C\(3) & !\inst12|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(3),
	datad => VCC,
	cin => \inst12|Add6~5\,
	combout => \inst12|Add6~6_combout\,
	cout => \inst12|Add6~7\);

-- Location: LCCOMB_X22_Y7_N10
\inst12|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~8_combout\ = (\inst12|Period_C\(4) & ((GND) # (!\inst12|Add6~7\))) # (!\inst12|Period_C\(4) & (\inst12|Add6~7\ $ (GND)))
-- \inst12|Add6~9\ = CARRY((\inst12|Period_C\(4)) # (!\inst12|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(4),
	datad => VCC,
	cin => \inst12|Add6~7\,
	combout => \inst12|Add6~8_combout\,
	cout => \inst12|Add6~9\);

-- Location: LCCOMB_X22_Y7_N12
\inst12|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~10_combout\ = (\inst12|Period_C\(5) & (\inst12|Add6~9\ & VCC)) # (!\inst12|Period_C\(5) & (!\inst12|Add6~9\))
-- \inst12|Add6~11\ = CARRY((!\inst12|Period_C\(5) & !\inst12|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_C\(5),
	datad => VCC,
	cin => \inst12|Add6~9\,
	combout => \inst12|Add6~10_combout\,
	cout => \inst12|Add6~11\);

-- Location: LCCOMB_X22_Y7_N14
\inst12|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~12_combout\ = (\inst12|Period_C\(6) & ((GND) # (!\inst12|Add6~11\))) # (!\inst12|Period_C\(6) & (\inst12|Add6~11\ $ (GND)))
-- \inst12|Add6~13\ = CARRY((\inst12|Period_C\(6)) # (!\inst12|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_C\(6),
	datad => VCC,
	cin => \inst12|Add6~11\,
	combout => \inst12|Add6~12_combout\,
	cout => \inst12|Add6~13\);

-- Location: LCCOMB_X22_Y7_N16
\inst12|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~14_combout\ = (\inst12|Period_C\(7) & (\inst12|Add6~13\ & VCC)) # (!\inst12|Period_C\(7) & (!\inst12|Add6~13\))
-- \inst12|Add6~15\ = CARRY((!\inst12|Period_C\(7) & !\inst12|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_C\(7),
	datad => VCC,
	cin => \inst12|Add6~13\,
	combout => \inst12|Add6~14_combout\,
	cout => \inst12|Add6~15\);

-- Location: LCCOMB_X22_Y7_N18
\inst12|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~16_combout\ = (\inst12|Period_C\(8) & ((GND) # (!\inst12|Add6~15\))) # (!\inst12|Period_C\(8) & (\inst12|Add6~15\ $ (GND)))
-- \inst12|Add6~17\ = CARRY((\inst12|Period_C\(8)) # (!\inst12|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(8),
	datad => VCC,
	cin => \inst12|Add6~15\,
	combout => \inst12|Add6~16_combout\,
	cout => \inst12|Add6~17\);

-- Location: LCCOMB_X18_Y5_N4
\inst12|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~4_combout\ = (\inst12|Counter_C\(1) & (\inst12|Add5~2\ & VCC)) # (!\inst12|Counter_C\(1) & (!\inst12|Add5~2\))
-- \inst12|Add5~5\ = CARRY((!\inst12|Counter_C\(1) & !\inst12|Add5~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(1),
	datad => VCC,
	cin => \inst12|Add5~2\,
	combout => \inst12|Add5~4_combout\,
	cout => \inst12|Add5~5\);

-- Location: LCCOMB_X19_Y5_N4
\inst12|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~6_combout\ = (\inst12|Equal21~3_combout\ & (((\inst12|Add5~0_combout\ & \inst12|Add6~2_combout\)))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~4_combout\) # ((\inst12|Add5~0_combout\ & \inst12|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add5~4_combout\,
	datac => \inst12|Add5~0_combout\,
	datad => \inst12|Add6~2_combout\,
	combout => \inst12|Add5~6_combout\);

-- Location: FF_X19_Y5_N5
\inst12|Counter_C[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(1));

-- Location: LCCOMB_X18_Y5_N6
\inst12|Add5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~7_combout\ = (\inst12|Counter_C\(2) & ((GND) # (!\inst12|Add5~5\))) # (!\inst12|Counter_C\(2) & (\inst12|Add5~5\ $ (GND)))
-- \inst12|Add5~8\ = CARRY((\inst12|Counter_C\(2)) # (!\inst12|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_C\(2),
	datad => VCC,
	cin => \inst12|Add5~5\,
	combout => \inst12|Add5~7_combout\,
	cout => \inst12|Add5~8\);

-- Location: LCCOMB_X19_Y5_N18
\inst12|Add5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~9_combout\ = (\inst12|Equal21~3_combout\ & (((\inst12|Add5~0_combout\ & \inst12|Add6~4_combout\)))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~7_combout\) # ((\inst12|Add5~0_combout\ & \inst12|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add5~7_combout\,
	datac => \inst12|Add5~0_combout\,
	datad => \inst12|Add6~4_combout\,
	combout => \inst12|Add5~9_combout\);

-- Location: FF_X19_Y5_N19
\inst12|Counter_C[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~9_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(2));

-- Location: LCCOMB_X18_Y5_N8
\inst12|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~10_combout\ = (\inst12|Counter_C\(3) & (\inst12|Add5~8\ & VCC)) # (!\inst12|Counter_C\(3) & (!\inst12|Add5~8\))
-- \inst12|Add5~11\ = CARRY((!\inst12|Counter_C\(3) & !\inst12|Add5~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(3),
	datad => VCC,
	cin => \inst12|Add5~8\,
	combout => \inst12|Add5~10_combout\,
	cout => \inst12|Add5~11\);

-- Location: LCCOMB_X19_Y5_N20
\inst12|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~12_combout\ = (\inst12|Add6~6_combout\ & ((\inst12|Add5~0_combout\) # ((!\inst12|Equal21~3_combout\ & \inst12|Add5~10_combout\)))) # (!\inst12|Add6~6_combout\ & (((!\inst12|Equal21~3_combout\ & \inst12|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add6~6_combout\,
	datab => \inst12|Add5~0_combout\,
	datac => \inst12|Equal21~3_combout\,
	datad => \inst12|Add5~10_combout\,
	combout => \inst12|Add5~12_combout\);

-- Location: FF_X19_Y5_N21
\inst12|Counter_C[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~12_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(3));

-- Location: LCCOMB_X18_Y5_N10
\inst12|Add5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~13_combout\ = (\inst12|Counter_C\(4) & ((GND) # (!\inst12|Add5~11\))) # (!\inst12|Counter_C\(4) & (\inst12|Add5~11\ $ (GND)))
-- \inst12|Add5~14\ = CARRY((\inst12|Counter_C\(4)) # (!\inst12|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_C\(4),
	datad => VCC,
	cin => \inst12|Add5~11\,
	combout => \inst12|Add5~13_combout\,
	cout => \inst12|Add5~14\);

-- Location: LCCOMB_X19_Y5_N22
\inst12|Add5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~15_combout\ = (\inst12|Add5~13_combout\ & (((\inst12|Add5~0_combout\ & \inst12|Add6~8_combout\)) # (!\inst12|Equal21~3_combout\))) # (!\inst12|Add5~13_combout\ & (\inst12|Add5~0_combout\ & ((\inst12|Add6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add5~13_combout\,
	datab => \inst12|Add5~0_combout\,
	datac => \inst12|Equal21~3_combout\,
	datad => \inst12|Add6~8_combout\,
	combout => \inst12|Add5~15_combout\);

-- Location: FF_X19_Y5_N23
\inst12|Counter_C[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~15_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(4));

-- Location: LCCOMB_X18_Y5_N12
\inst12|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~16_combout\ = (\inst12|Counter_C\(5) & (\inst12|Add5~14\ & VCC)) # (!\inst12|Counter_C\(5) & (!\inst12|Add5~14\))
-- \inst12|Add5~17\ = CARRY((!\inst12|Counter_C\(5) & !\inst12|Add5~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_C\(5),
	datad => VCC,
	cin => \inst12|Add5~14\,
	combout => \inst12|Add5~16_combout\,
	cout => \inst12|Add5~17\);

-- Location: LCCOMB_X19_Y5_N8
\inst12|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~18_combout\ = (\inst12|Equal21~3_combout\ & (\inst12|Add6~10_combout\ & (\inst12|Add5~0_combout\))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~16_combout\) # ((\inst12|Add6~10_combout\ & \inst12|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add6~10_combout\,
	datac => \inst12|Add5~0_combout\,
	datad => \inst12|Add5~16_combout\,
	combout => \inst12|Add5~18_combout\);

-- Location: FF_X19_Y5_N9
\inst12|Counter_C[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~18_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(5));

-- Location: LCCOMB_X18_Y5_N14
\inst12|Add5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~19_combout\ = (\inst12|Counter_C\(6) & ((GND) # (!\inst12|Add5~17\))) # (!\inst12|Counter_C\(6) & (\inst12|Add5~17\ $ (GND)))
-- \inst12|Add5~20\ = CARRY((\inst12|Counter_C\(6)) # (!\inst12|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(6),
	datad => VCC,
	cin => \inst12|Add5~17\,
	combout => \inst12|Add5~19_combout\,
	cout => \inst12|Add5~20\);

-- Location: LCCOMB_X19_Y5_N2
\inst12|Add5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~21_combout\ = (\inst12|Equal21~3_combout\ & (\inst12|Add6~12_combout\ & (\inst12|Add5~0_combout\))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~19_combout\) # ((\inst12|Add6~12_combout\ & \inst12|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add6~12_combout\,
	datac => \inst12|Add5~0_combout\,
	datad => \inst12|Add5~19_combout\,
	combout => \inst12|Add5~21_combout\);

-- Location: FF_X19_Y5_N3
\inst12|Counter_C[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~21_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(6));

-- Location: LCCOMB_X18_Y5_N16
\inst12|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~22_combout\ = (\inst12|Counter_C\(7) & (\inst12|Add5~20\ & VCC)) # (!\inst12|Counter_C\(7) & (!\inst12|Add5~20\))
-- \inst12|Add5~23\ = CARRY((!\inst12|Counter_C\(7) & !\inst12|Add5~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_C\(7),
	datad => VCC,
	cin => \inst12|Add5~20\,
	combout => \inst12|Add5~22_combout\,
	cout => \inst12|Add5~23\);

-- Location: LCCOMB_X19_Y5_N24
\inst12|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~24_combout\ = (\inst12|Equal21~3_combout\ & (\inst12|Add5~0_combout\ & ((\inst12|Add6~14_combout\)))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~22_combout\) # ((\inst12|Add5~0_combout\ & \inst12|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add5~0_combout\,
	datac => \inst12|Add5~22_combout\,
	datad => \inst12|Add6~14_combout\,
	combout => \inst12|Add5~24_combout\);

-- Location: FF_X19_Y5_N25
\inst12|Counter_C[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~24_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(7));

-- Location: LCCOMB_X18_Y5_N18
\inst12|Add5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~25_combout\ = (\inst12|Counter_C\(8) & ((GND) # (!\inst12|Add5~23\))) # (!\inst12|Counter_C\(8) & (\inst12|Add5~23\ $ (GND)))
-- \inst12|Add5~26\ = CARRY((\inst12|Counter_C\(8)) # (!\inst12|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(8),
	datad => VCC,
	cin => \inst12|Add5~23\,
	combout => \inst12|Add5~25_combout\,
	cout => \inst12|Add5~26\);

-- Location: LCCOMB_X19_Y5_N30
\inst12|Add5~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~27_combout\ = (\inst12|Equal21~3_combout\ & (\inst12|Add6~16_combout\ & (\inst12|Add5~0_combout\))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~25_combout\) # ((\inst12|Add6~16_combout\ & \inst12|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add6~16_combout\,
	datac => \inst12|Add5~0_combout\,
	datad => \inst12|Add5~25_combout\,
	combout => \inst12|Add5~27_combout\);

-- Location: FF_X19_Y5_N31
\inst12|Counter_C[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~27_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(8));

-- Location: LCCOMB_X22_Y7_N20
\inst12|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~18_combout\ = (\inst12|Period_C\(9) & (\inst12|Add6~17\ & VCC)) # (!\inst12|Period_C\(9) & (!\inst12|Add6~17\))
-- \inst12|Add6~19\ = CARRY((!\inst12|Period_C\(9) & !\inst12|Add6~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Period_C\(9),
	datad => VCC,
	cin => \inst12|Add6~17\,
	combout => \inst12|Add6~18_combout\,
	cout => \inst12|Add6~19\);

-- Location: LCCOMB_X18_Y5_N20
\inst12|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~28_combout\ = (\inst12|Counter_C\(9) & (\inst12|Add5~26\ & VCC)) # (!\inst12|Counter_C\(9) & (!\inst12|Add5~26\))
-- \inst12|Add5~29\ = CARRY((!\inst12|Counter_C\(9) & !\inst12|Add5~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_C\(9),
	datad => VCC,
	cin => \inst12|Add5~26\,
	combout => \inst12|Add5~28_combout\,
	cout => \inst12|Add5~29\);

-- Location: LCCOMB_X19_Y5_N16
\inst12|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~30_combout\ = (\inst12|Equal21~3_combout\ & (\inst12|Add5~0_combout\ & (\inst12|Add6~18_combout\))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~28_combout\) # ((\inst12|Add5~0_combout\ & \inst12|Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add5~0_combout\,
	datac => \inst12|Add6~18_combout\,
	datad => \inst12|Add5~28_combout\,
	combout => \inst12|Add5~30_combout\);

-- Location: FF_X19_Y5_N17
\inst12|Counter_C[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~30_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(9));

-- Location: LCCOMB_X22_Y7_N22
\inst12|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~20_combout\ = (\inst12|Period_C\(10) & ((GND) # (!\inst12|Add6~19\))) # (!\inst12|Period_C\(10) & (\inst12|Add6~19\ $ (GND)))
-- \inst12|Add6~21\ = CARRY((\inst12|Period_C\(10)) # (!\inst12|Add6~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Period_C\(10),
	datad => VCC,
	cin => \inst12|Add6~19\,
	combout => \inst12|Add6~20_combout\,
	cout => \inst12|Add6~21\);

-- Location: LCCOMB_X18_Y5_N22
\inst12|Add5~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~31_combout\ = (\inst12|Counter_C\(10) & ((GND) # (!\inst12|Add5~29\))) # (!\inst12|Counter_C\(10) & (\inst12|Add5~29\ $ (GND)))
-- \inst12|Add5~32\ = CARRY((\inst12|Counter_C\(10)) # (!\inst12|Add5~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Counter_C\(10),
	datad => VCC,
	cin => \inst12|Add5~29\,
	combout => \inst12|Add5~31_combout\,
	cout => \inst12|Add5~32\);

-- Location: LCCOMB_X19_Y5_N10
\inst12|Add5~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~33_combout\ = (\inst12|Equal21~3_combout\ & (\inst12|Add6~20_combout\ & (\inst12|Add5~0_combout\))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~31_combout\) # ((\inst12|Add6~20_combout\ & \inst12|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add6~20_combout\,
	datac => \inst12|Add5~0_combout\,
	datad => \inst12|Add5~31_combout\,
	combout => \inst12|Add5~33_combout\);

-- Location: FF_X19_Y5_N11
\inst12|Counter_C[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~33_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(10));

-- Location: LCCOMB_X22_Y7_N24
\inst12|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add6~22_combout\ = \inst12|Add6~21\ $ (!\inst12|Period_C\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Period_C\(11),
	cin => \inst12|Add6~21\,
	combout => \inst12|Add6~22_combout\);

-- Location: LCCOMB_X18_Y5_N24
\inst12|Add5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~34_combout\ = \inst12|Add5~32\ $ (!\inst12|Counter_C\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst12|Counter_C\(11),
	cin => \inst12|Add5~32\,
	combout => \inst12|Add5~34_combout\);

-- Location: LCCOMB_X19_Y5_N28
\inst12|Add5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~36_combout\ = (\inst12|Equal21~3_combout\ & (\inst12|Add5~0_combout\ & (\inst12|Add6~22_combout\))) # (!\inst12|Equal21~3_combout\ & ((\inst12|Add5~34_combout\) # ((\inst12|Add5~0_combout\ & \inst12|Add6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal21~3_combout\,
	datab => \inst12|Add5~0_combout\,
	datac => \inst12|Add6~22_combout\,
	datad => \inst12|Add5~34_combout\,
	combout => \inst12|Add5~36_combout\);

-- Location: FF_X19_Y5_N29
\inst12|Counter_C[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Add5~36_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst12|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Counter_C\(11));

-- Location: LCCOMB_X18_Y5_N28
\inst12|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal21~0_combout\ = (!\inst12|Counter_C\(8) & (!\inst12|Counter_C\(9) & (!\inst12|Counter_C\(10) & !\inst12|Counter_C\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(8),
	datab => \inst12|Counter_C\(9),
	datac => \inst12|Counter_C\(10),
	datad => \inst12|Counter_C\(11),
	combout => \inst12|Equal21~0_combout\);

-- Location: LCCOMB_X18_Y5_N26
\inst12|Equal21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal21~1_combout\ = (!\inst12|Counter_C\(6) & (!\inst12|Counter_C\(7) & (!\inst12|Counter_C\(5) & !\inst12|Counter_C\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(6),
	datab => \inst12|Counter_C\(7),
	datac => \inst12|Counter_C\(5),
	datad => \inst12|Counter_C\(4),
	combout => \inst12|Equal21~1_combout\);

-- Location: LCCOMB_X18_Y5_N0
\inst12|Equal21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal21~2_combout\ = (!\inst12|Counter_C\(1) & (!\inst12|Counter_C\(2) & (!\inst12|Counter_C\(3) & !\inst12|Counter_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Counter_C\(1),
	datab => \inst12|Counter_C\(2),
	datac => \inst12|Counter_C\(3),
	datad => \inst12|Counter_C\(0),
	combout => \inst12|Equal21~2_combout\);

-- Location: LCCOMB_X18_Y5_N30
\inst12|Equal21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal21~3_combout\ = (\inst12|Equal21~0_combout\ & (\inst12|Equal21~1_combout\ & \inst12|Equal21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Equal21~0_combout\,
	datac => \inst12|Equal21~1_combout\,
	datad => \inst12|Equal21~2_combout\,
	combout => \inst12|Equal21~3_combout\);

-- Location: LCCOMB_X22_Y7_N30
\inst12|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~0_combout\ = (\inst12|Equal21~3_combout\ & (((!\inst12|Equal22~0_combout\) # (!\inst12|Equal22~2_combout\)) # (!\inst12|Equal22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal22~1_combout\,
	datab => \inst12|Equal22~2_combout\,
	datac => \inst12|Equal22~0_combout\,
	datad => \inst12|Equal21~3_combout\,
	combout => \inst12|Add5~0_combout\);

-- Location: LCCOMB_X19_Y5_N6
\inst12|Add5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add5~3_combout\ = (\inst12|Add5~1_combout\ & (((\inst12|Add5~0_combout\ & \inst12|Add6~0_combout\)) # (!\inst12|Equal21~3_combout\))) # (!\inst12|Add5~1_combout\ & (\inst12|Add5~0_combout\ & ((\inst12|Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add5~1_combout\,
	datab => \inst12|Add5~0_combout\,
	datac => \inst12|Equal21~3_combout\,
	datad => \inst12|Add6~0_combout\,
	combout => \inst12|Add5~3_combout\);

-- Location: LCCOMB_X19_Y5_N0
\inst12|Freq_C~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_C~0_combout\ = (!\inst12|Add5~3_combout\ & (!\inst12|Add5~12_combout\ & (!\inst12|Add5~6_combout\ & !\inst12|Add5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add5~3_combout\,
	datab => \inst12|Add5~12_combout\,
	datac => \inst12|Add5~6_combout\,
	datad => \inst12|Add5~9_combout\,
	combout => \inst12|Freq_C~0_combout\);

-- Location: LCCOMB_X19_Y5_N26
\inst12|Freq_C~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_C~1_combout\ = (!\inst12|Add5~15_combout\ & (!\inst12|Add5~24_combout\ & (!\inst12|Add5~18_combout\ & !\inst12|Add5~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add5~15_combout\,
	datab => \inst12|Add5~24_combout\,
	datac => \inst12|Add5~18_combout\,
	datad => \inst12|Add5~21_combout\,
	combout => \inst12|Freq_C~1_combout\);

-- Location: LCCOMB_X19_Y5_N12
\inst12|Freq_C~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_C~2_combout\ = (!\inst12|Add5~33_combout\ & (!\inst12|Add5~36_combout\ & (!\inst12|Add5~27_combout\ & !\inst12|Add5~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Add5~33_combout\,
	datab => \inst12|Add5~36_combout\,
	datac => \inst12|Add5~27_combout\,
	datad => \inst12|Add5~30_combout\,
	combout => \inst12|Freq_C~2_combout\);

-- Location: LCCOMB_X19_Y5_N14
\inst12|Freq_C~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_C~3_combout\ = (\inst12|process_2~0_combout\ & (\inst12|Freq_C~0_combout\ & (\inst12|Freq_C~1_combout\ & \inst12|Freq_C~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_2~0_combout\,
	datab => \inst12|Freq_C~0_combout\,
	datac => \inst12|Freq_C~1_combout\,
	datad => \inst12|Freq_C~2_combout\,
	combout => \inst12|Freq_C~3_combout\);

-- Location: LCCOMB_X22_Y5_N12
\inst12|Freq_C~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Freq_C~4_combout\ = \inst12|Freq_C~3_combout\ $ (\inst12|Freq_C~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|Freq_C~3_combout\,
	datac => \inst12|Freq_C~q\,
	combout => \inst12|Freq_C~4_combout\);

-- Location: FF_X22_Y5_N13
\inst12|Freq_C\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|Freq_C~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|Freq_C~q\);

-- Location: LCCOMB_X22_Y5_N30
\inst12|process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|process_5~2_combout\ = (\inst12|Freq_C~q\ & ((\inst12|Freq_N~q\) # ((\inst12|Enable\(5))))) # (!\inst12|Freq_C~q\ & (\inst12|Enable\(2) & ((\inst12|Freq_N~q\) # (\inst12|Enable\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Freq_C~q\,
	datab => \inst12|Freq_N~q\,
	datac => \inst12|Enable\(5),
	datad => \inst12|Enable\(2),
	combout => \inst12|process_5~2_combout\);

-- Location: LCCOMB_X17_Y3_N24
\inst12|OUT_C~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~1_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|OUT_C~0_combout\) # ((\inst12|OUT_B~1_combout\ & \inst12|Volume_C\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B~1_combout\,
	datab => \inst12|OUT_C~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|process_5~2_combout\,
	combout => \inst12|OUT_C~1_combout\);

-- Location: FF_X17_Y3_N25
\inst12|OUT_C[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	d => \inst12|OUT_C~1_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(7));

-- Location: LCCOMB_X24_Y10_N2
\inst12|Mux109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux109~0_combout\ = (\inst12|Volume_C\(3) & (\inst12|Volume_C\(2) & ((\inst12|Volume_C\(0)) # (!\inst12|Volume_C\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(0),
	datab => \inst12|Volume_C\(1),
	datac => \inst12|Volume_C\(3),
	datad => \inst12|Volume_C\(2),
	combout => \inst12|Mux109~0_combout\);

-- Location: LCCOMB_X17_Y3_N2
\inst12|OUT_C~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~2_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|Volume_C\(4) & (\inst12|Mux94~0_combout\)) # (!\inst12|Volume_C\(4) & ((\inst12|Mux109~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_5~2_combout\,
	datab => \inst12|Mux94~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|Mux109~0_combout\,
	combout => \inst12|OUT_C~2_combout\);

-- Location: FF_X17_Y3_N17
\inst12|OUT_C[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_C~2_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(6));

-- Location: LCCOMB_X24_Y10_N10
\inst12|Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux110~0_combout\ = (\inst12|Volume_C\(3) & ((\inst12|Volume_C\(1)) # ((\inst12|Volume_C\(0) & \inst12|Volume_C\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(3),
	datab => \inst12|Volume_C\(1),
	datac => \inst12|Volume_C\(0),
	datad => \inst12|Volume_C\(2),
	combout => \inst12|Mux110~0_combout\);

-- Location: LCCOMB_X17_Y3_N20
\inst12|OUT_C~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~3_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|Volume_C\(4) & ((\inst12|Mux95~0_combout\))) # (!\inst12|Volume_C\(4) & (\inst12|Mux110~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_5~2_combout\,
	datab => \inst12|Mux110~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|Mux95~0_combout\,
	combout => \inst12|OUT_C~3_combout\);

-- Location: FF_X17_Y3_N15
\inst12|OUT_C[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_C~3_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(5));

-- Location: LCCOMB_X24_Y10_N16
\inst12|Mux111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux111~0_combout\ = (\inst12|Volume_C\(3) & ((\inst12|Volume_C\(0)) # ((\inst12|Volume_C\(2)) # (!\inst12|Volume_C\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(0),
	datab => \inst12|Volume_C\(1),
	datac => \inst12|Volume_C\(3),
	datad => \inst12|Volume_C\(2),
	combout => \inst12|Mux111~0_combout\);

-- Location: LCCOMB_X17_Y3_N22
\inst12|OUT_C~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~4_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|Volume_C\(4) & (\inst12|Mux96~0_combout\)) # (!\inst12|Volume_C\(4) & ((\inst12|Mux111~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_5~2_combout\,
	datab => \inst12|Mux96~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|Mux111~0_combout\,
	combout => \inst12|OUT_C~4_combout\);

-- Location: FF_X17_Y3_N13
\inst12|OUT_C[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_C~4_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(4));

-- Location: LCCOMB_X24_Y10_N18
\inst12|Mux112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux112~0_combout\ = (\inst12|Volume_C\(3) & ((\inst12|Volume_C\(0)) # (\inst12|Volume_C\(1) $ (\inst12|Volume_C\(2))))) # (!\inst12|Volume_C\(3) & (((\inst12|Volume_C\(1) & \inst12|Volume_C\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(0),
	datab => \inst12|Volume_C\(1),
	datac => \inst12|Volume_C\(3),
	datad => \inst12|Volume_C\(2),
	combout => \inst12|Mux112~0_combout\);

-- Location: LCCOMB_X17_Y3_N28
\inst12|OUT_C~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~5_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|Volume_C\(4) & (\inst12|Mux97~0_combout\)) # (!\inst12|Volume_C\(4) & ((\inst12|Mux112~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux97~0_combout\,
	datab => \inst12|Mux112~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|process_5~2_combout\,
	combout => \inst12|OUT_C~5_combout\);

-- Location: FF_X17_Y3_N11
\inst12|OUT_C[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_C~5_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(3));

-- Location: LCCOMB_X24_Y10_N8
\inst12|Mux113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux113~0_combout\ = (\inst12|Volume_C\(2) & ((\inst12|Volume_C\(0)) # (\inst12|Volume_C\(3) $ (!\inst12|Volume_C\(1))))) # (!\inst12|Volume_C\(2) & (\inst12|Volume_C\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(3),
	datab => \inst12|Volume_C\(1),
	datac => \inst12|Volume_C\(2),
	datad => \inst12|Volume_C\(0),
	combout => \inst12|Mux113~0_combout\);

-- Location: LCCOMB_X18_Y4_N4
\inst12|OUT_C~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~6_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|Volume_C\(4) & (\inst12|Mux98~0_combout\)) # (!\inst12|Volume_C\(4) & ((\inst12|Mux113~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|process_5~2_combout\,
	datab => \inst12|Mux98~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|Mux113~0_combout\,
	combout => \inst12|OUT_C~6_combout\);

-- Location: FF_X17_Y3_N9
\inst12|OUT_C[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_C~6_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(2));

-- Location: LCCOMB_X24_Y10_N14
\inst12|Mux114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux114~0_combout\ = (\inst12|Volume_C\(3) & (((\inst12|Volume_C\(0)) # (!\inst12|Volume_C\(1))))) # (!\inst12|Volume_C\(3) & ((\inst12|Volume_C\(1)) # ((\inst12|Volume_C\(2) & \inst12|Volume_C\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(3),
	datab => \inst12|Volume_C\(2),
	datac => \inst12|Volume_C\(1),
	datad => \inst12|Volume_C\(0),
	combout => \inst12|Mux114~0_combout\);

-- Location: LCCOMB_X17_Y3_N26
\inst12|OUT_C~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~7_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|Volume_C\(4) & ((\inst12|Mux99~0_combout\))) # (!\inst12|Volume_C\(4) & (\inst12|Mux114~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux114~0_combout\,
	datab => \inst12|Mux99~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|process_5~2_combout\,
	combout => \inst12|OUT_C~7_combout\);

-- Location: FF_X17_Y3_N7
\inst12|OUT_C[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_C~7_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(1));

-- Location: LCCOMB_X24_Y10_N26
\inst12|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Mux115~0_combout\ = (\inst12|Volume_C\(0)) # ((\inst12|Volume_C\(2) & ((!\inst12|Volume_C\(3)))) # (!\inst12|Volume_C\(2) & (\inst12|Volume_C\(1) & \inst12|Volume_C\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Volume_C\(2),
	datab => \inst12|Volume_C\(1),
	datac => \inst12|Volume_C\(3),
	datad => \inst12|Volume_C\(0),
	combout => \inst12|Mux115~0_combout\);

-- Location: LCCOMB_X18_Y4_N30
\inst12|OUT_C~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|OUT_C~8_combout\ = (\inst12|process_5~2_combout\ & ((\inst12|Volume_C\(4) & (\inst12|Mux116~0_combout\)) # (!\inst12|Volume_C\(4) & ((\inst12|Mux115~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Mux116~0_combout\,
	datab => \inst12|Mux115~0_combout\,
	datac => \inst12|Volume_C\(4),
	datad => \inst12|process_5~2_combout\,
	combout => \inst12|OUT_C~8_combout\);

-- Location: FF_X17_Y3_N5
\inst12|OUT_C[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst10|21~clkctrl_outclk\,
	asdata => \inst12|OUT_C~8_combout\,
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst10|23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|OUT_C\(0));

-- Location: LCCOMB_X17_Y3_N4
\inst12|AUDIO_R[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[0]~0_combout\ = (\inst12|OUT_C\(0) & (\inst12|OUT_B\(0) $ (VCC))) # (!\inst12|OUT_C\(0) & (\inst12|OUT_B\(0) & VCC))
-- \inst12|AUDIO_R[0]~1\ = CARRY((\inst12|OUT_C\(0) & \inst12|OUT_B\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_C\(0),
	datab => \inst12|OUT_B\(0),
	datad => VCC,
	combout => \inst12|AUDIO_R[0]~0_combout\,
	cout => \inst12|AUDIO_R[0]~1\);

-- Location: LCCOMB_X17_Y3_N6
\inst12|AUDIO_R[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[1]~2_combout\ = (\inst12|OUT_C\(1) & ((\inst12|OUT_B\(1) & (\inst12|AUDIO_R[0]~1\ & VCC)) # (!\inst12|OUT_B\(1) & (!\inst12|AUDIO_R[0]~1\)))) # (!\inst12|OUT_C\(1) & ((\inst12|OUT_B\(1) & (!\inst12|AUDIO_R[0]~1\)) # (!\inst12|OUT_B\(1) & 
-- ((\inst12|AUDIO_R[0]~1\) # (GND)))))
-- \inst12|AUDIO_R[1]~3\ = CARRY((\inst12|OUT_C\(1) & (!\inst12|OUT_B\(1) & !\inst12|AUDIO_R[0]~1\)) # (!\inst12|OUT_C\(1) & ((!\inst12|AUDIO_R[0]~1\) # (!\inst12|OUT_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_C\(1),
	datab => \inst12|OUT_B\(1),
	datad => VCC,
	cin => \inst12|AUDIO_R[0]~1\,
	combout => \inst12|AUDIO_R[1]~2_combout\,
	cout => \inst12|AUDIO_R[1]~3\);

-- Location: LCCOMB_X17_Y3_N8
\inst12|AUDIO_R[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[2]~4_combout\ = ((\inst12|OUT_B\(2) $ (\inst12|OUT_C\(2) $ (!\inst12|AUDIO_R[1]~3\)))) # (GND)
-- \inst12|AUDIO_R[2]~5\ = CARRY((\inst12|OUT_B\(2) & ((\inst12|OUT_C\(2)) # (!\inst12|AUDIO_R[1]~3\))) # (!\inst12|OUT_B\(2) & (\inst12|OUT_C\(2) & !\inst12|AUDIO_R[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(2),
	datab => \inst12|OUT_C\(2),
	datad => VCC,
	cin => \inst12|AUDIO_R[1]~3\,
	combout => \inst12|AUDIO_R[2]~4_combout\,
	cout => \inst12|AUDIO_R[2]~5\);

-- Location: LCCOMB_X17_Y3_N10
\inst12|AUDIO_R[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[3]~6_combout\ = (\inst12|OUT_C\(3) & ((\inst12|OUT_B\(3) & (\inst12|AUDIO_R[2]~5\ & VCC)) # (!\inst12|OUT_B\(3) & (!\inst12|AUDIO_R[2]~5\)))) # (!\inst12|OUT_C\(3) & ((\inst12|OUT_B\(3) & (!\inst12|AUDIO_R[2]~5\)) # (!\inst12|OUT_B\(3) & 
-- ((\inst12|AUDIO_R[2]~5\) # (GND)))))
-- \inst12|AUDIO_R[3]~7\ = CARRY((\inst12|OUT_C\(3) & (!\inst12|OUT_B\(3) & !\inst12|AUDIO_R[2]~5\)) # (!\inst12|OUT_C\(3) & ((!\inst12|AUDIO_R[2]~5\) # (!\inst12|OUT_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_C\(3),
	datab => \inst12|OUT_B\(3),
	datad => VCC,
	cin => \inst12|AUDIO_R[2]~5\,
	combout => \inst12|AUDIO_R[3]~6_combout\,
	cout => \inst12|AUDIO_R[3]~7\);

-- Location: LCCOMB_X17_Y3_N12
\inst12|AUDIO_R[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[4]~8_combout\ = ((\inst12|OUT_C\(4) $ (\inst12|OUT_B\(4) $ (!\inst12|AUDIO_R[3]~7\)))) # (GND)
-- \inst12|AUDIO_R[4]~9\ = CARRY((\inst12|OUT_C\(4) & ((\inst12|OUT_B\(4)) # (!\inst12|AUDIO_R[3]~7\))) # (!\inst12|OUT_C\(4) & (\inst12|OUT_B\(4) & !\inst12|AUDIO_R[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_C\(4),
	datab => \inst12|OUT_B\(4),
	datad => VCC,
	cin => \inst12|AUDIO_R[3]~7\,
	combout => \inst12|AUDIO_R[4]~8_combout\,
	cout => \inst12|AUDIO_R[4]~9\);

-- Location: LCCOMB_X17_Y3_N14
\inst12|AUDIO_R[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[5]~10_combout\ = (\inst12|OUT_B\(5) & ((\inst12|OUT_C\(5) & (\inst12|AUDIO_R[4]~9\ & VCC)) # (!\inst12|OUT_C\(5) & (!\inst12|AUDIO_R[4]~9\)))) # (!\inst12|OUT_B\(5) & ((\inst12|OUT_C\(5) & (!\inst12|AUDIO_R[4]~9\)) # (!\inst12|OUT_C\(5) & 
-- ((\inst12|AUDIO_R[4]~9\) # (GND)))))
-- \inst12|AUDIO_R[5]~11\ = CARRY((\inst12|OUT_B\(5) & (!\inst12|OUT_C\(5) & !\inst12|AUDIO_R[4]~9\)) # (!\inst12|OUT_B\(5) & ((!\inst12|AUDIO_R[4]~9\) # (!\inst12|OUT_C\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(5),
	datab => \inst12|OUT_C\(5),
	datad => VCC,
	cin => \inst12|AUDIO_R[4]~9\,
	combout => \inst12|AUDIO_R[5]~10_combout\,
	cout => \inst12|AUDIO_R[5]~11\);

-- Location: LCCOMB_X17_Y3_N16
\inst12|AUDIO_R[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[6]~12_combout\ = ((\inst12|OUT_B\(6) $ (\inst12|OUT_C\(6) $ (!\inst12|AUDIO_R[5]~11\)))) # (GND)
-- \inst12|AUDIO_R[6]~13\ = CARRY((\inst12|OUT_B\(6) & ((\inst12|OUT_C\(6)) # (!\inst12|AUDIO_R[5]~11\))) # (!\inst12|OUT_B\(6) & (\inst12|OUT_C\(6) & !\inst12|AUDIO_R[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|OUT_B\(6),
	datab => \inst12|OUT_C\(6),
	datad => VCC,
	cin => \inst12|AUDIO_R[5]~11\,
	combout => \inst12|AUDIO_R[6]~12_combout\,
	cout => \inst12|AUDIO_R[6]~13\);

-- Location: LCCOMB_X17_Y3_N18
\inst12|AUDIO_R[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|AUDIO_R[7]~14_combout\ = \inst12|OUT_C\(7) $ (\inst12|AUDIO_R[6]~13\ $ (\inst12|OUT_B\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|OUT_C\(7),
	datad => \inst12|OUT_B\(7),
	cin => \inst12|AUDIO_R[6]~13\,
	combout => \inst12|AUDIO_R[7]~14_combout\);

-- Location: LCCOMB_X16_Y3_N4
\inst14|SigmaLatch[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[0]~10_combout\ = (\inst12|AUDIO_R[0]~0_combout\ & (\inst14|SigmaLatch\(0) $ (VCC))) # (!\inst12|AUDIO_R[0]~0_combout\ & (\inst14|SigmaLatch\(0) & VCC))
-- \inst14|SigmaLatch[0]~11\ = CARRY((\inst12|AUDIO_R[0]~0_combout\ & \inst14|SigmaLatch\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|AUDIO_R[0]~0_combout\,
	datab => \inst14|SigmaLatch\(0),
	datad => VCC,
	combout => \inst14|SigmaLatch[0]~10_combout\,
	cout => \inst14|SigmaLatch[0]~11\);

-- Location: FF_X16_Y3_N5
\inst14|SigmaLatch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(0));

-- Location: LCCOMB_X16_Y3_N6
\inst14|SigmaLatch[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[1]~12_combout\ = (\inst12|AUDIO_R[1]~2_combout\ & ((\inst14|SigmaLatch\(1) & (\inst14|SigmaLatch[0]~11\ & VCC)) # (!\inst14|SigmaLatch\(1) & (!\inst14|SigmaLatch[0]~11\)))) # (!\inst12|AUDIO_R[1]~2_combout\ & ((\inst14|SigmaLatch\(1) & 
-- (!\inst14|SigmaLatch[0]~11\)) # (!\inst14|SigmaLatch\(1) & ((\inst14|SigmaLatch[0]~11\) # (GND)))))
-- \inst14|SigmaLatch[1]~13\ = CARRY((\inst12|AUDIO_R[1]~2_combout\ & (!\inst14|SigmaLatch\(1) & !\inst14|SigmaLatch[0]~11\)) # (!\inst12|AUDIO_R[1]~2_combout\ & ((!\inst14|SigmaLatch[0]~11\) # (!\inst14|SigmaLatch\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|AUDIO_R[1]~2_combout\,
	datab => \inst14|SigmaLatch\(1),
	datad => VCC,
	cin => \inst14|SigmaLatch[0]~11\,
	combout => \inst14|SigmaLatch[1]~12_combout\,
	cout => \inst14|SigmaLatch[1]~13\);

-- Location: FF_X16_Y3_N7
\inst14|SigmaLatch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(1));

-- Location: LCCOMB_X16_Y3_N8
\inst14|SigmaLatch[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[2]~14_combout\ = ((\inst14|SigmaLatch\(2) $ (\inst12|AUDIO_R[2]~4_combout\ $ (!\inst14|SigmaLatch[1]~13\)))) # (GND)
-- \inst14|SigmaLatch[2]~15\ = CARRY((\inst14|SigmaLatch\(2) & ((\inst12|AUDIO_R[2]~4_combout\) # (!\inst14|SigmaLatch[1]~13\))) # (!\inst14|SigmaLatch\(2) & (\inst12|AUDIO_R[2]~4_combout\ & !\inst14|SigmaLatch[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|SigmaLatch\(2),
	datab => \inst12|AUDIO_R[2]~4_combout\,
	datad => VCC,
	cin => \inst14|SigmaLatch[1]~13\,
	combout => \inst14|SigmaLatch[2]~14_combout\,
	cout => \inst14|SigmaLatch[2]~15\);

-- Location: FF_X16_Y3_N9
\inst14|SigmaLatch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(2));

-- Location: LCCOMB_X16_Y3_N10
\inst14|SigmaLatch[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[3]~16_combout\ = (\inst14|SigmaLatch\(3) & ((\inst12|AUDIO_R[3]~6_combout\ & (\inst14|SigmaLatch[2]~15\ & VCC)) # (!\inst12|AUDIO_R[3]~6_combout\ & (!\inst14|SigmaLatch[2]~15\)))) # (!\inst14|SigmaLatch\(3) & 
-- ((\inst12|AUDIO_R[3]~6_combout\ & (!\inst14|SigmaLatch[2]~15\)) # (!\inst12|AUDIO_R[3]~6_combout\ & ((\inst14|SigmaLatch[2]~15\) # (GND)))))
-- \inst14|SigmaLatch[3]~17\ = CARRY((\inst14|SigmaLatch\(3) & (!\inst12|AUDIO_R[3]~6_combout\ & !\inst14|SigmaLatch[2]~15\)) # (!\inst14|SigmaLatch\(3) & ((!\inst14|SigmaLatch[2]~15\) # (!\inst12|AUDIO_R[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|SigmaLatch\(3),
	datab => \inst12|AUDIO_R[3]~6_combout\,
	datad => VCC,
	cin => \inst14|SigmaLatch[2]~15\,
	combout => \inst14|SigmaLatch[3]~16_combout\,
	cout => \inst14|SigmaLatch[3]~17\);

-- Location: FF_X16_Y3_N11
\inst14|SigmaLatch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(3));

-- Location: LCCOMB_X16_Y3_N12
\inst14|SigmaLatch[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[4]~18_combout\ = ((\inst14|SigmaLatch\(4) $ (\inst12|AUDIO_R[4]~8_combout\ $ (!\inst14|SigmaLatch[3]~17\)))) # (GND)
-- \inst14|SigmaLatch[4]~19\ = CARRY((\inst14|SigmaLatch\(4) & ((\inst12|AUDIO_R[4]~8_combout\) # (!\inst14|SigmaLatch[3]~17\))) # (!\inst14|SigmaLatch\(4) & (\inst12|AUDIO_R[4]~8_combout\ & !\inst14|SigmaLatch[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|SigmaLatch\(4),
	datab => \inst12|AUDIO_R[4]~8_combout\,
	datad => VCC,
	cin => \inst14|SigmaLatch[3]~17\,
	combout => \inst14|SigmaLatch[4]~18_combout\,
	cout => \inst14|SigmaLatch[4]~19\);

-- Location: FF_X16_Y3_N13
\inst14|SigmaLatch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(4));

-- Location: LCCOMB_X16_Y3_N14
\inst14|SigmaLatch[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[5]~20_combout\ = (\inst14|SigmaLatch\(5) & ((\inst12|AUDIO_R[5]~10_combout\ & (\inst14|SigmaLatch[4]~19\ & VCC)) # (!\inst12|AUDIO_R[5]~10_combout\ & (!\inst14|SigmaLatch[4]~19\)))) # (!\inst14|SigmaLatch\(5) & 
-- ((\inst12|AUDIO_R[5]~10_combout\ & (!\inst14|SigmaLatch[4]~19\)) # (!\inst12|AUDIO_R[5]~10_combout\ & ((\inst14|SigmaLatch[4]~19\) # (GND)))))
-- \inst14|SigmaLatch[5]~21\ = CARRY((\inst14|SigmaLatch\(5) & (!\inst12|AUDIO_R[5]~10_combout\ & !\inst14|SigmaLatch[4]~19\)) # (!\inst14|SigmaLatch\(5) & ((!\inst14|SigmaLatch[4]~19\) # (!\inst12|AUDIO_R[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|SigmaLatch\(5),
	datab => \inst12|AUDIO_R[5]~10_combout\,
	datad => VCC,
	cin => \inst14|SigmaLatch[4]~19\,
	combout => \inst14|SigmaLatch[5]~20_combout\,
	cout => \inst14|SigmaLatch[5]~21\);

-- Location: FF_X16_Y3_N15
\inst14|SigmaLatch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(5));

-- Location: LCCOMB_X16_Y3_N16
\inst14|SigmaLatch[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[6]~22_combout\ = ((\inst14|SigmaLatch\(6) $ (\inst12|AUDIO_R[6]~12_combout\ $ (!\inst14|SigmaLatch[5]~21\)))) # (GND)
-- \inst14|SigmaLatch[6]~23\ = CARRY((\inst14|SigmaLatch\(6) & ((\inst12|AUDIO_R[6]~12_combout\) # (!\inst14|SigmaLatch[5]~21\))) # (!\inst14|SigmaLatch\(6) & (\inst12|AUDIO_R[6]~12_combout\ & !\inst14|SigmaLatch[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|SigmaLatch\(6),
	datab => \inst12|AUDIO_R[6]~12_combout\,
	datad => VCC,
	cin => \inst14|SigmaLatch[5]~21\,
	combout => \inst14|SigmaLatch[6]~22_combout\,
	cout => \inst14|SigmaLatch[6]~23\);

-- Location: FF_X16_Y3_N17
\inst14|SigmaLatch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(6));

-- Location: LCCOMB_X16_Y3_N18
\inst14|SigmaLatch[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[7]~24_combout\ = (\inst14|SigmaLatch\(7) & ((\inst12|AUDIO_R[7]~14_combout\ & (\inst14|SigmaLatch[6]~23\ & VCC)) # (!\inst12|AUDIO_R[7]~14_combout\ & (!\inst14|SigmaLatch[6]~23\)))) # (!\inst14|SigmaLatch\(7) & 
-- ((\inst12|AUDIO_R[7]~14_combout\ & (!\inst14|SigmaLatch[6]~23\)) # (!\inst12|AUDIO_R[7]~14_combout\ & ((\inst14|SigmaLatch[6]~23\) # (GND)))))
-- \inst14|SigmaLatch[7]~25\ = CARRY((\inst14|SigmaLatch\(7) & (!\inst12|AUDIO_R[7]~14_combout\ & !\inst14|SigmaLatch[6]~23\)) # (!\inst14|SigmaLatch\(7) & ((!\inst14|SigmaLatch[6]~23\) # (!\inst12|AUDIO_R[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|SigmaLatch\(7),
	datab => \inst12|AUDIO_R[7]~14_combout\,
	datad => VCC,
	cin => \inst14|SigmaLatch[6]~23\,
	combout => \inst14|SigmaLatch[7]~24_combout\,
	cout => \inst14|SigmaLatch[7]~25\);

-- Location: FF_X16_Y3_N19
\inst14|SigmaLatch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(7));

-- Location: LCCOMB_X16_Y3_N20
\inst14|SigmaLatch[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[8]~26_combout\ = ((\inst14|SigmaLatch\(9) $ (\inst14|SigmaLatch\(8) $ (!\inst14|SigmaLatch[7]~25\)))) # (GND)
-- \inst14|SigmaLatch[8]~27\ = CARRY((\inst14|SigmaLatch\(9) & ((\inst14|SigmaLatch\(8)) # (!\inst14|SigmaLatch[7]~25\))) # (!\inst14|SigmaLatch\(9) & (\inst14|SigmaLatch\(8) & !\inst14|SigmaLatch[7]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|SigmaLatch\(9),
	datab => \inst14|SigmaLatch\(8),
	datad => VCC,
	cin => \inst14|SigmaLatch[7]~25\,
	combout => \inst14|SigmaLatch[8]~26_combout\,
	cout => \inst14|SigmaLatch[8]~27\);

-- Location: FF_X16_Y3_N21
\inst14|SigmaLatch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(8));

-- Location: LCCOMB_X16_Y3_N22
\inst14|SigmaLatch[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|SigmaLatch[9]~28_combout\ = \inst14|SigmaLatch[8]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst14|SigmaLatch[8]~27\,
	combout => \inst14|SigmaLatch[9]~28_combout\);

-- Location: FF_X16_Y3_N23
\inst14|SigmaLatch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst14|SigmaLatch[9]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|SigmaLatch\(9));

-- Location: FF_X16_Y3_N25
\inst14|DACout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst14|SigmaLatch\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|DACout~q\);

-- Location: FF_X24_Y9_N13
\inst|page_ram_sel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Z80|u0|DO\(2),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|process_15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|page_ram_sel\(2));

-- Location: LCCOMB_X24_Y9_N12
\inst|ram_adr[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[16]~0_combout\ = (\inst|vid_sel~0_combout\) # ((\inst|Z80|u0|A\(14) & ((\inst|page_ram_sel\(2)) # (!\inst|Z80|u0|A\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst|vid_sel~0_combout\,
	datac => \inst|page_ram_sel\(2),
	datad => \inst|Z80|u0|A\(15),
	combout => \inst|ram_adr[16]~0_combout\);

-- Location: FF_X24_Y9_N17
\inst|page_ram_sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Z80|u0|DO\(1),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|process_15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|page_ram_sel\(1));

-- Location: LCCOMB_X25_Y9_N10
\inst|ram_adr[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[15]~1_combout\ = (\inst|page_ram_sel\(1)) # (!\inst|Z80|u0|A\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A\(14),
	datac => \inst|page_ram_sel\(1),
	combout => \inst|ram_adr[15]~1_combout\);

-- Location: FF_X24_Y9_N31
\inst|page_shadow_scr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Z80|u0|DO\(3),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|process_15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|page_shadow_scr~q\);

-- Location: LCCOMB_X25_Y9_N12
\inst|ram_adr[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[15]~2_combout\ = (\inst|vid_sel~0_combout\ & (((\inst|page_shadow_scr~q\)))) # (!\inst|vid_sel~0_combout\ & (\inst|ram_adr[15]~1_combout\ & ((\inst|Z80|u0|A\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ram_adr[15]~1_combout\,
	datab => \inst|page_shadow_scr~q\,
	datac => \inst|Z80|u0|A\(15),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[15]~2_combout\);

-- Location: FF_X24_Y9_N19
\inst|page_ram_sel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|Z80|u0|DO\(0),
	clrn => \inst|ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|process_15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|page_ram_sel\(0));

-- Location: LCCOMB_X24_Y9_N18
\inst|ram_adr[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[14]~3_combout\ = (\inst|vid_sel~0_combout\) # ((\inst|Z80|u0|A\(14) & ((\inst|page_ram_sel\(0)) # (!\inst|Z80|u0|A\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(14),
	datab => \inst|vid_sel~0_combout\,
	datac => \inst|page_ram_sel\(0),
	datad => \inst|Z80|u0|A\(15),
	combout => \inst|ram_adr[14]~3_combout\);

-- Location: LCCOMB_X28_Y10_N22
\inst|ram_adr[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[13]~4_combout\ = (\inst|Z80|u0|A\(13) & ((\inst|hcnt\(1)) # ((GLOBAL(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\)) # (!\inst|hcnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(1),
	datab => \inst|Z80|u0|A\(13),
	datac => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	datad => \inst|hcnt\(2),
	combout => \inst|ram_adr[13]~4_combout\);

-- Location: LCCOMB_X28_Y10_N24
\inst|ram_adr[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[12]~5_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|vcnt\(8)) # ((\inst|hcnt\(0))))) # (!\inst|vid_sel~0_combout\ & (((\inst|Z80|u0|A\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(8),
	datab => \inst|vid_sel~0_combout\,
	datac => \inst|hcnt\(0),
	datad => \inst|Z80|u0|A\(12),
	combout => \inst|ram_adr[12]~5_combout\);

-- Location: LCCOMB_X28_Y10_N10
\inst|ram_adr[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[11]~6_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|vcnt\(7)) # ((\inst|hcnt\(0))))) # (!\inst|vid_sel~0_combout\ & (((\inst|Z80|u0|A\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(7),
	datab => \inst|Z80|u0|A\(11),
	datac => \inst|hcnt\(0),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[11]~6_combout\);

-- Location: LCCOMB_X28_Y10_N28
\inst|ram_adr[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[10]~7_combout\ = (\inst|vid_sel~0_combout\ & (((!\inst|hcnt\(0) & \inst|vcnt\(3))))) # (!\inst|vid_sel~0_combout\ & (\inst|Z80|u0|A\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(10),
	datab => \inst|vid_sel~0_combout\,
	datac => \inst|hcnt\(0),
	datad => \inst|vcnt\(3),
	combout => \inst|ram_adr[10]~7_combout\);

-- Location: LCCOMB_X28_Y10_N18
\inst|ram_adr[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[9]~8_combout\ = (\inst|hcnt\(0) & ((\inst|vcnt\(8)))) # (!\inst|hcnt\(0) & (\inst|vcnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hcnt\(0),
	datac => \inst|vcnt\(2),
	datad => \inst|vcnt\(8),
	combout => \inst|ram_adr[9]~8_combout\);

-- Location: LCCOMB_X28_Y10_N12
\inst|ram_adr[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[9]~9_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|ram_adr[9]~8_combout\))) # (!\inst|vid_sel~0_combout\ & (\inst|Z80|u0|A\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|vid_sel~0_combout\,
	datac => \inst|Z80|u0|A\(9),
	datad => \inst|ram_adr[9]~8_combout\,
	combout => \inst|ram_adr[9]~9_combout\);

-- Location: LCCOMB_X28_Y10_N14
\inst|ram_adr[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[8]~10_combout\ = (\inst|hcnt\(0) & (\inst|vcnt\(7))) # (!\inst|hcnt\(0) & ((\inst|vcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(7),
	datac => \inst|hcnt\(0),
	datad => \inst|vcnt\(1),
	combout => \inst|ram_adr[8]~10_combout\);

-- Location: LCCOMB_X25_Y10_N20
\inst|ram_adr[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[8]~11_combout\ = (\inst|vid_sel~0_combout\ & (\inst|ram_adr[8]~10_combout\)) # (!\inst|vid_sel~0_combout\ & ((\inst|Z80|u0|A\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ram_adr[8]~10_combout\,
	datab => \inst|vid_sel~0_combout\,
	datad => \inst|Z80|u0|A\(8),
	combout => \inst|ram_adr[8]~11_combout\);

-- Location: LCCOMB_X21_Y10_N28
\inst|ram_adr[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[7]~12_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|vcnt\(6)))) # (!\inst|vid_sel~0_combout\ & (\inst|Z80|u0|A\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|vid_sel~0_combout\,
	datac => \inst|Z80|u0|A\(7),
	datad => \inst|vcnt\(6),
	combout => \inst|ram_adr[7]~12_combout\);

-- Location: LCCOMB_X25_Y10_N18
\inst|ram_adr[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[6]~13_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|vcnt\(5)))) # (!\inst|vid_sel~0_combout\ & (\inst|Z80|u0|A\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(6),
	datab => \inst|vcnt\(5),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[6]~13_combout\);

-- Location: LCCOMB_X25_Y10_N8
\inst|ram_adr[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[5]~14_combout\ = (\inst|vid_sel~0_combout\ & (\inst|vcnt\(4))) # (!\inst|vid_sel~0_combout\ & ((\inst|Z80|u0|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vcnt\(4),
	datab => \inst|Z80|u0|A\(5),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[5]~14_combout\);

-- Location: LCCOMB_X26_Y11_N26
\inst|ram_adr[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[4]~15_combout\ = (\inst|vid_sel~0_combout\ & (\inst|hcnt\(7))) # (!\inst|vid_sel~0_combout\ & ((\inst|Z80|u0|A\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|vid_sel~0_combout\,
	datab => \inst|hcnt\(7),
	datac => \inst|Z80|u0|A\(4),
	combout => \inst|ram_adr[4]~15_combout\);

-- Location: LCCOMB_X25_Y10_N26
\inst|ram_adr[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[3]~16_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|hcnt\(6)))) # (!\inst|vid_sel~0_combout\ & (\inst|Z80|u0|A\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(3),
	datac => \inst|hcnt\(6),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[3]~16_combout\);

-- Location: LCCOMB_X26_Y11_N0
\inst|ram_adr[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[2]~17_combout\ = (\inst|vid_sel~0_combout\ & (\inst|hcnt\(5))) # (!\inst|vid_sel~0_combout\ & ((\inst|Z80|u0|A\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|hcnt\(5),
	datac => \inst|Z80|u0|A\(2),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[2]~17_combout\);

-- Location: LCCOMB_X25_Y10_N4
\inst|ram_adr[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[1]~18_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|hcnt\(4)))) # (!\inst|vid_sel~0_combout\ & (\inst|Z80|u0|A\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Z80|u0|A\(1),
	datab => \inst|hcnt\(4),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[1]~18_combout\);

-- Location: LCCOMB_X26_Y11_N12
\inst|ram_adr[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|ram_adr[0]~19_combout\ = (\inst|vid_sel~0_combout\ & ((\inst|hcnt\(3)))) # (!\inst|vid_sel~0_combout\ & (\inst|Z80|u0|A\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Z80|u0|A\(0),
	datac => \inst|hcnt\(3),
	datad => \inst|vid_sel~0_combout\,
	combout => \inst|ram_adr[0]~19_combout\);
END structure;


