# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/8b3d" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.srcs/sources_1/new/expansion_to_in.v" \

sv xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/8b3d" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.srcs/sources_1/new/axi_s2mm.sv" \
"../../../../redpitaya.srcs/sources_1/new/counter.sv" \
"../../../../redpitaya.srcs/sources_1/new/oscilloscope.sv" \

verilog xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/8b3d" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.srcs/sources_1/new/acquire_top.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_rp_expansion_to_in_0_0/sim/system_rp_expansion_to_in_0_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_acquire_top_0_2/sim/system_acquire_top_0_2.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/sim/system.v" \

sv xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/8b3d" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.srcs/sources_1/imports/classic/rtl/red_pitaya_pll.sv" \
"../../../../redpitaya.srcs/sources_1/imports/classic/prj/classic/rtl/red_pitaya_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
