
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct  9 16:55:52 2023
| Design       : top_dual_ov5640_hdmi
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3513           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      76           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     264           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 cam_pclk_1                                     20.0000      {0.0000 10.0000}    Declared                100           0  {cam_pclk_1}                                                 
 cam_pclk_2                                     20.0000      {0.0000 10.0000}    Declared                100           0  {cam_pclk_2}                                                 
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cam_pclk_1                 50.0000 MHz     87.4355 MHz        20.0000        11.4370          8.563
 cam_pclk_2                 50.0000 MHz    162.4695 MHz        20.0000         6.1550         13.845
 ui_clk                    100.0000 MHz    137.3061 MHz        10.0000         7.2830          2.717
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    202.9633 MHz        20.0000         4.9270         15.073
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    470.3669 MHz         2.6660         2.1260          0.540
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz     79.9616 MHz        13.3330        12.5060          0.827
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   8.563       0.000              0            293
 ui_clk                 cam_pclk_1                   4.703       0.000              0             11
 cam_pclk_2             cam_pclk_2                  13.845       0.000              0            293
 ui_clk                 cam_pclk_2                   5.301       0.000              0             11
 ui_clk                 ui_clk                       2.717       0.000              0          12640
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -5.556     -94.069             25             26
 cam_pclk_1             ui_clk                       0.304       0.000              0             13
 cam_pclk_2             ui_clk                       1.068       0.000              0             13
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.073       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.767       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.494       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.540       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.827       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.489     -46.180             22             22
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.327       0.000              0            293
 ui_clk                 cam_pclk_1                   1.983       0.000              0             11
 cam_pclk_2             cam_pclk_2                   0.331       0.000              0            293
 ui_clk                 cam_pclk_2                   1.185       0.000              0             11
 ui_clk                 ui_clk                       0.107       0.000              0          12640
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -4.212      -4.212              1             26
 cam_pclk_1             ui_clk                       0.419       0.000              0             13
 cam_pclk_2             ui_clk                      -3.390      -3.390              1             13
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.314       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.157       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.123       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.341       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.344       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.234       0.000              0             22
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   9.084       0.000              0             49
 ui_clk                 cam_pclk_1                   2.885       0.000              0             33
 cam_pclk_2             cam_pclk_2                  10.530       0.000              0             49
 ui_clk                 cam_pclk_2                   3.435       0.000              0             33
 ui_clk                 ui_clk                       5.885       0.000              0           1827
 cam_pclk_1             ui_clk                       0.425       0.000              0             54
 cam_pclk_2             ui_clk                       1.443       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       1.399       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     9.123       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -4.759    -497.423            132            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.418       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.811       0.000              0             49
 ui_clk                 cam_pclk_1                   2.932       0.000              0             33
 cam_pclk_2             cam_pclk_2                   1.120       0.000              0             49
 ui_clk                 cam_pclk_2                   2.025       0.000              0             33
 ui_clk                 ui_clk                       0.479       0.000              0           1827
 cam_pclk_1             ui_clk                       0.439       0.000              0             54
 cam_pclk_2             ui_clk                       2.485       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.419    -281.879             90           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.670       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.003       0.000              0            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.544       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1                                          9.102       0.000              0            100
 cam_pclk_2                                          9.102       0.000              0            100
 ui_clk                                              3.100       0.000              0           3513
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             76
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            264
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                  12.241       0.000              0            293
 ui_clk                 cam_pclk_1                   6.989       0.000              0             11
 cam_pclk_2             cam_pclk_2                  15.676       0.000              0            293
 ui_clk                 cam_pclk_2                   7.365       0.000              0             11
 ui_clk                 ui_clk                       4.764       0.000              0          12640
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.015     -47.773             18             26
 cam_pclk_1             ui_clk                       3.232       0.000              0             13
 cam_pclk_2             ui_clk                       3.760       0.000              0             13
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.462       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.832       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.253       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.115       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.684       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -0.042      -0.042              1             22
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.272       0.000              0            293
 ui_clk                 cam_pclk_1                   1.261       0.000              0             11
 cam_pclk_2             cam_pclk_2                   0.260       0.000              0            293
 ui_clk                 cam_pclk_2                   0.773       0.000              0             11
 ui_clk                 ui_clk                       0.100       0.000              0          12640
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -2.295      -2.295              1             26
 cam_pclk_1             ui_clk                       0.745       0.000              0             13
 cam_pclk_2             ui_clk                      -1.776      -1.776              1             13
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.243       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.569       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.216       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.266       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.274       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.997       0.000              0             22
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                  12.485       0.000              0             49
 ui_clk                 cam_pclk_1                   5.686       0.000              0             33
 cam_pclk_2             cam_pclk_2                  13.439       0.000              0             49
 ui_clk                 cam_pclk_2                   6.005       0.000              0             33
 ui_clk                 ui_clk                       7.077       0.000              0           1827
 cam_pclk_1             ui_clk                       3.118       0.000              0             54
 cam_pclk_2             ui_clk                       3.902       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       3.697       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    12.490       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.704    -129.961            132            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.949       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.691       0.000              0             49
 ui_clk                 cam_pclk_1                   1.956       0.000              0             33
 cam_pclk_2             cam_pclk_2                   0.826       0.000              0             49
 ui_clk                 cam_pclk_2                   1.389       0.000              0             33
 ui_clk                 ui_clk                       0.300       0.000              0           1827
 cam_pclk_1             ui_clk                       0.759       0.000              0             54
 cam_pclk_2             ui_clk                       2.092       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -1.824    -143.080             90           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.498       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.549       0.000              0            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.454       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1                                          9.282       0.000              0            100
 cam_pclk_2                                          9.282       0.000              0            100
 ui_clk                                              3.480       0.000              0           3513
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             76
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.948       0.000              0            264
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.477
  Launch Clock Delay      :  5.524
  Clock Pessimism Removal :  1.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.106       5.524         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_122_88/Q2                    tco                   0.289       5.813 f       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)       10.216      16.029         u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1
 CLMA_118_89/Y0                    td                    0.478      16.507 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.408      16.915         cmos_frame_vsync_1
 CLMA_122_92/CD                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D

 Data arrival time                                                  16.915         Logic Levels: 1  
                                                                                   Logic: 0.767ns(6.733%), Route: 10.624ns(93.267%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772      24.477         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/CLK
 clock pessimism                                         1.022      25.499                          
 clock uncertainty                                      -0.050      25.449                          

 Setup time                                              0.029      25.478                          

 Data required time                                                 25.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.478                          
 Data arrival time                                                  16.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.498
  Launch Clock Delay      :  5.524
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.106       5.524         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_122_88/Q0                    tco                   0.289       5.813 r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.789       6.602         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
                                   td                    0.477       7.079 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.079         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4832
 CLMS_134_105/COUT                 td                    0.058       7.137 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.137         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4834
                                   td                    0.058       7.195 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.195         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4836
 CLMS_134_109/COUT                 td                    0.058       7.253 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.253         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4838
                                   td                    0.058       7.311 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.311         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4840
 CLMS_134_113/Y3                   td                    0.501       7.812 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.551       8.363         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_112/Y0                   td                    0.210       8.573 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.404       8.977         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.474       9.451 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.451         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_130_112/Y2                   td                    0.271       9.722 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.404      10.126         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_130_116/B4                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.126         Logic Levels: 5  
                                                                                   Logic: 2.454ns(53.325%), Route: 2.148ns(46.675%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.793      24.498         ntclkbufg_3      
 CLMA_130_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.713      25.211                          
 clock uncertainty                                      -0.050      25.161                          

 Setup time                                             -0.120      25.041                          

 Data required time                                                 25.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.041                          
 Data arrival time                                                  10.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.475
  Launch Clock Delay      :  5.524
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.106       5.524         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_122_88/Q0                    tco                   0.287       5.811 f       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.306       7.117         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
 CLMS_110_29/Y0                    td                    0.196       7.313 f       u_ov5640_dri_1/u_cmos_capture_data/N5[2]/gateop_perm/Z
                                   net (fanout=1)        2.334       9.647         wr_data_1[2]     
 DRM_106_212/DA0[0]                                                        f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   9.647         Logic Levels: 1  
                                                                                   Logic: 0.483ns(11.715%), Route: 3.640ns(88.285%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.770      24.475         ntclkbufg_3      
 DRM_106_212/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.713      25.188                          
 clock uncertainty                                      -0.050      25.138                          

 Setup time                                              0.026      25.164                          

 Data required time                                                 25.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.164                          
 Data arrival time                                                   9.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[9]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[10]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.530
  Launch Clock Delay      :  4.474
  Clock Pessimism Removal :  -0.940

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.769       4.474         ntclkbufg_3      
 CLMA_118_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[9]/opit_0/CLK

 CLMA_118_93/Y0                    tco                   0.284       4.758 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[9]/opit_0/Q
                                   net (fanout=1)        0.212       4.970         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d [9]
 CLMS_122_93/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[10]/opit_0/D

 Data arrival time                                                   4.970         Logic Levels: 0  
                                                                                   Logic: 0.284ns(57.258%), Route: 0.212ns(42.742%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       5.530         ntclkbufg_3      
 CLMS_122_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[10]/opit_0/CLK
 clock pessimism                                        -0.940       4.590                          
 clock uncertainty                                       0.000       4.590                          

 Hold time                                               0.053       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                   4.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[8]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.526
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  -0.940

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.477         ntclkbufg_3      
 CLMS_122_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[7]/opit_0/CLK

 CLMS_122_93/Y2                    tco                   0.284       4.761 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[7]/opit_0/Q
                                   net (fanout=1)        0.216       4.977         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d [7]
 CLMA_118_93/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[8]/opit_0/D

 Data arrival time                                                   4.977         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.800%), Route: 0.216ns(43.200%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.108       5.526         ntclkbufg_3      
 CLMA_118_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[8]/opit_0/CLK
 clock pessimism                                        -0.940       4.586                          
 clock uncertainty                                       0.000       4.586                          

 Hold time                                               0.053       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                   4.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[10]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  -0.940

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.788       4.493         ntclkbufg_3      
 CLMA_114_12/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[2]/opit_0_L5Q_perm/CLK

 CLMA_114_12/Q0                    tco                   0.226       4.719 r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211       4.930         u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0 [2]
 CLMS_110_13/M0                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[10]/opit_0/D

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.124       5.542         ntclkbufg_3      
 CLMS_110_13/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[10]/opit_0/CLK
 clock pessimism                                        -0.940       4.602                          
 clock uncertainty                                       0.000       4.602                          

 Hold time                                              -0.014       4.588                          

 Data required time                                                  4.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.588                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.495
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.136      18.602         ntclkbufg_0      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_126_116/Q1                   tco                   0.291      18.893 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.770      19.663         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_126_112/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  19.663         Logic Levels: 0  
                                                                                   Logic: 0.291ns(27.427%), Route: 0.770ns(72.573%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.790      24.495         ntclkbufg_3      
 CLMA_126_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      24.495                          
 clock uncertainty                                      -0.050      24.445                          

 Setup time                                             -0.079      24.366                          

 Data required time                                                 24.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.366                          
 Data arrival time                                                  19.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.703                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.490
  Launch Clock Delay      :  8.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.130      18.596         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q0                   tco                   0.289      18.885 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.568      19.453         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMS_126_109/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  19.453         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.722%), Route: 0.568ns(66.278%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.785      24.490         ntclkbufg_3      
 CLMS_126_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      24.490                          
 clock uncertainty                                      -0.050      24.440                          

 Setup time                                             -0.079      24.361                          

 Data required time                                                 24.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.361                          
 Data arrival time                                                  19.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.495
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.136      18.602         ntclkbufg_0      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_126_116/Q0                   tco                   0.289      18.891 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.493      19.384         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_126_112/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  19.384         Logic Levels: 0  
                                                                                   Logic: 0.289ns(36.957%), Route: 0.493ns(63.043%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.790      24.495         ntclkbufg_3      
 CLMA_126_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      24.495                          
 clock uncertainty                                      -0.050      24.445                          

 Setup time                                             -0.079      24.366                          

 Data required time                                                 24.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.366                          
 Data arrival time                                                  19.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  7.105
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.790      27.105         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q1                   tco                   0.229      27.334 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.227      27.561         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMS_126_109/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  27.561         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.219%), Route: 0.227ns(49.781%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988      23.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.124      25.542         ntclkbufg_3      
 CLMS_126_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      25.542                          
 clock uncertainty                                       0.050      25.592                          

 Hold time                                              -0.014      25.578                          

 Data required time                                                 25.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.578                          
 Data arrival time                                                  27.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.547
  Launch Clock Delay      :  7.102
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.787      27.102         ntclkbufg_0      
 CLMA_130_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_130_112/Q3                   tco                   0.221      27.323 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.318      27.641         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_134_116/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  27.641         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.002%), Route: 0.318ns(58.998%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988      23.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.129      25.547         ntclkbufg_3      
 CLMA_134_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      25.547                          
 clock uncertainty                                       0.050      25.597                          

 Hold time                                               0.053      25.650                          

 Data required time                                                 25.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.650                          
 Data arrival time                                                  27.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.566  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.547
  Launch Clock Delay      :  7.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.798      27.113         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.222      27.335 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.314      27.649         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_134_116/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  27.649         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.418%), Route: 0.314ns(58.582%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988      23.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.129      25.547         ntclkbufg_3      
 CLMA_134_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      25.547                          
 clock uncertainty                                       0.050      25.597                          

 Hold time                                               0.053      25.650                          

 Data required time                                                 25.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.650                          
 Data arrival time                                                  27.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.063
  Launch Clock Delay      :  6.227
  Clock Pessimism Removal :  1.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.122       6.227         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_94_117/Q2                    tco                   0.289       6.516 f       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        2.163       8.679         u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1
 CLMA_14_197/Y6AB                  td                    0.132       8.811 f       CLKROUTE_61/Z    
                                   net (fanout=1)        2.432      11.243         ntR1558          
 CLMA_102_117/Y2                   td                    0.492      11.735 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.400      12.135         cmos_frame_vsync_2
 CLMS_98_117/M0                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D

 Data arrival time                                                  12.135         Logic Levels: 2  
                                                                                   Logic: 0.913ns(15.454%), Route: 4.995ns(84.546%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.786      25.063         ntclkbufg_2      
 CLMS_98_117/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/CLK
 clock pessimism                                         1.055      26.118                          
 clock uncertainty                                      -0.050      26.068                          

 Setup time                                             -0.088      25.980                          

 Data required time                                                 25.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.980                          
 Data arrival time                                                  12.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.845                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.048
  Launch Clock Delay      :  6.227
  Clock Pessimism Removal :  1.137

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.122       6.227         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_117/Q0                    tco                   0.289       6.516 r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.579       7.095         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                   td                    0.477       7.572 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.572         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4886
 CLMS_98_97/COUT                   td                    0.058       7.630 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.630         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4888
                                   td                    0.058       7.688 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.688         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4890
 CLMS_98_101/COUT                  td                    0.058       7.746 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.746         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
                                   td                    0.058       7.804 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.804         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
 CLMS_98_105/Y3                    td                    0.501       8.305 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.308       8.613         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_98_113/Y1                    td                    0.288       8.901 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.842       9.743         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.474      10.217 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.217         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_94_105/Y2                    td                    0.271      10.488 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.265      10.753         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMS_94_109/A3                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.753         Logic Levels: 5  
                                                                                   Logic: 2.532ns(55.943%), Route: 1.994ns(44.057%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.771      25.048         ntclkbufg_2      
 CLMS_94_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.137      26.185                          
 clock uncertainty                                      -0.050      26.135                          

 Setup time                                             -0.397      25.738                          

 Data required time                                                 25.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.738                          
 Data arrival time                                                  10.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.967
  Launch Clock Delay      :  6.227
  Clock Pessimism Removal :  0.828

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.122       6.227         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_117/Q0                    tco                   0.289       6.516 r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.923       7.439         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMS_70_93/Y0                     td                    0.196       7.635 f       u_ov5640_dri_2/u_cmos_capture_data/N4/gateop_perm/Z
                                   net (fanout=8)        1.673       9.308         cmos_frame_valid_2
 DRM_54_168/WEA[0]                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   9.308         Logic Levels: 1  
                                                                                   Logic: 0.485ns(15.742%), Route: 2.596ns(84.258%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.690      24.967         ntclkbufg_2      
 DRM_54_168/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.828      25.795                          
 clock uncertainty                                      -0.050      25.745                          

 Setup time                                             -0.013      25.732                          

 Data required time                                                 25.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.732                          
 Data arrival time                                                   9.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[14]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[15]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.223
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  -1.137

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.778       5.055         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[14]/opit_0/CLK

 CLMA_102_108/Q2                   tco                   0.224       5.279 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[14]/opit_0/Q
                                   net (fanout=1)        0.191       5.470         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d [14]
 CLMA_102_109/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[15]/opit_0/D

 Data arrival time                                                   5.470         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.976%), Route: 0.191ns(46.024%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       6.223         ntclkbufg_2      
 CLMA_102_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[15]/opit_0/CLK
 clock pessimism                                        -1.137       5.086                          
 clock uncertainty                                       0.000       5.086                          

 Hold time                                               0.053       5.139                          

 Data required time                                                  5.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.139                          
 Data arrival time                                                   5.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  5.028
  Clock Pessimism Removal :  -1.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.751       5.028         ntclkbufg_2      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMA_90_96/Q1                     tco                   0.229       5.257 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.215       5.472         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMA_94_100/M2                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   5.472         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.577%), Route: 0.215ns(48.423%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.099       6.204         ntclkbufg_2      
 CLMA_94_100/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -1.055       5.149                          
 clock uncertainty                                       0.000       5.149                          

 Hold time                                              -0.014       5.135                          

 Data required time                                                  5.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.135                          
 Data arrival time                                                   5.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.231
  Launch Clock Delay      :  5.063
  Clock Pessimism Removal :  -1.168

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.786       5.063         ntclkbufg_2      
 CLMA_98_116/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_98_116/Q3                    tco                   0.221       5.284 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.369         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [3]
 CLMA_98_116/D4                                                            f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.369         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.126       6.231         ntclkbufg_2      
 CLMA_98_116/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.168       5.063                          
 clock uncertainty                                       0.000       5.063                          

 Hold time                                              -0.034       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                   5.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.051
  Launch Clock Delay      :  8.577
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.111      18.577         ntclkbufg_0      
 CLMA_94_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_94_108/Q2                    tco                   0.289      18.866 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.746      19.612         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_90_113/M0                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  19.612         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.923%), Route: 0.746ns(72.077%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.774      25.051         ntclkbufg_2      
 CLMA_90_113/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      25.051                          
 clock uncertainty                                      -0.050      25.001                          

 Setup time                                             -0.088      24.913                          

 Data required time                                                 24.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.913                          
 Data arrival time                                                  19.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.028
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.101      18.567         ntclkbufg_0      
 CLMS_82_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_82_109/Q1                    tco                   0.291      18.858 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.634      19.492         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_90_96/M3                                                             r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  19.492         Logic Levels: 0  
                                                                                   Logic: 0.291ns(31.459%), Route: 0.634ns(68.541%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.751      25.028         ntclkbufg_2      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      25.028                          
 clock uncertainty                                      -0.050      24.978                          

 Setup time                                             -0.079      24.899                          

 Data required time                                                 24.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.899                          
 Data arrival time                                                  19.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.028
  Launch Clock Delay      :  8.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.089      18.555         ntclkbufg_0      
 CLMS_82_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMS_82_101/Q2                    tco                   0.289      18.844 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.583      19.427         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_90_96/M1                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  19.427         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.142%), Route: 0.583ns(66.858%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.751      25.028         ntclkbufg_2      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      25.028                          
 clock uncertainty                                      -0.050      24.978                          

 Setup time                                             -0.088      24.890                          

 Data required time                                                 24.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.890                          
 Data arrival time                                                  19.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.218
  Launch Clock Delay      :  7.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.774      27.089         ntclkbufg_0      
 CLMA_90_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_90_112/Q1                    tco                   0.224      27.313 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.193      27.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_90_113/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  27.506         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.717%), Route: 0.193ns(46.283%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692      24.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113      26.218         ntclkbufg_2      
 CLMA_90_113/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      26.218                          
 clock uncertainty                                       0.050      26.268                          

 Hold time                                               0.053      26.321                          

 Data required time                                                 26.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.321                          
 Data arrival time                                                  27.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.218
  Launch Clock Delay      :  7.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.768      27.083         ntclkbufg_0      
 CLMA_90_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q3                    tco                   0.226      27.309 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.346      27.655         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_90_113/M1                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  27.655         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.510%), Route: 0.346ns(60.490%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692      24.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113      26.218         ntclkbufg_2      
 CLMA_90_113/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      26.218                          
 clock uncertainty                                       0.050      26.268                          

 Hold time                                              -0.014      26.254                          

 Data required time                                                 26.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.254                          
 Data arrival time                                                  27.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.868  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.218
  Launch Clock Delay      :  7.086
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.771      27.086         ntclkbufg_0      
 CLMA_94_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_94_108/Q3                    tco                   0.221      27.307 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.445      27.752         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_90_113/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  27.752         Logic Levels: 0  
                                                                                   Logic: 0.221ns(33.183%), Route: 0.445ns(66.817%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692      24.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113      26.218         ntclkbufg_2      
 CLMA_90_113/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      26.218                          
 clock uncertainty                                       0.050      26.268                          

 Hold time                                               0.053      26.321                          

 Data required time                                                 26.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.321                          
 Data arrival time                                                  27.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.019
  Launch Clock Delay      :  8.595
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.129       8.595         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMS_214_129/Q3                   tco                   0.286       8.881 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.871       9.752         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_206_177/Y3                   td                    0.210       9.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.416      10.378         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_206_184/Y2                   td                    0.210      10.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.119      10.707         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16691
 CLMA_206_184/Y3                   td                    0.287      10.994 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.121      11.115         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_206_184/Y1                   td                    0.288      11.403 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.303      11.706         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMS_206_193/Y3                   td                    0.468      12.174 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.271      12.445         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_206_197/Y0                   td                    0.210      12.655 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.129      12.784         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11796
 CLMS_206_197/Y2                   td                    0.478      13.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.546      13.808         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11825
                                   td                    0.326      14.134 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.134         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_214_184/COUT                 td                    0.058      14.192 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.192         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_214_192/Y1                   td                    0.498      14.690 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.444      15.134         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11835
 CLMS_206_185/C0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  15.134         Logic Levels: 9  
                                                                                   Logic: 3.319ns(50.757%), Route: 3.220ns(49.243%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.704      17.019         ntclkbufg_0      
 CLMS_206_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.397                          
 clock uncertainty                                      -0.350      18.047                          

 Setup time                                             -0.196      17.851                          

 Data required time                                                 17.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.851                          
 Data arrival time                                                  15.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.019
  Launch Clock Delay      :  8.595
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.129       8.595         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMS_214_129/Q3                   tco                   0.286       8.881 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.871       9.752         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_206_177/Y3                   td                    0.210       9.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.416      10.378         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_206_184/Y2                   td                    0.210      10.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.119      10.707         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16691
 CLMA_206_184/Y3                   td                    0.287      10.994 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.121      11.115         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_206_184/Y1                   td                    0.288      11.403 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.303      11.706         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMS_206_193/Y3                   td                    0.468      12.174 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.271      12.445         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_206_197/Y0                   td                    0.210      12.655 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.129      12.784         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11796
 CLMS_206_197/Y2                   td                    0.478      13.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.546      13.808         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11825
                                   td                    0.326      14.134 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.134         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_214_184/COUT                 td                    0.058      14.192 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.192         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_214_192/Y0                   td                    0.269      14.461 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.444      14.905         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11834
 CLMS_206_185/D3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  14.905         Logic Levels: 9  
                                                                                   Logic: 3.090ns(48.970%), Route: 3.220ns(51.030%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.704      17.019         ntclkbufg_0      
 CLMS_206_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.397                          
 clock uncertainty                                      -0.350      18.047                          

 Setup time                                             -0.377      17.670                          

 Data required time                                                 17.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.670                          
 Data arrival time                                                  14.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.035
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.136       8.602         ntclkbufg_0      
 CLMA_222_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_222_128/Q1                   tco                   0.289       8.891 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.769       9.660         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMA_218_164/Y0                   td                    0.210       9.870 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.269      10.139         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_218_168/Y3                   td                    0.210      10.349 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.120      10.469         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16718
 CLMA_218_168/Y2                   td                    0.322      10.791 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.404      11.195         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMS_214_169/Y3                   td                    0.210      11.405 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=3)        0.409      11.814         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_218_168/Y1                   td                    0.212      12.026 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=10)       0.422      12.448         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMA_218_176/Y3                   td                    0.210      12.658 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.406      13.064         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11862
 CLMA_218_172/Y1                   td                    0.212      13.276 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.404      13.680         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11891
                                   td                    0.477      14.157 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.157         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_218_177/COUT                 td                    0.058      14.215 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.215         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_218_181/Y1                   td                    0.498      14.713 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.120      14.833         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11901
 CLMA_218_180/A2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  14.833         Logic Levels: 9  
                                                                                   Logic: 2.908ns(46.670%), Route: 3.323ns(53.330%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.720      17.035         ntclkbufg_0      
 CLMA_218_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.413                          
 clock uncertainty                                      -0.350      18.063                          

 Setup time                                             -0.388      17.675                          

 Data required time                                                 17.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.675                          
 Data arrival time                                                  14.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][8]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[48]/opit_0_inv_MUX8TO1Q/I4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.578
  Launch Clock Delay      :  7.077
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.762       7.077         ntclkbufg_0      
 CLMS_126_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][8]/opit_0_inv/CLK

 CLMS_126_153/Y0                   tco                   0.284       7.361 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][8]/opit_0_inv/Q
                                   net (fanout=1)        0.234       7.595         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [8]
 CLMA_122_152/DD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[48]/opit_0_inv_MUX8TO1Q/I4

 Data arrival time                                                   7.595         Logic Levels: 0  
                                                                                   Logic: 0.284ns(54.826%), Route: 0.234ns(45.174%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.112       8.578         ntclkbufg_0      
 CLMA_122_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[48]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -1.151       7.427                          
 clock uncertainty                                       0.200       7.627                          

 Hold time                                              -0.139       7.488                          

 Data required time                                                  7.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.488                          
 Data arrival time                                                   7.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I00
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.606
  Launch Clock Delay      :  7.111
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.796       7.111         ntclkbufg_0      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/CLK

 CLMA_126_116/Q3                   tco                   0.221       7.332 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/Q
                                   net (fanout=4)        0.337       7.669         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [11]
 CLMS_122_113/A0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I00

 Data arrival time                                                   7.669         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.606%), Route: 0.337ns(60.394%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.140       8.606         ntclkbufg_0      
 CLMS_122_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                        -1.151       7.455                          
 clock uncertainty                                       0.200       7.655                          

 Hold time                                              -0.094       7.561                          

 Data required time                                                  7.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.561                          
 Data arrival time                                                   7.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_len[8]/opit_0_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.609
  Launch Clock Delay      :  7.111
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.796       7.111         ntclkbufg_0      
 CLMS_126_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[5]/opit_0_L5Q_perm/CLK

 CLMS_126_117/Q0                   tco                   0.222       7.333 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[5]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.356       7.689         u_ddr3_ctrl_top/rd_len [5]
 CLMA_118_117/BD                                                           f       u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_len[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   7.689         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.408%), Route: 0.356ns(61.592%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.143       8.609         ntclkbufg_0      
 CLMA_118_117/CLK                                                          r       u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_len[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -1.151       7.458                          
 clock uncertainty                                       0.200       7.658                          

 Hold time                                              -0.081       7.577                          

 Data required time                                                  7.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.577                          
 Data arrival time                                                   7.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  4.460
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.088      31.126         ntclkbufg_1      
 CLMS_162_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_105/Q0                   tco                   0.287      31.413 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.164      33.577         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_82_176/Y6CD                  td                    0.134      33.711 f       CLKROUTE_72/Z    
                                   net (fanout=1)        0.271      33.982         ntR1569          
 CLMA_82_180/Y6CD                  td                    0.134      34.116 f       CLKROUTE_71/Z    
                                   net (fanout=1)        8.485      42.601         ntR1568          
 CLMA_158_100/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  42.601         Logic Levels: 2  
                                                                                   Logic: 0.555ns(4.837%), Route: 10.920ns(95.163%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.747      37.062         ntclkbufg_0      
 CLMA_158_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.421      37.483                          
 clock uncertainty                                      -0.350      37.133                          

 Setup time                                             -0.088      37.045                          

 Data required time                                                 37.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.045                          
 Data arrival time                                                  42.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.085
  Launch Clock Delay      :  4.485
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.113      31.151         ntclkbufg_1      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_146_112/Q0                   tco                   0.287      31.438 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.114      32.552         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMA_74_112/Y6CD                  td                    0.134      32.686 f       CLKROUTE_34/Z    
                                   net (fanout=1)        0.483      33.169         ntR1531          
 CLMA_74_137/Y6CD                  td                    0.134      33.303 f       CLKROUTE_33/Z    
                                   net (fanout=1)        1.183      34.486         ntR1530          
 CLMS_66_193/Y6AB                  td                    0.132      34.618 f       CLKROUTE_32/Z    
                                   net (fanout=1)        0.780      35.398         ntR1529          
 CLMS_66_173/Y6CD                  td                    0.134      35.532 f       CLKROUTE_31/Z    
                                   net (fanout=1)        0.297      35.829         ntR1528          
 CLMA_66_180/Y6AB                  td                    0.132      35.961 f       CLKROUTE_30/Z    
                                   net (fanout=1)        0.271      36.232         ntR1527          
 CLMS_66_185/Y6AB                  td                    0.132      36.364 f       CLKROUTE_29/Z    
                                   net (fanout=1)        1.823      38.187         ntR1526          
 CLMS_66_113/Y6CD                  td                    0.134      38.321 f       CLKROUTE_28/Z    
                                   net (fanout=1)        4.042      42.363         ntR1525          
 CLMA_150_112/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                  42.363         Logic Levels: 7  
                                                                                   Logic: 1.219ns(10.872%), Route: 9.993ns(89.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.770      37.085         ntclkbufg_0      
 CLMA_150_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                         0.421      37.506                          
 clock uncertainty                                      -0.350      37.156                          

 Setup time                                              0.029      37.185                          

 Data required time                                                 37.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.185                          
 Data arrival time                                                  42.363                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.075
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.090      31.128         ntclkbufg_1      
 CLMA_166_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_166_108/Q3                   tco                   0.286      31.414 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.107      34.521         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_238_32/Y6CD                  td                    0.134      34.655 f       CLKROUTE_80/Z    
                                   net (fanout=1)        0.305      34.960         ntR1577          
 CLMA_234_32/Y6CD                  td                    0.134      35.094 f       CLKROUTE_79/Z    
                                   net (fanout=1)        7.229      42.323         ntR1576          
 CLMA_162_112/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  42.323         Logic Levels: 2  
                                                                                   Logic: 0.554ns(4.949%), Route: 10.641ns(95.051%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.760      37.075         ntclkbufg_0      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.421      37.496                          
 clock uncertainty                                      -0.350      37.146                          

 Setup time                                              0.029      37.175                          

 Data required time                                                 37.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.175                          
 Data arrival time                                                  42.323                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.570
  Launch Clock Delay      :  3.622
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.775       3.622         ntclkbufg_1      
 CLMA_138_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_138_108/Q1                   tco                   0.224       3.846 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.494       4.340         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_150_108/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                   4.340         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.198%), Route: 0.494ns(68.802%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.104       8.570         ntclkbufg_0      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.421       8.149                          
 clock uncertainty                                       0.350       8.499                          

 Hold time                                               0.053       8.552                          

 Data required time                                                  8.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.552                          
 Data arrival time                                                   4.340                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.563
  Launch Clock Delay      :  3.611
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.764       3.611         ntclkbufg_1      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q3                   tco                   0.226       3.837 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.836       8.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMS_138_97/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   8.673         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.465%), Route: 4.836ns(95.535%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.097       8.563         ntclkbufg_0      
 CLMS_138_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421       8.142                          
 clock uncertainty                                       0.350       8.492                          

 Hold time                                              -0.014       8.478                          

 Data required time                                                  8.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.478                          
 Data arrival time                                                   8.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.532  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.564
  Launch Clock Delay      :  3.611
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.764       3.611         ntclkbufg_1      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q1                   tco                   0.229       3.840 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.169       5.009         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_74_49/Y6CD                   td                    0.116       5.125 r       CLKROUTE_119/Z   
                                   net (fanout=1)        3.568       8.693         ntR1616          
 CLMA_150_104/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   8.693         Logic Levels: 1  
                                                                                   Logic: 0.345ns(6.789%), Route: 4.737ns(93.211%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.098       8.564         ntclkbufg_0      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.421       8.143                          
 clock uncertainty                                       0.350       8.493                          

 Hold time                                              -0.014       8.479                          

 Data required time                                                  8.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.479                          
 Data arrival time                                                   8.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.079
  Launch Clock Delay      :  5.524
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.106       5.524         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_122_88/Q2                    tco                   0.289       5.813 f       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)       10.216      16.029         u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1
 CLMA_118_89/A2                                                            f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  16.029         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.751%), Route: 10.216ns(97.249%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.764      17.079         ntclkbufg_0      
 CLMA_118_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      17.079                          
 clock uncertainty                                      -0.350      16.729                          

 Setup time                                             -0.396      16.333                          

 Data required time                                                 16.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.333                          
 Data arrival time                                                  16.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.577  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.115
  Launch Clock Delay      :  5.538
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.120       5.538         ntclkbufg_3      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_138_112/Q3                   tco                   0.288       5.826 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.139       6.965         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_182_89/Y6AB                  td                    0.145       7.110 r       CLKROUTE_123/Z   
                                   net (fanout=1)        9.084      16.194         ntR1620          
 CLMA_122_112/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  16.194         Logic Levels: 1  
                                                                                   Logic: 0.433ns(4.063%), Route: 10.223ns(95.937%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.800      17.115         ntclkbufg_0      
 CLMA_122_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      17.115                          
 clock uncertainty                                      -0.350      16.765                          

 Setup time                                             -0.079      16.686                          

 Data required time                                                 16.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.686                          
 Data arrival time                                                  16.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.094
  Launch Clock Delay      :  5.537
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       5.537         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_126_105/Q3                   tco                   0.286       5.823 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.643       8.466         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_206_41/Y6CD                  td                    0.134       8.600 f       CLKROUTE_8/Z     
                                   net (fanout=1)        1.468      10.068         ntR1505          
 CLMA_206_36/Y6CD                  td                    0.134      10.202 f       CLKROUTE_7/Z     
                                   net (fanout=1)        2.596      12.798         ntR1504          
 CLMA_182_24/Y6CD                  td                    0.134      12.932 f       CLKROUTE_6/Z     
                                   net (fanout=1)        3.231      16.163         ntR1503          
 CLMA_126_104/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  16.163         Logic Levels: 3  
                                                                                   Logic: 0.688ns(6.475%), Route: 9.938ns(93.525%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.779      17.094         ntclkbufg_0      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      17.094                          
 clock uncertainty                                      -0.350      16.744                          

 Setup time                                             -0.088      16.656                          

 Data required time                                                 16.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.656                          
 Data arrival time                                                  16.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.596
  Launch Clock Delay      :  4.498
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.793       4.498         ntclkbufg_3      
 CLMA_130_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q0                   tco                   0.226       4.724 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.627       9.351         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMS_126_113/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                   9.351         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.657%), Route: 4.627ns(95.343%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.130       8.596         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000       8.596                          
 clock uncertainty                                       0.350       8.946                          

 Hold time                                              -0.014       8.932                          

 Data required time                                                  8.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.932                          
 Data arrival time                                                   9.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.596
  Launch Clock Delay      :  4.485
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.780       4.485         ntclkbufg_3      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_138_112/Q2                   tco                   0.228       4.713 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.261       9.974         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_126_113/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   9.974         Logic Levels: 0  
                                                                                   Logic: 0.228ns(4.154%), Route: 5.261ns(95.846%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.130       8.596         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       8.596                          
 clock uncertainty                                       0.350       8.946                          

 Hold time                                              -0.014       8.932                          

 Data required time                                                  8.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.932                          
 Data arrival time                                                   9.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  4.484
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       4.484         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_126_105/Q1                   tco                   0.229       4.713 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.703       7.416         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_46_56/Y6CD                   td                    0.116       7.532 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.516       8.048         ntR1502          
 CLMA_46_28/Y6CD                   td                    0.116       8.164 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.610       8.774         ntR1501          
 CLMS_46_41/Y6CD                   td                    0.116       8.890 r       CLKROUTE_3/Z     
                                   net (fanout=1)        1.247      10.137         ntR1500          
 CLMA_46_48/Y6CD                   td                    0.116      10.253 r       CLKROUTE_2/Z     
                                   net (fanout=1)        0.483      10.736         ntR1499          
 CLMS_46_53/Y6CD                   td                    0.116      10.852 r       CLKROUTE_1/Z     
                                   net (fanout=1)        1.634      12.486         ntR1498          
 CLMA_126_104/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  12.486         Logic Levels: 5  
                                                                                   Logic: 0.809ns(10.110%), Route: 7.193ns(89.890%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.119       8.585         ntclkbufg_0      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       8.585                          
 clock uncertainty                                       0.350       8.935                          

 Hold time                                              -0.014       8.921                          

 Data required time                                                  8.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.921                          
 Data arrival time                                                  12.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.092
  Launch Clock Delay      :  6.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.111       6.216         ntclkbufg_2      
 CLMS_94_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMS_94_109/Q1                    tco                   0.289       6.505 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.614       9.119         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_146_29/Y6AB                  td                    0.132       9.251 f       CLKROUTE_57/Z    
                                   net (fanout=1)        1.939      11.190         ntR1554          
 CLMA_154_32/Y6CD                  td                    0.134      11.324 f       CLKROUTE_56/Z    
                                   net (fanout=1)        0.799      12.123         ntR1553          
 CLMA_166_32/Y6CD                  td                    0.134      12.257 f       CLKROUTE_55/Z    
                                   net (fanout=1)        3.446      15.703         ntR1552          
 CLMA_94_112/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  15.703         Logic Levels: 3  
                                                                                   Logic: 0.689ns(7.263%), Route: 8.798ns(92.737%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.777      17.092         ntclkbufg_0      
 CLMA_94_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      17.092                          
 clock uncertainty                                      -0.350      16.742                          

 Setup time                                              0.029      16.771                          

 Data required time                                                 16.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.771                          
 Data arrival time                                                  15.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.095
  Launch Clock Delay      :  6.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.111       6.216         ntclkbufg_2      
 CLMS_94_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_94_109/Q3                    tco                   0.288       6.504 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.435       9.939         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_174_184/Y6CD                 td                    0.149      10.088 r       CLKROUTE_86/Z    
                                   net (fanout=1)        0.440      10.528         ntR1583          
 CLMA_174_192/Y6CD                 td                    0.149      10.677 r       CLKROUTE_85/Z    
                                   net (fanout=1)        1.771      12.448         ntR1582          
 CLMA_158_192/Y6CD                 td                    0.149      12.597 r       CLKROUTE_84/Z    
                                   net (fanout=1)        3.000      15.597         ntR1581          
 CLMA_98_112/M2                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  15.597         Logic Levels: 3  
                                                                                   Logic: 0.735ns(7.835%), Route: 8.646ns(92.165%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.780      17.095         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      17.095                          
 clock uncertainty                                      -0.350      16.745                          

 Setup time                                             -0.079      16.666                          

 Data required time                                                 16.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.666                          
 Data arrival time                                                  15.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.878  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.095
  Launch Clock Delay      :  6.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       6.217         ntclkbufg_2      
 CLMA_102_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_102_104/Q2                   tco                   0.290       6.507 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.887       8.394         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_18_32/Y6CD                   td                    0.149       8.543 r       CLKROUTE_101/Z   
                                   net (fanout=1)        1.377       9.920         ntR1598          
 CLMS_50_25/Y6CD                   td                    0.149      10.069 r       CLKROUTE_100/Z   
                                   net (fanout=1)        2.945      13.014         ntR1597          
 CLMA_182_40/Y6AB                  td                    0.145      13.159 r       CLKROUTE_99/Z    
                                   net (fanout=1)        2.297      15.456         ntR1596          
 CLMA_98_112/M3                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  15.456         Logic Levels: 3  
                                                                                   Logic: 0.733ns(7.934%), Route: 8.506ns(92.066%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.780      17.095         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      17.095                          
 clock uncertainty                                      -0.350      16.745                          

 Setup time                                             -0.079      16.666                          

 Data required time                                                 16.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.666                          
 Data arrival time                                                  15.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.535  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.595
  Launch Clock Delay      :  5.060
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.783       5.060         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_117/Q0                    tco                   0.222       5.282 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.239       5.521         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMA_102_117/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.521         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.156%), Route: 0.239ns(51.844%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.129       8.595         ntclkbufg_0      
 CLMA_102_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       8.595                          
 clock uncertainty                                       0.350       8.945                          

 Hold time                                              -0.034       8.911                          

 Data required time                                                  8.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.911                          
 Data arrival time                                                   5.521                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.565
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.764       5.041         ntclkbufg_2      
 CLMA_98_100/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q2                    tco                   0.228       5.269 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.916       9.185         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_94_101/M2                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   9.185         Logic Levels: 0  
                                                                                   Logic: 0.228ns(5.502%), Route: 3.916ns(94.498%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.099       8.565         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       8.565                          
 clock uncertainty                                       0.350       8.915                          

 Hold time                                              -0.014       8.901                          

 Data required time                                                  8.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.901                          
 Data arrival time                                                   9.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.565
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.764       5.041         ntclkbufg_2      
 CLMA_98_100/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q0                    tco                   0.226       5.267 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.988       9.255         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_94_101/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   9.255         Logic Levels: 0  
                                                                                   Logic: 0.226ns(5.363%), Route: 3.988ns(94.637%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.099       8.565         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       8.565                          
 clock uncertainty                                       0.350       8.915                          

 Hold time                                              -0.014       8.901                          

 Data required time                                                  8.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.901                          
 Data arrival time                                                   9.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  4.424
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.056       4.424         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q0                    tco                   0.289       4.713 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400       5.113         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_166_80/Y0                    td                    0.487       5.600 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.449       6.049         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
 CLMS_166_61/Y1                    td                    0.288       6.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.604       6.941         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
 CLMA_166_76/Y3                    td                    0.210       7.151 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.129       7.280         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_166_76/Y2                    td                    0.487       7.767 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.402       8.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_162_73/CECO                  td                    0.184       8.353 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.353         ntR686           
 CLMS_162_77/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.353         Logic Levels: 5  
                                                                                   Logic: 1.945ns(49.504%), Route: 1.984ns(50.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.710      23.555         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.305                          
 clock uncertainty                                      -0.150      24.155                          

 Setup time                                             -0.729      23.426                          

 Data required time                                                 23.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.426                          
 Data arrival time                                                   8.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  4.424
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.056       4.424         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q0                    tco                   0.289       4.713 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400       5.113         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_166_80/Y0                    td                    0.487       5.600 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.449       6.049         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
 CLMS_166_61/Y1                    td                    0.288       6.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.604       6.941         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
 CLMA_166_76/Y3                    td                    0.210       7.151 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.129       7.280         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_166_76/Y2                    td                    0.487       7.767 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.402       8.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_162_73/CECO                  td                    0.184       8.353 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.353         ntR686           
 CLMS_162_77/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.353         Logic Levels: 5  
                                                                                   Logic: 1.945ns(49.504%), Route: 1.984ns(50.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.710      23.555         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.305                          
 clock uncertainty                                      -0.150      24.155                          

 Setup time                                             -0.729      23.426                          

 Data required time                                                 23.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.426                          
 Data arrival time                                                   8.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  4.424
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.056       4.424         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q0                    tco                   0.289       4.713 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400       5.113         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_166_80/Y0                    td                    0.487       5.600 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.449       6.049         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
 CLMS_166_61/Y1                    td                    0.288       6.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.604       6.941         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
 CLMA_166_76/Y3                    td                    0.210       7.151 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.129       7.280         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_166_76/Y2                    td                    0.487       7.767 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.402       8.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_162_73/CECO                  td                    0.184       8.353 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.353         ntR686           
 CLMS_162_77/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.353         Logic Levels: 5  
                                                                                   Logic: 1.945ns(49.504%), Route: 1.984ns(50.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.710      23.555         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.305                          
 clock uncertainty                                      -0.150      24.155                          

 Setup time                                             -0.729      23.426                          

 Data required time                                                 23.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.426                          
 Data arrival time                                                   8.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706       3.551         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK

 CLMS_166_77/Q2                    tco                   0.228       3.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/Q
                                   net (fanout=3)        0.103       3.882         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d [1]
 CLMA_166_76/M1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D

 Data arrival time                                                   3.882         Logic Levels: 0  
                                                                                   Logic: 0.228ns(68.882%), Route: 0.103ns(31.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045       4.413         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.831       3.582                          
 clock uncertainty                                       0.000       3.582                          

 Hold time                                              -0.014       3.568                          

 Data required time                                                  3.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.568                          
 Data arrival time                                                   3.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       1.845 r       USCMROUTE_0/CLKOUT
                                   net (fanout=12)       1.712       3.557         ntR1640          
 CLMA_146_52/CLK                                                           r       u_ov5640_dri_1/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_146_52/Q2                    tco                   0.224       3.781 f       u_ov5640_dri_1/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       3.870         u_ov5640_dri_1/u_i2c_dri/clk_cnt [1]
 CLMA_146_53/A4                                                            f       u_ov5640_dri_1/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.870         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       2.368 r       USCMROUTE_0/CLKOUT
                                   net (fanout=12)       2.050       4.418         ntR1640          
 CLMA_146_53/CLK                                                           r       u_ov5640_dri_1/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.587                          
 clock uncertainty                                       0.000       3.587                          

 Hold time                                              -0.035       3.552                          

 Data required time                                                  3.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.552                          
 Data arrival time                                                   3.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695       3.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_68/Q3                    tco                   0.221       3.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       3.848         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0]
 CLMA_166_68/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.848         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.401         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Hold time                                              -0.034       3.506                          

 Data required time                                                  3.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.506                          
 Data arrival time                                                   3.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  8.555
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.089      18.555         ntclkbufg_0      
 CLMS_214_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_214_157/Q0                   tco                   0.287      18.842 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.747      20.589         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_76/Y1                    td                    0.212      20.801 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234_3/gateop_perm/Z
                                   net (fanout=2)        0.442      21.243         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234
 CLMA_174_77/CECO                  td                    0.184      21.427 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000      21.427         ntR685           
 CLMA_174_81/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.427         Logic Levels: 2  
                                                                                   Logic: 0.683ns(23.781%), Route: 2.189ns(76.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.073                          
 clock uncertainty                                      -0.150      23.923                          

 Setup time                                             -0.729      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                  21.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  8.555
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.089      18.555         ntclkbufg_0      
 CLMS_214_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_214_157/Q0                   tco                   0.287      18.842 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.747      20.589         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_76/Y1                    td                    0.212      20.801 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234_3/gateop_perm/Z
                                   net (fanout=2)        0.442      21.243         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234
 CLMA_174_77/CECO                  td                    0.184      21.427 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000      21.427         ntR685           
 CLMA_174_81/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  21.427         Logic Levels: 2  
                                                                                   Logic: 0.683ns(23.781%), Route: 2.189ns(76.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.073                          
 clock uncertainty                                      -0.150      23.923                          

 Setup time                                             -0.729      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                  21.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  8.555
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.089      18.555         ntclkbufg_0      
 CLMS_214_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_214_157/Q0                   tco                   0.287      18.842 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.747      20.589         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_76/Y1                    td                    0.212      20.801 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234_3/gateop_perm/Z
                                   net (fanout=2)        0.442      21.243         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234
 CLMA_174_77/CECO                  td                    0.184      21.427 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000      21.427         ntR685           
 CLMA_174_81/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  21.427         Logic Levels: 2  
                                                                                   Logic: 0.683ns(23.781%), Route: 2.189ns(76.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.523      24.073                          
 clock uncertainty                                      -0.150      23.923                          

 Setup time                                             -0.729      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                  21.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  7.043
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.728      27.043         ntclkbufg_0      
 CLMA_234_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_234_60/Q3                    tco                   0.226      27.269 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.881      28.150         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMS_182_77/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.150         Logic Levels: 0  
                                                                                   Logic: 0.226ns(20.416%), Route: 0.881ns(79.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045      24.413         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.890                          
 clock uncertainty                                       0.150      24.040                          

 Hold time                                              -0.047      23.993                          

 Data required time                                                 23.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.993                          
 Data arrival time                                                  28.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  7.093
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.778      27.093         ntclkbufg_0      
 CLMA_234_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_234_96/Q3                    tco                   0.226      27.319 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.877      28.196         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
 CLMS_182_77/A1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.196         Logic Levels: 0  
                                                                                   Logic: 0.226ns(20.490%), Route: 0.877ns(79.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045      24.413         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.890                          
 clock uncertainty                                       0.150      24.040                          

 Hold time                                              -0.113      23.927                          

 Data required time                                                 23.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.927                          
 Data arrival time                                                  28.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  7.025
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.710      27.025         ntclkbufg_0      
 CLMA_206_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_206_180/Q2                   tco                   0.228      27.253 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.335      28.588         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_76/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.588         Logic Levels: 0  
                                                                                   Logic: 0.228ns(14.587%), Route: 1.335ns(85.413%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.038      24.406         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.883                          
 clock uncertainty                                       0.150      24.033                          

 Hold time                                              -0.046      23.987                          

 Data required time                                                 23.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.987                          
 Data arrival time                                                  28.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.450
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.078      31.116         ntclkbufg_1      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_174_16/Q1                    tco                   0.291      31.407 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.895      32.302         u_hdmi_top/u_rgb2dvi_0/green_10bit [8]
 CLMA_174_13/A2                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.302         Logic Levels: 0  
                                                                                   Logic: 0.291ns(24.536%), Route: 0.895ns(75.464%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.744      32.913         ntclkbufg_4      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.334                          
 clock uncertainty                                      -0.150      33.184                          

 Setup time                                             -0.388      32.796                          

 Data required time                                                 32.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.796                          
 Data arrival time                                                  32.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.090      31.128         ntclkbufg_1      
 CLMS_166_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMS_166_13/Q0                    tco                   0.289      31.417 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.849      32.266         u_hdmi_top/u_rgb2dvi_0/green_10bit [9]
 CLMA_166_8/A2                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.266         Logic Levels: 0  
                                                                                   Logic: 0.289ns(25.395%), Route: 0.849ns(74.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757      32.926         ntclkbufg_4      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.347                          
 clock uncertainty                                      -0.150      33.197                          

 Setup time                                             -0.388      32.809                          

 Data required time                                                 32.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.809                          
 Data arrival time                                                  32.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.457
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.085      31.123         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.290      31.413 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       1.022      32.435         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_8/A0                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                  32.435         Logic Levels: 0  
                                                                                   Logic: 0.290ns(22.104%), Route: 1.022ns(77.896%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757      32.926         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.347                          
 clock uncertainty                                      -0.150      33.197                          

 Setup time                                             -0.194      33.003                          

 Data required time                                                 33.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.003                          
 Data arrival time                                                  32.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.604
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.757       3.604         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q1                     tco                   0.224       3.828 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.358       4.186         u_hdmi_top/u_rgb2dvi_0/green_10bit [5]
 CLMA_174_8/A1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.186         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.488%), Route: 0.358ns(61.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_4      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.034                          
 clock uncertainty                                       0.150       4.184                          

 Hold time                                              -0.121       4.063                          

 Data required time                                                  4.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.063                          
 Data arrival time                                                   4.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.469
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.739       3.586         ntclkbufg_1      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK

 CLMA_174_16/Q2                    tco                   0.224       3.810 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.516       4.326         u_hdmi_top/u_rgb2dvi_0/blue_10bit [1]
 CLMA_158_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.326         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.270%), Route: 0.516ns(69.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.103       4.469         ntclkbufg_4      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.048                          
 clock uncertainty                                       0.150       4.198                          

 Hold time                                              -0.034       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   4.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742       3.589         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK

 CLMS_178_17/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.318       4.131         u_hdmi_top/u_rgb2dvi_0/blue_10bit [8]
 CLMS_178_13/D2                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.131         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.328%), Route: 0.318ns(58.672%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.087       4.453         ntclkbufg_4      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.032                          
 clock uncertainty                                       0.150       4.182                          

 Hold time                                              -0.221       3.961                          

 Data required time                                                  3.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.961                          
 Data arrival time                                                   4.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.607
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_8/Q1                     tco                   0.289       4.751 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       1.186       5.937         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMA_158_8/C2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.937         Logic Levels: 0  
                                                                                   Logic: 0.289ns(19.593%), Route: 1.186ns(80.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.764       6.273         ntclkbufg_4      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.023                          
 clock uncertainty                                      -0.150       6.873                          

 Setup time                                             -0.396       6.477                          

 Data required time                                                  6.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.477                          
 Data arrival time                                                   5.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.610
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_8/Q1                     tco                   0.289       4.751 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       1.394       6.145         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMS_154_9/A4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.145         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.172%), Route: 1.394ns(82.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.767       6.276         ntclkbufg_4      
 CLMS_154_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.026                          
 clock uncertainty                                      -0.150       6.876                          

 Setup time                                             -0.102       6.774                          

 Data required time                                                  6.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.774                          
 Data arrival time                                                   6.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.639
  Launch Clock Delay      :  4.476
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.110       4.476         ntclkbufg_4      
 CLMS_198_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMS_198_9/Q3                     tco                   0.288       4.764 r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       4.884         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift [0]
 CLMA_198_8/Y1                     td                    0.288       5.172 r       u_hdmi_top/u_rgb2dvi_0/serializer_r/N29/gateop/Z
                                   net (fanout=1)        0.743       5.915         u_hdmi_top/u_rgb2dvi_0/serializer_r/N29
 IOL_223_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   5.915         Logic Levels: 1  
                                                                                   Logic: 0.576ns(40.028%), Route: 0.863ns(59.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.796       6.305         ntclkbufg_4      
 IOL_223_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.055                          
 clock uncertainty                                      -0.150       6.905                          

 Setup time                                             -0.177       6.728                          

 Data required time                                                  6.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.728                          
 Data arrival time                                                   5.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.813                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.750       3.593         ntclkbufg_4      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q0                     tco                   0.222       3.815 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.899         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift [2]
 CLMA_174_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.899         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_4      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.593                          
 clock uncertainty                                       0.000       3.593                          

 Hold time                                              -0.035       3.558                          

 Data required time                                                  3.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.558                          
 Data arrival time                                                   3.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.750       3.593         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.222       3.815 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.899         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift [2]
 CLMA_174_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.899         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.593                          
 clock uncertainty                                       0.000       3.593                          

 Hold time                                              -0.035       3.558                          

 Data required time                                                  3.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.558                          
 Data arrival time                                                   3.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.591
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.748       3.591         ntclkbufg_4      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK

 CLMS_178_13/Q0                    tco                   0.222       3.813 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.897         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift [2]
 CLMS_178_13/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.897         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.087       4.453         ntclkbufg_4      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.591                          
 clock uncertainty                                       0.000       3.591                          

 Hold time                                              -0.035       3.556                          

 Data required time                                                  3.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.556                          
 Data arrival time                                                   3.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.070       4.442         ntclkbufg_1      
 CLMS_150_37/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_150_37/Q0                    tco                   0.289       4.731 r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.557       5.288         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_146_45/Y3                    td                    0.288       5.576 f       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        4.023       9.599         u_hdmi_top/u_video_driver/_N1648
 CLMA_226_124/Y6CD                 td                    0.134       9.733 f       CLKROUTE_60/Z    
                                   net (fanout=1)        2.907      12.640         ntR1557          
 CLMS_226_85/Y6CD                  td                    0.134      12.774 f       CLKROUTE_59/Z    
                                   net (fanout=1)        2.481      15.255         ntR1556          
 CLMA_146_41/Y0                    td                    0.341      15.596 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        1.008      16.604         video_vs         
 CLMS_178_21/M1                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  16.604         Logic Levels: 4  
                                                                                   Logic: 1.186ns(9.752%), Route: 10.976ns(90.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.737      16.917         ntclkbufg_1      
 CLMS_178_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.752      17.669                          
 clock uncertainty                                      -0.150      17.519                          

 Setup time                                             -0.088      17.431                          

 Data required time                                                 17.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.431                          
 Data arrival time                                                  16.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_hdmi_disply/pixel_data[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  4.436
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.064       4.436         ntclkbufg_1      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK

 CLMS_150_41/Q3                    tco                   0.288       4.724 r       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/Q1
                                   net (fanout=40)       0.722       5.446         u_hdmi_top/pixel_ypos [4]
 CLMA_162_36/Y2                    td                    0.487       5.933 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_180/gateop_perm/Z
                                   net (fanout=1)        0.405       6.338         u_hdmi_top/u_hdmi_disply/_N36381_180
 CLMA_166_36/Y2                    td                    0.487       6.825 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_66/gateop_perm/Z
                                   net (fanout=1)        0.402       7.227         u_hdmi_top/u_hdmi_disply/_N36381_66
 CLMA_162_36/Y3                    td                    0.287       7.514 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_26/gateop/F
                                   net (fanout=1)        0.549       8.063         u_hdmi_top/u_hdmi_disply/_N36381_26
 CLMA_158_45/Y6AB                  td                    0.452       8.515 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_3_muxf6/F
                                   net (fanout=1)        0.266       8.781         _N36381_3        
 CLMA_158_49/Y0                    td                    0.320       9.101 r       _N36381_1_inv/gateop_perm/Z
                                   net (fanout=16)       1.159      10.260         u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_rnmt
 CLMA_194_72/RS                                                            r       u_hdmi_top/u_hdmi_disply/pixel_data[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.260         Logic Levels: 5  
                                                                                   Logic: 2.321ns(39.852%), Route: 3.503ns(60.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.711      16.891         ntclkbufg_1      
 CLMA_194_72/CLK                                                           r       u_hdmi_top/u_hdmi_disply/pixel_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.643                          
 clock uncertainty                                      -0.150      17.493                          

 Setup time                                             -0.376      17.117                          

 Data required time                                                 17.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.117                          
 Data arrival time                                                  10.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_hdmi_disply/pixel_data[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.569
  Launch Clock Delay      :  4.436
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.064       4.436         ntclkbufg_1      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK

 CLMS_150_41/Q3                    tco                   0.288       4.724 r       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/Q1
                                   net (fanout=40)       0.722       5.446         u_hdmi_top/pixel_ypos [4]
 CLMA_162_36/Y2                    td                    0.487       5.933 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_180/gateop_perm/Z
                                   net (fanout=1)        0.405       6.338         u_hdmi_top/u_hdmi_disply/_N36381_180
 CLMA_166_36/Y2                    td                    0.487       6.825 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_66/gateop_perm/Z
                                   net (fanout=1)        0.402       7.227         u_hdmi_top/u_hdmi_disply/_N36381_66
 CLMA_162_36/Y3                    td                    0.287       7.514 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_26/gateop/F
                                   net (fanout=1)        0.549       8.063         u_hdmi_top/u_hdmi_disply/_N36381_26
 CLMA_158_45/Y6AB                  td                    0.452       8.515 r       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_3_muxf6/F
                                   net (fanout=1)        0.266       8.781         _N36381_3        
 CLMA_158_49/Y0                    td                    0.320       9.101 r       _N36381_1_inv/gateop_perm/Z
                                   net (fanout=16)       1.147      10.248         u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_rnmt
 CLMS_194_81/RS                                                            r       u_hdmi_top/u_hdmi_disply/pixel_data[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.248         Logic Levels: 5  
                                                                                   Logic: 2.321ns(39.935%), Route: 3.491ns(60.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.722      16.902         ntclkbufg_1      
 CLMS_194_81/CLK                                                           r       u_hdmi_top/u_hdmi_disply/pixel_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.654                          
 clock uncertainty                                      -0.150      17.504                          

 Setup time                                             -0.376      17.128                          

 Data required time                                                 17.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.128                          
 Data arrival time                                                  10.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.590
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.743       3.590         ntclkbufg_1      
 CLMS_162_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK

 CLMS_162_101/Y2                   tco                   0.284       3.874 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.222       4.096         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_166_100/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   4.096         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.126%), Route: 0.222ns(43.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.079       4.451         ntclkbufg_1      
 CLMA_166_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.752       3.699                          
 clock uncertainty                                       0.000       3.699                          

 Hold time                                               0.053       3.752                          

 Data required time                                                  3.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.752                          
 Data arrival time                                                   4.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.485
  Launch Clock Delay      :  3.621
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.774       3.621         ntclkbufg_1      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK

 CLMA_146_113/Q3                   tco                   0.221       3.842 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/Q
                                   net (fanout=1)        0.193       4.035         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [9]
 CLMA_146_113/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D

 Data arrival time                                                   4.035         Logic Levels: 0  
                                                                                   Logic: 0.221ns(53.382%), Route: 0.193ns(46.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.113       4.485         ntclkbufg_1      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -0.864       3.621                          
 clock uncertainty                                       0.000       3.621                          

 Hold time                                               0.053       3.674                          

 Data required time                                                  3.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.674                          
 Data arrival time                                                   4.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.740       3.587         ntclkbufg_1      
 CLMS_166_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_166_101/Q3                   tco                   0.221       3.808 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.092       3.900         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [3]
 CLMA_166_100/B0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.900         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.607%), Route: 0.092ns(29.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.079       4.451         ntclkbufg_1      
 CLMA_166_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.834       3.617                          
 clock uncertainty                                       0.000       3.617                          

 Hold time                                              -0.080       3.537                          

 Data required time                                                  3.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.537                          
 Data arrival time                                                   3.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.107      58.573         ntclkbufg_0      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_146_108/Q3                   tco                   0.288      58.861 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.773      59.634         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_146_113/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  59.634         Logic Levels: 0  
                                                                                   Logic: 0.288ns(27.144%), Route: 0.773ns(72.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.774      56.953         ntclkbufg_1      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.421      57.374                          
 clock uncertainty                                      -0.150      57.224                          

 Setup time                                             -0.079      57.145                          

 Data required time                                                 57.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.145                          
 Data arrival time                                                  59.634                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  8.559
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.093      58.559         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q3                   tco                   0.286      58.845 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.569      59.414         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_146_96/M2                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  59.414         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.450%), Route: 0.569ns(66.550%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.751      56.930         ntclkbufg_1      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.421      57.351                          
 clock uncertainty                                      -0.150      57.201                          

 Setup time                                             -0.088      57.113                          

 Data required time                                                 57.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.113                          
 Data arrival time                                                  59.414                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  8.559
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.093      58.559         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q0                   tco                   0.287      58.846 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.564      59.410         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_146_96/M1                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  59.410         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.725%), Route: 0.564ns(66.275%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.751      56.930         ntclkbufg_1      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.421      57.351                          
 clock uncertainty                                      -0.150      57.201                          

 Setup time                                             -0.088      57.113                          

 Data required time                                                 57.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.113                          
 Data arrival time                                                  59.410                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.471
  Launch Clock Delay      :  7.075
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.760      47.075         ntclkbufg_0      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_162_112/Q0                   tco                   0.222      47.297 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.189      47.486         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_162_113/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  47.486         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.015%), Route: 0.189ns(45.985%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.099      44.470         ntclkbufg_1      
 CLMS_162_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.421      44.049                          
 clock uncertainty                                       0.150      44.199                          

 Hold time                                               0.053      44.252                          

 Data required time                                                 44.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.252                          
 Data arrival time                                                  47.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  7.062
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.747      47.062         ntclkbufg_0      
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_101/Q0                   tco                   0.222      47.284 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      47.497         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_162_101/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  47.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.034%), Route: 0.213ns(48.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.082      44.453         ntclkbufg_1      
 CLMS_162_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.421      44.032                          
 clock uncertainty                                       0.150      44.182                          

 Hold time                                               0.053      44.235                          

 Data required time                                                 44.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.235                          
 Data arrival time                                                  47.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.474
  Launch Clock Delay      :  7.083
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.768      47.083         ntclkbufg_0      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_108/Q1                   tco                   0.229      47.312 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      47.525         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_146_104/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  47.525         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.810%), Route: 0.213ns(48.190%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.102      44.473         ntclkbufg_1      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421      44.052                          
 clock uncertainty                                       0.150      44.202                          

 Hold time                                              -0.014      44.188                          

 Data required time                                                 44.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.188                          
 Data arrival time                                                  47.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.484
  Launch Clock Delay      :  5.530
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       5.530         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.289       5.819 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.941         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.197       6.138 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.308      15.446         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  15.446         Logic Levels: 1  
                                                                                   Logic: 0.486ns(4.901%), Route: 9.430ns(95.099%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779      24.484         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.713      25.197                          
 clock uncertainty                                      -0.050      25.147                          

 Recovery time                                          -0.617      24.530                          

 Data required time                                                 24.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.530                          
 Data arrival time                                                  15.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.484
  Launch Clock Delay      :  5.530
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       5.530         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.289       5.819 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.941         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.197       6.138 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.308      15.446         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  15.446         Logic Levels: 1  
                                                                                   Logic: 0.486ns(4.901%), Route: 9.430ns(95.099%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779      24.484         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.713      25.197                          
 clock uncertainty                                      -0.050      25.147                          

 Recovery time                                          -0.617      24.530                          

 Data required time                                                 24.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.530                          
 Data arrival time                                                  15.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.484
  Launch Clock Delay      :  5.530
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       5.530         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.289       5.819 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.941         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.197       6.138 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.308      15.446         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  15.446         Logic Levels: 1  
                                                                                   Logic: 0.486ns(4.901%), Route: 9.430ns(95.099%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779      24.484         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.713      25.197                          
 clock uncertainty                                      -0.050      25.147                          

 Recovery time                                          -0.617      24.530                          

 Data required time                                                 24.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.530                          
 Data arrival time                                                  15.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.536
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  -0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.477         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.222       4.699 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.783         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.163       4.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       0.583       5.529         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_134_105/RSCO                 td                    0.105       5.634 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.634         ntR128           
 CLMS_134_109/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.634         Logic Levels: 2  
                                                                                   Logic: 0.490ns(42.351%), Route: 0.667ns(57.649%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       5.536         ntclkbufg_3      
 CLMS_134_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.713       4.823                          
 clock uncertainty                                       0.000       4.823                          

 Removal time                                            0.000       4.823                          

 Data required time                                                  4.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.823                          
 Data arrival time                                                   5.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.536
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  -0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.477         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.222       4.699 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.783         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.163       4.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       0.583       5.529         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_134_105/RSCO                 td                    0.105       5.634 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.634         ntR128           
 CLMS_134_109/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.634         Logic Levels: 2  
                                                                                   Logic: 0.490ns(42.351%), Route: 0.667ns(57.649%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       5.536         ntclkbufg_3      
 CLMS_134_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.713       4.823                          
 clock uncertainty                                       0.000       4.823                          

 Removal time                                            0.000       4.823                          

 Data required time                                                  4.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.823                          
 Data arrival time                                                   5.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.541
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  -0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.477         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.222       4.699 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.783         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.163       4.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       0.583       5.529         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_134_105/RSCO                 td                    0.105       5.634 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.634         ntR128           
 CLMS_134_109/RSCO                 td                    0.105       5.739 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.739         ntR127           
 CLMS_134_113/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.739         Logic Levels: 3  
                                                                                   Logic: 0.595ns(47.147%), Route: 0.667ns(52.853%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.123       5.541         ntclkbufg_3      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.713       4.828                          
 clock uncertainty                                       0.000       4.828                          

 Removal time                                            0.000       4.828                          

 Data required time                                                  4.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.828                          
 Data arrival time                                                   5.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      18.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      18.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      19.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      19.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.700      20.920         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_122_33/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.920         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.048%), Route: 1.823ns(78.952%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.767      24.472         ntclkbufg_3      
 CLMS_122_33/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.472                          
 clock uncertainty                                      -0.050      24.422                          

 Recovery time                                          -0.617      23.805                          

 Data required time                                                 23.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.805                          
 Data arrival time                                                  20.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      18.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      18.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      19.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      19.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.700      20.920         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_122_33/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.920         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.048%), Route: 1.823ns(78.952%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.767      24.472         ntclkbufg_3      
 CLMS_122_33/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.472                          
 clock uncertainty                                      -0.050      24.422                          

 Recovery time                                          -0.617      23.805                          

 Data required time                                                 23.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.805                          
 Data arrival time                                                  20.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      18.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      18.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      19.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      19.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.700      20.920         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_122_32/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS

 Data arrival time                                                  20.920         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.048%), Route: 1.823ns(78.952%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660      22.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.767      24.472         ntclkbufg_3      
 CLMA_122_32/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[8]/opit_0/CLK
 clock pessimism                                         0.000      24.472                          
 clock uncertainty                                      -0.050      24.422                          

 Recovery time                                          -0.617      23.805                          

 Data required time                                                 23.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.805                          
 Data arrival time                                                  20.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.503
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.805      27.120         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.222      27.342 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087      27.429         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.163      27.592 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.667      28.259         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_80/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS

 Data arrival time                                                  28.259         Logic Levels: 1  
                                                                                   Logic: 0.385ns(33.802%), Route: 0.754ns(66.198%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988      23.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085      25.503         ntclkbufg_3      
 CLMA_110_80/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[4]/opit_0/CLK
 clock pessimism                                         0.000      25.503                          
 clock uncertainty                                       0.050      25.553                          

 Removal time                                           -0.226      25.327                          

 Data required time                                                 25.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.327                          
 Data arrival time                                                  28.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.932                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.503
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.805      27.120         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.222      27.342 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087      27.429         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.163      27.592 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.667      28.259         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_80/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS

 Data arrival time                                                  28.259         Logic Levels: 1  
                                                                                   Logic: 0.385ns(33.802%), Route: 0.754ns(66.198%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988      23.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085      25.503         ntclkbufg_3      
 CLMA_110_80/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/CLK
 clock pessimism                                         0.000      25.503                          
 clock uncertainty                                       0.050      25.553                          

 Removal time                                           -0.226      25.327                          

 Data required time                                                 25.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.327                          
 Data arrival time                                                  28.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.932                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[13]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.503
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.805      27.120         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.222      27.342 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087      27.429         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.163      27.592 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.667      28.259         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_80/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[13]/opit_0/RS

 Data arrival time                                                  28.259         Logic Levels: 1  
                                                                                   Logic: 0.385ns(33.802%), Route: 0.754ns(66.198%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988      23.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085      25.503         ntclkbufg_3      
 CLMA_110_80/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[13]/opit_0/CLK
 clock pessimism                                         0.000      25.503                          
 clock uncertainty                                       0.050      25.553                          

 Removal time                                           -0.226      25.327                          

 Data required time                                                 25.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.327                          
 Data arrival time                                                  28.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.932                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.052
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  1.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       6.223         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.289       6.512 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.776         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.295       7.071 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       7.839      14.910         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_108/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.910         Logic Levels: 1  
                                                                                   Logic: 0.584ns(6.723%), Route: 8.103ns(93.277%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.775      25.052         ntclkbufg_2      
 CLMA_98_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.055      26.107                          
 clock uncertainty                                      -0.050      26.057                          

 Recovery time                                          -0.617      25.440                          

 Data required time                                                 25.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.440                          
 Data arrival time                                                  14.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.052
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  1.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       6.223         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.289       6.512 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.776         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.295       7.071 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       7.839      14.910         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_108/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                  14.910         Logic Levels: 1  
                                                                                   Logic: 0.584ns(6.723%), Route: 8.103ns(93.277%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.775      25.052         ntclkbufg_2      
 CLMA_98_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         1.055      26.107                          
 clock uncertainty                                      -0.050      26.057                          

 Recovery time                                          -0.617      25.440                          

 Data required time                                                 25.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.440                          
 Data arrival time                                                  14.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.052
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  1.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       6.223         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.289       6.512 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.776         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.295       7.071 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       7.839      14.910         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_108/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                  14.910         Logic Levels: 1  
                                                                                   Logic: 0.584ns(6.723%), Route: 8.103ns(93.277%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.775      25.052         ntclkbufg_2      
 CLMA_98_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         1.055      26.107                          
 clock uncertainty                                      -0.050      26.057                          

 Recovery time                                          -0.617      25.440                          

 Data required time                                                 25.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.440                          
 Data arrival time                                                  14.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.208
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  -1.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.778       5.055         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.222       5.277 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.490         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.206       5.696 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       0.462       6.158         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMS_98_97/RSCO                   td                    0.115       6.273 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.273         ntR23            
 CLMS_98_101/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.273         Logic Levels: 2  
                                                                                   Logic: 0.543ns(44.581%), Route: 0.675ns(55.419%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.103       6.208         ntclkbufg_2      
 CLMS_98_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.055       5.153                          
 clock uncertainty                                       0.000       5.153                          

 Removal time                                            0.000       5.153                          

 Data required time                                                  5.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.153                          
 Data arrival time                                                   6.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.208
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  -1.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.778       5.055         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.222       5.277 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.490         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.206       5.696 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       0.462       6.158         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMS_98_97/RSCO                   td                    0.115       6.273 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.273         ntR23            
 CLMS_98_101/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.273         Logic Levels: 2  
                                                                                   Logic: 0.543ns(44.581%), Route: 0.675ns(55.419%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.103       6.208         ntclkbufg_2      
 CLMS_98_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.055       5.153                          
 clock uncertainty                                       0.000       5.153                          

 Removal time                                            0.000       5.153                          

 Data required time                                                  5.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.153                          
 Data arrival time                                                   6.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.217
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  -1.137

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.778       5.055         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.222       5.277 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.490         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.206       5.696 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       0.332       6.028         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_102_104/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.028         Logic Levels: 1  
                                                                                   Logic: 0.428ns(43.988%), Route: 0.545ns(56.012%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       6.217         ntclkbufg_2      
 CLMA_102_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.137       5.080                          
 clock uncertainty                                       0.000       5.080                          

 Removal time                                           -0.220       4.860                          

 Data required time                                                  4.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.860                          
 Data arrival time                                                   6.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.981
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      18.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      18.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      19.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      19.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.659      20.879         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_50_73/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.879         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.429%), Route: 1.782ns(78.571%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.704      24.981         ntclkbufg_2      
 CLMS_50_73/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.981                          
 clock uncertainty                                      -0.050      24.931                          

 Recovery time                                          -0.617      24.314                          

 Data required time                                                 24.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.314                          
 Data arrival time                                                  20.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.981
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      18.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      18.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      19.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      19.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.659      20.879         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_50_73/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.879         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.429%), Route: 1.782ns(78.571%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.704      24.981         ntclkbufg_2      
 CLMS_50_73/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.981                          
 clock uncertainty                                      -0.050      24.931                          

 Recovery time                                          -0.617      24.314                          

 Data required time                                                 24.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.314                          
 Data arrival time                                                  20.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.981
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      18.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      18.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      19.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      19.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.659      20.879         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_50_73/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.879         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.429%), Route: 1.782ns(78.571%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249      23.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.704      24.981         ntclkbufg_2      
 CLMS_50_73/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.981                          
 clock uncertainty                                      -0.050      24.931                          

 Recovery time                                          -0.617      24.314                          

 Data required time                                                 24.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.314                          
 Data arrival time                                                  20.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.227
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.805      27.120         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.222      27.342 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087      27.429         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.156      27.585 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.497      28.082         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_94_117/RS                                                            f       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  28.082         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.293%), Route: 0.584ns(60.707%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692      24.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.122      26.227         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      26.227                          
 clock uncertainty                                       0.050      26.277                          

 Removal time                                           -0.220      26.057                          

 Data required time                                                 26.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.057                          
 Data arrival time                                                  28.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.227
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.805      27.120         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.222      27.342 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087      27.429         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.156      27.585 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.497      28.082         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_94_117/RS                                                            f       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  28.082         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.293%), Route: 0.584ns(60.707%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692      24.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.122      26.227         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      26.227                          
 clock uncertainty                                       0.050      26.277                          

 Removal time                                           -0.220      26.057                          

 Data required time                                                 26.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.057                          
 Data arrival time                                                  28.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.889  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.231
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.805      27.120         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.222      27.342 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087      27.429         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.156      27.585 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.501      28.086         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_98_116/RS                                                            f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.086         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.130%), Route: 0.588ns(60.870%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692      24.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.126      26.231         ntclkbufg_2      
 CLMA_98_116/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      26.231                          
 clock uncertainty                                       0.050      26.281                          

 Removal time                                           -0.220      26.061                          

 Data required time                                                 26.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.061                          
 Data arrival time                                                  28.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.029
  Launch Clock Delay      :  8.498
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.032       8.498         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.289       8.787 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      1.394      10.181         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_144/RSCO                 td                    0.147      10.328 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.328         ntR400           
 CLMA_198_148/RSCO                 td                    0.147      10.475 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.475         ntR399           
 CLMA_198_152/RSCO                 td                    0.147      10.622 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.622         ntR398           
 CLMA_198_156/RSCO                 td                    0.147      10.769 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.769         ntR397           
 CLMA_198_160/RSCO                 td                    0.147      10.916 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.916         ntR396           
 CLMA_198_164/RSCO                 td                    0.147      11.063 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.063         ntR395           
 CLMA_198_168/RSCO                 td                    0.147      11.210 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.210         ntR394           
 CLMA_198_172/RSCO                 td                    0.147      11.357 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.357         ntR393           
 CLMA_198_176/RSCO                 td                    0.147      11.504 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.504         ntR392           
 CLMA_198_180/RSCO                 td                    0.147      11.651 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.651         ntR391           
 CLMA_198_184/RSCO                 td                    0.147      11.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.798         ntR390           
 CLMA_198_192/RSCO                 td                    0.147      11.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.945         ntR389           
 CLMA_198_196/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.945         Logic Levels: 12 
                                                                                   Logic: 2.053ns(59.559%), Route: 1.394ns(40.441%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.714      17.029         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.151      18.180                          
 clock uncertainty                                      -0.350      17.830                          

 Recovery time                                           0.000      17.830                          

 Data required time                                                 17.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.830                          
 Data arrival time                                                  11.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.029
  Launch Clock Delay      :  8.498
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.032       8.498         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.289       8.787 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      1.394      10.181         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_144/RSCO                 td                    0.147      10.328 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.328         ntR400           
 CLMA_198_148/RSCO                 td                    0.147      10.475 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.475         ntR399           
 CLMA_198_152/RSCO                 td                    0.147      10.622 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.622         ntR398           
 CLMA_198_156/RSCO                 td                    0.147      10.769 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.769         ntR397           
 CLMA_198_160/RSCO                 td                    0.147      10.916 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.916         ntR396           
 CLMA_198_164/RSCO                 td                    0.147      11.063 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.063         ntR395           
 CLMA_198_168/RSCO                 td                    0.147      11.210 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.210         ntR394           
 CLMA_198_172/RSCO                 td                    0.147      11.357 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.357         ntR393           
 CLMA_198_176/RSCO                 td                    0.147      11.504 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.504         ntR392           
 CLMA_198_180/RSCO                 td                    0.147      11.651 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.651         ntR391           
 CLMA_198_184/RSCO                 td                    0.147      11.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.798         ntR390           
 CLMA_198_192/RSCO                 td                    0.147      11.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.945         ntR389           
 CLMA_198_196/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  11.945         Logic Levels: 12 
                                                                                   Logic: 2.053ns(59.559%), Route: 1.394ns(40.441%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.714      17.029         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         1.151      18.180                          
 clock uncertainty                                      -0.350      17.830                          

 Recovery time                                           0.000      17.830                          

 Data required time                                                 17.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.830                          
 Data arrival time                                                  11.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.024
  Launch Clock Delay      :  8.498
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.032       8.498         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.289       8.787 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      1.394      10.181         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_144/RSCO                 td                    0.147      10.328 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.328         ntR400           
 CLMA_198_148/RSCO                 td                    0.147      10.475 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.475         ntR399           
 CLMA_198_152/RSCO                 td                    0.147      10.622 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.622         ntR398           
 CLMA_198_156/RSCO                 td                    0.147      10.769 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.769         ntR397           
 CLMA_198_160/RSCO                 td                    0.147      10.916 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.916         ntR396           
 CLMA_198_164/RSCO                 td                    0.147      11.063 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.063         ntR395           
 CLMA_198_168/RSCO                 td                    0.147      11.210 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.210         ntR394           
 CLMA_198_172/RSCO                 td                    0.147      11.357 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.357         ntR393           
 CLMA_198_176/RSCO                 td                    0.147      11.504 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.504         ntR392           
 CLMA_198_180/RSCO                 td                    0.147      11.651 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.651         ntR391           
 CLMA_198_184/RSCO                 td                    0.147      11.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.798         ntR390           
 CLMA_198_192/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.798         Logic Levels: 11 
                                                                                   Logic: 1.906ns(57.758%), Route: 1.394ns(42.242%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.709      17.024         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.151      18.175                          
 clock uncertainty                                      -0.350      17.825                          

 Recovery time                                           0.000      17.825                          

 Data required time                                                 17.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.825                          
 Data arrival time                                                  11.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.009
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.694       7.009         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.226       7.235 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.481       7.716         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.115       7.831 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.831         ntR578           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.831         Logic Levels: 1  
                                                                                   Logic: 0.341ns(41.484%), Route: 0.481ns(58.516%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.064       8.530         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.152                          
 clock uncertainty                                       0.200       7.352                          

 Removal time                                            0.000       7.352                          

 Data required time                                                  7.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.352                          
 Data arrival time                                                   7.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.009
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.694       7.009         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.226       7.235 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.481       7.716         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.115       7.831 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.831         ntR578           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.831         Logic Levels: 1  
                                                                                   Logic: 0.341ns(41.484%), Route: 0.481ns(58.516%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.064       8.530         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.152                          
 clock uncertainty                                       0.200       7.352                          

 Removal time                                            0.000       7.352                          

 Data required time                                                  7.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.352                          
 Data arrival time                                                   7.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[81]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.009
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.694       7.009         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.226       7.235 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.481       7.716         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.115       7.831 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.831         ntR578           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[81]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.831         Logic Levels: 1  
                                                                                   Logic: 0.341ns(41.484%), Route: 0.481ns(58.516%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.064       8.530         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[81]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.152                          
 clock uncertainty                                       0.200       7.352                          

 Removal time                                            0.000       7.352                          

 Data required time                                                  7.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.352                          
 Data arrival time                                                   7.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.566  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.096
  Launch Clock Delay      :  5.530
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       5.530         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.289       5.819 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.941         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.197       6.138 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.566      15.704         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  15.704         Logic Levels: 1  
                                                                                   Logic: 0.486ns(4.777%), Route: 9.688ns(95.223%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.781      17.096         ntclkbufg_0      
 CLMA_130_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      17.096                          
 clock uncertainty                                      -0.350      16.746                          

 Recovery time                                          -0.617      16.129                          

 Data required time                                                 16.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.129                          
 Data arrival time                                                  15.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.566  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.096
  Launch Clock Delay      :  5.530
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       5.530         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.289       5.819 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.941         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.197       6.138 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.566      15.704         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  15.704         Logic Levels: 1  
                                                                                   Logic: 0.486ns(4.777%), Route: 9.688ns(95.223%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.781      17.096         ntclkbufg_0      
 CLMA_130_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      17.096                          
 clock uncertainty                                      -0.350      16.746                          

 Recovery time                                          -0.617      16.129                          

 Data required time                                                 16.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.129                          
 Data arrival time                                                  15.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.104
  Launch Clock Delay      :  5.530
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.988       3.418         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.418 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112       5.530         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.289       5.819 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.941         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.197       6.138 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.561      15.699         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_122_104/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                  15.699         Logic Levels: 1  
                                                                                   Logic: 0.486ns(4.779%), Route: 9.683ns(95.221%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.789      17.104         ntclkbufg_0      
 CLMA_122_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      17.104                          
 clock uncertainty                                      -0.350      16.754                          

 Recovery time                                          -0.617      16.137                          

 Data required time                                                 16.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.137                          
 Data arrival time                                                  15.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.559
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.477         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.222       4.699 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.783         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.163       4.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       4.325       9.271         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_212/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.271         Logic Levels: 1  
                                                                                   Logic: 0.385ns(8.031%), Route: 4.409ns(91.969%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.093       8.559         ntclkbufg_0      
 DRM_106_212/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.559                          
 clock uncertainty                                       0.350       8.909                          

 Removal time                                           -0.077       8.832                          

 Data required time                                                  8.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.832                          
 Data arrival time                                                   9.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.477         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.222       4.699 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.783         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.163       4.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.963      11.909         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_232/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.909         Logic Levels: 1  
                                                                                   Logic: 0.385ns(5.180%), Route: 7.047ns(94.820%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.121       8.587         ntclkbufg_0      
 DRM_106_232/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.587                          
 clock uncertainty                                       0.350       8.937                          

 Removal time                                           -0.077       8.860                          

 Data required time                                                  8.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.860                          
 Data arrival time                                                  11.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.660       2.705         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.477         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.222       4.699 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.783         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.163       4.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       7.013      11.959         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_192/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.959         Logic Levels: 1  
                                                                                   Logic: 0.385ns(5.146%), Route: 7.097ns(94.854%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.064       8.530         ntclkbufg_0      
 DRM_106_192/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.530                          
 clock uncertainty                                       0.350       8.880                          

 Removal time                                           -0.077       8.803                          

 Data required time                                                  8.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.803                          
 Data arrival time                                                  11.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.843  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.066
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       6.223         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.289       6.512 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.776         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.295       7.071 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       7.585      14.656         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_97/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                  14.656         Logic Levels: 1  
                                                                                   Logic: 0.584ns(6.925%), Route: 7.849ns(93.075%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.751      17.066         ntclkbufg_0      
 CLMA_90_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                         0.000      17.066                          
 clock uncertainty                                      -0.350      16.716                          

 Recovery time                                          -0.617      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                  14.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.843  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.066
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       6.223         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.289       6.512 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.776         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.295       7.071 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       7.585      14.656         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_97/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                  14.656         Logic Levels: 1  
                                                                                   Logic: 0.584ns(6.925%), Route: 7.849ns(93.075%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.751      17.066         ntclkbufg_0      
 CLMA_90_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.000      17.066                          
 clock uncertainty                                      -0.350      16.716                          

 Recovery time                                          -0.617      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                  14.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.843  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.066
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.692       4.105         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.105 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.118       6.223         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.289       6.512 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.776         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.295       7.071 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       7.585      14.656         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_97/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                  14.656         Logic Levels: 1  
                                                                                   Logic: 0.584ns(6.925%), Route: 7.849ns(93.075%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.751      17.066         ntclkbufg_0      
 CLMA_90_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.000      17.066                          
 clock uncertainty                                      -0.350      16.716                          

 Recovery time                                          -0.617      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                  14.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.778       5.055         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.222       5.277 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.490         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.208       5.698 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.571      11.269         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_44/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.269         Logic Levels: 1  
                                                                                   Logic: 0.430ns(6.920%), Route: 5.784ns(93.080%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.045       8.511         ntclkbufg_0      
 DRM_54_44/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.511                          
 clock uncertainty                                       0.350       8.861                          

 Removal time                                           -0.077       8.784                          

 Data required time                                                  8.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.784                          
 Data arrival time                                                  11.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.499
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.778       5.055         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.222       5.277 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.490         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.208       5.698 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.662      11.360         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_68/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.360         Logic Levels: 1  
                                                                                   Logic: 0.430ns(6.820%), Route: 5.875ns(93.180%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.033       8.499         ntclkbufg_0      
 DRM_54_68/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.499                          
 clock uncertainty                                       0.350       8.849                          

 Removal time                                           -0.077       8.772                          

 Data required time                                                  8.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.772                          
 Data arrival time                                                  11.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.568
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.249       3.277         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.778       5.055         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.222       5.277 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.490         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.208       5.698 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.736      11.434         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_128/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.434         Logic Levels: 1  
                                                                                   Logic: 0.430ns(6.741%), Route: 5.949ns(93.259%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.102       8.568         ntclkbufg_0      
 DRM_54_128/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.568                          
 clock uncertainty                                       0.350       8.918                          

 Removal time                                           -0.077       8.841                          

 Data required time                                                  8.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.841                          
 Data arrival time                                                  11.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.086
  Launch Clock Delay      :  4.464
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.096       4.464         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.287       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)     10.492      15.243         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.243         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.663%), Route: 10.492ns(97.337%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.771      17.086         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.609                          
 clock uncertainty                                      -0.350      17.259                          

 Recovery time                                          -0.617      16.642                          

 Data required time                                                 16.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.642                          
 Data arrival time                                                  15.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.086
  Launch Clock Delay      :  4.464
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.096       4.464         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.287       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)     10.492      15.243         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.243         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.663%), Route: 10.492ns(97.337%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.771      17.086         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.609                          
 clock uncertainty                                      -0.350      17.259                          

 Recovery time                                          -0.617      16.642                          

 Data required time                                                 16.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.642                          
 Data arrival time                                                  15.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.086
  Launch Clock Delay      :  4.464
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.096       4.464         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.287       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)     10.492      15.243         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.243         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.663%), Route: 10.492ns(97.337%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.771      17.086         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.609                          
 clock uncertainty                                      -0.350      17.259                          

 Recovery time                                          -0.617      16.642                          

 Data required time                                                 16.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.642                          
 Data arrival time                                                  15.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.593
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.757       3.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.226       3.828 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      1.058       4.886         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_130_128/RSCO                 td                    0.115       5.001 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.001         ntR251           
 CLMA_130_132/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv/RS

 Data arrival time                                                   5.001         Logic Levels: 1  
                                                                                   Logic: 0.341ns(24.375%), Route: 1.058ns(75.625%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.127       8.593         ntclkbufg_0      
 CLMA_130_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.070                          
 clock uncertainty                                       0.350       8.420                          

 Removal time                                            0.000       8.420                          

 Data required time                                                  8.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.420                          
 Data arrival time                                                   5.001                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.593
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.757       3.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.226       3.828 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      1.058       4.886         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_130_129/RSCO                 td                    0.115       5.001 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.001         ntR235           
 CLMA_130_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv/RS

 Data arrival time                                                   5.001         Logic Levels: 1  
                                                                                   Logic: 0.341ns(24.375%), Route: 1.058ns(75.625%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.127       8.593         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.070                          
 clock uncertainty                                       0.350       8.420                          

 Removal time                                            0.000       8.420                          

 Data required time                                                  8.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.420                          
 Data arrival time                                                   5.001                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.593
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.757       3.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.226       3.828 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      1.058       4.886         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_130_129/RSCO                 td                    0.115       5.001 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.001         ntR235           
 CLMA_130_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv/RS

 Data arrival time                                                   5.001         Logic Levels: 1  
                                                                                   Logic: 0.341ns(24.375%), Route: 1.058ns(75.625%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.127       8.593         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.070                          
 clock uncertainty                                       0.350       8.420                          

 Removal time                                            0.000       8.420                          

 Data required time                                                  8.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.420                          
 Data arrival time                                                   5.001                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  4.464
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.096       4.464         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.287       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      9.754      14.505         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_84/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.505         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.858%), Route: 9.754ns(97.142%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.718      23.563         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.832      24.395                          
 clock uncertainty                                      -0.150      24.245                          

 Recovery time                                          -0.617      23.628                          

 Data required time                                                 23.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.628                          
 Data arrival time                                                  14.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  4.464
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.096       4.464         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.287       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      9.754      14.505         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_84/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.505         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.858%), Route: 9.754ns(97.142%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.718      23.563         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.832      24.395                          
 clock uncertainty                                      -0.150      24.245                          

 Recovery time                                          -0.617      23.628                          

 Data required time                                                 23.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.628                          
 Data arrival time                                                  14.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  4.464
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.096       4.464         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.287       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      9.754      14.505         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_84/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.505         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.858%), Route: 9.754ns(97.142%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.718      23.563         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.832      24.395                          
 clock uncertainty                                      -0.150      24.245                          

 Recovery time                                          -0.617      23.628                          

 Data required time                                                 23.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.628                          
 Data arrival time                                                  14.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.394
  Launch Clock Delay      :  3.550
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705       3.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_80/Q0                    tco                   0.222       3.772 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.356       4.128         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.105       4.233 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.233         ntR165           
 CLMA_174_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.233         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.877%), Route: 0.356ns(52.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.394         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.563                          
 clock uncertainty                                       0.000       3.563                          

 Removal time                                            0.000       3.563                          

 Data required time                                                  3.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.563                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.394
  Launch Clock Delay      :  3.550
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705       3.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_80/Q0                    tco                   0.222       3.772 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.356       4.128         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.105       4.233 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.233         ntR165           
 CLMA_174_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.233         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.877%), Route: 0.356ns(52.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.394         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.563                          
 clock uncertainty                                       0.000       3.563                          

 Removal time                                            0.000       3.563                          

 Data required time                                                  3.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.563                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.394
  Launch Clock Delay      :  3.550
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705       3.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_80/Q0                    tco                   0.222       3.772 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.356       4.128         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.105       4.233 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.233         ntR165           
 CLMA_174_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.233         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.877%), Route: 0.356ns(52.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.394         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.563                          
 clock uncertainty                                       0.000       3.563                          

 Removal time                                            0.000       3.563                          

 Data required time                                                  3.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.563                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.597  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      58.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      58.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      59.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      59.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      2.118      61.338         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_182_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  61.338         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.822%), Route: 2.241ns(82.178%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.746      56.925         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421      57.346                          
 clock uncertainty                                      -0.150      57.196                          

 Recovery time                                          -0.617      56.579                          

 Data required time                                                 56.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.579                          
 Data arrival time                                                  61.338                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.631  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      58.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      58.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      59.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      59.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.837      61.057         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_166_41/RS                                                            f       u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/RS

 Data arrival time                                                  61.057         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.869%), Route: 1.960ns(80.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.712      56.891         ntclkbufg_1      
 CLMS_166_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.421      57.312                          
 clock uncertainty                                      -0.150      57.162                          

 Recovery time                                          -0.617      56.545                          

 Data required time                                                 56.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.545                          
 Data arrival time                                                  61.057                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.631  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  8.611
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     2.145      58.611         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.289      58.900 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123      59.023         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.197      59.220 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.837      61.057         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_166_41/RS                                                            f       u_hdmi_top/u_video_driver/cnt_h[4]/opit_0_A2Q21/RS

 Data arrival time                                                  61.057         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.869%), Route: 1.960ns(80.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.712      56.891         ntclkbufg_1      
 CLMS_166_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.421      57.312                          
 clock uncertainty                                      -0.150      57.162                          

 Recovery time                                          -0.617      56.545                          

 Data required time                                                 56.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.545                          
 Data arrival time                                                  61.057                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.483
  Launch Clock Delay      :  7.112
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.797      47.112         ntclkbufg_0      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK

 CLMS_138_125/Q0                   tco                   0.222      47.334 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/Q
                                   net (fanout=1)        0.217      47.551         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_138_121/Y3                   td                    0.156      47.707 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=157)      0.485      48.192         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 DRM_142_108/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  48.192         Logic Levels: 1  
                                                                                   Logic: 0.378ns(35.000%), Route: 0.702ns(65.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.111      44.482         ntclkbufg_1      
 DRM_142_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421      44.061                          
 clock uncertainty                                       0.150      44.211                          

 Removal time                                           -0.022      44.189                          

 Data required time                                                 44.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.189                          
 Data arrival time                                                  48.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.492
  Launch Clock Delay      :  7.112
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.797      47.112         ntclkbufg_0      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK

 CLMS_138_125/Q0                   tco                   0.222      47.334 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/Q
                                   net (fanout=1)        0.217      47.551         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_138_121/Y3                   td                    0.156      47.707 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=157)      0.362      48.069         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 CLMS_138_113/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  48.069         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.498%), Route: 0.579ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.120      44.491         ntclkbufg_1      
 CLMS_138_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.421      44.070                          
 clock uncertainty                                       0.150      44.220                          

 Removal time                                           -0.220      44.000                          

 Data required time                                                 44.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.000                          
 Data arrival time                                                  48.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.494
  Launch Clock Delay      :  7.112
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.797      47.112         ntclkbufg_0      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK

 CLMS_138_125/Q0                   tco                   0.222      47.334 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/Q
                                   net (fanout=1)        0.217      47.551         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_138_121/Y3                   td                    0.156      47.707 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=157)      0.634      48.341         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 DRM_142_128/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  48.341         Logic Levels: 1  
                                                                                   Logic: 0.378ns(30.757%), Route: 0.851ns(69.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.122      44.493         ntclkbufg_1      
 DRM_142_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421      44.072                          
 clock uncertainty                                       0.150      44.222                          

 Removal time                                           -0.022      44.200                          

 Data required time                                                 44.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.200                          
 Data arrival time                                                  48.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  4.457
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.085       4.457         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.289       4.746 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.743       5.489         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_198_29/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.489         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.004%), Route: 0.743ns(71.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742      16.922         ntclkbufg_1      
 CLMS_198_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.674                          
 clock uncertainty                                      -0.150      17.524                          

 Recovery time                                          -0.617      16.907                          

 Data required time                                                 16.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.907                          
 Data arrival time                                                   5.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  4.457
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.085       4.457         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.289       4.746 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.728       5.474         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.474         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.417%), Route: 0.728ns(71.583%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.757      16.937         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.689                          
 clock uncertainty                                      -0.150      17.539                          

 Recovery time                                          -0.617      16.922                          

 Data required time                                                 16.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.922                          
 Data arrival time                                                   5.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  4.457
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.085       4.457         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.289       4.746 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.728       5.474         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.474         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.417%), Route: 0.728ns(71.583%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.757      16.937         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.689                          
 clock uncertainty                                      -0.150      17.539                          

 Recovery time                                          -0.617      16.922                          

 Data required time                                                 16.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.922                          
 Data arrival time                                                   5.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.746       3.593         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.224       3.817 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.208       4.025         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.025         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.852%), Route: 0.208ns(48.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081       4.453         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Removal time                                           -0.220       3.481                          

 Data required time                                                  3.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.481                          
 Data arrival time                                                   4.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.746       3.593         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.224       3.817 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.208       4.025         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.025         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.852%), Route: 0.208ns(48.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081       4.453         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Removal time                                           -0.220       3.481                          

 Data required time                                                  3.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.481                          
 Data arrival time                                                   4.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.746       3.593         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.224       3.817 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.208       4.025         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.025         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.852%), Route: 0.208ns(48.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081       4.453         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Removal time                                           -0.220       3.481                          

 Data required time                                                  3.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.481                          
 Data arrival time                                                   4.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.544                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        2.493       4.185         nt_sys_rst_n     
 CLMS_110_109/Y3                   td                    0.210       4.395 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=605)      0.811       5.206         u_ddr3_ctrl_top/N0
 CLMA_122_92/Y1                    td                    0.316       5.522 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.566      15.088         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RSCO                 td                    0.147      15.235 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.235         ntR121           
 CLMA_130_113/RSCO                 td                    0.147      15.382 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.382         ntR120           
 CLMA_130_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  15.382         Logic Levels: 6  
                                                                                   Logic: 2.460ns(15.993%), Route: 12.922ns(84.007%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        2.493       4.185         nt_sys_rst_n     
 CLMS_110_109/Y3                   td                    0.210       4.395 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=605)      0.811       5.206         u_ddr3_ctrl_top/N0
 CLMA_122_92/Y1                    td                    0.316       5.522 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.566      15.088         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RSCO                 td                    0.147      15.235 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.235         ntR121           
 CLMA_130_113/RSCO                 td                    0.147      15.382 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.382         ntR120           
 CLMA_130_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RS

 Data arrival time                                                  15.382         Logic Levels: 6  
                                                                                   Logic: 2.460ns(15.993%), Route: 12.922ns(84.007%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        2.493       4.185         nt_sys_rst_n     
 CLMS_110_109/Y3                   td                    0.210       4.395 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=605)      0.811       5.206         u_ddr3_ctrl_top/N0
 CLMA_122_92/Y1                    td                    0.316       5.522 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       9.561      15.083         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_122_104/RSCO                 td                    0.147      15.230 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.230         ntR125           
 CLMA_122_108/RSCO                 td                    0.147      15.377 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      15.377         ntR124           
 CLMA_122_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                  15.377         Logic Levels: 6  
                                                                                   Logic: 2.460ns(15.998%), Route: 12.917ns(84.002%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[7] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[7]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U7                                                      0.000       0.000 r       cam_data_1[7] (port)
                                   net (fanout=1)        0.047       0.047         cam_data_1[7]    
 IOBD_109_0/DIN                    td                    0.913       0.960 r       cam_data_1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         cam_data_1_ibuf[7]/ntD
 IOL_111_6/RX_DATA_DD              td                    0.082       1.042 r       cam_data_1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.586       1.628         nt_cam_data_1[7] 
 CLMA_110_52/M2                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[7]/opit_0/D

 Data arrival time                                                   1.628         Logic Levels: 2  
                                                                                   Logic: 0.995ns(61.118%), Route: 0.633ns(38.882%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[0] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[0]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V6                                                      0.000       0.000 r       cam_data_1[0] (port)
                                   net (fanout=1)        0.061       0.061         cam_data_1[0]    
 IOBS_92_0/DIN                     td                    0.913       0.974 r       cam_data_1_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.974         cam_data_1_ibuf[0]/ntD
 IOL_95_5/RX_DATA_DD               td                    0.082       1.056 r       cam_data_1_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.672       1.728         nt_cam_data_1[0] 
 CLMA_102_33/M0                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[0]/opit_0/D

 Data arrival time                                                   1.728         Logic Levels: 2  
                                                                                   Logic: 0.995ns(57.581%), Route: 0.733ns(42.419%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[3] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       mem_dq[3] (port) 
                                   net (fanout=1)        0.057       0.057         nt_mem_dq[3]     
 IOBS_244_92/DIN                   td                    0.461       0.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_93/RX_DATA_DD             td                    0.461       0.979 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.384       1.363         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_93/Y0                    td                    0.155       1.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.212       1.730         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N50680
 CLMS_238_89/B0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.730         Logic Levels: 3  
                                                                                   Logic: 1.077ns(62.254%), Route: 0.653ns(37.746%)
====================================================================================================

{cam_pclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_106_24/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_24/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_212/CLKA[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk_2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_54_108/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_54_108/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_54_148/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_150_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_150_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_150_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_166_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_166_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_162_73/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           High Pulse Width  IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_148/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.866
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131       3.371         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_122_88/Q2                    tco                   0.223       3.594 f       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        6.862      10.456         u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1
 CLMA_118_89/Y0                    td                    0.378      10.834 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.260      11.094         cmos_frame_vsync_1
 CLMA_122_92/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D

 Data arrival time                                                  11.094         Logic Levels: 1  
                                                                                   Logic: 0.601ns(7.782%), Route: 7.122ns(92.218%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016      22.866         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/CLK
 clock pessimism                                         0.495      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Setup time                                              0.024      23.335                          

 Data required time                                                 23.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.335                          
 Data arrival time                                                  11.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.879
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131       3.371         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_122_88/Q0                    tco                   0.221       3.592 f       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.513       4.105         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
                                   td                    0.368       4.473 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.473         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4832
 CLMS_134_105/COUT                 td                    0.044       4.517 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.517         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4834
                                   td                    0.044       4.561 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.561         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4836
 CLMS_134_109/COUT                 td                    0.044       4.605 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.605         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4838
                                   td                    0.044       4.649 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.649         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4840
 CLMS_134_113/Y3                   td                    0.365       5.014 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.356       5.370         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_112/Y0                   td                    0.150       5.520 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.256       5.776         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.365       6.141 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.141         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_130_112/Y2                   td                    0.209       6.350 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.237       6.587         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_130_116/B4                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.587         Logic Levels: 5  
                                                                                   Logic: 1.854ns(57.649%), Route: 1.362ns(42.351%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.029      22.879         ntclkbufg_3      
 CLMA_130_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.390      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Setup time                                             -0.092      23.127                          

 Data required time                                                 23.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.127                          
 Data arrival time                                                   6.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.861
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131       3.371         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_122_88/Q0                    tco                   0.221       3.592 f       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.894       4.486         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
 CLMS_110_29/Y0                    td                    0.150       4.636 f       u_ov5640_dri_1/u_cmos_capture_data/N5[2]/gateop_perm/Z
                                   net (fanout=1)        1.622       6.258         wr_data_1[2]     
 DRM_106_212/DA0[0]                                                        f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   6.258         Logic Levels: 1  
                                                                                   Logic: 0.371ns(12.851%), Route: 2.516ns(87.149%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.011      22.861         ntclkbufg_3      
 DRM_106_212/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.390      23.251                          
 clock uncertainty                                      -0.050      23.201                          

 Setup time                                              0.021      23.222                          

 Data required time                                                 23.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.222                          
 Data arrival time                                                   6.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.371
  Launch Clock Delay      :  2.861
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.011       2.861         ntclkbufg_3      
 CLMS_122_89/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_122_89/Q0                    tco                   0.179       3.040 f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.065       3.105         u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMS_122_89/B4                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.105         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.361%), Route: 0.065ns(26.639%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131       3.371         ntclkbufg_3      
 CLMS_122_89/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.509       2.862                          
 clock uncertainty                                       0.000       2.862                          

 Hold time                                              -0.029       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                   3.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[6]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[7]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  -0.510

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.866         ntclkbufg_3      
 CLMS_122_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[6]/opit_0/CLK

 CLMS_122_93/Q3                    tco                   0.178       3.044 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[6]/opit_0/Q
                                   net (fanout=1)        0.135       3.179         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d [6]
 CLMS_122_93/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[7]/opit_0/D

 Data arrival time                                                   3.179         Logic Levels: 0  
                                                                                   Logic: 0.178ns(56.869%), Route: 0.135ns(43.131%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.376         ntclkbufg_3      
 CLMS_122_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[7]/opit_0/CLK
 clock pessimism                                        -0.510       2.866                          
 clock uncertainty                                       0.000       2.866                          

 Hold time                                               0.040       2.906                          

 Data required time                                                  2.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.906                          
 Data arrival time                                                   3.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[10]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.027       2.877         ntclkbufg_3      
 CLMA_114_12/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[2]/opit_0_L5Q_perm/CLK

 CLMA_114_12/Q0                    tco                   0.182       3.059 r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.133       3.192         u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0 [2]
 CLMS_110_13/M0                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[10]/opit_0/D

 Data arrival time                                                   3.192         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.778%), Route: 0.133ns(42.222%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.144       3.384         ntclkbufg_3      
 CLMS_110_13/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[10]/opit_0/CLK
 clock pessimism                                        -0.454       2.930                          
 clock uncertainty                                       0.000       2.930                          

 Hold time                                              -0.011       2.919                          

 Data required time                                                  2.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.919                          
 Data arrival time                                                   3.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.878
  Launch Clock Delay      :  5.042
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.152      15.042         ntclkbufg_0      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_126_116/Q1                   tco                   0.223      15.265 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.506      15.771         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_126_112/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  15.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.590%), Route: 0.506ns(69.410%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.028      22.878         ntclkbufg_3      
 CLMA_126_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      22.878                          
 clock uncertainty                                      -0.050      22.828                          

 Setup time                                             -0.068      22.760                          

 Data required time                                                 22.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.760                          
 Data arrival time                                                  15.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.873
  Launch Clock Delay      :  5.038
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.148      15.038         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q0                   tco                   0.221      15.259 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.375      15.634         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMS_126_109/M1                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  15.634         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.081%), Route: 0.375ns(62.919%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.023      22.873         ntclkbufg_3      
 CLMS_126_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      22.873                          
 clock uncertainty                                      -0.050      22.823                          

 Setup time                                             -0.068      22.755                          

 Data required time                                                 22.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.755                          
 Data arrival time                                                  15.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.878
  Launch Clock Delay      :  5.042
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.152      15.042         ntclkbufg_0      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_126_116/Q0                   tco                   0.221      15.263 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.303      15.566         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_126_112/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  15.566         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.176%), Route: 0.303ns(57.824%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.028      22.878         ntclkbufg_3      
 CLMA_126_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      22.878                          
 clock uncertainty                                      -0.050      22.828                          

 Setup time                                             -0.068      22.760                          

 Data required time                                                 22.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.760                          
 Data arrival time                                                  15.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.979  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  4.363
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.028      24.363         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q1                   tco                   0.184      24.547 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      24.684         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMS_126_109/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  24.684         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.321%), Route: 0.137ns(42.679%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126      22.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.144      23.384         ntclkbufg_3      
 CLMS_126_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      23.384                          
 clock uncertainty                                       0.050      23.434                          

 Hold time                                              -0.011      23.423                          

 Data required time                                                 23.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.423                          
 Data arrival time                                                  24.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.973  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.386
  Launch Clock Delay      :  4.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.024      24.359         ntclkbufg_0      
 CLMA_130_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_130_112/Q3                   tco                   0.182      24.541 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.204      24.745         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_134_116/CD                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  24.745         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126      22.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.146      23.386         ntclkbufg_3      
 CLMA_134_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      23.386                          
 clock uncertainty                                       0.050      23.436                          

 Hold time                                               0.034      23.470                          

 Data required time                                                 23.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.470                          
 Data arrival time                                                  24.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.982  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.386
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.033      24.368         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.182      24.550 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.198      24.748         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_134_116/AD                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  24.748         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126      22.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.146      23.386         ntclkbufg_3      
 CLMA_134_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      23.386                          
 clock uncertainty                                       0.050      23.436                          

 Hold time                                               0.034      23.470                          

 Data required time                                                 23.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.470                          
 Data arrival time                                                  24.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.241
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.808         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_94_117/Q2                    tco                   0.223       4.031 f       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        1.507       5.538         u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1
 CLMA_14_197/Y6AB                  td                    0.101       5.639 f       CLKROUTE_61/Z    
                                   net (fanout=1)        1.685       7.324         ntR1558          
 CLMA_102_117/Y2                   td                    0.379       7.703 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.258       7.961         cmos_frame_vsync_2
 CLMS_98_117/M0                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D

 Data arrival time                                                   7.961         Logic Levels: 2  
                                                                                   Logic: 0.703ns(16.928%), Route: 3.450ns(83.072%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.022      23.241         ntclkbufg_2      
 CLMS_98_117/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/CLK
 clock pessimism                                         0.514      23.755                          
 clock uncertainty                                      -0.050      23.705                          

 Setup time                                             -0.068      23.637                          

 Data required time                                                 23.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.637                          
 Data arrival time                                                   7.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.229
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.808         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_117/Q0                    tco                   0.221       4.029 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.390       4.419         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                   td                    0.368       4.787 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.787         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4886
 CLMS_98_97/COUT                   td                    0.044       4.831 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.831         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4888
                                   td                    0.044       4.875 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.875         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4890
 CLMS_98_101/COUT                  td                    0.044       4.919 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.919         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
                                   td                    0.044       4.963 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.963         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
 CLMS_98_105/Y3                    td                    0.387       5.350 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.187       5.537         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_98_113/Y1                    td                    0.224       5.761 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.554       6.315         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.365       6.680 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.680         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_94_105/Y2                    td                    0.202       6.882 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.171       7.053         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMS_94_109/A3                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.053         Logic Levels: 5  
                                                                                   Logic: 1.943ns(59.877%), Route: 1.302ns(40.123%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.010      23.229         ntclkbufg_2      
 CLMS_94_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.555      23.784                          
 clock uncertainty                                      -0.050      23.734                          

 Setup time                                             -0.308      23.426                          

 Data required time                                                 23.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.426                          
 Data arrival time                                                   7.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.450

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.808         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_117/Q0                    tco                   0.221       4.029 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.641       4.670         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMS_70_93/Y0                     td                    0.150       4.820 f       u_ov5640_dri_2/u_cmos_capture_data/N4/gateop_perm/Z
                                   net (fanout=8)        1.156       5.976         cmos_frame_valid_2
 DRM_54_168/WEA[0]                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   5.976         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.113%), Route: 1.797ns(82.887%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.943      23.162         ntclkbufg_2      
 DRM_54_168/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.450      23.612                          
 clock uncertainty                                      -0.050      23.562                          

 Setup time                                             -0.009      23.553                          

 Data required time                                                 23.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.553                          
 Data arrival time                                                   5.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[14]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[15]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.806
  Launch Clock Delay      :  3.236
  Clock Pessimism Removal :  -0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.017       3.236         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[14]/opit_0/CLK

 CLMA_102_108/Q2                   tco                   0.180       3.416 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[14]/opit_0/Q
                                   net (fanout=1)        0.135       3.551         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d [14]
 CLMA_102_109/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[15]/opit_0/D

 Data arrival time                                                   3.551         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.143%), Route: 0.135ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.806         ntclkbufg_2      
 CLMA_102_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[15]/opit_0/CLK
 clock pessimism                                        -0.555       3.251                          
 clock uncertainty                                       0.000       3.251                          

 Hold time                                               0.040       3.291                          

 Data required time                                                  3.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.291                          
 Data arrival time                                                   3.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.811
  Launch Clock Delay      :  3.241
  Clock Pessimism Removal :  -0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.022       3.241         ntclkbufg_2      
 CLMA_98_116/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_98_116/Q3                    tco                   0.178       3.419 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.478         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [3]
 CLMA_98_116/D4                                                            f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.478         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.142       3.811         ntclkbufg_2      
 CLMA_98_116/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.570       3.241                          
 clock uncertainty                                       0.000       3.241                          

 Hold time                                              -0.028       3.213                          

 Data required time                                                  3.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.213                          
 Data arrival time                                                   3.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.213         ntclkbufg_2      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMA_90_96/Q1                     tco                   0.184       3.397 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.138       3.535         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMA_94_100/M2                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   3.535         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.143%), Route: 0.138ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.122       3.791         ntclkbufg_2      
 CLMA_94_100/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.514       3.277                          
 clock uncertainty                                       0.000       3.277                          

 Hold time                                              -0.011       3.266                          

 Data required time                                                  3.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.266                          
 Data arrival time                                                   3.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.790  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.130      15.020         ntclkbufg_0      
 CLMA_94_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_94_108/Q2                    tco                   0.223      15.243 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.504      15.747         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_90_113/M0                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  15.747         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.674%), Route: 0.504ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.011      23.230         ntclkbufg_2      
 CLMA_90_113/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      23.230                          
 clock uncertainty                                      -0.050      23.180                          

 Setup time                                             -0.068      23.112                          

 Data required time                                                 23.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.112                          
 Data arrival time                                                  15.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  5.010
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.120      15.010         ntclkbufg_0      
 CLMS_82_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_82_109/Q1                    tco                   0.223      15.233 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.403      15.636         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_90_96/M3                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  15.636         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.623%), Route: 0.403ns(64.377%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994      23.213         ntclkbufg_2      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      23.213                          
 clock uncertainty                                      -0.050      23.163                          

 Setup time                                             -0.068      23.095                          

 Data required time                                                 23.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.095                          
 Data arrival time                                                  15.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.789  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  5.002
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.112      15.002         ntclkbufg_0      
 CLMS_82_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMS_82_101/Q2                    tco                   0.223      15.225 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.391      15.616         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_90_96/M1                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  15.616         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.319%), Route: 0.391ns(63.681%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994      23.213         ntclkbufg_2      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      23.213                          
 clock uncertainty                                      -0.050      23.163                          

 Setup time                                             -0.068      23.095                          

 Data required time                                                 23.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.095                          
 Data arrival time                                                  15.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.800
  Launch Clock Delay      :  4.346
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.011      24.346         ntclkbufg_0      
 CLMA_90_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_90_112/Q1                    tco                   0.180      24.526 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      24.663         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_90_113/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  24.663         Logic Levels: 0  
                                                                                   Logic: 0.180ns(56.782%), Route: 0.137ns(43.218%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572      22.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131      23.800         ntclkbufg_2      
 CLMA_90_113/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      23.800                          
 clock uncertainty                                       0.050      23.850                          

 Hold time                                               0.040      23.890                          

 Data required time                                                 23.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.890                          
 Data arrival time                                                  24.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.800
  Launch Clock Delay      :  4.342
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.007      24.342         ntclkbufg_0      
 CLMA_90_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q3                    tco                   0.182      24.524 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.210      24.734         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_90_113/M1                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  24.734         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.429%), Route: 0.210ns(53.571%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572      22.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131      23.800         ntclkbufg_2      
 CLMA_90_113/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      23.800                          
 clock uncertainty                                       0.050      23.850                          

 Hold time                                              -0.011      23.839                          

 Data required time                                                 23.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.839                          
 Data arrival time                                                  24.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.783
  Launch Clock Delay      :  4.327
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.992      24.327         ntclkbufg_0      
 CLMS_82_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_82_101/Q1                    tco                   0.184      24.511 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.231      24.742         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_90_96/M2                                                             r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  24.742         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.337%), Route: 0.231ns(55.663%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572      22.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114      23.783         ntclkbufg_2      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.783                          
 clock uncertainty                                       0.050      23.833                          

 Hold time                                              -0.011      23.822                          

 Data required time                                                 23.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.822                          
 Data arrival time                                                  24.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.294
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.146       5.036         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMS_214_129/Q3                   tco                   0.220       5.256 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.605       5.861         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_206_177/Y3                   td                    0.151       6.012 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.272       6.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_206_184/Y2                   td                    0.162       6.446 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.072       6.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16691
 CLMA_206_184/Y3                   td                    0.221       6.739 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.071       6.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_206_184/Y1                   td                    0.224       7.034 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.190       7.224         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMS_206_193/Y3                   td                    0.360       7.584 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.175       7.759         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_206_197/Y0                   td                    0.162       7.921 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.077       7.998         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11796
 CLMS_206_197/Y2                   td                    0.369       8.367 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.335       8.702         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11825
                                   td                    0.250       8.952 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.952         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_214_184/COUT                 td                    0.044       8.996 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.996         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_214_192/Y1                   td                    0.366       9.362 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.283       9.645         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11835
 CLMS_206_185/C0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.645         Logic Levels: 9  
                                                                                   Logic: 2.529ns(54.871%), Route: 2.080ns(45.129%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.959      14.294         ntclkbufg_0      
 CLMS_206_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.913                          
 clock uncertainty                                      -0.350      14.563                          

 Setup time                                             -0.154      14.409                          

 Data required time                                                 14.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.409                          
 Data arrival time                                                   9.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.294
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.146       5.036         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMS_214_129/Q3                   tco                   0.220       5.256 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.605       5.861         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_206_177/Y3                   td                    0.151       6.012 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.272       6.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_206_184/Y2                   td                    0.162       6.446 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.072       6.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16691
 CLMA_206_184/Y3                   td                    0.221       6.739 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.071       6.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_206_184/Y1                   td                    0.224       7.034 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.190       7.224         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMS_206_193/Y3                   td                    0.360       7.584 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.175       7.759         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_206_197/Y0                   td                    0.162       7.921 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.077       7.998         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11796
 CLMS_206_197/Y2                   td                    0.369       8.367 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.335       8.702         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11825
                                   td                    0.250       8.952 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.952         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_214_184/COUT                 td                    0.044       8.996 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.996         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_214_192/Y0                   td                    0.206       9.202 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.282       9.484         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11834
 CLMS_206_185/D3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.484         Logic Levels: 9  
                                                                                   Logic: 2.369ns(53.260%), Route: 2.079ns(46.740%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.959      14.294         ntclkbufg_0      
 CLMS_206_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.913                          
 clock uncertainty                                      -0.350      14.563                          

 Setup time                                             -0.287      14.276                          

 Data required time                                                 14.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.276                          
 Data arrival time                                                   9.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.308
  Launch Clock Delay      :  5.042
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.152       5.042         ntclkbufg_0      
 CLMA_222_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_222_128/Q1                   tco                   0.223       5.265 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.533       5.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMA_218_164/Y0                   td                    0.162       5.960 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.162       6.122         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_218_168/Y3                   td                    0.162       6.284 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.072       6.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16718
 CLMA_218_168/Y2                   td                    0.264       6.620 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.257       6.877         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMS_214_169/Y3                   td                    0.151       7.028 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=3)        0.261       7.289         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_218_168/Y1                   td                    0.151       7.440 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=10)       0.277       7.717         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMA_218_176/Y3                   td                    0.151       7.868 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.258       8.126         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11862
 CLMA_218_172/Y1                   td                    0.151       8.277 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.257       8.534         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11891
                                   td                    0.368       8.902 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.902         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_218_177/COUT                 td                    0.044       8.946 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.946         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_218_181/Y1                   td                    0.383       9.329 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.072       9.401         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11901
 CLMA_218_180/A2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   9.401         Logic Levels: 9  
                                                                                   Logic: 2.210ns(50.700%), Route: 2.149ns(49.300%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.973      14.308         ntclkbufg_0      
 CLMA_218_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.927                          
 clock uncertainty                                      -0.350      14.577                          

 Setup time                                             -0.299      14.278                          

 Data required time                                                 14.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.278                          
 Data arrival time                                                   9.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.999
  Launch Clock Delay      :  4.325
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.990       4.325         ntclkbufg_0      
 CLMA_186_140/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]/opit_0_inv/CLK

 CLMA_186_140/Y0                   tco                   0.228       4.553 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.058       4.611         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [0]
 CLMA_186_141/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.611         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.720%), Route: 0.058ns(20.280%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.109       4.999         ntclkbufg_0      
 CLMA_186_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.659       4.340                          
 clock uncertainty                                       0.200       4.540                          

 Hold time                                              -0.029       4.511                          

 Data required time                                                  4.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.511                          
 Data arrival time                                                   4.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.999
  Launch Clock Delay      :  4.325
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.990       4.325         ntclkbufg_0      
 CLMA_202_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_202_92/Q1                    tco                   0.180       4.505 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       4.563         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal_wrdata [88]
 CLMA_202_93/C0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.563         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.109       4.999         ntclkbufg_0      
 CLMA_202_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.659       4.340                          
 clock uncertainty                                       0.200       4.540                          

 Hold time                                              -0.077       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                   4.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[2]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.038
  Launch Clock Delay      :  4.363
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.028       4.363         ntclkbufg_0      
 CLMA_206_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/CLK

 CLMA_206_124/Q1                   tco                   0.180       4.543 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/Q
                                   net (fanout=2)        0.059       4.602         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [16]
 CLMS_206_125/C0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.602         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.148       5.038         ntclkbufg_0      
 CLMS_206_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.378                          
 clock uncertainty                                       0.200       4.578                          

 Hold time                                              -0.077       4.501                          

 Data required time                                                  4.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.501                          
 Data arrival time                                                   4.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.874  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.324
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.109      29.388         ntclkbufg_1      
 CLMS_162_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_105/Q0                   tco                   0.221      29.609 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.517      31.126         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_82_176/Y6CD                  td                    0.103      31.229 f       CLKROUTE_72/Z    
                                   net (fanout=1)        0.172      31.401         ntR1569          
 CLMA_82_180/Y6CD                  td                    0.103      31.504 f       CLKROUTE_71/Z    
                                   net (fanout=1)        5.689      37.193         ntR1568          
 CLMA_158_100/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  37.193         Logic Levels: 2  
                                                                                   Logic: 0.427ns(5.471%), Route: 7.378ns(94.529%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.989      34.324         ntclkbufg_0      
 CLMA_158_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.272      34.596                          
 clock uncertainty                                      -0.350      34.246                          

 Setup time                                             -0.068      34.178                          

 Data required time                                                 34.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.178                          
 Data arrival time                                                  37.193                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.874  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.334
  Launch Clock Delay      :  2.732
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.119      29.398         ntclkbufg_1      
 CLMS_166_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMS_166_117/Q2                   tco                   0.223      29.621 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.725      31.346         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMA_234_196/Y6CD                 td                    0.103      31.449 f       CLKROUTE_83/Z    
                                   net (fanout=1)        0.327      31.776         ntR1580          
 CLMA_230_197/Y6CD                 td                    0.103      31.879 f       CLKROUTE_82/Z    
                                   net (fanout=1)        2.200      34.079         ntR1579          
 CLMA_238_196/Y6CD                 td                    0.103      34.182 f       CLKROUTE_81/Z    
                                   net (fanout=1)        2.792      36.974         ntR1578          
 CLMA_162_112/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                  36.974         Logic Levels: 3  
                                                                                   Logic: 0.532ns(7.022%), Route: 7.044ns(92.978%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.999      34.334         ntclkbufg_0      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                         0.272      34.606                          
 clock uncertainty                                      -0.350      34.256                          

 Setup time                                             -0.068      34.188                          

 Data required time                                                 34.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.188                          
 Data arrival time                                                  36.974                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.882  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.334
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.111      29.390         ntclkbufg_1      
 CLMA_166_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_166_108/Q3                   tco                   0.220      29.610 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.159      31.769         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_238_32/Y6CD                  td                    0.103      31.872 f       CLKROUTE_80/Z    
                                   net (fanout=1)        0.213      32.085         ntR1577          
 CLMA_234_32/Y6CD                  td                    0.103      32.188 f       CLKROUTE_79/Z    
                                   net (fanout=1)        4.854      37.042         ntR1576          
 CLMA_162_112/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  37.042         Logic Levels: 2  
                                                                                   Logic: 0.426ns(5.567%), Route: 7.226ns(94.433%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.999      34.334         ntclkbufg_0      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.272      34.606                          
 clock uncertainty                                      -0.350      34.256                          

 Setup time                                              0.024      34.280                          

 Data required time                                                 34.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.280                          
 Data arrival time                                                  37.042                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.014
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.014       2.321         ntclkbufg_1      
 CLMA_138_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_138_108/Q1                   tco                   0.184       2.505 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.326       2.831         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_150_108/CD                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                   2.831         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.078%), Route: 0.326ns(63.922%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.124       5.014         ntclkbufg_0      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.272       4.742                          
 clock uncertainty                                       0.350       5.092                          

 Hold time                                               0.034       5.126                          

 Data required time                                                  5.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.126                          
 Data arrival time                                                   2.831                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.009
  Launch Clock Delay      :  2.312
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.005       2.312         ntclkbufg_1      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q1                   tco                   0.184       2.496 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.752       3.248         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_74_49/Y6CD                   td                    0.093       3.341 r       CLKROUTE_119/Z   
                                   net (fanout=1)        2.287       5.628         ntR1616          
 CLMA_150_104/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   5.628         Logic Levels: 1  
                                                                                   Logic: 0.277ns(8.353%), Route: 3.039ns(91.647%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.119       5.009         ntclkbufg_0      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.272       4.737                          
 clock uncertainty                                       0.350       5.087                          

 Hold time                                              -0.011       5.076                          

 Data required time                                                  5.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.076                          
 Data arrival time                                                   5.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.552                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.010
  Launch Clock Delay      :  2.312
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.005       2.312         ntclkbufg_1      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q3                   tco                   0.182       2.494 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.163       5.657         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMS_138_97/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   5.657         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.441%), Route: 3.163ns(94.559%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.120       5.010         ntclkbufg_0      
 CLMS_138_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272       4.738                          
 clock uncertainty                                       0.350       5.088                          

 Hold time                                              -0.011       5.077                          

 Data required time                                                  5.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.077                          
 Data arrival time                                                   5.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.972  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.343
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131       3.371         ntclkbufg_3      
 CLMA_122_88/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_122_88/Q2                    tco                   0.223       3.594 f       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        6.862      10.456         u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1
 CLMA_118_89/A2                                                            f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.456         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.147%), Route: 6.862ns(96.853%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.008      14.343         ntclkbufg_0      
 CLMA_118_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      14.343                          
 clock uncertainty                                      -0.350      13.993                          

 Setup time                                             -0.305      13.688                          

 Data required time                                                 13.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.688                          
 Data arrival time                                                  10.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.975  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.354
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.379         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_126_105/Q3                   tco                   0.220       3.599 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.830       5.429         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_206_41/Y6CD                  td                    0.103       5.532 f       CLKROUTE_8/Z     
                                   net (fanout=1)        0.953       6.485         ntR1505          
 CLMA_206_36/Y6CD                  td                    0.103       6.588 f       CLKROUTE_7/Z     
                                   net (fanout=1)        1.698       8.286         ntR1504          
 CLMA_182_24/Y6CD                  td                    0.103       8.389 f       CLKROUTE_6/Z     
                                   net (fanout=1)        2.234      10.623         ntR1503          
 CLMA_126_104/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.623         Logic Levels: 3  
                                                                                   Logic: 0.529ns(7.303%), Route: 6.715ns(92.697%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.019      14.354         ntclkbufg_0      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      14.354                          
 clock uncertainty                                      -0.350      14.004                          

 Setup time                                             -0.068      13.936                          

 Data required time                                                 13.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.936                          
 Data arrival time                                                  10.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.980  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.358
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.138       3.378         ntclkbufg_3      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_138_112/Q1                   tco                   0.223       3.601 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.043       4.644         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_186_177/Y6AB                 td                    0.101       4.745 f       CLKROUTE_125/Z   
                                   net (fanout=1)        5.804      10.549         ntR1622          
 CLMA_126_108/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  10.549         Logic Levels: 1  
                                                                                   Logic: 0.324ns(4.518%), Route: 6.847ns(95.482%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.023      14.358         ntclkbufg_0      
 CLMA_126_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      14.358                          
 clock uncertainty                                      -0.350      14.008                          

 Setup time                                             -0.068      13.940                          

 Data required time                                                 13.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.940                          
 Data arrival time                                                  10.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.038
  Launch Clock Delay      :  2.879
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.029       2.879         ntclkbufg_3      
 CLMA_130_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q0                   tco                   0.182       3.061 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.061       6.122         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMS_126_113/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                   6.122         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.612%), Route: 3.061ns(94.388%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.148       5.038         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000       5.038                          
 clock uncertainty                                       0.350       5.388                          

 Hold time                                              -0.011       5.377                          

 Data required time                                                  5.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.377                          
 Data arrival time                                                   6.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.038
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.018       2.868         ntclkbufg_3      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_138_112/Q2                   tco                   0.183       3.051 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.415       6.466         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_126_113/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   6.466         Logic Levels: 0  
                                                                                   Logic: 0.183ns(5.086%), Route: 3.415ns(94.914%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.148       5.038         ntclkbufg_0      
 CLMS_126_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       5.038                          
 clock uncertainty                                       0.350       5.388                          

 Hold time                                              -0.011       5.377                          

 Data required time                                                  5.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.377                          
 Data arrival time                                                   6.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.029
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       2.869         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_126_105/Q1                   tco                   0.184       3.053 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.759       4.812         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_46_56/Y6CD                   td                    0.093       4.905 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.325       5.230         ntR1502          
 CLMA_46_28/Y6CD                   td                    0.093       5.323 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.380       5.703         ntR1501          
 CLMS_46_41/Y6CD                   td                    0.093       5.796 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.789       6.585         ntR1500          
 CLMA_46_48/Y6CD                   td                    0.093       6.678 r       CLKROUTE_2/Z     
                                   net (fanout=1)        0.302       6.980         ntR1499          
 CLMS_46_53/Y6CD                   td                    0.093       7.073 r       CLKROUTE_1/Z     
                                   net (fanout=1)        1.070       8.143         ntR1498          
 CLMA_126_104/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   8.143         Logic Levels: 5  
                                                                                   Logic: 0.649ns(12.306%), Route: 4.625ns(87.694%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.139       5.029         ntclkbufg_0      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       5.029                          
 clock uncertainty                                       0.350       5.379                          

 Hold time                                              -0.011       5.368                          

 Data required time                                                  5.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.368                          
 Data arrival time                                                   8.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.353
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130       3.799         ntclkbufg_2      
 CLMS_94_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_94_109/Q3                    tco                   0.220       4.019 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.329       6.348         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_174_184/Y6CD                 td                    0.103       6.451 f       CLKROUTE_86/Z    
                                   net (fanout=1)        0.289       6.740         ntR1583          
 CLMA_174_192/Y6CD                 td                    0.103       6.843 f       CLKROUTE_85/Z    
                                   net (fanout=1)        1.142       7.985         ntR1582          
 CLMA_158_192/Y6CD                 td                    0.103       8.088 f       CLKROUTE_84/Z    
                                   net (fanout=1)        2.087      10.175         ntR1581          
 CLMA_98_112/M2                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  10.175         Logic Levels: 3  
                                                                                   Logic: 0.529ns(8.297%), Route: 5.847ns(91.703%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.018      14.353         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      14.353                          
 clock uncertainty                                      -0.350      14.003                          

 Setup time                                             -0.068      13.935                          

 Data required time                                                 13.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.935                          
 Data arrival time                                                  10.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.350
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130       3.799         ntclkbufg_2      
 CLMS_94_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMS_94_109/Q1                    tco                   0.223       4.022 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.783       5.805         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_146_29/Y6AB                  td                    0.101       5.906 f       CLKROUTE_57/Z    
                                   net (fanout=1)        1.279       7.185         ntR1554          
 CLMA_154_32/Y6CD                  td                    0.103       7.288 f       CLKROUTE_56/Z    
                                   net (fanout=1)        0.536       7.824         ntR1553          
 CLMA_166_32/Y6CD                  td                    0.103       7.927 f       CLKROUTE_55/Z    
                                   net (fanout=1)        2.334      10.261         ntR1552          
 CLMA_94_112/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  10.261         Logic Levels: 3  
                                                                                   Logic: 0.530ns(8.202%), Route: 5.932ns(91.798%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.015      14.350         ntclkbufg_0      
 CLMA_94_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      14.350                          
 clock uncertainty                                      -0.350      14.000                          

 Setup time                                              0.024      14.024                          

 Data required time                                                 14.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.024                          
 Data arrival time                                                  10.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.353
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.133       3.802         ntclkbufg_2      
 CLMA_102_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_102_104/Q2                   tco                   0.223       4.025 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.401       5.426         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_18_32/Y6CD                   td                    0.103       5.529 f       CLKROUTE_101/Z   
                                   net (fanout=1)        0.836       6.365         ntR1598          
 CLMS_50_25/Y6CD                   td                    0.103       6.468 f       CLKROUTE_100/Z   
                                   net (fanout=1)        1.878       8.346         ntR1597          
 CLMA_182_40/Y6AB                  td                    0.101       8.447 f       CLKROUTE_99/Z    
                                   net (fanout=1)        1.612      10.059         ntR1596          
 CLMA_98_112/M3                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  10.059         Logic Levels: 3  
                                                                                   Logic: 0.530ns(8.471%), Route: 5.727ns(91.529%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.018      14.353         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      14.353                          
 clock uncertainty                                      -0.350      14.003                          

 Setup time                                             -0.068      13.935                          

 Data required time                                                 13.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.935                          
 Data arrival time                                                  10.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.798  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       3.238         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_117/Q0                    tco                   0.179       3.417 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.165       3.582         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMA_102_117/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.582         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.035%), Route: 0.165ns(47.965%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.146       5.036         ntclkbufg_0      
 CLMA_102_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.036                          
 clock uncertainty                                       0.350       5.386                          

 Hold time                                              -0.028       5.358                          

 Data required time                                                  5.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.358                          
 Data arrival time                                                   3.582                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  3.224
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.005       3.224         ntclkbufg_2      
 CLMA_98_100/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q2                    tco                   0.183       3.407 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.539       5.946         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_94_101/M2                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   5.946         Logic Levels: 0  
                                                                                   Logic: 0.183ns(6.723%), Route: 2.539ns(93.277%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.122       5.012         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       5.012                          
 clock uncertainty                                       0.350       5.362                          

 Hold time                                              -0.011       5.351                          

 Data required time                                                  5.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.351                          
 Data arrival time                                                   5.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  3.224
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.005       3.224         ntclkbufg_2      
 CLMA_98_100/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q0                    tco                   0.182       3.406 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.589       5.995         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_94_101/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   5.995         Logic Levels: 0  
                                                                                   Logic: 0.182ns(6.568%), Route: 2.589ns(93.432%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.122       5.012         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       5.012                          
 clock uncertainty                                       0.350       5.362                          

 Hold time                                              -0.011       5.351                          

 Data required time                                                  5.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.351                          
 Data arrival time                                                   5.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  2.703
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.084       2.703         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q0                    tco                   0.221       2.924 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       3.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_166_80/Y0                    td                    0.380       3.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.298       3.855         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
 CLMS_166_61/Y1                    td                    0.224       4.079 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.370       4.449         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
 CLMA_166_76/Y3                    td                    0.162       4.611 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.078       4.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_166_76/Y2                    td                    0.381       5.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.253       5.323         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_162_73/CECO                  td                    0.132       5.455 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.455         ntR686           
 CLMS_162_77/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.455         Logic Levels: 5  
                                                                                   Logic: 1.500ns(54.506%), Route: 1.252ns(45.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.960      22.273         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.643                          
 clock uncertainty                                      -0.150      22.493                          

 Setup time                                             -0.576      21.917                          

 Data required time                                                 21.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.917                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  2.703
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.084       2.703         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q0                    tco                   0.221       2.924 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       3.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_166_80/Y0                    td                    0.380       3.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.298       3.855         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
 CLMS_166_61/Y1                    td                    0.224       4.079 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.370       4.449         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
 CLMA_166_76/Y3                    td                    0.162       4.611 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.078       4.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_166_76/Y2                    td                    0.381       5.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.253       5.323         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_162_73/CECO                  td                    0.132       5.455 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.455         ntR686           
 CLMS_162_77/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.455         Logic Levels: 5  
                                                                                   Logic: 1.500ns(54.506%), Route: 1.252ns(45.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.960      22.273         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.643                          
 clock uncertainty                                      -0.150      22.493                          

 Setup time                                             -0.576      21.917                          

 Data required time                                                 21.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.917                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  2.703
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.084       2.703         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q0                    tco                   0.221       2.924 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       3.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_166_80/Y0                    td                    0.380       3.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.298       3.855         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
 CLMS_166_61/Y1                    td                    0.224       4.079 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.370       4.449         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
 CLMA_166_76/Y3                    td                    0.162       4.611 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.078       4.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_166_76/Y2                    td                    0.381       5.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.253       5.323         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_162_73/CECO                  td                    0.132       5.455 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.455         ntR686           
 CLMS_162_77/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.455         Logic Levels: 5  
                                                                                   Logic: 1.500ns(54.506%), Route: 1.252ns(45.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.960      22.273         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.643                          
 clock uncertainty                                      -0.150      22.493                          

 Setup time                                             -0.576      21.917                          

 Data required time                                                 21.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.917                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.694
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956       2.269         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK

 CLMS_166_77/Q2                    tco                   0.183       2.452 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/Q
                                   net (fanout=3)        0.064       2.516         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d [1]
 CLMA_166_76/M1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D

 Data arrival time                                                   2.516         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.089%), Route: 0.064ns(25.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075       2.694         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.410       2.284                          
 clock uncertainty                                       0.000       2.284                          

 Hold time                                              -0.011       2.273                          

 Data required time                                                  2.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.273                          
 Data arrival time                                                   2.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.702
  Launch Clock Delay      :  2.277
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       1.313 r       USCMROUTE_0/CLKOUT
                                   net (fanout=12)       0.964       2.277         ntR1640          
 CLMA_146_52/CLK                                                           r       u_ov5640_dri_1/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_146_52/Q2                    tco                   0.180       2.457 f       u_ov5640_dri_1/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.063       2.520         u_ov5640_dri_1/u_i2c_dri/clk_cnt [1]
 CLMA_146_53/A4                                                            f       u_ov5640_dri_1/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.520         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       1.619 r       USCMROUTE_0/CLKOUT
                                   net (fanout=12)       1.083       2.702         ntR1640          
 CLMA_146_53/CLK                                                           r       u_ov5640_dri_1/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.292                          
 clock uncertainty                                       0.000       2.292                          

 Hold time                                              -0.029       2.263                          

 Data required time                                                  2.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.263                          
 Data arrival time                                                   2.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  2.261
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948       2.261         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_68/Q3                    tco                   0.178       2.439 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       2.500         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0]
 CLMA_166_68/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.500         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.261                          
 clock uncertainty                                       0.000       2.261                          

 Hold time                                              -0.028       2.233                          

 Data required time                                                  2.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.233                          
 Data arrival time                                                   2.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.267
  Launch Clock Delay      :  5.005
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.115      15.005         ntclkbufg_0      
 CLMS_214_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_214_157/Q0                   tco                   0.221      15.226 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.010      16.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_178_77/Y3                    td                    0.221      16.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.074      16.531         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_178_76/Y1                    td                    0.224      16.755 f       _N6735_inv/gateop_perm/Z
                                   net (fanout=8)        0.255      17.010         _N6735           
                                   td                    0.365      17.375 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.375         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5087
 CLMA_174_77/COUT                  td                    0.044      17.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.419         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5089
                                   td                    0.044      17.463 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.463         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5091
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.463         Logic Levels: 3  
                                                                                   Logic: 1.119ns(45.525%), Route: 1.339ns(54.475%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954      22.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.573                          
 clock uncertainty                                      -0.150      22.423                          

 Setup time                                             -0.128      22.295                          

 Data required time                                                 22.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.295                          
 Data arrival time                                                  17.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.267
  Launch Clock Delay      :  5.005
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.115      15.005         ntclkbufg_0      
 CLMS_214_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_214_157/Q0                   tco                   0.221      15.226 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.212      16.438         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_76/Y1                    td                    0.162      16.600 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234_3/gateop_perm/Z
                                   net (fanout=2)        0.267      16.867         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234
 CLMA_174_77/CECO                  td                    0.141      17.008 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000      17.008         ntR685           
 CLMA_174_81/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  17.008         Logic Levels: 2  
                                                                                   Logic: 0.524ns(26.161%), Route: 1.479ns(73.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954      22.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.573                          
 clock uncertainty                                      -0.150      22.423                          

 Setup time                                             -0.563      21.860                          

 Data required time                                                 21.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.860                          
 Data arrival time                                                  17.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.267
  Launch Clock Delay      :  5.005
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.115      15.005         ntclkbufg_0      
 CLMS_214_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_214_157/Q0                   tco                   0.221      15.226 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.212      16.438         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_76/Y1                    td                    0.162      16.600 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234_3/gateop_perm/Z
                                   net (fanout=2)        0.267      16.867         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234
 CLMA_174_77/CECO                  td                    0.141      17.008 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000      17.008         ntR685           
 CLMA_174_81/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  17.008         Logic Levels: 2  
                                                                                   Logic: 0.524ns(26.161%), Route: 1.479ns(73.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954      22.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.573                          
 clock uncertainty                                      -0.150      22.423                          

 Setup time                                             -0.563      21.860                          

 Data required time                                                 21.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.860                          
 Data arrival time                                                  17.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.928  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.694
  Launch Clock Delay      :  4.316
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.981      24.316         ntclkbufg_0      
 CLMA_234_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_234_60/Q3                    tco                   0.182      24.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.570      25.068         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMS_182_77/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.068         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.202%), Route: 0.570ns(75.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075      22.694         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.388                          
 clock uncertainty                                       0.150      22.538                          

 Hold time                                              -0.039      22.499                          

 Data required time                                                 22.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.499                          
 Data arrival time                                                  25.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.967  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.694
  Launch Clock Delay      :  4.355
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.020      24.355         ntclkbufg_0      
 CLMA_234_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_234_96/Q3                    tco                   0.182      24.537 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.569      25.106         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
 CLMS_182_77/A1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  25.106         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.234%), Route: 0.569ns(75.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075      22.694         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.388                          
 clock uncertainty                                       0.150      22.538                          

 Hold time                                              -0.093      22.445                          

 Data required time                                                 22.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.445                          
 Data arrival time                                                  25.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.916  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  4.298
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.963      24.298         ntclkbufg_0      
 CLMA_206_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_206_180/Q2                   tco                   0.183      24.481 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.870      25.351         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_76/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.351         Logic Levels: 0  
                                                                                   Logic: 0.183ns(17.379%), Route: 0.870ns(82.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.069      22.688         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.382                          
 clock uncertainty                                       0.150      22.532                          

 Hold time                                              -0.038      22.494                          

 Data required time                                                 22.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.494                          
 Data arrival time                                                  25.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.713
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.100      29.379         ntclkbufg_1      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_174_16/Q1                    tco                   0.223      29.602 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.575      30.177         u_hdmi_top/u_rgb2dvi_0/green_10bit [8]
 CLMA_174_13/A2                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.177         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.945%), Route: 0.575ns(72.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.984      31.613         ntclkbufg_4      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.885                          
 clock uncertainty                                      -0.150      31.735                          

 Setup time                                             -0.305      31.430                          

 Data required time                                                 31.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.430                          
 Data arrival time                                                  30.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.719
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.106      29.385         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.223      29.608 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.701      30.309         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_8/A0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                  30.309         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.134%), Route: 0.701ns(75.866%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      31.624         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.896                          
 clock uncertainty                                      -0.150      31.746                          

 Setup time                                             -0.154      31.592                          

 Data required time                                                 31.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.592                          
 Data arrival time                                                  30.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.111      29.390         ntclkbufg_1      
 CLMS_166_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMS_166_13/Q0                    tco                   0.221      29.611 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.524      30.135         u_hdmi_top/u_rgb2dvi_0/green_10bit [9]
 CLMA_166_8/A2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.135         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.664%), Route: 0.524ns(70.336%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      31.624         ntclkbufg_4      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.896                          
 clock uncertainty                                      -0.150      31.746                          

 Setup time                                             -0.305      31.441                          

 Data required time                                                 31.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.441                          
 Data arrival time                                                  30.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.995       2.302         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q1                     tco                   0.184       2.486 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.232       2.718         u_hdmi_top/u_rgb2dvi_0/green_10bit [5]
 CLMA_174_8/A1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.718         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.231%), Route: 0.232ns(55.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_4      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.445                          
 clock uncertainty                                       0.150       2.595                          

 Hold time                                              -0.093       2.502                          

 Data required time                                                  2.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.502                          
 Data arrival time                                                   2.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.731
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.980       2.287         ntclkbufg_1      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK

 CLMA_174_16/Q2                    tco                   0.183       2.470 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.318       2.788         u_hdmi_top/u_rgb2dvi_0/blue_10bit [1]
 CLMA_158_8/C4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.788         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.527%), Route: 0.318ns(63.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.122       2.731         ntclkbufg_4      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.459                          
 clock uncertainty                                       0.150       2.609                          

 Hold time                                              -0.040       2.569                          

 Data required time                                                  2.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.569                          
 Data arrival time                                                   2.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.740
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.999       2.306         ntclkbufg_1      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK

 CLMA_186_8/Q3                     tco                   0.182       2.488 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.298       2.786         u_hdmi_top/u_rgb2dvi_0/red_10bit [1]
 CLMA_202_9/D0                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.786         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.917%), Route: 0.298ns(62.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.131       2.740         ntclkbufg_4      
 CLMA_202_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.468                          
 clock uncertainty                                       0.150       2.618                          

 Hold time                                              -0.068       2.550                          

 Data required time                                                  2.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.550                          
 Data arrival time                                                   2.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_8/Q1                     tco                   0.223       2.947 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.824       3.771         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMA_158_8/C2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(21.299%), Route: 0.824ns(78.701%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.002       4.971         ntclkbufg_4      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.341                          
 clock uncertainty                                      -0.150       5.191                          

 Setup time                                             -0.305       4.886                          

 Data required time                                                  4.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.886                          
 Data arrival time                                                   3.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_8/Q1                     tco                   0.223       2.947 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.961       3.908         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMS_154_9/A4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.908         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.834%), Route: 0.961ns(81.166%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.005       4.974         ntclkbufg_4      
 CLMS_154_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.344                          
 clock uncertainty                                      -0.150       5.194                          

 Setup time                                             -0.079       5.115                          

 Data required time                                                  5.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.115                          
 Data arrival time                                                   3.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_8/Q1                     tco                   0.223       2.947 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.583       3.530         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMS_178_13/C2                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.530         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.667%), Route: 0.583ns(72.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.988       4.957         ntclkbufg_4      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.327                          
 clock uncertainty                                      -0.150       5.177                          

 Setup time                                             -0.305       4.872                          

 Data required time                                                  4.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.872                          
 Data arrival time                                                   3.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989       2.292         ntclkbufg_4      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q0                     tco                   0.179       2.471 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.529         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift [2]
 CLMA_174_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.529         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_4      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.292                          
 clock uncertainty                                       0.000       2.292                          

 Hold time                                              -0.029       2.263                          

 Data required time                                                  2.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.263                          
 Data arrival time                                                   2.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989       2.292         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.179       2.471 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.529         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift [2]
 CLMA_174_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.529         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.292                          
 clock uncertainty                                       0.000       2.292                          

 Hold time                                              -0.029       2.263                          

 Data required time                                                  2.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.263                          
 Data arrival time                                                   2.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.988       2.291         ntclkbufg_4      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK

 CLMS_178_13/Q0                    tco                   0.179       2.470 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       2.530         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift [2]
 CLMS_178_13/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.530         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.895%), Route: 0.060ns(25.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.107       2.716         ntclkbufg_4      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.291                          
 clock uncertainty                                       0.000       2.291                          

 Hold time                                              -0.029       2.262                          

 Data required time                                                  2.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.262                          
 Data arrival time                                                   2.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.286
  Launch Clock Delay      :  2.698
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.085       2.698         ntclkbufg_1      
 CLMA_154_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK

 CLMA_154_44/Q1                    tco                   0.223       2.921 f       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.270       3.191         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_146_45/Y1                    td                    0.359       3.550 f       u_hdmi_top/u_video_driver/N20_mux9_8/gateop_perm/Z
                                   net (fanout=2)        2.489       6.039         u_hdmi_top/u_video_driver/_N45254
 CLMA_226_16/Y6CD                  td                    0.103       6.142 f       CLKROUTE_98/Z    
                                   net (fanout=1)        0.514       6.656         ntR1595          
 CLMA_222_8/Y6CD                   td                    0.103       6.759 f       CLKROUTE_97/Z    
                                   net (fanout=1)        0.213       6.972         ntR1594          
 CLMA_222_12/Y6CD                  td                    0.103       7.075 f       CLKROUTE_96/Z    
                                   net (fanout=1)        1.343       8.418         ntR1593          
 CLMA_226_8/Y6CD                   td                    0.103       8.521 f       CLKROUTE_95/Z    
                                   net (fanout=1)        1.502      10.023         ntR1592          
 CLMA_146_41/Y0                    td                    0.378      10.401 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.686      11.087         video_vs         
 CLMS_178_21/M1                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  11.087         Logic Levels: 6  
                                                                                   Logic: 1.372ns(16.355%), Route: 7.017ns(83.645%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.979      15.619         ntclkbufg_1      
 CLMS_178_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      15.989                          
 clock uncertainty                                      -0.150      15.839                          

 Setup time                                             -0.068      15.771                          

 Data required time                                                 15.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.771                          
 Data arrival time                                                  11.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_hdmi_disply/pixel_data[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  2.706
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.093       2.706         ntclkbufg_1      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK

 CLMS_150_41/Q3                    tco                   0.220       2.926 f       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/Q1
                                   net (fanout=40)       0.471       3.397         u_hdmi_top/pixel_ypos [4]
 CLMA_162_36/Y2                    td                    0.381       3.778 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_180/gateop_perm/Z
                                   net (fanout=1)        0.258       4.036         u_hdmi_top/u_hdmi_disply/_N36381_180
 CLMA_166_36/Y2                    td                    0.381       4.417 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_66/gateop_perm/Z
                                   net (fanout=1)        0.254       4.671         u_hdmi_top/u_hdmi_disply/_N36381_66
 CLMA_162_36/Y3                    td                    0.222       4.893 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_26/gateop/F
                                   net (fanout=1)        0.355       5.248         u_hdmi_top/u_hdmi_disply/_N36381_26
 CLMA_158_45/Y6AB                  td                    0.347       5.595 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_3_muxf6/F
                                   net (fanout=1)        0.170       5.765         _N36381_3        
 CLMA_158_49/Y0                    td                    0.264       6.029 f       _N36381_1_inv/gateop_perm/Z
                                   net (fanout=16)       0.767       6.796         u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_rnmt
 CLMS_194_81/RS                                                            f       u_hdmi_top/u_hdmi_disply/pixel_data[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.796         Logic Levels: 5  
                                                                                   Logic: 1.815ns(44.377%), Route: 2.275ns(55.623%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.970      15.610         ntclkbufg_1      
 CLMS_194_81/CLK                                                           r       u_hdmi_top/u_hdmi_disply/pixel_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.980                          
 clock uncertainty                                      -0.150      15.830                          

 Setup time                                             -0.270      15.560                          

 Data required time                                                 15.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.560                          
 Data arrival time                                                   6.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_hdmi_disply/pixel_data[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  2.706
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.093       2.706         ntclkbufg_1      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/CLK

 CLMS_150_41/Q3                    tco                   0.220       2.926 f       u_hdmi_top/u_video_driver/pixel_ypos[4]/opit_0_A2Q21/Q1
                                   net (fanout=40)       0.471       3.397         u_hdmi_top/pixel_ypos [4]
 CLMA_162_36/Y2                    td                    0.381       3.778 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_180/gateop_perm/Z
                                   net (fanout=1)        0.258       4.036         u_hdmi_top/u_hdmi_disply/_N36381_180
 CLMA_166_36/Y2                    td                    0.381       4.417 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_66/gateop_perm/Z
                                   net (fanout=1)        0.254       4.671         u_hdmi_top/u_hdmi_disply/_N36381_66
 CLMA_162_36/Y3                    td                    0.222       4.893 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_26/gateop/F
                                   net (fanout=1)        0.355       5.248         u_hdmi_top/u_hdmi_disply/_N36381_26
 CLMA_158_45/Y6AB                  td                    0.347       5.595 f       u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_3_muxf6/F
                                   net (fanout=1)        0.170       5.765         _N36381_3        
 CLMA_158_49/Y0                    td                    0.264       6.029 f       _N36381_1_inv/gateop_perm/Z
                                   net (fanout=16)       0.767       6.796         u_hdmi_top/u_hdmi_disply/pixel_data[15:0]_or_rnmt
 CLMS_194_81/RS                                                            f       u_hdmi_top/u_hdmi_disply/pixel_data[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.796         Logic Levels: 5  
                                                                                   Logic: 1.815ns(44.377%), Route: 2.275ns(55.623%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.970      15.610         ntclkbufg_1      
 CLMS_194_81/CLK                                                           r       u_hdmi_top/u_hdmi_disply/pixel_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.980                          
 clock uncertainty                                      -0.150      15.830                          

 Setup time                                             -0.270      15.560                          

 Data required time                                                 15.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.560                          
 Data arrival time                                                   6.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  2.318
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.011       2.318         ntclkbufg_1      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK

 CLMA_146_113/Q3                   tco                   0.178       2.496 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/Q
                                   net (fanout=1)        0.137       2.633         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [9]
 CLMA_146_113/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D

 Data arrival time                                                   2.633         Logic Levels: 0  
                                                                                   Logic: 0.178ns(56.508%), Route: 0.137ns(43.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.131       2.744         ntclkbufg_1      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -0.425       2.319                          
 clock uncertainty                                       0.000       2.319                          

 Hold time                                               0.040       2.359                          

 Data required time                                                  2.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.359                          
 Data arrival time                                                   2.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.715
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.986       2.293         ntclkbufg_1      
 CLMS_162_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK

 CLMS_162_101/Y2                   tco                   0.228       2.521 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.156       2.677         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_166_100/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   2.677         Logic Levels: 0  
                                                                                   Logic: 0.228ns(59.375%), Route: 0.156ns(40.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.102       2.715         ntclkbufg_1      
 CLMA_166_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.370       2.345                          
 clock uncertainty                                       0.000       2.345                          

 Hold time                                               0.040       2.385                          

 Data required time                                                  2.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.385                          
 Data arrival time                                                   2.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.715
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.982       2.289         ntclkbufg_1      
 CLMS_166_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_166_101/Q3                   tco                   0.178       2.467 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.065       2.532         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [3]
 CLMA_166_100/B0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.532         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.251%), Route: 0.065ns(26.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.102       2.715         ntclkbufg_1      
 CLMA_166_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.305                          
 clock uncertainty                                       0.000       2.305                          

 Hold time                                              -0.066       2.239                          

 Data required time                                                  2.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.239                          
 Data arrival time                                                   2.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.127      55.017         ntclkbufg_0      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_146_108/Q3                   tco                   0.220      55.237 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.509      55.746         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_146_113/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  55.746         Logic Levels: 0  
                                                                                   Logic: 0.220ns(30.178%), Route: 0.509ns(69.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.011      55.650         ntclkbufg_1      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.272      55.922                          
 clock uncertainty                                      -0.150      55.772                          

 Setup time                                             -0.068      55.704                          

 Data required time                                                 55.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.704                          
 Data arrival time                                                  55.746                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  5.005
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.115      55.005         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q3                   tco                   0.220      55.225 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.380      55.605         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_146_96/M2                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  55.605         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.667%), Route: 0.380ns(63.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.994      55.633         ntclkbufg_1      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.272      55.905                          
 clock uncertainty                                      -0.150      55.755                          

 Setup time                                             -0.068      55.687                          

 Data required time                                                 55.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.687                          
 Data arrival time                                                  55.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.306
  Launch Clock Delay      :  5.004
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.114      55.004         ntclkbufg_0      
 CLMS_162_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_109/Q1                   tco                   0.223      55.227 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.380      55.607         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_162_113/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  55.607         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.982%), Route: 0.380ns(63.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.999      55.638         ntclkbufg_1      
 CLMS_162_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.272      55.910                          
 clock uncertainty                                      -0.150      55.760                          

 Setup time                                             -0.068      55.692                          

 Data required time                                                 55.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.692                          
 Data arrival time                                                  55.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.731
  Launch Clock Delay      :  4.334
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.999      44.334         ntclkbufg_0      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_162_112/Q0                   tco                   0.179      44.513 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.132      44.645         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_162_113/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  44.645         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.556%), Route: 0.132ns(42.444%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.118      42.730         ntclkbufg_1      
 CLMS_162_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.272      42.458                          
 clock uncertainty                                       0.150      42.608                          

 Hold time                                               0.040      42.648                          

 Data required time                                                 42.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.648                          
 Data arrival time                                                  44.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.878  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.718
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.989      44.324         ntclkbufg_0      
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_101/Q0                   tco                   0.182      44.506 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136      44.642         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_162_101/AD                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  44.642         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.105      42.717         ntclkbufg_1      
 CLMS_162_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.272      42.445                          
 clock uncertainty                                       0.150      42.595                          

 Hold time                                               0.034      42.629                          

 Data required time                                                 42.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.629                          
 Data arrival time                                                  44.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  4.342
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.007      44.342         ntclkbufg_0      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_108/Q2                   tco                   0.183      44.525 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141      44.666         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_146_112/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  44.666         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.481%), Route: 0.141ns(43.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.131      42.743         ntclkbufg_1      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.272      42.471                          
 clock uncertainty                                       0.150      42.621                          

 Hold time                                              -0.011      42.610                          

 Data required time                                                 42.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.610                          
 Data arrival time                                                  44.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.869
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.376         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.223       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.151       3.824 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.424      10.248         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.248         Logic Levels: 1  
                                                                                   Logic: 0.374ns(5.442%), Route: 6.498ns(94.558%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019      22.869         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.390      23.259                          
 clock uncertainty                                      -0.050      23.209                          

 Recovery time                                          -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  10.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.869
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.376         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.223       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.151       3.824 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.424      10.248         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.248         Logic Levels: 1  
                                                                                   Logic: 0.374ns(5.442%), Route: 6.498ns(94.558%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019      22.869         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.390      23.259                          
 clock uncertainty                                      -0.050      23.209                          

 Recovery time                                          -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  10.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.869
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.376         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.223       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.151       3.824 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.424      10.248         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.248         Logic Levels: 1  
                                                                                   Logic: 0.374ns(5.442%), Route: 6.498ns(94.558%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019      22.869         ntclkbufg_3      
 CLMS_126_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.390      23.259                          
 clock uncertainty                                      -0.050      23.209                          

 Recovery time                                          -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  10.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.866         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.179       3.045 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.103         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.131       3.234 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       0.359       3.593         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_134_105/RSCO                 td                    0.085       3.678 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.678         ntR128           
 CLMS_134_109/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.678         Logic Levels: 2  
                                                                                   Logic: 0.395ns(48.645%), Route: 0.417ns(51.355%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.377         ntclkbufg_3      
 CLMS_134_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.390       2.987                          
 clock uncertainty                                       0.000       2.987                          

 Removal time                                            0.000       2.987                          

 Data required time                                                  2.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.987                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.866         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.179       3.045 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.103         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.131       3.234 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       0.359       3.593         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_134_105/RSCO                 td                    0.085       3.678 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.678         ntR128           
 CLMS_134_109/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.678         Logic Levels: 2  
                                                                                   Logic: 0.395ns(48.645%), Route: 0.417ns(51.355%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.377         ntclkbufg_3      
 CLMS_134_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.390       2.987                          
 clock uncertainty                                       0.000       2.987                          

 Removal time                                            0.000       2.987                          

 Data required time                                                  2.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.987                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.381
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.866         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.179       3.045 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.103         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.131       3.234 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       0.359       3.593         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_134_105/RSCO                 td                    0.085       3.678 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.678         ntR128           
 CLMS_134_109/RSCO                 td                    0.085       3.763 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.763         ntR127           
 CLMS_134_113/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.763         Logic Levels: 3  
                                                                                   Logic: 0.480ns(53.512%), Route: 0.417ns(46.488%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.141       3.381         ntclkbufg_3      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.390       2.991                          
 clock uncertainty                                       0.000       2.991                          

 Removal time                                            0.000       2.991                          

 Data required time                                                  2.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.991                          
 Data arrival time                                                   3.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.861
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      15.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      15.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      15.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      15.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.152      16.649         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_122_33/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.649         Logic Levels: 1  
                                                                                   Logic: 0.374ns(23.390%), Route: 1.225ns(76.610%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.011      22.861         ntclkbufg_3      
 CLMS_122_33/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      22.861                          
 clock uncertainty                                      -0.050      22.811                          

 Recovery time                                          -0.476      22.335                          

 Data required time                                                 22.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.335                          
 Data arrival time                                                  16.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.861
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      15.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      15.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      15.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      15.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.152      16.649         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_122_33/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.649         Logic Levels: 1  
                                                                                   Logic: 0.374ns(23.390%), Route: 1.225ns(76.610%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.011      22.861         ntclkbufg_3      
 CLMS_122_33/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      22.861                          
 clock uncertainty                                      -0.050      22.811                          

 Recovery time                                          -0.476      22.335                          

 Data required time                                                 22.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.335                          
 Data arrival time                                                  16.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.861
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      15.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      15.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      15.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      15.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.152      16.649         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_122_32/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS

 Data arrival time                                                  16.649         Logic Levels: 1  
                                                                                   Logic: 0.374ns(23.390%), Route: 1.225ns(76.610%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000      21.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.011      22.861         ntclkbufg_3      
 CLMA_122_32/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[8]/opit_0/CLK
 clock pessimism                                         0.000      22.861                          
 clock uncertainty                                      -0.050      22.811                          

 Recovery time                                          -0.476      22.335                          

 Data required time                                                 22.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.335                          
 Data arrival time                                                  16.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.353
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.040      24.375         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.179      24.554 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061      24.615         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.131      24.746 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.426      25.172         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_80/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS

 Data arrival time                                                  25.172         Logic Levels: 1  
                                                                                   Logic: 0.310ns(38.896%), Route: 0.487ns(61.104%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126      22.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113      23.353         ntclkbufg_3      
 CLMA_110_80/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[4]/opit_0/CLK
 clock pessimism                                         0.000      23.353                          
 clock uncertainty                                       0.050      23.403                          

 Removal time                                           -0.187      23.216                          

 Data required time                                                 23.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.216                          
 Data arrival time                                                  25.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.353
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.040      24.375         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.179      24.554 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061      24.615         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.131      24.746 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.426      25.172         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_80/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS

 Data arrival time                                                  25.172         Logic Levels: 1  
                                                                                   Logic: 0.310ns(38.896%), Route: 0.487ns(61.104%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126      22.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113      23.353         ntclkbufg_3      
 CLMA_110_80/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/CLK
 clock pessimism                                         0.000      23.353                          
 clock uncertainty                                       0.050      23.403                          

 Removal time                                           -0.187      23.216                          

 Data required time                                                 23.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.216                          
 Data arrival time                                                  25.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[13]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.353
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.040      24.375         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.179      24.554 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061      24.615         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.131      24.746 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.426      25.172         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_80/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[13]/opit_0/RS

 Data arrival time                                                  25.172         Logic Levels: 1  
                                                                                   Logic: 0.310ns(38.896%), Route: 0.487ns(61.104%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126      22.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113      23.353         ntclkbufg_3      
 CLMA_110_80/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[13]/opit_0/CLK
 clock pessimism                                         0.000      23.353                          
 clock uncertainty                                       0.050      23.403                          

 Removal time                                           -0.187      23.216                          

 Data required time                                                 23.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.216                          
 Data arrival time                                                  25.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.233
  Launch Clock Delay      :  3.806
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.806         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.221       4.027 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.195         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.227       4.422 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.360       9.782         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_108/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.782         Logic Levels: 1  
                                                                                   Logic: 0.448ns(7.497%), Route: 5.528ns(92.503%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.014      23.233         ntclkbufg_2      
 CLMA_98_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.514      23.747                          
 clock uncertainty                                      -0.050      23.697                          

 Recovery time                                          -0.476      23.221                          

 Data required time                                                 23.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.221                          
 Data arrival time                                                   9.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.233
  Launch Clock Delay      :  3.806
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.806         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.221       4.027 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.195         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.227       4.422 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.360       9.782         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_108/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   9.782         Logic Levels: 1  
                                                                                   Logic: 0.448ns(7.497%), Route: 5.528ns(92.503%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.014      23.233         ntclkbufg_2      
 CLMA_98_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.514      23.747                          
 clock uncertainty                                      -0.050      23.697                          

 Recovery time                                          -0.476      23.221                          

 Data required time                                                 23.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.221                          
 Data arrival time                                                   9.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.233
  Launch Clock Delay      :  3.806
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.806         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.221       4.027 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.195         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.227       4.422 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.360       9.782         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_108/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                   9.782         Logic Levels: 1  
                                                                                   Logic: 0.448ns(7.497%), Route: 5.528ns(92.503%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.014      23.233         ntclkbufg_2      
 CLMA_98_108/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.514      23.747                          
 clock uncertainty                                      -0.050      23.697                          

 Recovery time                                          -0.476      23.221                          

 Data required time                                                 23.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.221                          
 Data arrival time                                                   9.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.794
  Launch Clock Delay      :  3.236
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.017       3.236         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.182       3.418 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.556         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.167       3.723 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       0.298       4.021         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMS_98_97/RSCO                   td                    0.085       4.106 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.106         ntR23            
 CLMS_98_101/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.106         Logic Levels: 2  
                                                                                   Logic: 0.434ns(49.885%), Route: 0.436ns(50.115%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.125       3.794         ntclkbufg_2      
 CLMS_98_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.514       3.280                          
 clock uncertainty                                       0.000       3.280                          

 Removal time                                            0.000       3.280                          

 Data required time                                                  3.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.280                          
 Data arrival time                                                   4.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.794
  Launch Clock Delay      :  3.236
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.017       3.236         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.182       3.418 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.556         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.167       3.723 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       0.298       4.021         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMS_98_97/RSCO                   td                    0.085       4.106 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.106         ntR23            
 CLMS_98_101/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.106         Logic Levels: 2  
                                                                                   Logic: 0.434ns(49.885%), Route: 0.436ns(50.115%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.125       3.794         ntclkbufg_2      
 CLMS_98_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.514       3.280                          
 clock uncertainty                                       0.000       3.280                          

 Removal time                                            0.000       3.280                          

 Data required time                                                  3.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.280                          
 Data arrival time                                                   4.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.236
  Clock Pessimism Removal :  -0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.017       3.236         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.182       3.418 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.556         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.167       3.723 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       0.214       3.937         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_102_104/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.937         Logic Levels: 1  
                                                                                   Logic: 0.349ns(49.786%), Route: 0.352ns(50.214%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.133       3.802         ntclkbufg_2      
 CLMA_102_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.555       3.247                          
 clock uncertainty                                       0.000       3.247                          

 Removal time                                           -0.187       3.060                          

 Data required time                                                  3.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.060                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      15.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      15.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      15.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      15.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.146      16.643         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_50_73/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.643         Logic Levels: 1  
                                                                                   Logic: 0.374ns(23.478%), Route: 1.219ns(76.522%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.955      23.174         ntclkbufg_2      
 CLMS_50_73/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.174                          
 clock uncertainty                                      -0.050      23.124                          

 Recovery time                                          -0.476      22.648                          

 Data required time                                                 22.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.648                          
 Data arrival time                                                  16.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      15.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      15.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      15.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      15.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.146      16.643         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_50_73/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.643         Logic Levels: 1  
                                                                                   Logic: 0.374ns(23.478%), Route: 1.219ns(76.522%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.955      23.174         ntclkbufg_2      
 CLMS_50_73/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.174                          
 clock uncertainty                                      -0.050      23.124                          

 Recovery time                                          -0.476      22.648                          

 Data required time                                                 22.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.648                          
 Data arrival time                                                  16.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      15.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      15.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      15.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      15.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.146      16.643         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_50_73/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.643         Logic Levels: 1  
                                                                                   Logic: 0.374ns(23.478%), Route: 1.219ns(76.522%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386      22.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.955      23.174         ntclkbufg_2      
 CLMS_50_73/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.174                          
 clock uncertainty                                      -0.050      23.124                          

 Recovery time                                          -0.476      22.648                          

 Data required time                                                 22.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.648                          
 Data arrival time                                                  16.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.040      24.375         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.179      24.554 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061      24.615         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.131      24.746 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.314      25.060         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_94_117/RS                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  25.060         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.255%), Route: 0.375ns(54.745%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572      22.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139      23.808         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      23.808                          
 clock uncertainty                                       0.050      23.858                          

 Removal time                                           -0.187      23.671                          

 Data required time                                                 23.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.671                          
 Data arrival time                                                  25.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.040      24.375         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.179      24.554 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061      24.615         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.131      24.746 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.314      25.060         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_94_117/RS                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  25.060         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.255%), Route: 0.375ns(54.745%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572      22.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139      23.808         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      23.808                          
 clock uncertainty                                       0.050      23.858                          

 Removal time                                           -0.187      23.671                          

 Data required time                                                 23.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.671                          
 Data arrival time                                                  25.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.811
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.040      24.375         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.179      24.554 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061      24.615         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.131      24.746 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      0.317      25.063         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_98_116/RS                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.063         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.058%), Route: 0.378ns(54.942%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572      22.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.142      23.811         ntclkbufg_2      
 CLMA_98_116/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.811                          
 clock uncertainty                                       0.050      23.861                          

 Removal time                                           -0.187      23.674                          

 Data required time                                                 23.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.674                          
 Data arrival time                                                  25.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.300
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.064       4.954         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.221       5.175 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.993       6.168         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_144/RSCO                 td                    0.105       6.273 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.273         ntR400           
 CLMA_198_148/RSCO                 td                    0.105       6.378 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.378         ntR399           
 CLMA_198_152/RSCO                 td                    0.105       6.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.483         ntR398           
 CLMA_198_156/RSCO                 td                    0.105       6.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.588         ntR397           
 CLMA_198_160/RSCO                 td                    0.105       6.693 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.693         ntR396           
 CLMA_198_164/RSCO                 td                    0.105       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.798         ntR395           
 CLMA_198_168/RSCO                 td                    0.105       6.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.903         ntR394           
 CLMA_198_172/RSCO                 td                    0.105       7.008 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.008         ntR393           
 CLMA_198_176/RSCO                 td                    0.105       7.113 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.113         ntR392           
 CLMA_198_180/RSCO                 td                    0.105       7.218 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.218         ntR391           
 CLMA_198_184/RSCO                 td                    0.105       7.323 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.323         ntR390           
 CLMA_198_192/RSCO                 td                    0.105       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.428         ntR389           
 CLMA_198_196/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.428         Logic Levels: 12 
                                                                                   Logic: 1.481ns(59.863%), Route: 0.993ns(40.137%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.965      14.300         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.855                          
 clock uncertainty                                      -0.350      14.505                          

 Recovery time                                           0.000      14.505                          

 Data required time                                                 14.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.505                          
 Data arrival time                                                   7.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.300
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.064       4.954         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.221       5.175 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.993       6.168         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_144/RSCO                 td                    0.105       6.273 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.273         ntR400           
 CLMA_198_148/RSCO                 td                    0.105       6.378 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.378         ntR399           
 CLMA_198_152/RSCO                 td                    0.105       6.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.483         ntR398           
 CLMA_198_156/RSCO                 td                    0.105       6.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.588         ntR397           
 CLMA_198_160/RSCO                 td                    0.105       6.693 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.693         ntR396           
 CLMA_198_164/RSCO                 td                    0.105       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.798         ntR395           
 CLMA_198_168/RSCO                 td                    0.105       6.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.903         ntR394           
 CLMA_198_172/RSCO                 td                    0.105       7.008 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.008         ntR393           
 CLMA_198_176/RSCO                 td                    0.105       7.113 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.113         ntR392           
 CLMA_198_180/RSCO                 td                    0.105       7.218 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.218         ntR391           
 CLMA_198_184/RSCO                 td                    0.105       7.323 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.323         ntR390           
 CLMA_198_192/RSCO                 td                    0.105       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.428         ntR389           
 CLMA_198_196/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   7.428         Logic Levels: 12 
                                                                                   Logic: 1.481ns(59.863%), Route: 0.993ns(40.137%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.965      14.300         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.555      14.855                          
 clock uncertainty                                      -0.350      14.505                          

 Recovery time                                           0.000      14.505                          

 Data required time                                                 14.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.505                          
 Data arrival time                                                   7.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.296
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.064       4.954         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.221       5.175 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.993       6.168         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_144/RSCO                 td                    0.105       6.273 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.273         ntR400           
 CLMA_198_148/RSCO                 td                    0.105       6.378 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.378         ntR399           
 CLMA_198_152/RSCO                 td                    0.105       6.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.483         ntR398           
 CLMA_198_156/RSCO                 td                    0.105       6.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.588         ntR397           
 CLMA_198_160/RSCO                 td                    0.105       6.693 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.693         ntR396           
 CLMA_198_164/RSCO                 td                    0.105       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.798         ntR395           
 CLMA_198_168/RSCO                 td                    0.105       6.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.903         ntR394           
 CLMA_198_172/RSCO                 td                    0.105       7.008 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.008         ntR393           
 CLMA_198_176/RSCO                 td                    0.105       7.113 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.113         ntR392           
 CLMA_198_180/RSCO                 td                    0.105       7.218 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.218         ntR391           
 CLMA_198_184/RSCO                 td                    0.105       7.323 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.323         ntR390           
 CLMA_198_192/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.323         Logic Levels: 11 
                                                                                   Logic: 1.376ns(58.084%), Route: 0.993ns(41.916%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.961      14.296         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.851                          
 clock uncertainty                                      -0.350      14.501                          

 Recovery time                                           0.000      14.501                          

 Data required time                                                 14.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.501                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  4.281
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.946       4.281         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.182       4.463 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.306       4.769         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.092       4.861 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.861         ntR578           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.861         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.241%), Route: 0.306ns(52.759%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.090       4.980         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.361                          
 clock uncertainty                                       0.200       4.561                          

 Removal time                                            0.000       4.561                          

 Data required time                                                  4.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.561                          
 Data arrival time                                                   4.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  4.281
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.946       4.281         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.182       4.463 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.306       4.769         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.092       4.861 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.861         ntR578           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.861         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.241%), Route: 0.306ns(52.759%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.090       4.980         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.361                          
 clock uncertainty                                       0.200       4.561                          

 Removal time                                            0.000       4.561                          

 Data required time                                                  4.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.561                          
 Data arrival time                                                   4.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[81]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  4.281
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.946       4.281         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.182       4.463 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=737)      0.306       4.769         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.092       4.861 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.861         ntR578           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[81]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.861         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.241%), Route: 0.306ns(52.759%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.090       4.980         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[81]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.361                          
 clock uncertainty                                       0.200       4.561                          

 Removal time                                            0.000       4.561                          

 Data required time                                                  4.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.561                          
 Data arrival time                                                   4.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.979  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.355
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.376         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.223       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.151       3.824 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.587      10.411         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.411         Logic Levels: 1  
                                                                                   Logic: 0.374ns(5.316%), Route: 6.661ns(94.684%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.020      14.355         ntclkbufg_0      
 CLMA_130_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      14.355                          
 clock uncertainty                                      -0.350      14.005                          

 Recovery time                                          -0.476      13.529                          

 Data required time                                                 13.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.529                          
 Data arrival time                                                  10.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.979  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.355
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.376         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.223       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.151       3.824 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.587      10.411         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.411         Logic Levels: 1  
                                                                                   Logic: 0.374ns(5.316%), Route: 6.661ns(94.684%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.020      14.355         ntclkbufg_0      
 CLMA_130_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      14.355                          
 clock uncertainty                                      -0.350      14.005                          

 Recovery time                                          -0.476      13.529                          

 Data required time                                                 13.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.529                          
 Data arrival time                                                  10.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.988  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.126       2.240         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.376         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.223       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.151       3.824 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.587      10.411         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_122_104/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.411         Logic Levels: 1  
                                                                                   Logic: 0.374ns(5.316%), Route: 6.661ns(94.684%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.029      14.364         ntclkbufg_0      
 CLMA_122_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      14.364                          
 clock uncertainty                                      -0.350      14.014                          

 Recovery time                                          -0.476      13.538                          

 Data required time                                                 13.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.538                          
 Data arrival time                                                  10.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.008
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.866         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.179       3.045 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.103         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.131       3.234 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       2.820       6.054         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_212/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.054         Logic Levels: 1  
                                                                                   Logic: 0.310ns(9.724%), Route: 2.878ns(90.276%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.118       5.008         ntclkbufg_0      
 DRM_106_212/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.008                          
 clock uncertainty                                       0.350       5.358                          

 Removal time                                           -0.063       5.295                          

 Data required time                                                  5.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.295                          
 Data arrival time                                                   6.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.030
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.866         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.179       3.045 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.103         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.131       3.234 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       4.513       7.747         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_232/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.747         Logic Levels: 1  
                                                                                   Logic: 0.310ns(6.351%), Route: 4.571ns(93.649%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.140       5.030         ntclkbufg_0      
 DRM_106_232/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.030                          
 clock uncertainty                                       0.350       5.380                          

 Removal time                                           -0.063       5.317                          

 Data required time                                                  5.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.317                          
 Data arrival time                                                   7.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.986
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.000       1.850         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.850 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.866         ntclkbufg_3      
 CLMA_122_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.179       3.045 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.103         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_122_92/Y1                    td                    0.131       3.234 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       4.568       7.802         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_192/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.802         Logic Levels: 1  
                                                                                   Logic: 0.310ns(6.280%), Route: 4.626ns(93.720%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.096       4.986         ntclkbufg_0      
 DRM_106_192/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.986                          
 clock uncertainty                                       0.350       5.336                          

 Removal time                                           -0.063       5.273                          

 Data required time                                                  5.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.273                          
 Data arrival time                                                   7.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.806         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.221       4.027 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.195         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.227       4.422 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.179       9.601         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_97/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                   9.601         Logic Levels: 1  
                                                                                   Logic: 0.448ns(7.731%), Route: 5.347ns(92.269%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.994      14.329         ntclkbufg_0      
 CLMA_90_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                         0.000      14.329                          
 clock uncertainty                                      -0.350      13.979                          

 Recovery time                                          -0.476      13.503                          

 Data required time                                                 13.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.503                          
 Data arrival time                                                   9.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.806         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.221       4.027 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.195         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.227       4.422 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.179       9.601         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_97/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                   9.601         Logic Levels: 1  
                                                                                   Logic: 0.448ns(7.731%), Route: 5.347ns(92.269%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.994      14.329         ntclkbufg_0      
 CLMA_90_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.000      14.329                          
 clock uncertainty                                      -0.350      13.979                          

 Recovery time                                          -0.476      13.503                          

 Data required time                                                 13.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.503                          
 Data arrival time                                                   9.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.572       2.669         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.669 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.137       3.806         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.221       4.027 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.195         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.227       4.422 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       5.179       9.601         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_97/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                   9.601         Logic Levels: 1  
                                                                                   Logic: 0.448ns(7.731%), Route: 5.347ns(92.269%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     0.994      14.329         ntclkbufg_0      
 CLMA_90_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.000      14.329                          
 clock uncertainty                                      -0.350      13.979                          

 Recovery time                                          -0.476      13.503                          

 Data required time                                                 13.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.503                          
 Data arrival time                                                   9.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.236
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.017       3.236         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.182       3.418 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.556         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.167       3.723 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       3.621       7.344         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_44/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.344         Logic Levels: 1  
                                                                                   Logic: 0.349ns(8.496%), Route: 3.759ns(91.504%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.075       4.965         ntclkbufg_0      
 DRM_54_44/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.350       5.315                          

 Removal time                                           -0.063       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   7.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.721  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  3.236
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.017       3.236         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.182       3.418 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.556         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.167       3.723 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       3.671       7.394         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_68/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.394         Logic Levels: 1  
                                                                                   Logic: 0.349ns(8.393%), Route: 3.809ns(91.607%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.067       4.957         ntclkbufg_0      
 DRM_54_68/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.957                          
 clock uncertainty                                       0.350       5.307                          

 Removal time                                           -0.063       5.244                          

 Data required time                                                  5.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.244                          
 Data arrival time                                                   7.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.773  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.009
  Launch Clock Delay      :  3.236
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.386       2.219         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.219 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.017       3.236         ntclkbufg_2      
 CLMA_102_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.182       3.418 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.556         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_98_109/Y2                    td                    0.167       3.723 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=54)       3.726       7.449         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_128/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.449         Logic Levels: 1  
                                                                                   Logic: 0.349ns(8.284%), Route: 3.864ns(91.716%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.119       5.009         ntclkbufg_0      
 DRM_54_128/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.009                          
 clock uncertainty                                       0.350       5.359                          

 Removal time                                           -0.063       5.296                          

 Data required time                                                  5.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.296                          
 Data arrival time                                                   7.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.342
  Launch Clock Delay      :  2.734
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.734         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.221       2.955 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      7.170      10.125         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.125         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.990%), Route: 7.170ns(97.010%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.007      14.342         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.648                          
 clock uncertainty                                      -0.350      14.298                          

 Recovery time                                          -0.476      13.822                          

 Data required time                                                 13.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.822                          
 Data arrival time                                                  10.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.342
  Launch Clock Delay      :  2.734
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.734         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.221       2.955 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      7.170      10.125         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.125         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.990%), Route: 7.170ns(97.010%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.007      14.342         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.648                          
 clock uncertainty                                      -0.350      14.298                          

 Recovery time                                          -0.476      13.822                          

 Data required time                                                 13.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.822                          
 Data arrival time                                                  10.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.342
  Launch Clock Delay      :  2.734
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.734         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.221       2.955 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      7.170      10.125         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.125         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.990%), Route: 7.170ns(97.010%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.007      14.342         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.648                          
 clock uncertainty                                      -0.350      14.298                          

 Recovery time                                          -0.476      13.822                          

 Data required time                                                 13.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.822                          
 Data arrival time                                                  10.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.035
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.995       2.308         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.182       2.490 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      0.673       3.163         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_130_128/RSCO                 td                    0.092       3.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       3.255         ntR251           
 CLMA_130_132/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv/RS

 Data arrival time                                                   3.255         Logic Levels: 1  
                                                                                   Logic: 0.274ns(28.933%), Route: 0.673ns(71.067%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.145       5.035         ntclkbufg_0      
 CLMA_130_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.729                          
 clock uncertainty                                       0.350       5.079                          

 Removal time                                            0.000       5.079                          

 Data required time                                                  5.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.079                          
 Data arrival time                                                   3.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.035
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.995       2.308         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.182       2.490 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      0.673       3.163         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_130_129/RSCO                 td                    0.092       3.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.255         ntR235           
 CLMA_130_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv/RS

 Data arrival time                                                   3.255         Logic Levels: 1  
                                                                                   Logic: 0.274ns(28.933%), Route: 0.673ns(71.067%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.145       5.035         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.729                          
 clock uncertainty                                       0.350       5.079                          

 Removal time                                            0.000       5.079                          

 Data required time                                                  5.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.079                          
 Data arrival time                                                   3.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.035
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.995       2.308         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.182       2.490 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      0.673       3.163         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_130_129/RSCO                 td                    0.092       3.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.255         ntR235           
 CLMA_130_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv/RS

 Data arrival time                                                   3.255         Logic Levels: 1  
                                                                                   Logic: 0.274ns(28.933%), Route: 0.673ns(71.067%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.145       5.035         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.729                          
 clock uncertainty                                       0.350       5.079                          

 Removal time                                            0.000       5.079                          

 Data required time                                                  5.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.079                          
 Data arrival time                                                   3.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.278
  Launch Clock Delay      :  2.734
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.734         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.221       2.955 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      6.617       9.572         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_84/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.572         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.232%), Route: 6.617ns(96.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.965      22.278         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.688                          
 clock uncertainty                                      -0.150      22.538                          

 Recovery time                                          -0.476      22.062                          

 Data required time                                                 22.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.062                          
 Data arrival time                                                   9.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.278
  Launch Clock Delay      :  2.734
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.734         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.221       2.955 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      6.617       9.572         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_84/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.572         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.232%), Route: 6.617ns(96.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.965      22.278         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.688                          
 clock uncertainty                                      -0.150      22.538                          

 Recovery time                                          -0.476      22.062                          

 Data required time                                                 22.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.062                          
 Data arrival time                                                   9.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.278
  Launch Clock Delay      :  2.734
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.115       2.734         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_166_112/Q0                   tco                   0.221       2.955 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=553)      6.617       9.572         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_84/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.572         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.232%), Route: 6.617ns(96.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.965      22.278         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.688                          
 clock uncertainty                                      -0.150      22.538                          

 Recovery time                                          -0.476      22.062                          

 Data required time                                                 22.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.062                          
 Data arrival time                                                   9.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954       2.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_80/Q0                    tco                   0.182       2.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.227       2.676         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.092       2.768 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.768         ntR165           
 CLMA_174_69/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.768         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.691%), Route: 0.227ns(45.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.679         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.409       2.270                          
 clock uncertainty                                       0.000       2.270                          

 Removal time                                            0.000       2.270                          

 Data required time                                                  2.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.270                          
 Data arrival time                                                   2.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954       2.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_80/Q0                    tco                   0.182       2.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.227       2.676         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.092       2.768 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.768         ntR165           
 CLMA_174_69/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.768         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.691%), Route: 0.227ns(45.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.679         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.409       2.270                          
 clock uncertainty                                       0.000       2.270                          

 Removal time                                            0.000       2.270                          

 Data required time                                                  2.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.270                          
 Data arrival time                                                   2.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954       2.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_80/Q0                    tco                   0.182       2.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.227       2.676         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.092       2.768 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.768         ntR165           
 CLMA_174_69/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.768         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.691%), Route: 0.227ns(45.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.679         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.409       2.270                          
 clock uncertainty                                       0.000       2.270                          

 Removal time                                            0.000       2.270                          

 Data required time                                                  2.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.270                          
 Data arrival time                                                   2.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      55.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      55.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      55.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      55.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.479      56.976         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_182_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  56.976         Logic Levels: 1  
                                                                                   Logic: 0.374ns(19.418%), Route: 1.552ns(80.582%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.987      55.626         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272      55.898                          
 clock uncertainty                                      -0.150      55.748                          

 Recovery time                                          -0.476      55.272                          

 Data required time                                                 55.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.272                          
 Data arrival time                                                  56.976                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.704                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.306
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      55.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      55.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      55.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      55.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.293      56.790         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_162_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  56.790         Logic Levels: 1  
                                                                                   Logic: 0.374ns(21.494%), Route: 1.366ns(78.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.999      55.638         ntclkbufg_1      
 CLMS_162_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272      55.910                          
 clock uncertainty                                      -0.150      55.760                          

 Recovery time                                          -0.476      55.284                          

 Data required time                                                 55.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.284                          
 Data arrival time                                                  56.790                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.268
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.160      55.050         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_114_121/Q0                   tco                   0.223      55.273 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.073      55.346         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_114_121/Y1                   td                    0.151      55.497 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=120)      1.238      56.735         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_166_41/RS                                                            f       u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/RS

 Data arrival time                                                  56.735         Logic Levels: 1  
                                                                                   Logic: 0.374ns(22.196%), Route: 1.311ns(77.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.961      55.600         ntclkbufg_1      
 CLMS_166_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.272      55.872                          
 clock uncertainty                                      -0.150      55.722                          

 Recovery time                                          -0.476      55.246                          

 Data required time                                                 55.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.246                          
 Data arrival time                                                  56.735                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.743
  Launch Clock Delay      :  4.366
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.031      44.366         ntclkbufg_0      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK

 CLMS_138_125/Q0                   tco                   0.182      44.548 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/Q
                                   net (fanout=1)        0.140      44.688         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_138_121/Y3                   td                    0.126      44.814 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=157)      0.337      45.151         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 DRM_142_108/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.151         Logic Levels: 1  
                                                                                   Logic: 0.308ns(39.236%), Route: 0.477ns(60.764%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.130      42.742         ntclkbufg_1      
 DRM_142_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.470                          
 clock uncertainty                                       0.150      42.620                          

 Removal time                                           -0.018      42.602                          

 Data required time                                                 42.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.602                          
 Data arrival time                                                  45.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.887  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.751
  Launch Clock Delay      :  4.366
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.031      44.366         ntclkbufg_0      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK

 CLMS_138_125/Q0                   tco                   0.182      44.548 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/Q
                                   net (fanout=1)        0.140      44.688         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_138_121/Y3                   td                    0.130      44.818 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=157)      0.241      45.059         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 CLMS_138_113/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  45.059         Logic Levels: 1  
                                                                                   Logic: 0.312ns(45.022%), Route: 0.381ns(54.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.138      42.750         ntclkbufg_1      
 CLMS_138_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.272      42.478                          
 clock uncertainty                                       0.150      42.628                          

 Removal time                                           -0.187      42.441                          

 Data required time                                                 42.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.441                          
 Data arrival time                                                  45.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.886  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  4.366
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3513)     1.031      44.366         ntclkbufg_0      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/CLK

 CLMS_138_125/Q0                   tco                   0.182      44.548 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q/Q
                                   net (fanout=1)        0.140      44.688         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_138_121/Y3                   td                    0.130      44.818 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=157)      0.383      45.201         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 DRM_142_128/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.201         Logic Levels: 1  
                                                                                   Logic: 0.312ns(37.365%), Route: 0.523ns(62.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.139      42.751         ntclkbufg_1      
 DRM_142_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.479                          
 clock uncertainty                                       0.150      42.629                          

 Removal time                                           -0.063      42.566                          

 Data required time                                                 42.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.566                          
 Data arrival time                                                  45.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  2.719
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.106       2.719         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.223       2.942 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.480       3.422         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_198_29/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.422         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.721%), Route: 0.480ns(68.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.987      15.627         ntclkbufg_1      
 CLMS_198_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.997                          
 clock uncertainty                                      -0.150      15.847                          

 Recovery time                                          -0.476      15.371                          

 Data required time                                                 15.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.371                          
 Data arrival time                                                   3.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.719
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.106       2.719         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.223       2.942 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.474       3.416         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.994%), Route: 0.474ns(68.006%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.995      15.635         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.005                          
 clock uncertainty                                      -0.150      15.855                          

 Recovery time                                          -0.476      15.379                          

 Data required time                                                 15.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.379                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.719
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.106       2.719         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.223       2.942 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.474       3.416         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.994%), Route: 0.474ns(68.006%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.995      15.635         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.005                          
 clock uncertainty                                      -0.150      15.855                          

 Recovery time                                          -0.476      15.379                          

 Data required time                                                 15.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.379                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.987       2.294         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.183       2.477 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.136       2.613         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_178_17/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.613         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103       2.716         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.346                          
 clock uncertainty                                       0.000       2.346                          

 Removal time                                           -0.187       2.159                          

 Data required time                                                  2.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.159                          
 Data arrival time                                                   2.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.987       2.294         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.183       2.477 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.136       2.613         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_178_17/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.613         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103       2.716         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.346                          
 clock uncertainty                                       0.000       2.346                          

 Removal time                                           -0.187       2.159                          

 Data required time                                                  2.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.159                          
 Data arrival time                                                   2.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.987       2.294         ntclkbufg_1      
 CLMA_182_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_182_16/Q2                    tco                   0.183       2.477 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=86)       0.136       2.613         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_178_17/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.613         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103       2.716         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.346                          
 clock uncertainty                                       0.000       2.346                          

 Removal time                                           -0.187       2.159                          

 Data required time                                                  2.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.159                          
 Data arrival time                                                   2.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        1.701       3.134         nt_sys_rst_n     
 CLMS_110_109/Y3                   td                    0.151       3.285 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=605)      0.510       3.795         u_ddr3_ctrl_top/N0
 CLMA_122_92/Y1                    td                    0.244       4.039 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.587      10.626         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RSCO                 td                    0.113      10.739 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.739         ntR121           
 CLMA_130_113/RSCO                 td                    0.113      10.852 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.852         ntR120           
 CLMA_130_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.852         Logic Levels: 6  
                                                                                   Logic: 2.002ns(18.448%), Route: 8.850ns(81.552%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        1.701       3.134         nt_sys_rst_n     
 CLMS_110_109/Y3                   td                    0.151       3.285 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=605)      0.510       3.795         u_ddr3_ctrl_top/N0
 CLMA_122_92/Y1                    td                    0.244       4.039 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.587      10.626         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_130_109/RSCO                 td                    0.113      10.739 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.739         ntR121           
 CLMA_130_113/RSCO                 td                    0.113      10.852 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.852         ntR120           
 CLMA_130_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RS

 Data arrival time                                                  10.852         Logic Levels: 6  
                                                                                   Logic: 2.002ns(18.448%), Route: 8.850ns(81.552%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        1.701       3.134         nt_sys_rst_n     
 CLMS_110_109/Y3                   td                    0.151       3.285 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=605)      0.510       3.795         u_ddr3_ctrl_top/N0
 CLMA_122_92/Y1                    td                    0.244       4.039 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=54)       6.587      10.626         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_122_104/RSCO                 td                    0.113      10.739 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.739         ntR125           
 CLMA_122_108/RSCO                 td                    0.113      10.852 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.852         ntR124           
 CLMA_122_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                  10.852         Logic Levels: 6  
                                                                                   Logic: 2.002ns(18.448%), Route: 8.850ns(81.552%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[7] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[7]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U7                                                      0.000       0.000 r       cam_data_1[7] (port)
                                   net (fanout=1)        0.047       0.047         cam_data_1[7]    
 IOBD_109_0/DIN                    td                    0.734       0.781 r       cam_data_1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         cam_data_1_ibuf[7]/ntD
 IOL_111_6/RX_DATA_DD              td                    0.066       0.847 r       cam_data_1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.358       1.205         nt_cam_data_1[7] 
 CLMA_110_52/M2                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[7]/opit_0/D

 Data arrival time                                                   1.205         Logic Levels: 2  
                                                                                   Logic: 0.800ns(66.390%), Route: 0.405ns(33.610%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[0] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[0]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V6                                                      0.000       0.000 r       cam_data_1[0] (port)
                                   net (fanout=1)        0.061       0.061         cam_data_1[0]    
 IOBS_92_0/DIN                     td                    0.734       0.795 r       cam_data_1_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.795         cam_data_1_ibuf[0]/ntD
 IOL_95_5/RX_DATA_DD               td                    0.066       0.861 r       cam_data_1_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.403       1.264         nt_cam_data_1[0] 
 CLMA_102_33/M0                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[0]/opit_0/D

 Data arrival time                                                   1.264         Logic Levels: 2  
                                                                                   Logic: 0.800ns(63.291%), Route: 0.464ns(36.709%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[7] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U7                                                      0.000       0.000 r       cam_data_1[7] (port)
                                   net (fanout=1)        0.047       0.047         cam_data_1[7]    
 IOBD_109_0/DIN                    td                    0.734       0.781 r       cam_data_1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         cam_data_1_ibuf[7]/ntD
 IOL_111_6/RX_DATA_DD              td                    0.066       0.847 r       cam_data_1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.454       1.301         nt_cam_data_1[7] 
 CLMA_110_60/A1                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.301         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.491%), Route: 0.501ns(38.509%)
====================================================================================================

{cam_pclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_106_24/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_24/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_212/CLKA[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk_2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_54_108/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_54_108/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_54_148/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_150_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_150_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_150_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_166_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_166_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_162_73/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           High Pulse Width  IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_148/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                     
+-----------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/place_route/top_dual_ov5640_hdmi_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/report_timing/top_dual_ov5640_hdmi_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/report_timing/top_dual_ov5640_hdmi.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/report_timing/rtr.db                           
+-----------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 955 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
