
C:\stm32_workspace\audio_test_01\Debug\audio_test_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d3c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000081c  08003ec4  08003ec4  00013ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080046e0  080046e0  000146e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080046e4  080046e4  000146e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000009c  20000000  080046e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002009c  2**0
                  CONTENTS
  7 .bss          000003bc  2000009c  2000009c  0002009c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000458  20000458  0002009c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ad79  00000000  00000000  000200ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001a6c  00000000  00000000  0002ae43  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d48  00000000  00000000  0002c8b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c08  00000000  00000000  0002d5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004d7b  00000000  00000000  0002e200  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000044ad  00000000  00000000  00032f7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      000000ee  00000000  00000000  00037428  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000037e8  00000000  00000000  00037518  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    000000c8  00000000  00000000  0003ad00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000009c 	.word	0x2000009c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003eac 	.word	0x08003eac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a0 	.word	0x200000a0
 80001c4:	08003eac 	.word	0x08003eac

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d038      	beq.n	8000256 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001ee:	0a1b      	lsrs	r3, r3, #8
 80001f0:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f2:	7bfb      	ldrb	r3, [r7, #15]
 80001f4:	f1c3 0304 	rsb	r3, r3, #4
 80001f8:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fa:	7b7a      	ldrb	r2, [r7, #13]
 80001fc:	7bfb      	ldrb	r3, [r7, #15]
 80001fe:	fa42 f303 	asr.w	r3, r2, r3
 8000202:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	785b      	ldrb	r3, [r3, #1]
 8000208:	461a      	mov	r2, r3
 800020a:	7bbb      	ldrb	r3, [r7, #14]
 800020c:	fa02 f303 	lsl.w	r3, r2, r3
 8000210:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	789a      	ldrb	r2, [r3, #2]
 8000216:	7b7b      	ldrb	r3, [r7, #13]
 8000218:	4013      	ands	r3, r2
 800021a:	b2da      	uxtb	r2, r3
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	4313      	orrs	r3, r2
 8000220:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000222:	7bfb      	ldrb	r3, [r7, #15]
 8000224:	011b      	lsls	r3, r3, #4
 8000226:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000228:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	4413      	add	r3, r2
 8000230:	7bfa      	ldrb	r2, [r7, #15]
 8000232:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000236:	4a14      	ldr	r2, [pc, #80]	; (8000288 <NVIC_Init+0xc0>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	095b      	lsrs	r3, r3, #5
 800023e:	b2db      	uxtb	r3, r3
 8000240:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	f003 031f 	and.w	r3, r3, #31
 800024a:	2101      	movs	r1, #1
 800024c:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000250:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000254:	e00f      	b.n	8000276 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000256:	490c      	ldr	r1, [pc, #48]	; (8000288 <NVIC_Init+0xc0>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	095b      	lsrs	r3, r3, #5
 800025e:	b2db      	uxtb	r3, r3
 8000260:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	f003 031f 	and.w	r3, r3, #31
 800026a:	2201      	movs	r2, #1
 800026c:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800026e:	f100 0320 	add.w	r3, r0, #32
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000276:	bf00      	nop
 8000278:	3714      	adds	r7, #20
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8000290:	2101      	movs	r1, #1
 8000292:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000296:	f001 f8f5 	bl	8001484 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 800029a:	2100      	movs	r1, #0
 800029c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80002a0:	f001 f8f0 	bl	8001484 <RCC_APB2PeriphResetCmd>
}
 80002a4:	bf00      	nop
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80002b2:	2300      	movs	r3, #0
 80002b4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	685b      	ldr	r3, [r3, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002ca:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	791b      	ldrb	r3, [r3, #4]
 80002d0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002d6:	4313      	orrs	r3, r2
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4313      	orrs	r3, r2
 80002dc:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	68fa      	ldr	r2, [r7, #12]
 80002e2:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002ea:	68fa      	ldr	r2, [r7, #12]
 80002ec:	4b18      	ldr	r3, [pc, #96]	; (8000350 <ADC_Init+0xa8>)
 80002ee:	4013      	ands	r3, r2
 80002f0:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002fa:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000300:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	795b      	ldrb	r3, [r3, #5]
 8000306:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000308:	4313      	orrs	r3, r2
 800030a:	68fa      	ldr	r2, [r7, #12]
 800030c:	4313      	orrs	r3, r2
 800030e:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	68fa      	ldr	r2, [r7, #12]
 8000314:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800031a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000322:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	7d1b      	ldrb	r3, [r3, #20]
 8000328:	3b01      	subs	r3, #1
 800032a:	b2da      	uxtb	r2, r3
 800032c:	7afb      	ldrb	r3, [r7, #11]
 800032e:	4313      	orrs	r3, r2
 8000330:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000332:	7afb      	ldrb	r3, [r7, #11]
 8000334:	051b      	lsls	r3, r3, #20
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	4313      	orrs	r3, r2
 800033a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000342:	bf00      	nop
 8000344:	3714      	adds	r7, #20
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	c0fff7fd 	.word	0xc0fff7fd

08000354 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2200      	movs	r2, #0
 8000366:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2200      	movs	r2, #0
 800036c:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2201      	movs	r2, #1
 8000384:	751a      	strb	r2, [r3, #20]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop

08000394 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80003a0:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <ADC_CommonInit+0x48>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	4b0d      	ldr	r3, [pc, #52]	; (80003e0 <ADC_CommonInit+0x4c>)
 80003aa:	4013      	ands	r3, r2
 80003ac:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003b6:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003bc:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003c2:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003c4:	68fa      	ldr	r2, [r7, #12]
 80003c6:	4313      	orrs	r3, r2
 80003c8:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80003ca:	4a04      	ldr	r2, [pc, #16]	; (80003dc <ADC_CommonInit+0x48>)
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	6053      	str	r3, [r2, #4]
}
 80003d0:	bf00      	nop
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	40012300 	.word	0x40012300
 80003e0:	fffc30e0 	.word	0xfffc30e0

080003e4 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	2200      	movs	r2, #0
 80003f0:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	2200      	movs	r2, #0
 80003f6:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	2200      	movs	r2, #0
 80003fc:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	2200      	movs	r2, #0
 8000402:	60da      	str	r2, [r3, #12]
}
 8000404:	bf00      	nop
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
 8000418:	460b      	mov	r3, r1
 800041a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800041c:	78fb      	ldrb	r3, [r7, #3]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d006      	beq.n	8000430 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	689b      	ldr	r3, [r3, #8]
 8000426:	f043 0201 	orr.w	r2, r3, #1
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800042e:	e005      	b.n	800043c <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	f023 0201 	bic.w	r2, r3, #1
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	609a      	str	r2, [r3, #8]
  }
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr

08000448 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	4608      	mov	r0, r1
 8000452:	4611      	mov	r1, r2
 8000454:	461a      	mov	r2, r3
 8000456:	4603      	mov	r3, r0
 8000458:	70fb      	strb	r3, [r7, #3]
 800045a:	460b      	mov	r3, r1
 800045c:	70bb      	strb	r3, [r7, #2]
 800045e:	4613      	mov	r3, r2
 8000460:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	60fb      	str	r3, [r7, #12]
 8000466:	2300      	movs	r3, #0
 8000468:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800046a:	78fb      	ldrb	r3, [r7, #3]
 800046c:	2b09      	cmp	r3, #9
 800046e:	d923      	bls.n	80004b8 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000476:	78fb      	ldrb	r3, [r7, #3]
 8000478:	f1a3 020a 	sub.w	r2, r3, #10
 800047c:	4613      	mov	r3, r2
 800047e:	005b      	lsls	r3, r3, #1
 8000480:	4413      	add	r3, r2
 8000482:	2207      	movs	r2, #7
 8000484:	fa02 f303 	lsl.w	r3, r2, r3
 8000488:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	43db      	mvns	r3, r3
 800048e:	68fa      	ldr	r2, [r7, #12]
 8000490:	4013      	ands	r3, r2
 8000492:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000494:	7879      	ldrb	r1, [r7, #1]
 8000496:	78fb      	ldrb	r3, [r7, #3]
 8000498:	f1a3 020a 	sub.w	r2, r3, #10
 800049c:	4613      	mov	r3, r2
 800049e:	005b      	lsls	r3, r3, #1
 80004a0:	4413      	add	r3, r2
 80004a2:	fa01 f303 	lsl.w	r3, r1, r3
 80004a6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	4313      	orrs	r3, r2
 80004ae:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	68fa      	ldr	r2, [r7, #12]
 80004b4:	60da      	str	r2, [r3, #12]
 80004b6:	e01e      	b.n	80004f6 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	691b      	ldr	r3, [r3, #16]
 80004bc:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80004be:	78fa      	ldrb	r2, [r7, #3]
 80004c0:	4613      	mov	r3, r2
 80004c2:	005b      	lsls	r3, r3, #1
 80004c4:	4413      	add	r3, r2
 80004c6:	2207      	movs	r2, #7
 80004c8:	fa02 f303 	lsl.w	r3, r2, r3
 80004cc:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80004ce:	68bb      	ldr	r3, [r7, #8]
 80004d0:	43db      	mvns	r3, r3
 80004d2:	68fa      	ldr	r2, [r7, #12]
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80004d8:	7879      	ldrb	r1, [r7, #1]
 80004da:	78fa      	ldrb	r2, [r7, #3]
 80004dc:	4613      	mov	r3, r2
 80004de:	005b      	lsls	r3, r3, #1
 80004e0:	4413      	add	r3, r2
 80004e2:	fa01 f303 	lsl.w	r3, r1, r3
 80004e6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004e8:	68fa      	ldr	r2, [r7, #12]
 80004ea:	68bb      	ldr	r3, [r7, #8]
 80004ec:	4313      	orrs	r3, r2
 80004ee:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	68fa      	ldr	r2, [r7, #12]
 80004f4:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80004f6:	78bb      	ldrb	r3, [r7, #2]
 80004f8:	2b06      	cmp	r3, #6
 80004fa:	d821      	bhi.n	8000540 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000500:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000502:	78bb      	ldrb	r3, [r7, #2]
 8000504:	1e5a      	subs	r2, r3, #1
 8000506:	4613      	mov	r3, r2
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	4413      	add	r3, r2
 800050c:	221f      	movs	r2, #31
 800050e:	fa02 f303 	lsl.w	r3, r2, r3
 8000512:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	43db      	mvns	r3, r3
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	4013      	ands	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800051e:	78f9      	ldrb	r1, [r7, #3]
 8000520:	78bb      	ldrb	r3, [r7, #2]
 8000522:	1e5a      	subs	r2, r3, #1
 8000524:	4613      	mov	r3, r2
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	4413      	add	r3, r2
 800052a:	fa01 f303 	lsl.w	r3, r1, r3
 800052e:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000530:	68fa      	ldr	r2, [r7, #12]
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	4313      	orrs	r3, r2
 8000536:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	68fa      	ldr	r2, [r7, #12]
 800053c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800053e:	e047      	b.n	80005d0 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000540:	78bb      	ldrb	r3, [r7, #2]
 8000542:	2b0c      	cmp	r3, #12
 8000544:	d821      	bhi.n	800058a <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800054c:	78bb      	ldrb	r3, [r7, #2]
 800054e:	1fda      	subs	r2, r3, #7
 8000550:	4613      	mov	r3, r2
 8000552:	009b      	lsls	r3, r3, #2
 8000554:	4413      	add	r3, r2
 8000556:	221f      	movs	r2, #31
 8000558:	fa02 f303 	lsl.w	r3, r2, r3
 800055c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	43db      	mvns	r3, r3
 8000562:	68fa      	ldr	r2, [r7, #12]
 8000564:	4013      	ands	r3, r2
 8000566:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000568:	78f9      	ldrb	r1, [r7, #3]
 800056a:	78bb      	ldrb	r3, [r7, #2]
 800056c:	1fda      	subs	r2, r3, #7
 800056e:	4613      	mov	r3, r2
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	4413      	add	r3, r2
 8000574:	fa01 f303 	lsl.w	r3, r1, r3
 8000578:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800057a:	68fa      	ldr	r2, [r7, #12]
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	4313      	orrs	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000588:	e022      	b.n	80005d0 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800058e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000590:	78bb      	ldrb	r3, [r7, #2]
 8000592:	f1a3 020d 	sub.w	r2, r3, #13
 8000596:	4613      	mov	r3, r2
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	4413      	add	r3, r2
 800059c:	221f      	movs	r2, #31
 800059e:	fa02 f303 	lsl.w	r3, r2, r3
 80005a2:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	43db      	mvns	r3, r3
 80005a8:	68fa      	ldr	r2, [r7, #12]
 80005aa:	4013      	ands	r3, r2
 80005ac:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80005ae:	78f9      	ldrb	r1, [r7, #3]
 80005b0:	78bb      	ldrb	r3, [r7, #2]
 80005b2:	f1a3 020d 	sub.w	r2, r3, #13
 80005b6:	4613      	mov	r3, r2
 80005b8:	009b      	lsls	r3, r3, #2
 80005ba:	4413      	add	r3, r2
 80005bc:	fa01 f303 	lsl.w	r3, r1, r3
 80005c0:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	4313      	orrs	r3, r2
 80005c8:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80005d0:	bf00      	nop
 80005d2:	3714      	adds	r7, #20
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	460b      	mov	r3, r1
 80005e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80005e8:	78fb      	ldrb	r3, [r7, #3]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d006      	beq.n	80005fc <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 80005fa:	e005      	b.n	8000608 <ADC_DMACmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	689b      	ldr	r3, [r3, #8]
 8000600:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	609a      	str	r2, [r3, #8]
  }
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000620:	78fb      	ldrb	r3, [r7, #3]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d006      	beq.n	8000634 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8000632:	e005      	b.n	8000640 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	609a      	str	r2, [r3, #8]
  }
}
 8000640:	bf00      	nop
 8000642:	370c      	adds	r7, #12
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 800064c:	b480      	push	{r7}
 800064e:	b085      	sub	sp, #20
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	2300      	movs	r3, #0
 800065c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 800065e:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <DAC_Init+0x64>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8000664:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	43db      	mvns	r3, r3
 8000670:	68fa      	ldr	r2, [r7, #12]
 8000672:	4013      	ands	r3, r2
 8000674:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	681a      	ldr	r2, [r3, #0]
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000684:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800068a:	4313      	orrs	r3, r2
 800068c:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	fa02 f303 	lsl.w	r3, r2, r3
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	4313      	orrs	r3, r2
 800069a:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 800069c:	4a04      	ldr	r2, [pc, #16]	; (80006b0 <DAC_Init+0x64>)
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6013      	str	r3, [r2, #0]
}
 80006a2:	bf00      	nop
 80006a4:	3714      	adds	r7, #20
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40007400 	.word	0x40007400

080006b4 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	460b      	mov	r3, r1
 80006be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006c0:	78fb      	ldrb	r3, [r7, #3]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d009      	beq.n	80006da <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 80006c6:	490d      	ldr	r1, [pc, #52]	; (80006fc <DAC_Cmd+0x48>)
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <DAC_Cmd+0x48>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	2001      	movs	r0, #1
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	fa00 f303 	lsl.w	r3, r0, r3
 80006d4:	4313      	orrs	r3, r2
 80006d6:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 80006d8:	e009      	b.n	80006ee <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 80006da:	4908      	ldr	r1, [pc, #32]	; (80006fc <DAC_Cmd+0x48>)
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <DAC_Cmd+0x48>)
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	2001      	movs	r0, #1
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	fa00 f303 	lsl.w	r3, r0, r3
 80006e8:	43db      	mvns	r3, r3
 80006ea:	4013      	ands	r3, r2
 80006ec:	600b      	str	r3, [r1, #0]
  }
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	40007400 	.word	0x40007400

08000700 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	460b      	mov	r3, r1
 800070a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000710:	4b08      	ldr	r3, [pc, #32]	; (8000734 <DAC_SetChannel1Data+0x34>)
 8000712:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000714:	68fa      	ldr	r2, [r7, #12]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4413      	add	r3, r2
 800071a:	3308      	adds	r3, #8
 800071c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	461a      	mov	r2, r3
 8000722:	887b      	ldrh	r3, [r7, #2]
 8000724:	6013      	str	r3, [r2, #0]
}
 8000726:	bf00      	nop
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	40007400 	.word	0x40007400

08000738 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f023 0201 	bic.w	r2, r3, #1
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	2200      	movs	r2, #0
 8000756:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2200      	movs	r2, #0
 8000768:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2221      	movs	r2, #33	; 0x21
 800076e:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a46      	ldr	r2, [pc, #280]	; (800088c <DMA_DeInit+0x154>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d103      	bne.n	8000780 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8000778:	4b45      	ldr	r3, [pc, #276]	; (8000890 <DMA_DeInit+0x158>)
 800077a:	223d      	movs	r2, #61	; 0x3d
 800077c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800077e:	e07e      	b.n	800087e <DMA_DeInit+0x146>
  if (DMAy_Streamx == DMA1_Stream0)
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a44      	ldr	r2, [pc, #272]	; (8000894 <DMA_DeInit+0x15c>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d104      	bne.n	8000792 <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000788:	4b41      	ldr	r3, [pc, #260]	; (8000890 <DMA_DeInit+0x158>)
 800078a:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800078e:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000790:	e075      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a40      	ldr	r2, [pc, #256]	; (8000898 <DMA_DeInit+0x160>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d104      	bne.n	80007a4 <DMA_DeInit+0x6c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800079a:	4b3d      	ldr	r3, [pc, #244]	; (8000890 <DMA_DeInit+0x158>)
 800079c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80007a0:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007a2:	e06c      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a3d      	ldr	r2, [pc, #244]	; (800089c <DMA_DeInit+0x164>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d104      	bne.n	80007b6 <DMA_DeInit+0x7e>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 80007ac:	4b38      	ldr	r3, [pc, #224]	; (8000890 <DMA_DeInit+0x158>)
 80007ae:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80007b2:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007b4:	e063      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4a39      	ldr	r2, [pc, #228]	; (80008a0 <DMA_DeInit+0x168>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d103      	bne.n	80007c6 <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80007be:	4b34      	ldr	r3, [pc, #208]	; (8000890 <DMA_DeInit+0x158>)
 80007c0:	4a38      	ldr	r2, [pc, #224]	; (80008a4 <DMA_DeInit+0x16c>)
 80007c2:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007c4:	e05b      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	4a37      	ldr	r2, [pc, #220]	; (80008a8 <DMA_DeInit+0x170>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d103      	bne.n	80007d6 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80007ce:	4b30      	ldr	r3, [pc, #192]	; (8000890 <DMA_DeInit+0x158>)
 80007d0:	4a36      	ldr	r2, [pc, #216]	; (80008ac <DMA_DeInit+0x174>)
 80007d2:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007d4:	e053      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4a35      	ldr	r2, [pc, #212]	; (80008b0 <DMA_DeInit+0x178>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d103      	bne.n	80007e6 <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 80007de:	4b2c      	ldr	r3, [pc, #176]	; (8000890 <DMA_DeInit+0x158>)
 80007e0:	4a34      	ldr	r2, [pc, #208]	; (80008b4 <DMA_DeInit+0x17c>)
 80007e2:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007e4:	e04b      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a33      	ldr	r2, [pc, #204]	; (80008b8 <DMA_DeInit+0x180>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d104      	bne.n	80007f8 <DMA_DeInit+0xc0>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80007ee:	4b28      	ldr	r3, [pc, #160]	; (8000890 <DMA_DeInit+0x158>)
 80007f0:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80007f4:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007f6:	e042      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a30      	ldr	r2, [pc, #192]	; (80008bc <DMA_DeInit+0x184>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d103      	bne.n	8000808 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000800:	4b2f      	ldr	r3, [pc, #188]	; (80008c0 <DMA_DeInit+0x188>)
 8000802:	223d      	movs	r2, #61	; 0x3d
 8000804:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000806:	e03a      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	4a2e      	ldr	r2, [pc, #184]	; (80008c4 <DMA_DeInit+0x18c>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d104      	bne.n	800081a <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000810:	4b2b      	ldr	r3, [pc, #172]	; (80008c0 <DMA_DeInit+0x188>)
 8000812:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000816:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000818:	e031      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4a2a      	ldr	r2, [pc, #168]	; (80008c8 <DMA_DeInit+0x190>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d104      	bne.n	800082c <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000822:	4b27      	ldr	r3, [pc, #156]	; (80008c0 <DMA_DeInit+0x188>)
 8000824:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000828:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800082a:	e028      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	4a27      	ldr	r2, [pc, #156]	; (80008cc <DMA_DeInit+0x194>)
 8000830:	4293      	cmp	r3, r2
 8000832:	d104      	bne.n	800083e <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000834:	4b22      	ldr	r3, [pc, #136]	; (80008c0 <DMA_DeInit+0x188>)
 8000836:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800083a:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800083c:	e01f      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a23      	ldr	r2, [pc, #140]	; (80008d0 <DMA_DeInit+0x198>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d103      	bne.n	800084e <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8000846:	4b1e      	ldr	r3, [pc, #120]	; (80008c0 <DMA_DeInit+0x188>)
 8000848:	4a16      	ldr	r2, [pc, #88]	; (80008a4 <DMA_DeInit+0x16c>)
 800084a:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800084c:	e017      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a20      	ldr	r2, [pc, #128]	; (80008d4 <DMA_DeInit+0x19c>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d103      	bne.n	800085e <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8000856:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <DMA_DeInit+0x188>)
 8000858:	4a14      	ldr	r2, [pc, #80]	; (80008ac <DMA_DeInit+0x174>)
 800085a:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800085c:	e00f      	b.n	800087e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4a1d      	ldr	r2, [pc, #116]	; (80008d8 <DMA_DeInit+0x1a0>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d103      	bne.n	800086e <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000866:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <DMA_DeInit+0x188>)
 8000868:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <DMA_DeInit+0x17c>)
 800086a:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800086c:	e007      	b.n	800087e <DMA_DeInit+0x146>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4a1a      	ldr	r2, [pc, #104]	; (80008dc <DMA_DeInit+0x1a4>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d103      	bne.n	800087e <DMA_DeInit+0x146>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000876:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <DMA_DeInit+0x188>)
 8000878:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 800087c:	60da      	str	r2, [r3, #12]
    }
  }
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	40026010 	.word	0x40026010
 8000890:	40026000 	.word	0x40026000
 8000894:	40026028 	.word	0x40026028
 8000898:	40026040 	.word	0x40026040
 800089c:	40026058 	.word	0x40026058
 80008a0:	40026070 	.word	0x40026070
 80008a4:	2000003d 	.word	0x2000003d
 80008a8:	40026088 	.word	0x40026088
 80008ac:	20000f40 	.word	0x20000f40
 80008b0:	400260a0 	.word	0x400260a0
 80008b4:	203d0000 	.word	0x203d0000
 80008b8:	400260b8 	.word	0x400260b8
 80008bc:	40026410 	.word	0x40026410
 80008c0:	40026400 	.word	0x40026400
 80008c4:	40026428 	.word	0x40026428
 80008c8:	40026440 	.word	0x40026440
 80008cc:	40026458 	.word	0x40026458
 80008d0:	40026470 	.word	0x40026470
 80008d4:	40026488 	.word	0x40026488
 80008d8:	400264a0 	.word	0x400264a0
 80008dc:	400264b8 	.word	0x400264b8

080008e0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80008f4:	68fa      	ldr	r2, [r7, #12]
 80008f6:	4b25      	ldr	r3, [pc, #148]	; (800098c <DMA_Init+0xac>)
 80008f8:	4013      	ands	r3, r2
 80008fa:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800090a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000916:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	6a1b      	ldr	r3, [r3, #32]
 800091c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000922:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000928:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800092e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000934:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	4313      	orrs	r3, r2
 800093a:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	68fa      	ldr	r2, [r7, #12]
 8000940:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f023 0307 	bic.w	r3, r3, #7
 800094e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000958:	4313      	orrs	r3, r2
 800095a:	68fa      	ldr	r2, [r7, #12]
 800095c:	4313      	orrs	r3, r2
 800095e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	691a      	ldr	r2, [r3, #16]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	685a      	ldr	r2, [r3, #4]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	689a      	ldr	r2, [r3, #8]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	60da      	str	r2, [r3, #12]
}
 800097e:	bf00      	nop
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	f01c803f 	.word	0xf01c803f

08000990 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2200      	movs	r2, #0
 80009a2:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2200      	movs	r2, #0
 80009ae:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2200      	movs	r2, #0
 80009ba:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2200      	movs	r2, #0
 80009c0:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2200      	movs	r2, #0
 80009c6:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2200      	movs	r2, #0
 80009d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2200      	movs	r2, #0
 80009d8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2200      	movs	r2, #0
 80009de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2200      	movs	r2, #0
 80009e4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	2200      	movs	r2, #0
 80009ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2200      	movs	r2, #0
 80009f0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a0c:	78fb      	ldrb	r3, [r7, #3]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d006      	beq.n	8000a20 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f043 0201 	orr.w	r2, r3, #1
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000a1e:	e005      	b.n	8000a2c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f023 0201 	bic.w	r2, r3, #1
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	601a      	str	r2, [r3, #0]
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b087      	sub	sp, #28
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000a42:	2300      	movs	r3, #0
 8000a44:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a15      	ldr	r2, [pc, #84]	; (8000aa4 <DMA_GetFlagStatus+0x6c>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d802      	bhi.n	8000a58 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000a52:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <DMA_GetFlagStatus+0x70>)
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	e001      	b.n	8000a5c <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000a58:	4b14      	ldr	r3, [pc, #80]	; (8000aac <DMA_GetFlagStatus+0x74>)
 8000a5a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d003      	beq.n	8000a6e <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	e002      	b.n	8000a74 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000a7a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000a7e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000a80:	68fa      	ldr	r2, [r7, #12]
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	4013      	ands	r3, r2
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d002      	beq.n	8000a90 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	75fb      	strb	r3, [r7, #23]
 8000a8e:	e001      	b.n	8000a94 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000a90:	2300      	movs	r3, #0
 8000a92:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	371c      	adds	r7, #28
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	4002640f 	.word	0x4002640f
 8000aa8:	40026000 	.word	0x40026000
 8000aac:	40026400 	.word	0x40026400

08000ab0 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4a10      	ldr	r2, [pc, #64]	; (8000b00 <DMA_ClearFlag+0x50>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d802      	bhi.n	8000ac8 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <DMA_ClearFlag+0x54>)
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	e001      	b.n	8000acc <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <DMA_ClearFlag+0x58>)
 8000aca:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d007      	beq.n	8000ae6 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000adc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000ae0:	68fa      	ldr	r2, [r7, #12]
 8000ae2:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000ae4:	e006      	b.n	8000af4 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000aec:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	6093      	str	r3, [r2, #8]
  }    
}
 8000af4:	bf00      	nop
 8000af6:	3714      	adds	r7, #20
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	4002640f 	.word	0x4002640f
 8000b04:	40026000 	.word	0x40026000
 8000b08:	40026400 	.word	0x40026400

08000b0c <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	4613      	mov	r3, r2
 8000b18:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d00f      	beq.n	8000b44 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d006      	beq.n	8000b38 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	695b      	ldr	r3, [r3, #20]
 8000b2e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	615a      	str	r2, [r3, #20]
 8000b36:	e005      	b.n	8000b44 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	695b      	ldr	r3, [r3, #20]
 8000b3c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	2b80      	cmp	r3, #128	; 0x80
 8000b48:	d014      	beq.n	8000b74 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d008      	beq.n	8000b62 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	f003 031e 	and.w	r3, r3, #30
 8000b5a:	431a      	orrs	r2, r3
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000b60:	e008      	b.n	8000b74 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	68bb      	ldr	r3, [r7, #8]
 8000b68:	f003 031e 	and.w	r3, r3, #30
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	401a      	ands	r2, r3
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8000b74:	bf00      	nop
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b087      	sub	sp, #28
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
 8000b9a:	e076      	b.n	8000c8a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	4013      	ands	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000bb0:	68fa      	ldr	r2, [r7, #12]
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d165      	bne.n	8000c84 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	2103      	movs	r1, #3
 8000bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc6:	43db      	mvns	r3, r3
 8000bc8:	401a      	ands	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	791b      	ldrb	r3, [r3, #4]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	005b      	lsls	r3, r3, #1
 8000bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000be0:	431a      	orrs	r2, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	791b      	ldrb	r3, [r3, #4]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d003      	beq.n	8000bf6 <GPIO_Init+0x76>
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	791b      	ldrb	r3, [r3, #4]
 8000bf2:	2b02      	cmp	r3, #2
 8000bf4:	d12e      	bne.n	8000c54 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	689a      	ldr	r2, [r3, #8]
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	2103      	movs	r1, #3
 8000c00:	fa01 f303 	lsl.w	r3, r1, r3
 8000c04:	43db      	mvns	r3, r3
 8000c06:	401a      	ands	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	689a      	ldr	r2, [r3, #8]
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	795b      	ldrb	r3, [r3, #5]
 8000c14:	4619      	mov	r1, r3
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	685a      	ldr	r2, [r3, #4]
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c32:	43db      	mvns	r3, r3
 8000c34:	401a      	ands	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	799b      	ldrb	r3, [r3, #6]
 8000c42:	4619      	mov	r1, r3
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	431a      	orrs	r2, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68da      	ldr	r2, [r3, #12]
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	2103      	movs	r1, #3
 8000c60:	fa01 f303 	lsl.w	r3, r1, r3
 8000c64:	43db      	mvns	r3, r3
 8000c66:	401a      	ands	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	68da      	ldr	r2, [r3, #12]
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	79db      	ldrb	r3, [r3, #7]
 8000c74:	4619      	mov	r1, r3
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7e:	431a      	orrs	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	3301      	adds	r3, #1
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	2b0f      	cmp	r3, #15
 8000c8e:	d985      	bls.n	8000b9c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000c90:	bf00      	nop
 8000c92:	371c      	adds	r7, #28
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000caa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	71da      	strb	r2, [r3, #7]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	460b      	mov	r3, r1
 8000cda:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	691a      	ldr	r2, [r3, #16]
 8000ce4:	887b      	ldrh	r3, [r7, #2]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d002      	beq.n	8000cf2 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000cec:	2301      	movs	r3, #1
 8000cee:	73fb      	strb	r3, [r7, #15]
 8000cf0:	e001      	b.n	8000cf6 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3714      	adds	r7, #20
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	807b      	strh	r3, [r7, #2]
 8000d10:	4613      	mov	r3, r2
 8000d12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000d14:	787b      	ldrb	r3, [r7, #1]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d003      	beq.n	8000d22 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	887a      	ldrh	r2, [r7, #2]
 8000d1e:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000d20:	e002      	b.n	8000d28 <GPIO_WriteBit+0x24>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	887a      	ldrh	r2, [r7, #2]
 8000d26:	835a      	strh	r2, [r3, #26]
  }
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	807b      	strh	r3, [r7, #2]
 8000d40:	4613      	mov	r3, r2
 8000d42:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d4c:	787a      	ldrb	r2, [r7, #1]
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	f003 0307 	and.w	r3, r3, #7
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d5c:	887b      	ldrh	r3, [r7, #2]
 8000d5e:	08db      	lsrs	r3, r3, #3
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	4618      	mov	r0, r3
 8000d64:	887b      	ldrh	r3, [r7, #2]
 8000d66:	08db      	lsrs	r3, r3, #3
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3208      	adds	r2, #8
 8000d70:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d74:	887b      	ldrh	r3, [r7, #2]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	210f      	movs	r1, #15
 8000d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d82:	43db      	mvns	r3, r3
 8000d84:	ea02 0103 	and.w	r1, r2, r3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f100 0208 	add.w	r2, r0, #8
 8000d8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000d92:	887b      	ldrh	r3, [r7, #2]
 8000d94:	08db      	lsrs	r3, r3, #3
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	461a      	mov	r2, r3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3208      	adds	r2, #8
 8000d9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	08db      	lsrs	r3, r3, #3
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	461a      	mov	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3208      	adds	r2, #8
 8000db4:	68b9      	ldr	r1, [r7, #8]
 8000db6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000dba:	bf00      	nop
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <I2C_DeInit+0x68>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d10a      	bne.n	8000dee <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8000dd8:	2101      	movs	r1, #1
 8000dda:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000dde:	f000 fb31 	bl	8001444 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 8000de2:	2100      	movs	r1, #0
 8000de4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000de8:	f000 fb2c 	bl	8001444 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 8000dec:	e01c      	b.n	8000e28 <I2C_DeInit+0x60>
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
  }
  else if (I2Cx == I2C2)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a10      	ldr	r2, [pc, #64]	; (8000e34 <I2C_DeInit+0x6c>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d10a      	bne.n	8000e0c <I2C_DeInit+0x44>
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8000df6:	2101      	movs	r1, #1
 8000df8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000dfc:	f000 fb22 	bl	8001444 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8000e00:	2100      	movs	r1, #0
 8000e02:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000e06:	f000 fb1d 	bl	8001444 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 8000e0a:	e00d      	b.n	8000e28 <I2C_DeInit+0x60>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
  }
  else 
  {
    if (I2Cx == I2C3)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	; (8000e38 <I2C_DeInit+0x70>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d109      	bne.n	8000e28 <I2C_DeInit+0x60>
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8000e14:	2101      	movs	r1, #1
 8000e16:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000e1a:	f000 fb13 	bl	8001444 <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8000e1e:	2100      	movs	r1, #0
 8000e20:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000e24:	f000 fb0e 	bl	8001444 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40005400 	.word	0x40005400
 8000e34:	40005800 	.word	0x40005800
 8000e38:	40005c00 	.word	0x40005c00

08000e3c <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b08a      	sub	sp, #40	; 0x28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 8000e4e:	2304      	movs	r3, #4
 8000e50:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8000e52:	4b57      	ldr	r3, [pc, #348]	; (8000fb0 <I2C_Init+0x174>)
 8000e54:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	889b      	ldrh	r3, [r3, #4]
 8000e5a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8000e5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e5e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e62:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8000e64:	f107 030c 	add.w	r3, r7, #12
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f000 f9e1 	bl	8001230 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	4a4f      	ldr	r2, [pc, #316]	; (8000fb4 <I2C_Init+0x178>)
 8000e76:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7a:	0c9b      	lsrs	r3, r3, #18
 8000e7c:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8000e7e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e80:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e82:	4313      	orrs	r3, r2
 8000e84:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e8a:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	f023 0301 	bic.w	r3, r3, #1
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a44      	ldr	r2, [pc, #272]	; (8000fb8 <I2C_Init+0x17c>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d815      	bhi.n	8000ed6 <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	69fa      	ldr	r2, [r7, #28]
 8000eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb6:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8000eb8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000eba:	2b03      	cmp	r3, #3
 8000ebc:	d801      	bhi.n	8000ec2 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8000ebe:	2304      	movs	r3, #4
 8000ec0:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8000ec2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000ec4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8000eca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000ecc:	3301      	adds	r3, #1
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	841a      	strh	r2, [r3, #32]
 8000ed4:	e040      	b.n	8000f58 <I2C_Init+0x11c>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	88db      	ldrh	r3, [r3, #6]
 8000eda:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d109      	bne.n	8000ef6 <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	4413      	add	r3, r2
 8000eec:	69fa      	ldr	r2, [r7, #28]
 8000eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000ef4:	e00e      	b.n	8000f14 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4613      	mov	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	4413      	add	r3, r2
 8000f00:	009a      	lsls	r2, r3, #2
 8000f02:	4413      	add	r3, r2
 8000f04:	69fa      	ldr	r2, [r7, #28]
 8000f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0a:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8000f0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f12:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8000f14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d103      	bne.n	8000f26 <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8000f1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8000f26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000f28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000f36:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8000f38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000f3a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f3e:	fb02 f303 	mul.w	r3, r2, r3
 8000f42:	4a1e      	ldr	r2, [pc, #120]	; (8000fbc <I2C_Init+0x180>)
 8000f44:	fb82 1203 	smull	r1, r2, r2, r3
 8000f48:	1192      	asrs	r2, r2, #6
 8000f4a:	17db      	asrs	r3, r3, #31
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	3301      	adds	r3, #1
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000f5c:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000f74:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f76:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8000f7a:	f023 0302 	bic.w	r3, r3, #2
 8000f7e:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	889a      	ldrh	r2, [r3, #4]
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	895b      	ldrh	r3, [r3, #10]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000f96:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	899a      	ldrh	r2, [r3, #12]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	891b      	ldrh	r3, [r3, #8]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	811a      	strh	r2, [r3, #8]
}
 8000fa8:	bf00      	nop
 8000faa:	3728      	adds	r7, #40	; 0x28
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	007a1200 	.word	0x007a1200
 8000fb4:	431bde83 	.word	0x431bde83
 8000fb8:	000186a0 	.word	0x000186a0
 8000fbc:	10624dd3 	.word	0x10624dd3

08000fc0 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000fcc:	78fb      	ldrb	r3, [r7, #3]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d008      	beq.n	8000fe4 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	881b      	ldrh	r3, [r3, #0]
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
  }
}
 8000fe2:	e007      	b.n	8000ff4 <I2C_Cmd+0x34>
    I2Cx->CR1 |= I2C_CR1_PE;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	f023 0301 	bic.w	r3, r3, #1
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	801a      	strh	r2, [r3, #0]
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d008      	beq.n	8001024 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	b29b      	uxth	r3, r3
 8001018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800101c:	b29a      	uxth	r2, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
  }
}
 8001022:	e007      	b.n	8001034 <I2C_GenerateSTART+0x34>
    I2Cx->CR1 |= I2C_CR1_START;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	b29b      	uxth	r3, r3
 800102a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800102e:	b29a      	uxth	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	801a      	strh	r2, [r3, #0]
  }
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d008      	beq.n	8001064 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	b29b      	uxth	r3, r3
 8001058:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800105c:	b29a      	uxth	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8001062:	e007      	b.n	8001074 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 |= I2C_CR1_STOP;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	b29b      	uxth	r3, r3
 800106a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800106e:	b29a      	uxth	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	801a      	strh	r2, [r3, #0]
  }
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <I2C_Send7bitAddress>:
  *            @arg I2C_Direction_Transmitter: Transmitter mode
  *            @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	70fb      	strb	r3, [r7, #3]
 800108c:	4613      	mov	r3, r2
 800108e:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8001090:	78bb      	ldrb	r3, [r7, #2]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d004      	beq.n	80010a0 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 8001096:	78fb      	ldrb	r3, [r7, #3]
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	70fb      	strb	r3, [r7, #3]
 800109e:	e003      	b.n	80010a8 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 80010a0:	78fb      	ldrb	r3, [r7, #3]
 80010a2:	f023 0301 	bic.w	r3, r3, #1
 80010a6:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 80010a8:	78fb      	ldrb	r3, [r7, #3]
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	821a      	strh	r2, [r3, #16]
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d008      	beq.n	80010e0 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010d8:	b29a      	uxth	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
  }
}
 80010de:	e007      	b.n	80010f0 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 |= I2C_CR1_ACK;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	801a      	strh	r2, [r3, #0]
  }
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <I2C_SendData>:
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	b29a      	uxth	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	821a      	strh	r2, [r3, #16]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	8a1b      	ldrh	r3, [r3, #16]
 8001128:	b29b      	uxth	r3, r3
 800112a:	b2db      	uxtb	r3, r3
}
 800112c:	4618      	mov	r0, r3
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  *           - SUCCESS: Last event is equal to the I2C_EVENT
  *           - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8001138:	b480      	push	{r7}
 800113a:	b087      	sub	sp, #28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 800114e:	2300      	movs	r3, #0
 8001150:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	8a9b      	ldrh	r3, [r3, #20]
 8001156:	b29b      	uxth	r3, r3
 8001158:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	8b1b      	ldrh	r3, [r3, #24]
 800115e:	b29b      	uxth	r3, r3
 8001160:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	041b      	lsls	r3, r3, #16
 8001166:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	4313      	orrs	r3, r2
 800116e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001172:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	401a      	ands	r2, r3
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	429a      	cmp	r2, r3
 800117e:	d102      	bne.n	8001186 <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8001180:	2301      	movs	r3, #1
 8001182:	75fb      	strb	r3, [r7, #23]
 8001184:	e001      	b.n	800118a <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8001186:	2300      	movs	r3, #0
 8001188:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 800118a:	7dfb      	ldrb	r3, [r7, #23]
}
 800118c:	4618      	mov	r0, r3
 800118e:	371c      	adds	r7, #28
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001198:	b480      	push	{r7}
 800119a:	b087      	sub	sp, #28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80011a2:	2300      	movs	r3, #0
 80011a4:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	0f1b      	lsrs	r3, r3, #28
 80011b6:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80011be:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3314      	adds	r3, #20
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	e005      	b.n	80011da <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	0c1b      	lsrs	r3, r3, #16
 80011d2:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	3318      	adds	r3, #24
 80011d8:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	4013      	ands	r3, r2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d002      	beq.n	80011ec <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80011e6:	2301      	movs	r3, #1
 80011e8:	75fb      	strb	r3, [r7, #23]
 80011ea:	e001      	b.n	80011f0 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80011ec:	2300      	movs	r3, #0
 80011ee:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80011f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	371c      	adds	r7, #28
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop

08001200 <I2C_ClearFlag>:
  *          register (I2C_SendData()).
  *  
  * @retval None
  */
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001214:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	b29b      	uxth	r3, r3
 800121a:	43db      	mvns	r3, r3
 800121c:	b29a      	uxth	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	829a      	strh	r2, [r3, #20]
}
 8001222:	bf00      	nop
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop

08001230 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	; 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001238:	2300      	movs	r3, #0
 800123a:	61bb      	str	r3, [r7, #24]
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
 8001244:	2302      	movs	r3, #2
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	2302      	movs	r3, #2
 800124e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001250:	4b48      	ldr	r3, [pc, #288]	; (8001374 <RCC_GetClocksFreq+0x144>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f003 030c 	and.w	r3, r3, #12
 8001258:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	2b04      	cmp	r3, #4
 800125e:	d007      	beq.n	8001270 <RCC_GetClocksFreq+0x40>
 8001260:	2b08      	cmp	r3, #8
 8001262:	d009      	beq.n	8001278 <RCC_GetClocksFreq+0x48>
 8001264:	2b00      	cmp	r3, #0
 8001266:	d13f      	bne.n	80012e8 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4a43      	ldr	r2, [pc, #268]	; (8001378 <RCC_GetClocksFreq+0x148>)
 800126c:	601a      	str	r2, [r3, #0]
      break;
 800126e:	e03f      	b.n	80012f0 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a42      	ldr	r2, [pc, #264]	; (800137c <RCC_GetClocksFreq+0x14c>)
 8001274:	601a      	str	r2, [r3, #0]
      break;
 8001276:	e03b      	b.n	80012f0 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001278:	4b3e      	ldr	r3, [pc, #248]	; (8001374 <RCC_GetClocksFreq+0x144>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001280:	0d9b      	lsrs	r3, r3, #22
 8001282:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001284:	4b3b      	ldr	r3, [pc, #236]	; (8001374 <RCC_GetClocksFreq+0x144>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800128c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00d      	beq.n	80012b0 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001294:	4a39      	ldr	r2, [pc, #228]	; (800137c <RCC_GetClocksFreq+0x14c>)
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	fbb2 f2f3 	udiv	r2, r2, r3
 800129c:	4b35      	ldr	r3, [pc, #212]	; (8001374 <RCC_GetClocksFreq+0x144>)
 800129e:	6859      	ldr	r1, [r3, #4]
 80012a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80012a4:	400b      	ands	r3, r1
 80012a6:	099b      	lsrs	r3, r3, #6
 80012a8:	fb03 f302 	mul.w	r3, r3, r2
 80012ac:	61fb      	str	r3, [r7, #28]
 80012ae:	e00c      	b.n	80012ca <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80012b0:	4a31      	ldr	r2, [pc, #196]	; (8001378 <RCC_GetClocksFreq+0x148>)
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80012b8:	4b2e      	ldr	r3, [pc, #184]	; (8001374 <RCC_GetClocksFreq+0x144>)
 80012ba:	6859      	ldr	r1, [r3, #4]
 80012bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80012c0:	400b      	ands	r3, r1
 80012c2:	099b      	lsrs	r3, r3, #6
 80012c4:	fb03 f302 	mul.w	r3, r3, r2
 80012c8:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80012ca:	4b2a      	ldr	r3, [pc, #168]	; (8001374 <RCC_GetClocksFreq+0x144>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012d2:	0c1b      	lsrs	r3, r3, #16
 80012d4:	3301      	adds	r3, #1
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80012da:	69fa      	ldr	r2, [r7, #28]
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	fbb2 f2f3 	udiv	r2, r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	601a      	str	r2, [r3, #0]
      break;
 80012e6:	e003      	b.n	80012f0 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a23      	ldr	r2, [pc, #140]	; (8001378 <RCC_GetClocksFreq+0x148>)
 80012ec:	601a      	str	r2, [r3, #0]
      break;
 80012ee:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80012f0:	4b20      	ldr	r3, [pc, #128]	; (8001374 <RCC_GetClocksFreq+0x144>)
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012f8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	091b      	lsrs	r3, r3, #4
 80012fe:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001300:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <RCC_GetClocksFreq+0x150>)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	4413      	add	r3, r2
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	40da      	lsrs	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001318:	4b16      	ldr	r3, [pc, #88]	; (8001374 <RCC_GetClocksFreq+0x144>)
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001320:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	0a9b      	lsrs	r3, r3, #10
 8001326:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001328:	4a15      	ldr	r2, [pc, #84]	; (8001380 <RCC_GetClocksFreq+0x150>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	4413      	add	r3, r2
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	40da      	lsrs	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <RCC_GetClocksFreq+0x144>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001348:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	0b5b      	lsrs	r3, r3, #13
 800134e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001350:	4a0b      	ldr	r2, [pc, #44]	; (8001380 <RCC_GetClocksFreq+0x150>)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	4413      	add	r3, r2
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685a      	ldr	r2, [r3, #4]
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	40da      	lsrs	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	60da      	str	r2, [r3, #12]
}
 8001368:	bf00      	nop
 800136a:	3724      	adds	r7, #36	; 0x24
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	40023800 	.word	0x40023800
 8001378:	00f42400 	.word	0x00f42400
 800137c:	007a1200 	.word	0x007a1200
 8001380:	20000000 	.word	0x20000000

08001384 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001390:	78fb      	ldrb	r3, [r7, #3]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d006      	beq.n	80013a4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001396:	490a      	ldr	r1, [pc, #40]	; (80013c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001398:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800139a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4313      	orrs	r3, r2
 80013a0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80013a2:	e006      	b.n	80013b2 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80013a4:	4906      	ldr	r1, [pc, #24]	; (80013c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	43db      	mvns	r3, r3
 80013ae:	4013      	ands	r3, r2
 80013b0:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40023800 	.word	0x40023800

080013c4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	460b      	mov	r3, r1
 80013ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013d0:	78fb      	ldrb	r3, [r7, #3]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d006      	beq.n	80013e4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80013d6:	490a      	ldr	r1, [pc, #40]	; (8001400 <RCC_APB1PeriphClockCmd+0x3c>)
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <RCC_APB1PeriphClockCmd+0x3c>)
 80013da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4313      	orrs	r3, r2
 80013e0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80013e2:	e006      	b.n	80013f2 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80013e4:	4906      	ldr	r1, [pc, #24]	; (8001400 <RCC_APB1PeriphClockCmd+0x3c>)
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <RCC_APB1PeriphClockCmd+0x3c>)
 80013e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	4013      	ands	r3, r2
 80013f0:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40023800 	.word	0x40023800

08001404 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001410:	78fb      	ldrb	r3, [r7, #3]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d006      	beq.n	8001424 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001416:	490a      	ldr	r1, [pc, #40]	; (8001440 <RCC_APB2PeriphClockCmd+0x3c>)
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <RCC_APB2PeriphClockCmd+0x3c>)
 800141a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4313      	orrs	r3, r2
 8001420:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001422:	e006      	b.n	8001432 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001424:	4906      	ldr	r1, [pc, #24]	; (8001440 <RCC_APB2PeriphClockCmd+0x3c>)
 8001426:	4b06      	ldr	r3, [pc, #24]	; (8001440 <RCC_APB2PeriphClockCmd+0x3c>)
 8001428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	43db      	mvns	r3, r3
 800142e:	4013      	ands	r3, r2
 8001430:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40023800 	.word	0x40023800

08001444 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d006      	beq.n	8001464 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001456:	490a      	ldr	r1, [pc, #40]	; (8001480 <RCC_APB1PeriphResetCmd+0x3c>)
 8001458:	4b09      	ldr	r3, [pc, #36]	; (8001480 <RCC_APB1PeriphResetCmd+0x3c>)
 800145a:	6a1a      	ldr	r2, [r3, #32]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4313      	orrs	r3, r2
 8001460:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8001462:	e006      	b.n	8001472 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001464:	4906      	ldr	r1, [pc, #24]	; (8001480 <RCC_APB1PeriphResetCmd+0x3c>)
 8001466:	4b06      	ldr	r3, [pc, #24]	; (8001480 <RCC_APB1PeriphResetCmd+0x3c>)
 8001468:	6a1a      	ldr	r2, [r3, #32]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	43db      	mvns	r3, r3
 800146e:	4013      	ands	r3, r2
 8001470:	620b      	str	r3, [r1, #32]
  }
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	40023800 	.word	0x40023800

08001484 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	460b      	mov	r3, r1
 800148e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d006      	beq.n	80014a4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001496:	490a      	ldr	r1, [pc, #40]	; (80014c0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001498:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <RCC_APB2PeriphResetCmd+0x3c>)
 800149a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4313      	orrs	r3, r2
 80014a0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 80014a2:	e006      	b.n	80014b2 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80014a4:	4906      	ldr	r1, [pc, #24]	; (80014c0 <RCC_APB2PeriphResetCmd+0x3c>)
 80014a6:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <RCC_APB2PeriphResetCmd+0x3c>)
 80014a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	43db      	mvns	r3, r3
 80014ae:	4013      	ands	r3, r2
 80014b0:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800

080014c4 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4a2e      	ldr	r2, [pc, #184]	; (8001588 <SPI_I2S_DeInit+0xc4>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d10a      	bne.n	80014ea <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80014d4:	2101      	movs	r1, #1
 80014d6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80014da:	f7ff ffd3 	bl	8001484 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80014de:	2100      	movs	r1, #0
 80014e0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80014e4:	f7ff ffce 	bl	8001484 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 80014e8:	e049      	b.n	800157e <SPI_I2S_DeInit+0xba>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a27      	ldr	r2, [pc, #156]	; (800158c <SPI_I2S_DeInit+0xc8>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d10a      	bne.n	8001508 <SPI_I2S_DeInit+0x44>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80014f2:	2101      	movs	r1, #1
 80014f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80014f8:	f7ff ffa4 	bl	8001444 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80014fc:	2100      	movs	r1, #0
 80014fe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001502:	f7ff ff9f 	bl	8001444 <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001506:	e03a      	b.n	800157e <SPI_I2S_DeInit+0xba>
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  }
  else if (SPIx == SPI3)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a21      	ldr	r2, [pc, #132]	; (8001590 <SPI_I2S_DeInit+0xcc>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d10a      	bne.n	8001526 <SPI_I2S_DeInit+0x62>
  {
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8001510:	2101      	movs	r1, #1
 8001512:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001516:	f7ff ff95 	bl	8001444 <RCC_APB1PeriphResetCmd>
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 800151a:	2100      	movs	r1, #0
 800151c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001520:	f7ff ff90 	bl	8001444 <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001524:	e02b      	b.n	800157e <SPI_I2S_DeInit+0xba>
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
  }
  else if (SPIx == SPI4)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a1a      	ldr	r2, [pc, #104]	; (8001594 <SPI_I2S_DeInit+0xd0>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d10a      	bne.n	8001544 <SPI_I2S_DeInit+0x80>
  {
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 800152e:	2101      	movs	r1, #1
 8001530:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001534:	f7ff ffa6 	bl	8001484 <RCC_APB2PeriphResetCmd>
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 8001538:	2100      	movs	r1, #0
 800153a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800153e:	f7ff ffa1 	bl	8001484 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001542:	e01c      	b.n	800157e <SPI_I2S_DeInit+0xba>
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
  }
  else if (SPIx == SPI5)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a14      	ldr	r2, [pc, #80]	; (8001598 <SPI_I2S_DeInit+0xd4>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d10a      	bne.n	8001562 <SPI_I2S_DeInit+0x9e>
  {
    /* Enable SPI5 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 800154c:	2101      	movs	r1, #1
 800154e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001552:	f7ff ff97 	bl	8001484 <RCC_APB2PeriphResetCmd>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 8001556:	2100      	movs	r1, #0
 8001558:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800155c:	f7ff ff92 	bl	8001484 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001560:	e00d      	b.n	800157e <SPI_I2S_DeInit+0xba>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
  }
  else 
  {
    if (SPIx == SPI6)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a0d      	ldr	r2, [pc, #52]	; (800159c <SPI_I2S_DeInit+0xd8>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d109      	bne.n	800157e <SPI_I2S_DeInit+0xba>
    {
      /* Enable SPI6 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 800156a:	2101      	movs	r1, #1
 800156c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001570:	f7ff ff88 	bl	8001484 <RCC_APB2PeriphResetCmd>
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 8001574:	2100      	movs	r1, #0
 8001576:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800157a:	f7ff ff83 	bl	8001484 <RCC_APB2PeriphResetCmd>
    }
  }
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40013000 	.word	0x40013000
 800158c:	40003800 	.word	0x40003800
 8001590:	40003c00 	.word	0x40003c00
 8001594:	40013400 	.word	0x40013400
 8001598:	40015000 	.word	0x40015000
 800159c:	40015400 	.word	0x40015400

080015a0 <I2S_Init>:
  *         to the value of the the source clock frequency (in Hz).
  *  
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b08b      	sub	sp, #44	; 0x2c
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 80015aa:	2300      	movs	r3, #0
 80015ac:	837b      	strh	r3, [r7, #26]
 80015ae:	2302      	movs	r3, #2
 80015b0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80015b2:	2300      	movs	r3, #0
 80015b4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80015b6:	2301      	movs	r3, #1
 80015b8:	847b      	strh	r3, [r7, #34]	; 0x22
  uint32_t tmp = 0, i2sclk = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
 80015be:	2300      	movs	r3, #0
 80015c0:	617b      	str	r3, [r7, #20]
#ifndef I2S_EXTERNAL_CLOCK_VAL
  uint32_t pllm = 0, plln = 0, pllr = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	613b      	str	r3, [r7, #16]
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	2300      	movs	r3, #0
 80015cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	8b9b      	ldrh	r3, [r3, #28]
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80015d8:	f023 030f 	bic.w	r3, r3, #15
 80015dc:	b29a      	uxth	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	839a      	strh	r2, [r3, #28]
  SPIx->I2SPR = 0x0002;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2202      	movs	r2, #2
 80015e6:	841a      	strh	r2, [r3, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	8b9b      	ldrh	r3, [r3, #28]
 80015ec:	837b      	strh	r3, [r7, #26]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d104      	bne.n	8001600 <I2S_Init+0x60>
  {
    i2sodd = (uint16_t)0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	84bb      	strh	r3, [r7, #36]	; 0x24
    i2sdiv = (uint16_t)2;   
 80015fa:	2302      	movs	r3, #2
 80015fc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80015fe:	e072      	b.n	80016e6 <I2S_Init+0x146>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	889b      	ldrh	r3, [r3, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d102      	bne.n	800160e <I2S_Init+0x6e>
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 8001608:	2301      	movs	r3, #1
 800160a:	847b      	strh	r3, [r7, #34]	; 0x22
 800160c:	e001      	b.n	8001612 <I2S_Init+0x72>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 800160e:	2302      	movs	r3, #2
 8001610:	847b      	strh	r3, [r7, #34]	; 0x22
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8001612:	4b4d      	ldr	r3, [pc, #308]	; (8001748 <I2S_Init+0x1a8>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d005      	beq.n	800162a <I2S_Init+0x8a>
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 800161e:	4a4a      	ldr	r2, [pc, #296]	; (8001748 <I2S_Init+0x1a8>)
 8001620:	4b49      	ldr	r3, [pc, #292]	; (8001748 <I2S_Init+0x1a8>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001628:	6093      	str	r3, [r2, #8]
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 800162a:	4b47      	ldr	r3, [pc, #284]	; (8001748 <I2S_Init+0x1a8>)
 800162c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001630:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001634:	4013      	ands	r3, r2
 8001636:	099b      	lsrs	r3, r3, #6
 8001638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800163c:	60fb      	str	r3, [r7, #12]
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 800163e:	4b42      	ldr	r3, [pc, #264]	; (8001748 <I2S_Init+0x1a8>)
 8001640:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001644:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8001648:	0f1b      	lsrs	r3, r3, #28
 800164a:	f003 0307 	and.w	r3, r3, #7
 800164e:	60bb      	str	r3, [r7, #8]
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8001650:	4b3d      	ldr	r3, [pc, #244]	; (8001748 <I2S_Init+0x1a8>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001658:	613b      	str	r3, [r7, #16]

    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 800165a:	4a3c      	ldr	r2, [pc, #240]	; (800174c <I2S_Init+0x1ac>)
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	fb02 f203 	mul.w	r2, r2, r3
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	fbb2 f3f3 	udiv	r3, r2, r3
 800166e:	617b      	str	r3, [r7, #20]
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	88db      	ldrh	r3, [r3, #6]
 8001674:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001678:	d10f      	bne.n	800169a <I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	0a1a      	lsrs	r2, r3, #8
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	461a      	mov	r2, r3
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001690:	b29b      	uxth	r3, r3
 8001692:	3305      	adds	r3, #5
 8001694:	b29b      	uxth	r3, r3
 8001696:	61fb      	str	r3, [r7, #28]
 8001698:	e012      	b.n	80016c0 <I2S_Init+0x120>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 800169a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800169c:	015b      	lsls	r3, r3, #5
 800169e:	461a      	mov	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80016a6:	4613      	mov	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	461a      	mov	r2, r3
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	3305      	adds	r3, #5
 80016bc:	b29b      	uxth	r3, r3
 80016be:	61fb      	str	r3, [r7, #28]
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	4a23      	ldr	r2, [pc, #140]	; (8001750 <I2S_Init+0x1b0>)
 80016c4:	fba2 2303 	umull	r2, r3, r2, r3
 80016c8:	08db      	lsrs	r3, r3, #3
 80016ca:	61fb      	str	r3, [r7, #28]
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	84bb      	strh	r3, [r7, #36]	; 0x24
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80016d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80016d8:	69fa      	ldr	r2, [r7, #28]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	085b      	lsrs	r3, r3, #1
 80016de:	84fb      	strh	r3, [r7, #38]	; 0x26
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 80016e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80016e2:	021b      	lsls	r3, r3, #8
 80016e4:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80016e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d902      	bls.n	80016f2 <I2S_Init+0x152>
 80016ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016ee:	2bff      	cmp	r3, #255	; 0xff
 80016f0:	d903      	bls.n	80016fa <I2S_Init+0x15a>
  {
    /* Set the default values */
    i2sdiv = 2;
 80016f2:	2302      	movs	r3, #2
 80016f4:	84fb      	strh	r3, [r7, #38]	; 0x26
    i2sodd = 0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	88da      	ldrh	r2, [r3, #6]
 80016fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001700:	4313      	orrs	r3, r2
 8001702:	b29a      	uxth	r2, r3
 8001704:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001706:	4313      	orrs	r3, r2
 8001708:	b29a      	uxth	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	841a      	strh	r2, [r3, #32]
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	881a      	ldrh	r2, [r3, #0]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	8859      	ldrh	r1, [r3, #2]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	8898      	ldrh	r0, [r3, #4]
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	899b      	ldrh	r3, [r3, #12]
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 800171e:	4303      	orrs	r3, r0
 8001720:	b29b      	uxth	r3, r3
 8001722:	430b      	orrs	r3, r1
 8001724:	b29b      	uxth	r3, r3

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8001726:	4313      	orrs	r3, r2
 8001728:	b29a      	uxth	r2, r3
 800172a:	8b7b      	ldrh	r3, [r7, #26]
 800172c:	4313      	orrs	r3, r2
 800172e:	b29b      	uxth	r3, r3
 8001730:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001734:	837b      	strh	r3, [r7, #26]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	8b7a      	ldrh	r2, [r7, #26]
 800173a:	839a      	strh	r2, [r3, #28]
}
 800173c:	bf00      	nop
 800173e:	372c      	adds	r7, #44	; 0x2c
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	40023800 	.word	0x40023800
 800174c:	007a1200 	.word	0x007a1200
 8001750:	cccccccd 	.word	0xcccccccd

08001754 <I2S_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001760:	78fb      	ldrb	r3, [r7, #3]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d008      	beq.n	8001778 <I2S_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	8b9b      	ldrh	r3, [r3, #28]
 800176a:	b29b      	uxth	r3, r3
 800176c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001770:	b29a      	uxth	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	839a      	strh	r2, [r3, #28]
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
  }
}
 8001776:	e007      	b.n	8001788 <I2S_Cmd+0x34>
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	8b9b      	ldrh	r3, [r3, #28]
 800177c:	b29b      	uxth	r3, r3
 800177e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001782:	b29a      	uxth	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	839a      	strh	r2, [r3, #28]
  }
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	887a      	ldrh	r2, [r7, #2]
 80017a4:	819a      	strh	r2, [r3, #12]
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop

080017b4 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	807b      	strh	r3, [r7, #2]
 80017c0:	4613      	mov	r3, r2
 80017c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 80017c4:	787b      	ldrb	r3, [r7, #1]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d008      	beq.n	80017dc <SPI_I2S_DMACmd+0x28>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	889b      	ldrh	r3, [r3, #4]
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	887b      	ldrh	r3, [r7, #2]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
  }
}
 80017da:	e009      	b.n	80017f0 <SPI_I2S_DMACmd+0x3c>
    SPIx->CR2 |= SPI_I2S_DMAReq;
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	889b      	ldrh	r3, [r3, #4]
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	887b      	ldrh	r3, [r7, #2]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	4013      	ands	r3, r2
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	809a      	strh	r2, [r3, #4]
  }
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <SPI_I2S_ITConfig>:
  * @param  NewState: new state of the specified SPI interrupt.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	70fb      	strb	r3, [r7, #3]
 8001808:	4613      	mov	r3, r2
 800180a:	70bb      	strb	r3, [r7, #2]
  uint16_t itpos = 0, itmask = 0 ;
 800180c:	2300      	movs	r3, #0
 800180e:	81fb      	strh	r3, [r7, #14]
 8001810:	2300      	movs	r3, #0
 8001812:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;
 8001814:	78fb      	ldrb	r3, [r7, #3]
 8001816:	091b      	lsrs	r3, r3, #4
 8001818:	b2db      	uxtb	r3, r3
 800181a:	81fb      	strh	r3, [r7, #14]

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 800181c:	89fb      	ldrh	r3, [r7, #14]
 800181e:	2201      	movs	r2, #1
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	81bb      	strh	r3, [r7, #12]

  if (NewState != DISABLE)
 8001826:	78bb      	ldrb	r3, [r7, #2]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d008      	beq.n	800183e <SPI_I2S_ITConfig+0x42>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	889b      	ldrh	r3, [r3, #4]
 8001830:	b29a      	uxth	r2, r3
 8001832:	89bb      	ldrh	r3, [r7, #12]
 8001834:	4313      	orrs	r3, r2
 8001836:	b29a      	uxth	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
  }
}
 800183c:	e009      	b.n	8001852 <SPI_I2S_ITConfig+0x56>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	889b      	ldrh	r3, [r3, #4]
 8001842:	b29a      	uxth	r2, r3
 8001844:	89bb      	ldrh	r3, [r7, #12]
 8001846:	43db      	mvns	r3, r3
 8001848:	b29b      	uxth	r3, r3
 800184a:	4013      	ands	r3, r2
 800184c:	b29a      	uxth	r2, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	809a      	strh	r2, [r3, #4]
  }
}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop

08001860 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	460b      	mov	r3, r1
 800186a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	891b      	ldrh	r3, [r3, #8]
 8001874:	b29a      	uxth	r2, r3
 8001876:	887b      	ldrh	r3, [r7, #2]
 8001878:	4013      	ands	r3, r2
 800187a:	b29b      	uxth	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001880:	2301      	movs	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
 8001884:	e001      	b.n	800188a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4a29      	ldr	r2, [pc, #164]	; (8001954 <TIM_TimeBaseInit+0xbc>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d013      	beq.n	80018dc <TIM_TimeBaseInit+0x44>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a28      	ldr	r2, [pc, #160]	; (8001958 <TIM_TimeBaseInit+0xc0>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d00f      	beq.n	80018dc <TIM_TimeBaseInit+0x44>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018c2:	d00b      	beq.n	80018dc <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a25      	ldr	r2, [pc, #148]	; (800195c <TIM_TimeBaseInit+0xc4>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d007      	beq.n	80018dc <TIM_TimeBaseInit+0x44>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a24      	ldr	r2, [pc, #144]	; (8001960 <TIM_TimeBaseInit+0xc8>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d003      	beq.n	80018dc <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a23      	ldr	r2, [pc, #140]	; (8001964 <TIM_TimeBaseInit+0xcc>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d108      	bne.n	80018ee <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80018dc:	89fb      	ldrh	r3, [r7, #14]
 80018de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018e2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	885a      	ldrh	r2, [r3, #2]
 80018e8:	89fb      	ldrh	r3, [r7, #14]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a1d      	ldr	r2, [pc, #116]	; (8001968 <TIM_TimeBaseInit+0xd0>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00c      	beq.n	8001910 <TIM_TimeBaseInit+0x78>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a1c      	ldr	r2, [pc, #112]	; (800196c <TIM_TimeBaseInit+0xd4>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d008      	beq.n	8001910 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80018fe:	89fb      	ldrh	r3, [r7, #14]
 8001900:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001904:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	891a      	ldrh	r2, [r3, #8]
 800190a:	89fb      	ldrh	r3, [r7, #14]
 800190c:	4313      	orrs	r3, r2
 800190e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	89fa      	ldrh	r2, [r7, #14]
 8001914:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	881a      	ldrh	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a0a      	ldr	r2, [pc, #40]	; (8001954 <TIM_TimeBaseInit+0xbc>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d003      	beq.n	8001936 <TIM_TimeBaseInit+0x9e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a09      	ldr	r2, [pc, #36]	; (8001958 <TIM_TimeBaseInit+0xc0>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d104      	bne.n	8001940 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	7a9b      	ldrb	r3, [r3, #10]
 800193a:	b29a      	uxth	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2201      	movs	r2, #1
 8001944:	829a      	strh	r2, [r3, #20]
}
 8001946:	bf00      	nop
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40010000 	.word	0x40010000
 8001958:	40010400 	.word	0x40010400
 800195c:	40000400 	.word	0x40000400
 8001960:	40000800 	.word	0x40000800
 8001964:	40000c00 	.word	0x40000c00
 8001968:	40001000 	.word	0x40001000
 800196c:	40001400 	.word	0x40001400

08001970 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f04f 32ff 	mov.w	r2, #4294967295
 800197e:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2200      	movs	r2, #0
 8001996:	729a      	strb	r2, [r3, #10]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	460b      	mov	r3, r1
 80019ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80019b0:	78fb      	ldrb	r3, [r7, #3]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d008      	beq.n	80019c8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80019c6:	e007      	b.n	80019d8 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	801a      	strh	r2, [r3, #0]
  }
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	807b      	strh	r3, [r7, #2]
 80019f0:	4613      	mov	r3, r2
 80019f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80019f4:	787b      	ldrb	r3, [r7, #1]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d008      	beq.n	8001a0c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	899b      	ldrh	r3, [r3, #12]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	887b      	ldrh	r3, [r7, #2]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001a0a:	e009      	b.n	8001a20 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	899b      	ldrh	r3, [r3, #12]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	887b      	ldrh	r3, [r7, #2]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	4013      	ands	r3, r2
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	819a      	strh	r2, [r3, #12]
  }
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001a38:	2300      	movs	r3, #0
 8001a3a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	81bb      	strh	r3, [r7, #12]
 8001a40:	2300      	movs	r3, #0
 8001a42:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	8a1b      	ldrh	r3, [r3, #16]
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	887b      	ldrh	r3, [r7, #2]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	899b      	ldrh	r3, [r3, #12]
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	887b      	ldrh	r3, [r7, #2]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001a5c:	89bb      	ldrh	r3, [r7, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d005      	beq.n	8001a6e <TIM_GetITStatus+0x42>
 8001a62:	897b      	ldrh	r3, [r7, #10]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
 8001a6c:	e001      	b.n	8001a72 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001a8c:	887b      	ldrh	r3, [r7, #2]
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	821a      	strh	r2, [r3, #16]
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop

08001aa4 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	889b      	ldrh	r3, [r3, #4]
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	889b      	ldrh	r3, [r3, #4]
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	887b      	ldrh	r3, [r7, #2]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	809a      	strh	r2, [r3, #4]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	4a10      	ldr	r2, [pc, #64]	; (8001b2c <STM_EVAL_LEDInit+0x50>)
 8001aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aee:	2101      	movs	r1, #1
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fc47 	bl	8001384 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8001af6:	79fb      	ldrb	r3, [r7, #7]
 8001af8:	4a0d      	ldr	r2, [pc, #52]	; (8001b30 <STM_EVAL_LEDInit+0x54>)
 8001afa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001afe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001b00:	2301      	movs	r3, #1
 8001b02:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001b04:	2300      	movs	r3, #0
 8001b06:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	4a08      	ldr	r2, [pc, #32]	; (8001b34 <STM_EVAL_LEDInit+0x58>)
 8001b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b18:	f107 0208 	add.w	r2, r7, #8
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff f82e 	bl	8000b80 <GPIO_Init>
}
 8001b24:	bf00      	nop
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	08003ecc 	.word	0x08003ecc
 8001b30:	08003ec4 	.word	0x08003ec4
 8001b34:	20000010 	.word	0x20000010

08001b38 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	4a06      	ldr	r2, [pc, #24]	; (8001b60 <STM_EVAL_LEDOn+0x28>)
 8001b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b4a:	79fa      	ldrb	r2, [r7, #7]
 8001b4c:	4905      	ldr	r1, [pc, #20]	; (8001b64 <STM_EVAL_LEDOn+0x2c>)
 8001b4e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001b52:	831a      	strh	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	20000010 	.word	0x20000010
 8001b64:	08003ec4 	.word	0x08003ec4

08001b68 <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	4a06      	ldr	r2, [pc, #24]	; (8001b90 <STM_EVAL_LEDOff+0x28>)
 8001b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b7a:	79fa      	ldrb	r2, [r7, #7]
 8001b7c:	4905      	ldr	r1, [pc, #20]	; (8001b94 <STM_EVAL_LEDOff+0x2c>)
 8001b7e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001b82:	835a      	strh	r2, [r3, #26]
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	20000010 	.word	0x20000010
 8001b94:	08003ec4 	.word	0x08003ec4

08001b98 <STM_EVAL_PBGetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	71fb      	strb	r3, [r7, #7]
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	4a06      	ldr	r2, [pc, #24]	; (8001bc0 <STM_EVAL_PBGetState+0x28>)
 8001ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001baa:	2201      	movs	r2, #1
 8001bac:	4611      	mov	r1, r2
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f88e 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000020 	.word	0x20000020

08001bc4 <EVAL_AUDIO_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t EVAL_AUDIO_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	603a      	str	r2, [r7, #0]
 8001bce:	80fb      	strh	r3, [r7, #6]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	717b      	strb	r3, [r7, #5]
  /* Perform low layer Codec initialization */
  if (Codec_Init(OutputDevice, VOLUME_CONVERT(Volume), AudioFreq) != 0)
 8001bd4:	797b      	ldrb	r3, [r7, #5]
 8001bd6:	2b64      	cmp	r3, #100	; 0x64
 8001bd8:	d80b      	bhi.n	8001bf2 <EVAL_AUDIO_Init+0x2e>
 8001bda:	797a      	ldrb	r2, [r7, #5]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	021b      	lsls	r3, r3, #8
 8001be0:	1a9b      	subs	r3, r3, r2
 8001be2:	4a0d      	ldr	r2, [pc, #52]	; (8001c18 <EVAL_AUDIO_Init+0x54>)
 8001be4:	fb82 1203 	smull	r1, r2, r2, r3
 8001be8:	1152      	asrs	r2, r2, #5
 8001bea:	17db      	asrs	r3, r3, #31
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	e000      	b.n	8001bf4 <EVAL_AUDIO_Init+0x30>
 8001bf2:	2364      	movs	r3, #100	; 0x64
 8001bf4:	88f8      	ldrh	r0, [r7, #6]
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f000 f8f3 	bl	8001de4 <Codec_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <EVAL_AUDIO_Init+0x44>
  {
    return 1;                
 8001c04:	2301      	movs	r3, #1
 8001c06:	e002      	b.n	8001c0e <EVAL_AUDIO_Init+0x4a>
  }
  else
  {    
    /* I2S data transfer preparation:
    Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    Audio_MAL_Init();
 8001c08:	f000 fcb4 	bl	8002574 <Audio_MAL_Init>
    
    /* Return 0 when all operations are OK */
    return 0;
 8001c0c:	2300      	movs	r3, #0
  }
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	51eb851f 	.word	0x51eb851f

08001c1c <EVAL_AUDIO_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data half-words (16bits).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t EVAL_AUDIO_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  /* Set the total number of data to be played (count in half-word) */
  AudioTotalSize = Size;
 8001c26:	4a15      	ldr	r2, [pc, #84]	; (8001c7c <EVAL_AUDIO_Play+0x60>)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	6013      	str	r3, [r2, #0]

  /* Call the audio Codec Play function */
  Codec_Play();
 8001c2c:	f000 f986 	bl	8001f3c <Codec_Play>
  
  /* Update the Media layer and enable it for play */  
  Audio_MAL_Play((uint32_t)pBuffer, (uint32_t)(DMA_MAX(Size)));
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	bf28      	it	cs
 8001c3c:	4613      	movcs	r3, r2
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f000 fd40 	bl	80026c4 <Audio_MAL_Play>
  
  /* Update the remaining number of data to be played */
  AudioRemSize = Size - DMA_MAX(AudioTotalSize);
 8001c44:	4b0d      	ldr	r3, [pc, #52]	; (8001c7c <EVAL_AUDIO_Play+0x60>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	bf28      	it	cs
 8001c50:	4613      	movcs	r3, r2
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	4a0a      	ldr	r2, [pc, #40]	; (8001c80 <EVAL_AUDIO_Play+0x64>)
 8001c58:	6013      	str	r3, [r2, #0]
  
  /* Update the current audio pointer position */
  CurrentPos = pBuffer + DMA_MAX(AudioTotalSize);
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <EVAL_AUDIO_Play+0x60>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c62:	4293      	cmp	r3, r2
 8001c64:	bf28      	it	cs
 8001c66:	4613      	movcs	r3, r2
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a05      	ldr	r2, [pc, #20]	; (8001c84 <EVAL_AUDIO_Play+0x68>)
 8001c70:	6013      	str	r3, [r2, #0]
  
  return 0;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000024 	.word	0x20000024
 8001c80:	20000028 	.word	0x20000028
 8001c84:	200003d4 	.word	0x200003d4

08001c88 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
#ifndef AUDIO_MAL_MODE_NORMAL
  uint16_t *pAddr = (uint16_t *)CurrentPos;
 8001c8e:	4b36      	ldr	r3, [pc, #216]	; (8001d68 <Audio_MAL_IRQHandler+0xe0>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	603b      	str	r3, [r7, #0]
  uint32_t Size = AudioRemSize;
 8001c94:	4b35      	ldr	r3, [pc, #212]	; (8001d6c <Audio_MAL_IRQHandler+0xe4>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	607b      	str	r3, [r7, #4]
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8001c9a:	4b35      	ldr	r3, [pc, #212]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b35      	ldr	r3, [pc, #212]	; (8001d74 <Audio_MAL_IRQHandler+0xec>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4610      	mov	r0, r2
 8001ca6:	f7fe fec7 	bl	8000a38 <DMA_GetFlagStatus>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00c      	beq.n	8001cca <Audio_MAL_IRQHandler+0x42>
    }
    
 #elif defined(AUDIO_MAL_MODE_CIRCULAR)
    /* Manage the remaining file size and new address offset: This function 
       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
    EVAL_AUDIO_TransferComplete_CallBack((uint32_t)pAddr, Size);    
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f000 ff03 	bl	8002ac0 <EVAL_AUDIO_TransferComplete_CallBack>
    
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);
 8001cba:	4b2d      	ldr	r3, [pc, #180]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	4b2d      	ldr	r3, [pc, #180]	; (8001d74 <Audio_MAL_IRQHandler+0xec>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	f7fe fef3 	bl	8000ab0 <DMA_ClearFlag>
  }
#endif /* AUDIO_MAL_DMA_IT_TC_EN */

#ifdef AUDIO_MAL_DMA_IT_HT_EN
  /* Half Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT) != RESET)
 8001cca:	4b29      	ldr	r3, [pc, #164]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	4b2a      	ldr	r3, [pc, #168]	; (8001d78 <Audio_MAL_IRQHandler+0xf0>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	f7fe feaf 	bl	8000a38 <DMA_GetFlagStatus>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d00c      	beq.n	8001cfa <Audio_MAL_IRQHandler+0x72>
  {
    /* Manage the remaining file size and new address offset: This function
       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */
    EVAL_AUDIO_HalfTransfer_CallBack((uint32_t)pAddr, Size);
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f000 fedd 	bl	8002aa4 <EVAL_AUDIO_HalfTransfer_CallBack>

    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT);
 8001cea:	4b21      	ldr	r3, [pc, #132]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	4b22      	ldr	r3, [pc, #136]	; (8001d78 <Audio_MAL_IRQHandler+0xf0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	f7fe fedb 	bl	8000ab0 <DMA_ClearFlag>
  }
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
  
#ifdef AUDIO_MAL_DMA_IT_TE_EN  
  /* FIFO Error interrupt */
  if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <Audio_MAL_IRQHandler+0xf4>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4619      	mov	r1, r3
 8001d04:	4610      	mov	r0, r2
 8001d06:	f7fe fe97 	bl	8000a38 <DMA_GetFlagStatus>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d115      	bne.n	8001d3c <Audio_MAL_IRQHandler+0xb4>
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
 8001d10:	4b17      	ldr	r3, [pc, #92]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <Audio_MAL_IRQHandler+0xf8>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	f7fe fe8c 	bl	8000a38 <DMA_GetFlagStatus>
 8001d20:	4603      	mov	r3, r0
  }
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
  
#ifdef AUDIO_MAL_DMA_IT_TE_EN  
  /* FIFO Error interrupt */
  if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10a      	bne.n	8001d3c <Audio_MAL_IRQHandler+0xb4>
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_DME) != RESET))
 8001d26:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <Audio_MAL_IRQHandler+0xfc>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4610      	mov	r0, r2
 8001d32:	f7fe fe81 	bl	8000a38 <DMA_GetFlagStatus>
 8001d36:	4603      	mov	r3, r0
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
  
#ifdef AUDIO_MAL_DMA_IT_TE_EN  
  /* FIFO Error interrupt */
  if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d010      	beq.n	8001d5e <Audio_MAL_IRQHandler+0xd6>
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_DME) != RESET))
    
  {
    /* Manage the error generated on DMA FIFO: This function 
       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
    EVAL_AUDIO_Error_CallBack((uint32_t*)&pAddr);    
 8001d3c:	463b      	mov	r3, r7
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f000 fed4 	bl	8002aec <EVAL_AUDIO_Error_CallBack>
    
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
 8001d44:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <Audio_MAL_IRQHandler+0xe8>)
 8001d46:	6818      	ldr	r0, [r3, #0]
 8001d48:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <Audio_MAL_IRQHandler+0xf4>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <Audio_MAL_IRQHandler+0xf8>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	431a      	orrs	r2, r3
 8001d52:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <Audio_MAL_IRQHandler+0xfc>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f7fe fea9 	bl	8000ab0 <DMA_ClearFlag>
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	200003d4 	.word	0x200003d4
 8001d6c:	20000028 	.word	0x20000028
 8001d70:	20000038 	.word	0x20000038
 8001d74:	20000044 	.word	0x20000044
 8001d78:	20000048 	.word	0x20000048
 8001d7c:	20000050 	.word	0x20000050
 8001d80:	2000004c 	.word	0x2000004c
 8001d84:	20000054 	.word	0x20000054

08001d88 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001d8c:	f7ff ff7c 	bl	8001c88 <Audio_MAL_IRQHandler>
}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001d98:	f7ff ff76 	bl	8001c88 <Audio_MAL_IRQHandler>
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8001da4:	2102      	movs	r1, #2
 8001da6:	480d      	ldr	r0, [pc, #52]	; (8001ddc <SPI3_IRQHandler+0x3c>)
 8001da8:	f7ff fd5a 	bl	8001860 <SPI_I2S_GetFlagStatus>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d011      	beq.n	8001dd6 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8001db2:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <SPI3_IRQHandler+0x40>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d106      	bne.n	8001dc8 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8001dba:	f000 fe8f 	bl	8002adc <EVAL_AUDIO_GetSampleCallBack>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	2004      	movs	r0, #4
 8001dc4:	f7fe fc9c 	bl	8000700 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8001dc8:	f000 fe88 	bl	8002adc <EVAL_AUDIO_GetSampleCallBack>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4802      	ldr	r0, [pc, #8]	; (8001ddc <SPI3_IRQHandler+0x3c>)
 8001dd2:	f7ff fcdf 	bl	8001794 <SPI_I2S_SendData>
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40003c00 	.word	0x40003c00
 8001de0:	20000030 	.word	0x20000030

08001de4 <Codec_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	603a      	str	r2, [r7, #0]
 8001dee:	80fb      	strh	r3, [r7, #6]
 8001df0:	460b      	mov	r3, r1
 8001df2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001df4:	2300      	movs	r3, #0
 8001df6:	60fb      	str	r3, [r7, #12]

  /* Configure the Codec related IOs */
  Codec_GPIO_Init();   
 8001df8:	f000 fb1a 	bl	8002430 <Codec_GPIO_Init>
  
  /* Reset the Codec Registers */
  Codec_Reset();
 8001dfc:	f000 f8e2 	bl	8001fc4 <Codec_Reset>

  /* Initialize the Control interface of the Audio Codec */
  Codec_CtrlInterface_Init();     
 8001e00:	f000 faa8 	bl	8002354 <Codec_CtrlInterface_Init>
  
  /* Keep Codec powered OFF */
  counter += Codec_WriteRegister(0x02, 0x01);  
 8001e04:	2101      	movs	r1, #1
 8001e06:	2002      	movs	r0, #2
 8001e08:	f000 f8f0 	bl	8001fec <Codec_WriteRegister>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	4413      	add	r3, r2
 8001e12:	60fb      	str	r3, [r7, #12]
      
  counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
 8001e14:	21af      	movs	r1, #175	; 0xaf
 8001e16:	2004      	movs	r0, #4
 8001e18:	f000 f8e8 	bl	8001fec <Codec_WriteRegister>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	4413      	add	r3, r2
 8001e22:	60fb      	str	r3, [r7, #12]
  OutputDev = 0xAF;
 8001e24:	4b43      	ldr	r3, [pc, #268]	; (8001f34 <Codec_Init+0x150>)
 8001e26:	22af      	movs	r2, #175	; 0xaf
 8001e28:	701a      	strb	r2, [r3, #0]
  
  /* Clock configuration: Auto detection */  
  counter += Codec_WriteRegister(0x05, 0x81);
 8001e2a:	2181      	movs	r1, #129	; 0x81
 8001e2c:	2005      	movs	r0, #5
 8001e2e:	f000 f8dd 	bl	8001fec <Codec_WriteRegister>
 8001e32:	4602      	mov	r2, r0
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	4413      	add	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += Codec_WriteRegister(0x06, CODEC_STANDARD);
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	2006      	movs	r0, #6
 8001e3e:	f000 f8d5 	bl	8001fec <Codec_WriteRegister>
 8001e42:	4602      	mov	r2, r0
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4413      	add	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
      
  /* Set the Master volume */
  Codec_VolumeCtrl(Volume);
 8001e4a:	797b      	ldrb	r3, [r7, #5]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f000 f87d 	bl	8001f4c <Codec_VolumeCtrl>
  
  if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8001e52:	4b39      	ldr	r3, [pc, #228]	; (8001f38 <Codec_Init+0x154>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d127      	bne.n	8001eaa <Codec_Init+0xc6>
  {
    /* Enable the PassThrough on AIN1A and AIN1B */
    counter += Codec_WriteRegister(0x08, 0x01);
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	2008      	movs	r0, #8
 8001e5e:	f000 f8c5 	bl	8001fec <Codec_WriteRegister>
 8001e62:	4602      	mov	r2, r0
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4413      	add	r3, r2
 8001e68:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x09, 0x01);
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	2009      	movs	r0, #9
 8001e6e:	f000 f8bd 	bl	8001fec <Codec_WriteRegister>
 8001e72:	4602      	mov	r2, r0
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4413      	add	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]
    
    /* Route the analog input to the HP line */
    counter += Codec_WriteRegister(0x0E, 0xC0);
 8001e7a:	21c0      	movs	r1, #192	; 0xc0
 8001e7c:	200e      	movs	r0, #14
 8001e7e:	f000 f8b5 	bl	8001fec <Codec_WriteRegister>
 8001e82:	4602      	mov	r2, r0
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4413      	add	r3, r2
 8001e88:	60fb      	str	r3, [r7, #12]
    
    /* Set the Passthough volume */
    counter += Codec_WriteRegister(0x14, 0x00);
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	2014      	movs	r0, #20
 8001e8e:	f000 f8ad 	bl	8001fec <Codec_WriteRegister>
 8001e92:	4602      	mov	r2, r0
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	4413      	add	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x15, 0x00);
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	2015      	movs	r0, #21
 8001e9e:	f000 f8a5 	bl	8001fec <Codec_WriteRegister>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]
  }

  /* Power on the Codec */
  counter += Codec_WriteRegister(0x02, 0x9E);  
 8001eaa:	219e      	movs	r1, #158	; 0x9e
 8001eac:	2002      	movs	r0, #2
 8001eae:	f000 f89d 	bl	8001fec <Codec_WriteRegister>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	60fb      	str	r3, [r7, #12]
      off the I2S peripheral MCLK clock (which is the operating clock for Codec).
      If this delay is not inserted, then the codec will not shut down properly and
      it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += Codec_WriteRegister(0x0A, 0x00);
 8001eba:	2100      	movs	r1, #0
 8001ebc:	200a      	movs	r0, #10
 8001ebe:	f000 f895 	bl	8001fec <Codec_WriteRegister>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
  if (CurrAudioInterface != AUDIO_INTERFACE_DAC)
 8001eca:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <Codec_Init+0x154>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d007      	beq.n	8001ee2 <Codec_Init+0xfe>
  {  
    /* Disable the digital soft ramp */
    counter += Codec_WriteRegister(0x0E, 0x04);
 8001ed2:	2104      	movs	r1, #4
 8001ed4:	200e      	movs	r0, #14
 8001ed6:	f000 f889 	bl	8001fec <Codec_WriteRegister>
 8001eda:	4602      	mov	r2, r0
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	4413      	add	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]
  }
  /* Disable the limiter attack level */
  counter += Codec_WriteRegister(0x27, 0x00);
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	2027      	movs	r0, #39	; 0x27
 8001ee6:	f000 f881 	bl	8001fec <Codec_WriteRegister>
 8001eea:	4602      	mov	r2, r0
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4413      	add	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
  /* Adjust Bass and Treble levels */
  counter += Codec_WriteRegister(0x1F, 0x0F);
 8001ef2:	210f      	movs	r1, #15
 8001ef4:	201f      	movs	r0, #31
 8001ef6:	f000 f879 	bl	8001fec <Codec_WriteRegister>
 8001efa:	4602      	mov	r2, r0
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4413      	add	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
  /* Adjust PCM volume level */
  counter += Codec_WriteRegister(0x1A, 0x0A);
 8001f02:	210a      	movs	r1, #10
 8001f04:	201a      	movs	r0, #26
 8001f06:	f000 f871 	bl	8001fec <Codec_WriteRegister>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]
  counter += Codec_WriteRegister(0x1B, 0x0A);
 8001f12:	210a      	movs	r1, #10
 8001f14:	201b      	movs	r0, #27
 8001f16:	f000 f869 	bl	8001fec <Codec_WriteRegister>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4413      	add	r3, r2
 8001f20:	60fb      	str	r3, [r7, #12]

  /* Configure the I2S peripheral */
  Codec_AudioInterface_Init(AudioFreq);  
 8001f22:	6838      	ldr	r0, [r7, #0]
 8001f24:	f000 fa42 	bl	80023ac <Codec_AudioInterface_Init>
  
  /* Return communication control value */
  return counter;  
 8001f28:	68fb      	ldr	r3, [r7, #12]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	200000b8 	.word	0x200000b8
 8001f38:	20000030 	.word	0x20000030

08001f3c <Codec_Play>:
  * @note   For this codec no Play options are required.
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_Play(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* 
     No actions required on Codec level for play command
     */  

  /* Return communication control value */
  return 0;  
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <Codec_VolumeCtrl>:
  * @param  Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_VolumeCtrl(uint8_t Volume)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
  uint32_t counter = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
  
  if (Volume > 0xE6)
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	2be6      	cmp	r3, #230	; 0xe6
 8001f5e:	d916      	bls.n	8001f8e <Codec_VolumeCtrl+0x42>
  {
    /* Set the Master volume */
    counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	3319      	adds	r3, #25
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	4619      	mov	r1, r3
 8001f68:	2020      	movs	r0, #32
 8001f6a:	f000 f83f 	bl	8001fec <Codec_WriteRegister>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4413      	add	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x21, Volume - 0xE7);     
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	3319      	adds	r3, #25
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	2021      	movs	r0, #33	; 0x21
 8001f80:	f000 f834 	bl	8001fec <Codec_WriteRegister>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	4413      	add	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	e015      	b.n	8001fba <Codec_VolumeCtrl+0x6e>
  }
  else
  {
    /* Set the Master volume */
    counter += Codec_WriteRegister(0x20, Volume + 0x19); 
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	3319      	adds	r3, #25
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	4619      	mov	r1, r3
 8001f96:	2020      	movs	r0, #32
 8001f98:	f000 f828 	bl	8001fec <Codec_WriteRegister>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x21, Volume + 0x19); 
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	3319      	adds	r3, #25
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	4619      	mov	r1, r3
 8001fac:	2021      	movs	r0, #33	; 0x21
 8001fae:	f000 f81d 	bl	8001fec <Codec_WriteRegister>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	60fb      	str	r3, [r7, #12]
  }

  return counter;  
 8001fba:	68fb      	ldr	r3, [r7, #12]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <Codec_Reset>:
  * @note   This function calls an external driver function: The IO Expander driver.
  * @param  None
  * @retval None
  */
static void Codec_Reset(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* Power Down the codec */
  GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_RESET);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2110      	movs	r1, #16
 8001fcc:	4806      	ldr	r0, [pc, #24]	; (8001fe8 <Codec_Reset+0x24>)
 8001fce:	f7fe fe99 	bl	8000d04 <GPIO_WriteBit>

  /* wait for a delay to insure registers erasing */
  Delay(CODEC_RESET_DELAY); 
 8001fd2:	f644 70ff 	movw	r0, #20479	; 0x4fff
 8001fd6:	f000 fabb 	bl	8002550 <Delay>
  
  /* Power on the codec */
  GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_SET);
 8001fda:	2201      	movs	r2, #1
 8001fdc:	2110      	movs	r1, #16
 8001fde:	4802      	ldr	r0, [pc, #8]	; (8001fe8 <Codec_Reset+0x24>)
 8001fe0:	f7fe fe90 	bl	8000d04 <GPIO_WriteBit>
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40020c00 	.word	0x40020c00

08001fec <Codec_WriteRegister>:
  * @param  RegisterAddr: The address (location) of the register to be written.
  * @param  RegisterValue: the Byte value to be written into destination register.
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	460a      	mov	r2, r1
 8001ff6:	71fb      	strb	r3, [r7, #7]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	71bb      	strb	r3, [r7, #6]
  uint32_t result = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8002000:	4b4c      	ldr	r3, [pc, #304]	; (8002134 <Codec_WriteRegister+0x148>)
 8002002:	f44f 1296 	mov.w	r2, #1228800	; 0x12c000
 8002006:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8002008:	e00a      	b.n	8002020 <Codec_WriteRegister+0x34>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 800200a:	4b4a      	ldr	r3, [pc, #296]	; (8002134 <Codec_WriteRegister+0x148>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	1e5a      	subs	r2, r3, #1
 8002010:	4948      	ldr	r1, [pc, #288]	; (8002134 <Codec_WriteRegister+0x148>)
 8002012:	600a      	str	r2, [r1, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d103      	bne.n	8002020 <Codec_WriteRegister+0x34>
 8002018:	f000 fd3c 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 800201c:	4603      	mov	r3, r0
 800201e:	e085      	b.n	800212c <Codec_WriteRegister+0x140>
{
  uint32_t result = 0;

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8002020:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002024:	4844      	ldr	r0, [pc, #272]	; (8002138 <Codec_WriteRegister+0x14c>)
 8002026:	f7ff f8b7 	bl	8001198 <I2C_GetFlagStatus>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1ec      	bne.n	800200a <Codec_WriteRegister+0x1e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8002030:	2101      	movs	r1, #1
 8002032:	4841      	ldr	r0, [pc, #260]	; (8002138 <Codec_WriteRegister+0x14c>)
 8002034:	f7fe ffe4 	bl	8001000 <I2C_GenerateSTART>

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002038:	4b3e      	ldr	r3, [pc, #248]	; (8002134 <Codec_WriteRegister+0x148>)
 800203a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800203e:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002040:	e00a      	b.n	8002058 <Codec_WriteRegister+0x6c>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002042:	4b3c      	ldr	r3, [pc, #240]	; (8002134 <Codec_WriteRegister+0x148>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	1e5a      	subs	r2, r3, #1
 8002048:	493a      	ldr	r1, [pc, #232]	; (8002134 <Codec_WriteRegister+0x148>)
 800204a:	600a      	str	r2, [r1, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d103      	bne.n	8002058 <Codec_WriteRegister+0x6c>
 8002050:	f000 fd20 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 8002054:	4603      	mov	r3, r0
 8002056:	e069      	b.n	800212c <Codec_WriteRegister+0x140>
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002058:	4938      	ldr	r1, [pc, #224]	; (800213c <Codec_WriteRegister+0x150>)
 800205a:	4837      	ldr	r0, [pc, #220]	; (8002138 <Codec_WriteRegister+0x14c>)
 800205c:	f7ff f86c 	bl	8001138 <I2C_CheckEvent>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d0ed      	beq.n	8002042 <Codec_WriteRegister+0x56>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 8002066:	2200      	movs	r2, #0
 8002068:	2194      	movs	r1, #148	; 0x94
 800206a:	4833      	ldr	r0, [pc, #204]	; (8002138 <Codec_WriteRegister+0x14c>)
 800206c:	f7ff f808 	bl	8001080 <I2C_Send7bitAddress>

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002070:	4b30      	ldr	r3, [pc, #192]	; (8002134 <Codec_WriteRegister+0x148>)
 8002072:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002076:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8002078:	e00a      	b.n	8002090 <Codec_WriteRegister+0xa4>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 800207a:	4b2e      	ldr	r3, [pc, #184]	; (8002134 <Codec_WriteRegister+0x148>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	1e5a      	subs	r2, r3, #1
 8002080:	492c      	ldr	r1, [pc, #176]	; (8002134 <Codec_WriteRegister+0x148>)
 8002082:	600a      	str	r2, [r1, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d103      	bne.n	8002090 <Codec_WriteRegister+0xa4>
 8002088:	f000 fd04 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 800208c:	4603      	mov	r3, r0
 800208e:	e04d      	b.n	800212c <Codec_WriteRegister+0x140>
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8002090:	492b      	ldr	r1, [pc, #172]	; (8002140 <Codec_WriteRegister+0x154>)
 8002092:	4829      	ldr	r0, [pc, #164]	; (8002138 <Codec_WriteRegister+0x14c>)
 8002094:	f7ff f850 	bl	8001138 <I2C_CheckEvent>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0ed      	beq.n	800207a <Codec_WriteRegister+0x8e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }

  /* Transmit the first address for write operation */
  I2C_SendData(CODEC_I2C, RegisterAddr);
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	4619      	mov	r1, r3
 80020a2:	4825      	ldr	r0, [pc, #148]	; (8002138 <Codec_WriteRegister+0x14c>)
 80020a4:	f7ff f82a 	bl	80010fc <I2C_SendData>

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 80020a8:	4b22      	ldr	r3, [pc, #136]	; (8002134 <Codec_WriteRegister+0x148>)
 80020aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020ae:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 80020b0:	e00a      	b.n	80020c8 <Codec_WriteRegister+0xdc>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 80020b2:	4b20      	ldr	r3, [pc, #128]	; (8002134 <Codec_WriteRegister+0x148>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	1e5a      	subs	r2, r3, #1
 80020b8:	491e      	ldr	r1, [pc, #120]	; (8002134 <Codec_WriteRegister+0x148>)
 80020ba:	600a      	str	r2, [r1, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d103      	bne.n	80020c8 <Codec_WriteRegister+0xdc>
 80020c0:	f000 fce8 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 80020c4:	4603      	mov	r3, r0
 80020c6:	e031      	b.n	800212c <Codec_WriteRegister+0x140>
  /* Transmit the first address for write operation */
  I2C_SendData(CODEC_I2C, RegisterAddr);

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 80020c8:	491e      	ldr	r1, [pc, #120]	; (8002144 <Codec_WriteRegister+0x158>)
 80020ca:	481b      	ldr	r0, [pc, #108]	; (8002138 <Codec_WriteRegister+0x14c>)
 80020cc:	f7ff f834 	bl	8001138 <I2C_CheckEvent>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0ed      	beq.n	80020b2 <Codec_WriteRegister+0xc6>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Prepare the register value to be sent */
  I2C_SendData(CODEC_I2C, RegisterValue);
 80020d6:	79bb      	ldrb	r3, [r7, #6]
 80020d8:	4619      	mov	r1, r3
 80020da:	4817      	ldr	r0, [pc, #92]	; (8002138 <Codec_WriteRegister+0x14c>)
 80020dc:	f7ff f80e 	bl	80010fc <I2C_SendData>
  
  /*!< Wait till all data have been physically transferred on the bus */
  CODECTimeout = CODEC_LONG_TIMEOUT;
 80020e0:	4b14      	ldr	r3, [pc, #80]	; (8002134 <Codec_WriteRegister+0x148>)
 80020e2:	f44f 1296 	mov.w	r2, #1228800	; 0x12c000
 80020e6:	601a      	str	r2, [r3, #0]
  while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 80020e8:	e008      	b.n	80020fc <Codec_WriteRegister+0x110>
  {
    if((CODECTimeout--) == 0) Codec_TIMEOUT_UserCallback();
 80020ea:	4b12      	ldr	r3, [pc, #72]	; (8002134 <Codec_WriteRegister+0x148>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	1e5a      	subs	r2, r3, #1
 80020f0:	4910      	ldr	r1, [pc, #64]	; (8002134 <Codec_WriteRegister+0x148>)
 80020f2:	600a      	str	r2, [r1, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <Codec_WriteRegister+0x110>
 80020f8:	f000 fccc 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
  /* Prepare the register value to be sent */
  I2C_SendData(CODEC_I2C, RegisterValue);
  
  /*!< Wait till all data have been physically transferred on the bus */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 80020fc:	4912      	ldr	r1, [pc, #72]	; (8002148 <Codec_WriteRegister+0x15c>)
 80020fe:	480e      	ldr	r0, [pc, #56]	; (8002138 <Codec_WriteRegister+0x14c>)
 8002100:	f7ff f84a 	bl	8001198 <I2C_GetFlagStatus>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d0ef      	beq.n	80020ea <Codec_WriteRegister+0xfe>
  {
    if((CODECTimeout--) == 0) Codec_TIMEOUT_UserCallback();
  }
  
  /* End the configuration sequence */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);  
 800210a:	2101      	movs	r1, #1
 800210c:	480a      	ldr	r0, [pc, #40]	; (8002138 <Codec_WriteRegister+0x14c>)
 800210e:	f7fe ff97 	bl	8001040 <I2C_GenerateSTOP>
  
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (Codec_ReadRegister(RegisterAddr) == RegisterValue)? 0:1;
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	4618      	mov	r0, r3
 8002116:	f000 f819 	bl	800214c <Codec_ReadRegister>
 800211a:	4602      	mov	r2, r0
 800211c:	79bb      	ldrb	r3, [r7, #6]
 800211e:	429a      	cmp	r2, r3
 8002120:	bf14      	ite	ne
 8002122:	2301      	movne	r3, #1
 8002124:	2300      	moveq	r3, #0
 8002126:	b2db      	uxtb	r3, r3
 8002128:	60fb      	str	r3, [r7, #12]
#endif /* VERIFY_WRITTENDATA */

  /* Return the verifying value: 0 (Passed) or 1 (Failed) */
  return result;  
 800212a:	68fb      	ldr	r3, [r7, #12]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	2000002c 	.word	0x2000002c
 8002138:	40005400 	.word	0x40005400
 800213c:	00030001 	.word	0x00030001
 8002140:	00070082 	.word	0x00070082
 8002144:	00070080 	.word	0x00070080
 8002148:	10000004 	.word	0x10000004

0800214c <Codec_ReadRegister>:
  * @param  RegisterAddr: Address of the register to be read.
  * @retval Value of the register to be read or dummy value if the communication
  *         fails.
  */
static uint32_t Codec_ReadRegister(uint8_t RegisterAddr)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
  uint32_t result = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
 800215a:	4b76      	ldr	r3, [pc, #472]	; (8002334 <Codec_ReadRegister+0x1e8>)
 800215c:	f44f 1296 	mov.w	r2, #1228800	; 0x12c000
 8002160:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8002162:	e00a      	b.n	800217a <Codec_ReadRegister+0x2e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002164:	4b73      	ldr	r3, [pc, #460]	; (8002334 <Codec_ReadRegister+0x1e8>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	1e5a      	subs	r2, r3, #1
 800216a:	4972      	ldr	r1, [pc, #456]	; (8002334 <Codec_ReadRegister+0x1e8>)
 800216c:	600a      	str	r2, [r1, #0]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d103      	bne.n	800217a <Codec_ReadRegister+0x2e>
 8002172:	f000 fc8f 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 8002176:	4603      	mov	r3, r0
 8002178:	e0d7      	b.n	800232a <Codec_ReadRegister+0x1de>
{
  uint32_t result = 0;

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 800217a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800217e:	486e      	ldr	r0, [pc, #440]	; (8002338 <Codec_ReadRegister+0x1ec>)
 8002180:	f7ff f80a 	bl	8001198 <I2C_GetFlagStatus>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1ec      	bne.n	8002164 <Codec_ReadRegister+0x18>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 800218a:	2101      	movs	r1, #1
 800218c:	486a      	ldr	r0, [pc, #424]	; (8002338 <Codec_ReadRegister+0x1ec>)
 800218e:	f7fe ff37 	bl	8001000 <I2C_GenerateSTART>

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002192:	4b68      	ldr	r3, [pc, #416]	; (8002334 <Codec_ReadRegister+0x1e8>)
 8002194:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002198:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 800219a:	e00a      	b.n	80021b2 <Codec_ReadRegister+0x66>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 800219c:	4b65      	ldr	r3, [pc, #404]	; (8002334 <Codec_ReadRegister+0x1e8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	1e5a      	subs	r2, r3, #1
 80021a2:	4964      	ldr	r1, [pc, #400]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80021a4:	600a      	str	r2, [r1, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d103      	bne.n	80021b2 <Codec_ReadRegister+0x66>
 80021aa:	f000 fc73 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 80021ae:	4603      	mov	r3, r0
 80021b0:	e0bb      	b.n	800232a <Codec_ReadRegister+0x1de>
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 80021b2:	4962      	ldr	r1, [pc, #392]	; (800233c <Codec_ReadRegister+0x1f0>)
 80021b4:	4860      	ldr	r0, [pc, #384]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80021b6:	f7fe ffbf 	bl	8001138 <I2C_CheckEvent>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0ed      	beq.n	800219c <Codec_ReadRegister+0x50>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 80021c0:	2200      	movs	r2, #0
 80021c2:	2194      	movs	r1, #148	; 0x94
 80021c4:	485c      	ldr	r0, [pc, #368]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80021c6:	f7fe ff5b 	bl	8001080 <I2C_Send7bitAddress>

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 80021ca:	4b5a      	ldr	r3, [pc, #360]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80021cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021d0:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 80021d2:	e00a      	b.n	80021ea <Codec_ReadRegister+0x9e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 80021d4:	4b57      	ldr	r3, [pc, #348]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	1e5a      	subs	r2, r3, #1
 80021da:	4956      	ldr	r1, [pc, #344]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80021dc:	600a      	str	r2, [r1, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d103      	bne.n	80021ea <Codec_ReadRegister+0x9e>
 80021e2:	f000 fc57 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 80021e6:	4603      	mov	r3, r0
 80021e8:	e09f      	b.n	800232a <Codec_ReadRegister+0x1de>
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 80021ea:	4955      	ldr	r1, [pc, #340]	; (8002340 <Codec_ReadRegister+0x1f4>)
 80021ec:	4852      	ldr	r0, [pc, #328]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80021ee:	f7fe ffa3 	bl	8001138 <I2C_CheckEvent>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d0ed      	beq.n	80021d4 <Codec_ReadRegister+0x88>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }

  /* Transmit the register address to be read */
  I2C_SendData(CODEC_I2C, RegisterAddr);
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	4619      	mov	r1, r3
 80021fc:	484e      	ldr	r0, [pc, #312]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80021fe:	f7fe ff7d 	bl	80010fc <I2C_SendData>

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002202:	4b4c      	ldr	r3, [pc, #304]	; (8002334 <Codec_ReadRegister+0x1e8>)
 8002204:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002208:	601a      	str	r2, [r3, #0]
  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 800220a:	e00a      	b.n	8002222 <Codec_ReadRegister+0xd6>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 800220c:	4b49      	ldr	r3, [pc, #292]	; (8002334 <Codec_ReadRegister+0x1e8>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	1e5a      	subs	r2, r3, #1
 8002212:	4948      	ldr	r1, [pc, #288]	; (8002334 <Codec_ReadRegister+0x1e8>)
 8002214:	600a      	str	r2, [r1, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d103      	bne.n	8002222 <Codec_ReadRegister+0xd6>
 800221a:	f000 fc3b 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 800221e:	4603      	mov	r3, r0
 8002220:	e083      	b.n	800232a <Codec_ReadRegister+0x1de>
  /* Transmit the register address to be read */
  I2C_SendData(CODEC_I2C, RegisterAddr);

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 8002222:	4948      	ldr	r1, [pc, #288]	; (8002344 <Codec_ReadRegister+0x1f8>)
 8002224:	4844      	ldr	r0, [pc, #272]	; (8002338 <Codec_ReadRegister+0x1ec>)
 8002226:	f7fe ffb7 	bl	8001198 <I2C_GetFlagStatus>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0ed      	beq.n	800220c <Codec_ReadRegister+0xc0>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /*!< Send START condition a second time */  
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8002230:	2101      	movs	r1, #1
 8002232:	4841      	ldr	r0, [pc, #260]	; (8002338 <Codec_ReadRegister+0x1ec>)
 8002234:	f7fe fee4 	bl	8001000 <I2C_GenerateSTART>
  
  /*!< Test on EV5 and clear it (cleared by reading SR1 then writing to DR) */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002238:	4b3e      	ldr	r3, [pc, #248]	; (8002334 <Codec_ReadRegister+0x1e8>)
 800223a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800223e:	601a      	str	r2, [r3, #0]
  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002240:	e00a      	b.n	8002258 <Codec_ReadRegister+0x10c>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002242:	4b3c      	ldr	r3, [pc, #240]	; (8002334 <Codec_ReadRegister+0x1e8>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	1e5a      	subs	r2, r3, #1
 8002248:	493a      	ldr	r1, [pc, #232]	; (8002334 <Codec_ReadRegister+0x1e8>)
 800224a:	600a      	str	r2, [r1, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d103      	bne.n	8002258 <Codec_ReadRegister+0x10c>
 8002250:	f000 fc20 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 8002254:	4603      	mov	r3, r0
 8002256:	e068      	b.n	800232a <Codec_ReadRegister+0x1de>
  /*!< Send START condition a second time */  
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
  
  /*!< Test on EV5 and clear it (cleared by reading SR1 then writing to DR) */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002258:	4938      	ldr	r1, [pc, #224]	; (800233c <Codec_ReadRegister+0x1f0>)
 800225a:	4837      	ldr	r0, [pc, #220]	; (8002338 <Codec_ReadRegister+0x1ec>)
 800225c:	f7fe ff6c 	bl	8001138 <I2C_CheckEvent>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0ed      	beq.n	8002242 <Codec_ReadRegister+0xf6>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  } 
  
  /*!< Send Codec address for read */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);  
 8002266:	2201      	movs	r2, #1
 8002268:	2194      	movs	r1, #148	; 0x94
 800226a:	4833      	ldr	r0, [pc, #204]	; (8002338 <Codec_ReadRegister+0x1ec>)
 800226c:	f7fe ff08 	bl	8001080 <I2C_Send7bitAddress>
  
  /* Wait on ADDR flag to be set (ADDR is still not cleared at this level */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002270:	4b30      	ldr	r3, [pc, #192]	; (8002334 <Codec_ReadRegister+0x1e8>)
 8002272:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002276:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 8002278:	e00a      	b.n	8002290 <Codec_ReadRegister+0x144>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 800227a:	4b2e      	ldr	r3, [pc, #184]	; (8002334 <Codec_ReadRegister+0x1e8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	1e5a      	subs	r2, r3, #1
 8002280:	492c      	ldr	r1, [pc, #176]	; (8002334 <Codec_ReadRegister+0x1e8>)
 8002282:	600a      	str	r2, [r1, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d103      	bne.n	8002290 <Codec_ReadRegister+0x144>
 8002288:	f000 fc04 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 800228c:	4603      	mov	r3, r0
 800228e:	e04c      	b.n	800232a <Codec_ReadRegister+0x1de>
  /*!< Send Codec address for read */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);  
  
  /* Wait on ADDR flag to be set (ADDR is still not cleared at this level */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 8002290:	492d      	ldr	r1, [pc, #180]	; (8002348 <Codec_ReadRegister+0x1fc>)
 8002292:	4829      	ldr	r0, [pc, #164]	; (8002338 <Codec_ReadRegister+0x1ec>)
 8002294:	f7fe ff80 	bl	8001198 <I2C_GetFlagStatus>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0ed      	beq.n	800227a <Codec_ReadRegister+0x12e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }     
  
  /*!< Disable Acknowledgment */
  I2C_AcknowledgeConfig(CODEC_I2C, DISABLE);   
 800229e:	2100      	movs	r1, #0
 80022a0:	4825      	ldr	r0, [pc, #148]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80022a2:	f7fe ff0b 	bl	80010bc <I2C_AcknowledgeConfig>
  
  /* Clear ADDR register by reading SR1 then SR2 register (SR1 has already been read) */
  (void)CODEC_I2C->SR2;
 80022a6:	4b24      	ldr	r3, [pc, #144]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80022a8:	8b1b      	ldrh	r3, [r3, #24]
  
  /*!< Send STOP Condition */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
 80022aa:	2101      	movs	r1, #1
 80022ac:	4822      	ldr	r0, [pc, #136]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80022ae:	f7fe fec7 	bl	8001040 <I2C_GenerateSTOP>
  
  /* Wait for the byte to be received */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 80022b2:	4b20      	ldr	r3, [pc, #128]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80022b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022b8:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 80022ba:	e00a      	b.n	80022d2 <Codec_ReadRegister+0x186>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 80022bc:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	1e5a      	subs	r2, r3, #1
 80022c2:	491c      	ldr	r1, [pc, #112]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80022c4:	600a      	str	r2, [r1, #0]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d103      	bne.n	80022d2 <Codec_ReadRegister+0x186>
 80022ca:	f000 fbe3 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 80022ce:	4603      	mov	r3, r0
 80022d0:	e02b      	b.n	800232a <Codec_ReadRegister+0x1de>
  /*!< Send STOP Condition */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
  
  /* Wait for the byte to be received */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 80022d2:	491e      	ldr	r1, [pc, #120]	; (800234c <Codec_ReadRegister+0x200>)
 80022d4:	4818      	ldr	r0, [pc, #96]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80022d6:	f7fe ff5f 	bl	8001198 <I2C_GetFlagStatus>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0ed      	beq.n	80022bc <Codec_ReadRegister+0x170>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /*!< Read the byte received from the Codec */
  result = I2C_ReceiveData(CODEC_I2C);
 80022e0:	4815      	ldr	r0, [pc, #84]	; (8002338 <Codec_ReadRegister+0x1ec>)
 80022e2:	f7fe ff1b 	bl	800111c <I2C_ReceiveData>
 80022e6:	4603      	mov	r3, r0
 80022e8:	60fb      	str	r3, [r7, #12]
  
  /* Wait to make sure that STOP flag has been cleared */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 80022ea:	4b12      	ldr	r3, [pc, #72]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80022ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022f0:	601a      	str	r2, [r3, #0]
  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 80022f2:	e00a      	b.n	800230a <Codec_ReadRegister+0x1be>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 80022f4:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	1e5a      	subs	r2, r3, #1
 80022fa:	490e      	ldr	r1, [pc, #56]	; (8002334 <Codec_ReadRegister+0x1e8>)
 80022fc:	600a      	str	r2, [r1, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d103      	bne.n	800230a <Codec_ReadRegister+0x1be>
 8002302:	f000 fbc7 	bl	8002a94 <Codec_TIMEOUT_UserCallback>
 8002306:	4603      	mov	r3, r0
 8002308:	e00f      	b.n	800232a <Codec_ReadRegister+0x1de>
  /*!< Read the byte received from the Codec */
  result = I2C_ReceiveData(CODEC_I2C);
  
  /* Wait to make sure that STOP flag has been cleared */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 800230a:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <Codec_ReadRegister+0x1ec>)
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1ed      	bne.n	80022f4 <Codec_ReadRegister+0x1a8>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }  
  
  /*!< Re-Enable Acknowledgment to be ready for another reception */
  I2C_AcknowledgeConfig(CODEC_I2C, ENABLE);  
 8002318:	2101      	movs	r1, #1
 800231a:	4807      	ldr	r0, [pc, #28]	; (8002338 <Codec_ReadRegister+0x1ec>)
 800231c:	f7fe fece 	bl	80010bc <I2C_AcknowledgeConfig>
  
  /* Clear AF flag for next communication */
  I2C_ClearFlag(CODEC_I2C, I2C_FLAG_AF); 
 8002320:	490b      	ldr	r1, [pc, #44]	; (8002350 <Codec_ReadRegister+0x204>)
 8002322:	4805      	ldr	r0, [pc, #20]	; (8002338 <Codec_ReadRegister+0x1ec>)
 8002324:	f7fe ff6c 	bl	8001200 <I2C_ClearFlag>
  
  /* Return the byte read from Codec */
  return result;
 8002328:	68fb      	ldr	r3, [r7, #12]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	2000002c 	.word	0x2000002c
 8002338:	40005400 	.word	0x40005400
 800233c:	00030001 	.word	0x00030001
 8002340:	00070082 	.word	0x00070082
 8002344:	10000004 	.word	0x10000004
 8002348:	10000002 	.word	0x10000002
 800234c:	10000040 	.word	0x10000040
 8002350:	10000400 	.word	0x10000400

08002354 <Codec_CtrlInterface_Init>:
  * @brief  Initializes the Audio Codec control interface (I2C).
  * @param  None
  * @retval None
  */
static void Codec_CtrlInterface_Init(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
  I2C_InitTypeDef I2C_InitStructure;
  
  /* Enable the CODEC_I2C peripheral clock */
  RCC_APB1PeriphClockCmd(CODEC_I2C_CLK, ENABLE);
 800235a:	2101      	movs	r1, #1
 800235c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002360:	f7ff f830 	bl	80013c4 <RCC_APB1PeriphClockCmd>
  
  /* CODEC_I2C peripheral configuration */
  I2C_DeInit(CODEC_I2C);
 8002364:	480f      	ldr	r0, [pc, #60]	; (80023a4 <Codec_CtrlInterface_Init+0x50>)
 8002366:	f7fe fd2f 	bl	8000dc8 <I2C_DeInit>
  I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 800236a:	2300      	movs	r3, #0
 800236c:	80bb      	strh	r3, [r7, #4]
  I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 800236e:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8002372:	80fb      	strh	r3, [r7, #6]
  I2C_InitStructure.I2C_OwnAddress1 = 0x33;
 8002374:	2333      	movs	r3, #51	; 0x33
 8002376:	813b      	strh	r3, [r7, #8]
  I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8002378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800237c:	817b      	strh	r3, [r7, #10]
  I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800237e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002382:	81bb      	strh	r3, [r7, #12]
  I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
 8002384:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <Codec_CtrlInterface_Init+0x54>)
 8002386:	603b      	str	r3, [r7, #0]
  /* Enable the I2C peripheral */
  I2C_Cmd(CODEC_I2C, ENABLE);  
 8002388:	2101      	movs	r1, #1
 800238a:	4806      	ldr	r0, [pc, #24]	; (80023a4 <Codec_CtrlInterface_Init+0x50>)
 800238c:	f7fe fe18 	bl	8000fc0 <I2C_Cmd>
  I2C_Init(CODEC_I2C, &I2C_InitStructure);
 8002390:	463b      	mov	r3, r7
 8002392:	4619      	mov	r1, r3
 8002394:	4803      	ldr	r0, [pc, #12]	; (80023a4 <Codec_CtrlInterface_Init+0x50>)
 8002396:	f7fe fd51 	bl	8000e3c <I2C_Init>
}
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40005400 	.word	0x40005400
 80023a8:	000186a0 	.word	0x000186a0

080023ac <Codec_AudioInterface_Init>:
  *         is already configured and ready to be used.    
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  * @retval None
  */
static void Codec_AudioInterface_Init(uint32_t AudioFreq)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	; 0x28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  I2S_InitTypeDef I2S_InitStructure;
  DAC_InitTypeDef  DAC_InitStructure;

  /* Enable the CODEC_I2S peripheral clock */
  RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, ENABLE);
 80023b4:	2101      	movs	r1, #1
 80023b6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80023ba:	f7ff f803 	bl	80013c4 <RCC_APB1PeriphClockCmd>
  
  /* CODEC_I2S peripheral configuration */
  SPI_I2S_DeInit(CODEC_I2S);
 80023be:	481a      	ldr	r0, [pc, #104]	; (8002428 <Codec_AudioInterface_Init+0x7c>)
 80023c0:	f7ff f880 	bl	80014c4 <SPI_I2S_DeInit>
  I2S_InitStructure.I2S_AudioFreq = AudioFreq;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	623b      	str	r3, [r7, #32]
  I2S_InitStructure.I2S_Standard = I2S_STANDARD;
 80023c8:	2300      	movs	r3, #0
 80023ca:	837b      	strh	r3, [r7, #26]
  I2S_InitStructure.I2S_DataFormat = I2S_DataFormat_16b;
 80023cc:	2300      	movs	r3, #0
 80023ce:	83bb      	strh	r3, [r7, #28]
  I2S_InitStructure.I2S_CPOL = I2S_CPOL_Low;
 80023d0:	2300      	movs	r3, #0
 80023d2:	84bb      	strh	r3, [r7, #36]	; 0x24
    I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
  }
  else
  {
#else
   I2S_InitStructure.I2S_Mode = I2S_Mode_MasterTx;
 80023d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023d8:	833b      	strh	r3, [r7, #24]
#endif
#ifdef DAC_USE_I2S_DMA
  }
#endif /* DAC_USE_I2S_DMA */
#ifdef CODEC_MCLK_ENABLED
  I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Enable;
 80023da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023de:	83fb      	strh	r3, [r7, #30]
#else
#error "No selection for the MCLK output has been defined !"
#endif /* CODEC_MCLK_ENABLED */
  
  /* Initialize the I2S peripheral with the structure above */
  I2S_Init(CODEC_I2S, &I2S_InitStructure);
 80023e0:	f107 0318 	add.w	r3, r7, #24
 80023e4:	4619      	mov	r1, r3
 80023e6:	4810      	ldr	r0, [pc, #64]	; (8002428 <Codec_AudioInterface_Init+0x7c>)
 80023e8:	f7ff f8da 	bl	80015a0 <I2S_Init>


  /* Configure the DAC interface */
  if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80023ec:	4b0f      	ldr	r3, [pc, #60]	; (800242c <Codec_AudioInterface_Init+0x80>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d114      	bne.n	800241e <Codec_AudioInterface_Init+0x72>
  {    
    /* DAC Periph clock enable */
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80023f4:	2101      	movs	r1, #1
 80023f6:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80023fa:	f7fe ffe3 	bl	80013c4 <RCC_APB1PeriphClockCmd>
    
    /* DAC channel1 Configuration */
    DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 80023fe:	2300      	movs	r3, #0
 8002400:	60bb      	str	r3, [r7, #8]
    DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
    DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
    DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	4619      	mov	r1, r3
 8002410:	2000      	movs	r0, #0
 8002412:	f7fe f91b 	bl	800064c <DAC_Init>
    
    /* Enable DAC Channel1 */
    DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);  
 8002416:	2101      	movs	r1, #1
 8002418:	2000      	movs	r0, #0
 800241a:	f7fe f94b 	bl	80006b4 <DAC_Cmd>
  }
  
  /* The I2S peripheral will be enabled only in the EVAL_AUDIO_Play() function 
       or by user functions if DMA mode not enabled */  
}
 800241e:	bf00      	nop
 8002420:	3728      	adds	r7, #40	; 0x28
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40003c00 	.word	0x40003c00
 800242c:	20000030 	.word	0x20000030

08002430 <Codec_GPIO_Init>:
  *        interfaces).
  * @param  None
  * @retval None
  */
static void Codec_GPIO_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable Reset GPIO Clock */
  RCC_AHB1PeriphClockCmd(AUDIO_RESET_GPIO_CLK,ENABLE);
 8002436:	2101      	movs	r1, #1
 8002438:	2008      	movs	r0, #8
 800243a:	f7fe ffa3 	bl	8001384 <RCC_AHB1PeriphClockCmd>
  
  /* Audio reset pin configuration -------------------------------------------------*/
  GPIO_InitStructure.GPIO_Pin = AUDIO_RESET_PIN; 
 800243e:	2310      	movs	r3, #16
 8002440:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002442:	2301      	movs	r3, #1
 8002444:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002446:	2302      	movs	r3, #2
 8002448:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800244a:	2300      	movs	r3, #0
 800244c:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
 8002452:	463b      	mov	r3, r7
 8002454:	4619      	mov	r1, r3
 8002456:	4839      	ldr	r0, [pc, #228]	; (800253c <Codec_GPIO_Init+0x10c>)
 8002458:	f7fe fb92 	bl	8000b80 <GPIO_Init>
  
  /* Enable I2S and I2C GPIO clocks */
  RCC_AHB1PeriphClockCmd(CODEC_I2C_GPIO_CLOCK | CODEC_I2S_GPIO_CLOCK, ENABLE);
 800245c:	2101      	movs	r1, #1
 800245e:	2007      	movs	r0, #7
 8002460:	f7fe ff90 	bl	8001384 <RCC_AHB1PeriphClockCmd>

  /* CODEC_I2C SCL and SDA pins configuration -------------------------------------*/
  GPIO_InitStructure.GPIO_Pin = CODEC_I2C_SCL_PIN | CODEC_I2C_SDA_PIN; 
 8002464:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002468:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800246a:	2302      	movs	r3, #2
 800246c:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800246e:	2302      	movs	r3, #2
 8002470:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8002472:	2301      	movs	r3, #1
 8002474:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(CODEC_I2C_GPIO, &GPIO_InitStructure);     
 800247a:	463b      	mov	r3, r7
 800247c:	4619      	mov	r1, r3
 800247e:	4830      	ldr	r0, [pc, #192]	; (8002540 <Codec_GPIO_Init+0x110>)
 8002480:	f7fe fb7e 	bl	8000b80 <GPIO_Init>
  /* Connect pins to I2C peripheral */
  GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SCL_PINSRC, CODEC_I2C_GPIO_AF);  
 8002484:	2204      	movs	r2, #4
 8002486:	2106      	movs	r1, #6
 8002488:	482d      	ldr	r0, [pc, #180]	; (8002540 <Codec_GPIO_Init+0x110>)
 800248a:	f7fe fc53 	bl	8000d34 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SDA_PINSRC, CODEC_I2C_GPIO_AF);  
 800248e:	2204      	movs	r2, #4
 8002490:	2109      	movs	r1, #9
 8002492:	482b      	ldr	r0, [pc, #172]	; (8002540 <Codec_GPIO_Init+0x110>)
 8002494:	f7fe fc4e 	bl	8000d34 <GPIO_PinAFConfig>

  /* CODEC_I2S pins configuration: WS, SCK and SD pins -----------------------------*/
  GPIO_InitStructure.GPIO_Pin = CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN; 
 8002498:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800249c:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800249e:	2302      	movs	r3, #2
 80024a0:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80024a2:	2302      	movs	r3, #2
 80024a4:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80024a6:	2300      	movs	r3, #0
 80024a8:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
 80024ae:	463b      	mov	r3, r7
 80024b0:	4619      	mov	r1, r3
 80024b2:	4824      	ldr	r0, [pc, #144]	; (8002544 <Codec_GPIO_Init+0x114>)
 80024b4:	f7fe fb64 	bl	8000b80 <GPIO_Init>
  
  /* Connect pins to I2S peripheral  */
  GPIO_PinAFConfig(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PINSRC, CODEC_I2S_GPIO_AF);  
 80024b8:	2206      	movs	r2, #6
 80024ba:	2104      	movs	r1, #4
 80024bc:	4822      	ldr	r0, [pc, #136]	; (8002548 <Codec_GPIO_Init+0x118>)
 80024be:	f7fe fc39 	bl	8000d34 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SCK_PINSRC, CODEC_I2S_GPIO_AF);
 80024c2:	2206      	movs	r2, #6
 80024c4:	210a      	movs	r1, #10
 80024c6:	481f      	ldr	r0, [pc, #124]	; (8002544 <Codec_GPIO_Init+0x114>)
 80024c8:	f7fe fc34 	bl	8000d34 <GPIO_PinAFConfig>

  if (CurrAudioInterface != AUDIO_INTERFACE_DAC) 
 80024cc:	4b1f      	ldr	r3, [pc, #124]	; (800254c <Codec_GPIO_Init+0x11c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d00c      	beq.n	80024ee <Codec_GPIO_Init+0xbe>
  {
    GPIO_InitStructure.GPIO_Pin = CODEC_I2S_WS_PIN ;
 80024d4:	2310      	movs	r3, #16
 80024d6:	603b      	str	r3, [r7, #0]
    GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 80024d8:	463b      	mov	r3, r7
 80024da:	4619      	mov	r1, r3
 80024dc:	481a      	ldr	r0, [pc, #104]	; (8002548 <Codec_GPIO_Init+0x118>)
 80024de:	f7fe fb4f 	bl	8000b80 <GPIO_Init>
    GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SD_PINSRC, CODEC_I2S_GPIO_AF);
 80024e2:	2206      	movs	r2, #6
 80024e4:	210c      	movs	r1, #12
 80024e6:	4817      	ldr	r0, [pc, #92]	; (8002544 <Codec_GPIO_Init+0x114>)
 80024e8:	f7fe fc24 	bl	8000d34 <GPIO_PinAFConfig>
 80024ec:	e00e      	b.n	800250c <Codec_GPIO_Init+0xdc>
  }
  else
  {
    /* GPIOA clock enable (to be used with DAC) */
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80024ee:	2101      	movs	r1, #1
 80024f0:	2001      	movs	r0, #1
 80024f2:	f7fe ff47 	bl	8001384 <RCC_AHB1PeriphClockCmd>
   
    /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 80024f6:	2310      	movs	r3, #16
 80024f8:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80024fa:	2303      	movs	r3, #3
 80024fc:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002502:	463b      	mov	r3, r7
 8002504:	4619      	mov	r1, r3
 8002506:	4810      	ldr	r0, [pc, #64]	; (8002548 <Codec_GPIO_Init+0x118>)
 8002508:	f7fe fb3a 	bl	8000b80 <GPIO_Init>
  }

#ifdef CODEC_MCLK_ENABLED
  /* CODEC_I2S pins configuration: MCK pin */
  GPIO_InitStructure.GPIO_Pin = CODEC_I2S_MCK_PIN; 
 800250c:	2380      	movs	r3, #128	; 0x80
 800250e:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002510:	2302      	movs	r3, #2
 8002512:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002514:	2302      	movs	r3, #2
 8002516:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002518:	2300      	movs	r3, #0
 800251a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure);   
 8002520:	463b      	mov	r3, r7
 8002522:	4619      	mov	r1, r3
 8002524:	4807      	ldr	r0, [pc, #28]	; (8002544 <Codec_GPIO_Init+0x114>)
 8002526:	f7fe fb2b 	bl	8000b80 <GPIO_Init>
  /* Connect pins to I2S peripheral  */
  GPIO_PinAFConfig(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PINSRC, CODEC_I2S_GPIO_AF); 
 800252a:	2206      	movs	r2, #6
 800252c:	2107      	movs	r1, #7
 800252e:	4805      	ldr	r0, [pc, #20]	; (8002544 <Codec_GPIO_Init+0x114>)
 8002530:	f7fe fc00 	bl	8000d34 <GPIO_PinAFConfig>
#endif /* CODEC_MCLK_ENABLED */ 
}
 8002534:	bf00      	nop
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40020c00 	.word	0x40020c00
 8002540:	40020400 	.word	0x40020400
 8002544:	40020800 	.word	0x40020800
 8002548:	40020000 	.word	0x40020000
 800254c:	20000030 	.word	0x20000030

08002550 <Delay>:
  * @param  nCount: specifies the delay time length.
  * @retval None
  */

static void Delay( __IO uint32_t nCount)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  for (; nCount != 0; nCount--);
 8002558:	e002      	b.n	8002560 <Delay+0x10>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3b01      	subs	r3, #1
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f9      	bne.n	800255a <Delay+0xa>
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop

08002574 <Audio_MAL_Init>:
  *         from Media to the I2S peripheral.
  * @param  None
  * @retval None
  */
static void Audio_MAL_Init(void)  
{ 
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
#else  
#if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_TE_EN)
  NVIC_InitTypeDef NVIC_InitStructure;
#endif

  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 800257a:	4b4a      	ldr	r3, [pc, #296]	; (80026a4 <Audio_MAL_Init+0x130>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d16e      	bne.n	8002660 <Audio_MAL_Init+0xec>
  {
    /* Enable the DMA clock */
    RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
 8002582:	4b49      	ldr	r3, [pc, #292]	; (80026a8 <Audio_MAL_Init+0x134>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2101      	movs	r1, #1
 8002588:	4618      	mov	r0, r3
 800258a:	f7fe fefb 	bl	8001384 <RCC_AHB1PeriphClockCmd>
    
    /* Configure the DMA Stream */
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 800258e:	4b47      	ldr	r3, [pc, #284]	; (80026ac <Audio_MAL_Init+0x138>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2100      	movs	r1, #0
 8002594:	4618      	mov	r0, r3
 8002596:	f7fe fa33 	bl	8000a00 <DMA_Cmd>
    DMA_DeInit(AUDIO_MAL_DMA_STREAM);
 800259a:	4b44      	ldr	r3, [pc, #272]	; (80026ac <Audio_MAL_Init+0x138>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fe f8ca 	bl	8000738 <DMA_DeInit>
    /* Set the parameters to be configured */
    DMA_InitStructure.DMA_Channel = AUDIO_MAL_DMA_CHANNEL;  
 80025a4:	4b42      	ldr	r3, [pc, #264]	; (80026b0 <Audio_MAL_Init+0x13c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a42      	ldr	r2, [pc, #264]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025aa:	6013      	str	r3, [r2, #0]
    DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
 80025ac:	4b42      	ldr	r3, [pc, #264]	; (80026b8 <Audio_MAL_Init+0x144>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a40      	ldr	r2, [pc, #256]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025b2:	6053      	str	r3, [r2, #4]
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)0;      /* This field will be configured in play function */
 80025b4:	4b3f      	ldr	r3, [pc, #252]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	609a      	str	r2, [r3, #8]
    DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 80025ba:	4b3e      	ldr	r3, [pc, #248]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025bc:	2240      	movs	r2, #64	; 0x40
 80025be:	60da      	str	r2, [r3, #12]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)0xFFFE;      /* This field will be configured in play function */
 80025c0:	4b3c      	ldr	r3, [pc, #240]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025c2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80025c6:	611a      	str	r2, [r3, #16]
    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80025c8:	4b3a      	ldr	r3, [pc, #232]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	615a      	str	r2, [r3, #20]
    DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80025ce:	4b39      	ldr	r3, [pc, #228]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025d4:	619a      	str	r2, [r3, #24]
    DMA_InitStructure.DMA_PeripheralDataSize = AUDIO_MAL_DMA_PERIPH_DATA_SIZE;
 80025d6:	4b37      	ldr	r3, [pc, #220]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025dc:	61da      	str	r2, [r3, #28]
    DMA_InitStructure.DMA_MemoryDataSize = AUDIO_MAL_DMA_MEM_DATA_SIZE; 
 80025de:	4b35      	ldr	r3, [pc, #212]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025e4:	621a      	str	r2, [r3, #32]
#ifdef AUDIO_MAL_MODE_NORMAL
    DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
#elif defined(AUDIO_MAL_MODE_CIRCULAR)
    DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 80025e6:	4b33      	ldr	r3, [pc, #204]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025ec:	625a      	str	r2, [r3, #36]	; 0x24
#else
#error "AUDIO_MAL_MODE_NORMAL or AUDIO_MAL_MODE_CIRCULAR should be selected !!"
#endif /* AUDIO_MAL_MODE_NORMAL */  
    DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 80025ee:	4b31      	ldr	r3, [pc, #196]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025f0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80025f4:	629a      	str	r2, [r3, #40]	; 0x28
    DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;         
 80025f6:	4b2f      	ldr	r3, [pc, #188]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	62da      	str	r2, [r3, #44]	; 0x2c
    DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 80025fc:	4b2d      	ldr	r3, [pc, #180]	; (80026b4 <Audio_MAL_Init+0x140>)
 80025fe:	2200      	movs	r2, #0
 8002600:	631a      	str	r2, [r3, #48]	; 0x30
    DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8002602:	4b2c      	ldr	r3, [pc, #176]	; (80026b4 <Audio_MAL_Init+0x140>)
 8002604:	2200      	movs	r2, #0
 8002606:	635a      	str	r2, [r3, #52]	; 0x34
    DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;  
 8002608:	4b2a      	ldr	r3, [pc, #168]	; (80026b4 <Audio_MAL_Init+0x140>)
 800260a:	2200      	movs	r2, #0
 800260c:	639a      	str	r2, [r3, #56]	; 0x38
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
 800260e:	4b27      	ldr	r3, [pc, #156]	; (80026ac <Audio_MAL_Init+0x138>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4928      	ldr	r1, [pc, #160]	; (80026b4 <Audio_MAL_Init+0x140>)
 8002614:	4618      	mov	r0, r3
 8002616:	f7fe f963 	bl	80008e0 <DMA_Init>
    
    /* Enable the selected DMA interrupts (selected in "stm32f4_discovery_eval_audio_codec.h" defines) */
#ifdef AUDIO_MAL_DMA_IT_TC_EN
    DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TC, ENABLE);
 800261a:	4b24      	ldr	r3, [pc, #144]	; (80026ac <Audio_MAL_Init+0x138>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2201      	movs	r2, #1
 8002620:	2110      	movs	r1, #16
 8002622:	4618      	mov	r0, r3
 8002624:	f7fe fa72 	bl	8000b0c <DMA_ITConfig>
#endif /* AUDIO_MAL_DMA_IT_TC_EN */
#ifdef AUDIO_MAL_DMA_IT_HT_EN
    DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_HT, ENABLE);
 8002628:	4b20      	ldr	r3, [pc, #128]	; (80026ac <Audio_MAL_Init+0x138>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2201      	movs	r2, #1
 800262e:	2108      	movs	r1, #8
 8002630:	4618      	mov	r0, r3
 8002632:	f7fe fa6b 	bl	8000b0c <DMA_ITConfig>
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
#ifdef AUDIO_MAL_DMA_IT_TE_EN
    DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TE | DMA_IT_FE | DMA_IT_DME, ENABLE);
 8002636:	4b1d      	ldr	r3, [pc, #116]	; (80026ac <Audio_MAL_Init+0x138>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2201      	movs	r2, #1
 800263c:	2186      	movs	r1, #134	; 0x86
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fa64 	bl	8000b0c <DMA_ITConfig>
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
    
#if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_TE_EN)
    /* I2S DMA IRQ Channel configuration */
    NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 8002644:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <Audio_MAL_Init+0x148>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 800264c:	2300      	movs	r3, #0
 800264e:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 8002650:	2300      	movs	r3, #0
 8002652:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002654:	2301      	movs	r3, #1
 8002656:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	4618      	mov	r0, r3
 800265c:	f7fd fdb4 	bl	80001c8 <NVIC_Init>
    NVIC_Init(&NVIC_InitStructure);
#endif 
  }
#endif /* DAC_USE_I2S_DMA */
  
  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 8002660:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <Audio_MAL_Init+0x130>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d105      	bne.n	8002674 <Audio_MAL_Init+0x100>
  {
    /* Enable the I2S DMA request */
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);  
 8002668:	2201      	movs	r2, #1
 800266a:	2102      	movs	r1, #2
 800266c:	4814      	ldr	r0, [pc, #80]	; (80026c0 <Audio_MAL_Init+0x14c>)
 800266e:	f7ff f8a1 	bl	80017b4 <SPI_I2S_DMACmd>
    /* Enable the I2S DMA request */
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Rx, ENABLE);   
#endif /* DAC_USE_I2S_DMA */
  }
#endif
}
 8002672:	e012      	b.n	800269a <Audio_MAL_Init+0x126>
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);  
  }
  else
  {
    /* Configure the STM32 DAC to geenrate audio analog signal */
    DAC_Config();
 8002674:	f000 f86c 	bl	8002750 <DAC_Config>
    
#ifndef DAC_USE_I2S_DMA
    /* Enable the I2S interrupt used to write into the DAC register */
    SPI_I2S_ITConfig(SPI3, SPI_I2S_IT_TXE, ENABLE);
 8002678:	2201      	movs	r2, #1
 800267a:	2171      	movs	r1, #113	; 0x71
 800267c:	4810      	ldr	r0, [pc, #64]	; (80026c0 <Audio_MAL_Init+0x14c>)
 800267e:	f7ff f8bd 	bl	80017fc <SPI_I2S_ITConfig>
    
    /* I2S DMA IRQ Channel configuration */
    NVIC_InitStructure.NVIC_IRQChannel = CODEC_I2S_IRQ;
 8002682:	2333      	movs	r3, #51	; 0x33
 8002684:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 8002686:	2300      	movs	r3, #0
 8002688:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 800268a:	2300      	movs	r3, #0
 800268c:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800268e:	2301      	movs	r3, #1
 8002690:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure); 
 8002692:	1d3b      	adds	r3, r7, #4
 8002694:	4618      	mov	r0, r3
 8002696:	f7fd fd97 	bl	80001c8 <NVIC_Init>
    /* Enable the I2S DMA request */
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Rx, ENABLE);   
#endif /* DAC_USE_I2S_DMA */
  }
#endif
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000030 	.word	0x20000030
 80026a8:	20000034 	.word	0x20000034
 80026ac:	20000038 	.word	0x20000038
 80026b0:	200000bc 	.word	0x200000bc
 80026b4:	20000414 	.word	0x20000414
 80026b8:	2000003c 	.word	0x2000003c
 80026bc:	20000040 	.word	0x20000040
 80026c0:	40003c00 	.word	0x40003c00

080026c4 <Audio_MAL_Play>:
  * @brief  Starts playing audio stream from the audio Media.
  * @param  None
  * @retval None
  */
void Audio_MAL_Play(uint32_t Addr, uint32_t Size)
{         
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 80026ce:	4b1c      	ldr	r3, [pc, #112]	; (8002740 <Audio_MAL_Play+0x7c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d112      	bne.n	80026fc <Audio_MAL_Play+0x38>
  {
    /* Configure the buffer address and size */
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 80026d6:	4a1b      	ldr	r2, [pc, #108]	; (8002744 <Audio_MAL_Play+0x80>)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6093      	str	r3, [r2, #8]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)Size;
 80026dc:	4a19      	ldr	r2, [pc, #100]	; (8002744 <Audio_MAL_Play+0x80>)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	6113      	str	r3, [r2, #16]
    
    /* Configure the DMA Stream with the new parameters */
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80026e2:	4b19      	ldr	r3, [pc, #100]	; (8002748 <Audio_MAL_Play+0x84>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4917      	ldr	r1, [pc, #92]	; (8002744 <Audio_MAL_Play+0x80>)
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fe f8f9 	bl	80008e0 <DMA_Init>
    
    /* Enable the I2S DMA Stream*/
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);   
 80026ee:	4b16      	ldr	r3, [pc, #88]	; (8002748 <Audio_MAL_Play+0x84>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2101      	movs	r1, #1
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7fe f983 	bl	8000a00 <DMA_Cmd>
 80026fa:	e011      	b.n	8002720 <Audio_MAL_Play+0x5c>
  }
#ifndef DAC_USE_I2S_DMA
  else
  {
    /* Configure the buffer address and size */
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 80026fc:	4a11      	ldr	r2, [pc, #68]	; (8002744 <Audio_MAL_Play+0x80>)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6093      	str	r3, [r2, #8]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)Size;
 8002702:	4a10      	ldr	r2, [pc, #64]	; (8002744 <Audio_MAL_Play+0x80>)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	6113      	str	r3, [r2, #16]
    
    /* Configure the DMA Stream with the new parameters */
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8002708:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <Audio_MAL_Play+0x84>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	490d      	ldr	r1, [pc, #52]	; (8002744 <Audio_MAL_Play+0x80>)
 800270e:	4618      	mov	r0, r3
 8002710:	f7fe f8e6 	bl	80008e0 <DMA_Init>
    
    /* Enable the I2S DMA Stream*/
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);
 8002714:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <Audio_MAL_Play+0x84>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2101      	movs	r1, #1
 800271a:	4618      	mov	r0, r3
 800271c:	f7fe f970 	bl	8000a00 <DMA_Cmd>
  }
#endif /* DAC_USE_I2S_DMA */
  
  /* If the I2S peripheral is still not enabled, enable it */
  if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 8002720:	4b0a      	ldr	r3, [pc, #40]	; (800274c <Audio_MAL_Play+0x88>)
 8002722:	8b9b      	ldrh	r3, [r3, #28]
 8002724:	b29b      	uxth	r3, r3
 8002726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800272a:	2b00      	cmp	r3, #0
 800272c:	d103      	bne.n	8002736 <Audio_MAL_Play+0x72>
  {
    I2S_Cmd(CODEC_I2S, ENABLE);
 800272e:	2101      	movs	r1, #1
 8002730:	4806      	ldr	r0, [pc, #24]	; (800274c <Audio_MAL_Play+0x88>)
 8002732:	f7ff f80f 	bl	8001754 <I2S_Cmd>
  }
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000030 	.word	0x20000030
 8002744:	20000414 	.word	0x20000414
 8002748:	20000038 	.word	0x20000038
 800274c:	40003c00 	.word	0x40003c00

08002750 <DAC_Config>:
  * @brief  DAC  Channel1 Configuration
  * @param  None
  * @retval None
  */
void DAC_Config(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
  DAC_InitTypeDef  DAC_InitStructure;
  GPIO_InitTypeDef GPIO_InitStructure;

  /* DMA1 clock and GPIOA clock enable (to be used with DAC) */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1 | RCC_AHB1Periph_GPIOA, ENABLE);
 8002756:	2101      	movs	r1, #1
 8002758:	4813      	ldr	r0, [pc, #76]	; (80027a8 <DAC_Config+0x58>)
 800275a:	f7fe fe13 	bl	8001384 <RCC_AHB1PeriphClockCmd>

  /* DAC Periph clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 800275e:	2101      	movs	r1, #1
 8002760:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002764:	f7fe fe2e 	bl	80013c4 <RCC_APB1PeriphClockCmd>

  /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8002768:	2310      	movs	r3, #16
 800276a:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 800276c:	2303      	movs	r3, #3
 800276e:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002774:	463b      	mov	r3, r7
 8002776:	4619      	mov	r1, r3
 8002778:	480c      	ldr	r0, [pc, #48]	; (80027ac <DAC_Config+0x5c>)
 800277a:	f7fe fa01 	bl	8000b80 <GPIO_Init>

  /* DAC channel1 Configuration */
  DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
  DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8002782:	2300      	movs	r3, #0
 8002784:	60fb      	str	r3, [r7, #12]
  DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8002786:	2300      	movs	r3, #0
 8002788:	617b      	str	r3, [r7, #20]
  DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 800278a:	f107 0308 	add.w	r3, r7, #8
 800278e:	4619      	mov	r1, r3
 8002790:	2000      	movs	r0, #0
 8002792:	f7fd ff5b 	bl	800064c <DAC_Init>

  /* Enable DAC Channel1 */
  DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);
 8002796:	2101      	movs	r1, #1
 8002798:	2000      	movs	r0, #0
 800279a:	f7fd ff8b 	bl	80006b4 <DAC_Cmd>
}
 800279e:	bf00      	nop
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	00200001 	.word	0x00200001
 80027ac:	40020000 	.word	0x40020000

080027b0 <init_adc>:
/*
 * Initializes the ADC to work in scan mode with 13 channels for pots
 * Uses DMA to transfer data and a timer to throttle the ADC conversion
 * The conversion cycle occurs every 75ms this function starts the timer.
 */
void init_adc(volatile uint16_t ADCBuffer[NUM_CHANNELS]){
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b0a2      	sub	sp, #136	; 0x88
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]




	/* Enable timer (timer runs at 13.3 Hz)*/
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80027b8:	2101      	movs	r1, #1
 80027ba:	2001      	movs	r0, #1
 80027bc:	f7fe fe02 	bl	80013c4 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructInit(&time_base_struct);
 80027c0:	f107 030c 	add.w	r3, r7, #12
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff f8d3 	bl	8001970 <TIM_TimeBaseStructInit>
	time_base_struct.TIM_ClockDivision = TIM_CKD_DIV1;
 80027ca:	2300      	movs	r3, #0
 80027cc:	82bb      	strh	r3, [r7, #20]
	time_base_struct.TIM_CounterMode = TIM_CounterMode_Up;
 80027ce:	2300      	movs	r3, #0
 80027d0:	81fb      	strh	r3, [r7, #14]
	time_base_struct.TIM_Period = myTIM2_PERIOD;
 80027d2:	f243 1338 	movw	r3, #12600	; 0x3138
 80027d6:	613b      	str	r3, [r7, #16]
	time_base_struct.TIM_Prescaler = myTIM2_PRESCALER;
 80027d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027dc:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM2, &time_base_struct);
 80027de:	f107 030c 	add.w	r3, r7, #12
 80027e2:	4619      	mov	r1, r3
 80027e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027e8:	f7ff f856 	bl	8001898 <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM2,TIM_TRGOSource_Update);
 80027ec:	2120      	movs	r1, #32
 80027ee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027f2:	f7ff f957 	bl	8001aa4 <TIM_SelectOutputTrigger>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80027f6:	2201      	movs	r2, #1
 80027f8:	2101      	movs	r1, #1
 80027fa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027fe:	f7ff f8f1 	bl	80019e4 <TIM_ITConfig>

	NVIC_Init_struct.NVIC_IRQChannel = TIM2_IRQn;
 8002802:	231c      	movs	r3, #28
 8002804:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	NVIC_Init_struct.NVIC_IRQChannelCmd = ENABLE;
 8002808:	2301      	movs	r3, #1
 800280a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	NVIC_Init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
 800280e:	230f      	movs	r3, #15
 8002810:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	NVIC_Init_struct.NVIC_IRQChannelSubPriority = 0x0F;
 8002814:	230f      	movs	r3, #15
 8002816:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	NVIC_Init(&NVIC_Init_struct);
 800281a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800281e:	4618      	mov	r0, r3
 8002820:	f7fd fcd2 	bl	80001c8 <NVIC_Init>

	/* Enable clock on DMA1 & GPIO's */
	/* Enable DMA2, thats where ADC peripheral is used */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8002824:	2101      	movs	r1, #1
 8002826:	2001      	movs	r0, #1
 8002828:	f7fe fdac 	bl	8001384 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 800282c:	2101      	movs	r1, #1
 800282e:	2002      	movs	r0, #2
 8002830:	f7fe fda8 	bl	8001384 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE);
 8002834:	2101      	movs	r1, #1
 8002836:	2004      	movs	r0, #4
 8002838:	f7fe fda4 	bl	8001384 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2,ENABLE);
 800283c:	2101      	movs	r1, #1
 800283e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002842:	f7fe fd9f 	bl	8001384 <RCC_AHB1PeriphClockCmd>
	//GPIO_Pin_3	LFO-Frequency
	//GPIO_Pin_4	VCO-Volume
	//GPIO_Pin_5	ENVELOPE-Attack
	//GPIO_Pin_6	ENVELOPE-decay
	//GPIO_Pin_7	ENVELOPE-Sustain
	GPIO_StructInit(&GPIO_InitStructure);
 8002846:	f107 0318 	add.w	r3, r7, #24
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe fa26 	bl	8000c9c <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 |GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 8002850:	23ff      	movs	r3, #255	; 0xff
 8002852:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AIN;
 8002854:	2303      	movs	r3, #3
 8002856:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002858:	2302      	movs	r3, #2
 800285a:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 800285c:	2300      	movs	r3, #0
 800285e:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002860:	f107 0318 	add.w	r3, r7, #24
 8002864:	4619      	mov	r1, r3
 8002866:	4859      	ldr	r0, [pc, #356]	; (80029cc <init_adc+0x21c>)
 8002868:	f7fe f98a 	bl	8000b80 <GPIO_Init>

	//B bank pins
	//GPIO_Pin_0	ENVELOPE-Release
	//GPIO_Pin_1	FILTER-FreqLow
	GPIO_StructInit(&GPIO_InitStructure);
 800286c:	f107 0318 	add.w	r3, r7, #24
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe fa13 	bl	8000c9c <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1;
 8002876:	2303      	movs	r3, #3
 8002878:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AIN;
 800287a:	2303      	movs	r3, #3
 800287c:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800287e:	2302      	movs	r3, #2
 8002880:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8002882:	2300      	movs	r3, #0
 8002884:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002886:	f107 0318 	add.w	r3, r7, #24
 800288a:	4619      	mov	r1, r3
 800288c:	4850      	ldr	r0, [pc, #320]	; (80029d0 <init_adc+0x220>)
 800288e:	f7fe f977 	bl	8000b80 <GPIO_Init>

	//C bank pins//GPIO_Pin_0	FILTER-FreqHigh
	//GPIO_Pin_1	FILTER-FreqResonance
	//GPIO_Pin_4	FILTER-FreqGain
	GPIO_StructInit(&GPIO_InitStructure);
 8002892:	f107 0318 	add.w	r3, r7, #24
 8002896:	4618      	mov	r0, r3
 8002898:	f7fe fa00 	bl	8000c9c <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4;
 800289c:	2313      	movs	r3, #19
 800289e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AIN;
 80028a0:	2303      	movs	r3, #3
 80028a2:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80028a4:	2302      	movs	r3, #2
 80028a6:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80028ac:	f107 0318 	add.w	r3, r7, #24
 80028b0:	4619      	mov	r1, r3
 80028b2:	4848      	ldr	r0, [pc, #288]	; (80029d4 <init_adc+0x224>)
 80028b4:	f7fe f964 	bl	8000b80 <GPIO_Init>


	/*  Initialise DMA */
	DMA_StructInit(&DMA_Init_struct);							// reset struct
 80028b8:	f107 0320 	add.w	r3, r7, #32
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fe f867 	bl	8000990 <DMA_StructInit>

	/* config of DMA */
	DMA_Init_struct.DMA_Channel = DMA_Channel_0; 				/* See Tab 43 */
 80028c2:	2300      	movs	r3, #0
 80028c4:	623b      	str	r3, [r7, #32]
	DMA_Init_struct.DMA_BufferSize = NUM_CHANNELS;				/*  13adc channels */
 80028c6:	2301      	movs	r3, #1
 80028c8:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_Init_struct.DMA_DIR = DMA_DIR_PeripheralToMemory; 		/* ADC to mem */
 80028ca:	2300      	movs	r3, #0
 80028cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_Init_struct.DMA_FIFOMode = DMA_FIFOMode_Disable; 		/* no FIFO */
 80028ce:	2300      	movs	r3, #0
 80028d0:	64fb      	str	r3, [r7, #76]	; 0x4c
	DMA_Init_struct.DMA_FIFOThreshold = 0;
 80028d2:	2300      	movs	r3, #0
 80028d4:	653b      	str	r3, [r7, #80]	; 0x50
	DMA_Init_struct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80028d6:	2300      	movs	r3, #0
 80028d8:	657b      	str	r3, [r7, #84]	; 0x54
	DMA_Init_struct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80028da:	2300      	movs	r3, #0
 80028dc:	65bb      	str	r3, [r7, #88]	; 0x58
	DMA_Init_struct.DMA_Mode = DMA_Mode_Circular; 				/* circular buffer */
 80028de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028e2:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_Init_struct.DMA_Priority = DMA_Priority_High; 			/* high priority */
 80028e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028e8:	64bb      	str	r3, [r7, #72]	; 0x48
	DMA_Init_struct.DMA_Memory0BaseAddr = (uint32_t)ADCBuffer; 	/* target addr */
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_Init_struct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; /* 16 bit */
 80028ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028f2:	643b      	str	r3, [r7, #64]	; 0x40
	DMA_Init_struct.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR;
 80028f4:	4b38      	ldr	r3, [pc, #224]	; (80029d8 <init_adc+0x228>)
 80028f6:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_Init_struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 80028f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028fc:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_Init_struct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80028fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002902:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_Init_struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002904:	2300      	movs	r3, #0
 8002906:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_Init(DMA2_Stream0, &DMA_Init_struct); 					/* See Table 43 for mapping */
 8002908:	f107 0320 	add.w	r3, r7, #32
 800290c:	4619      	mov	r1, r3
 800290e:	4833      	ldr	r0, [pc, #204]	; (80029dc <init_adc+0x22c>)
 8002910:	f7fd ffe6 	bl	80008e0 <DMA_Init>
	DMA_Cmd(DMA2_Stream0, ENABLE);
 8002914:	2101      	movs	r1, #1
 8002916:	4831      	ldr	r0, [pc, #196]	; (80029dc <init_adc+0x22c>)
 8002918:	f7fe f872 	bl	8000a00 <DMA_Cmd>

	/*Initialize ADC*/
	ADC_StructInit(&adc_init_struct);						//populates structs with reset defaults
 800291c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002920:	4618      	mov	r0, r3
 8002922:	f7fd fd17 	bl	8000354 <ADC_StructInit>
	ADC_CommonStructInit(&adc_com_init_struct);
 8002926:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800292a:	4618      	mov	r0, r3
 800292c:	f7fd fd5a 	bl	80003e4 <ADC_CommonStructInit>
	ADC_Cmd(ADC1, DISABLE);
 8002930:	2100      	movs	r1, #0
 8002932:	482b      	ldr	r0, [pc, #172]	; (80029e0 <init_adc+0x230>)
 8002934:	f7fd fd6c 	bl	8000410 <ADC_Cmd>
	ADC_DeInit();
 8002938:	f7fd fca8 	bl	800028c <ADC_DeInit>

	/* init ADC clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800293c:	2101      	movs	r1, #1
 800293e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002942:	f7fe fd5f 	bl	8001404 <RCC_APB2PeriphClockCmd>

	/*Initialize Common ADC */
	adc_com_init_struct.ADC_Mode = ADC_Mode_Independent;
 8002946:	2300      	movs	r3, #0
 8002948:	663b      	str	r3, [r7, #96]	; 0x60
	adc_com_init_struct.ADC_Prescaler = ADC_Prescaler_Div2;
 800294a:	2300      	movs	r3, #0
 800294c:	667b      	str	r3, [r7, #100]	; 0x64
	adc_com_init_struct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 800294e:	2300      	movs	r3, #0
 8002950:	66bb      	str	r3, [r7, #104]	; 0x68
	adc_com_init_struct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_20Cycles;
 8002952:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002956:	66fb      	str	r3, [r7, #108]	; 0x6c
	ADC_CommonInit(&adc_com_init_struct);
 8002958:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800295c:	4618      	mov	r0, r3
 800295e:	f7fd fd19 	bl	8000394 <ADC_CommonInit>

	/* Initialize ADC1 */
	adc_init_struct.ADC_Resolution = ADC_Resolution_12b;
 8002962:	2300      	movs	r3, #0
 8002964:	673b      	str	r3, [r7, #112]	; 0x70
	adc_init_struct.ADC_ScanConvMode = ENABLE;
 8002966:	2301      	movs	r3, #1
 8002968:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	adc_init_struct.ADC_ContinuousConvMode = DISABLE;
 800296c:	2300      	movs	r3, #0
 800296e:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	adc_init_struct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8002972:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002976:	67bb      	str	r3, [r7, #120]	; 0x78
	adc_init_struct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_TRGO;
 8002978:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 800297c:	67fb      	str	r3, [r7, #124]	; 0x7c
	adc_init_struct.ADC_DataAlign = ADC_DataAlign_Right;
 800297e:	2300      	movs	r3, #0
 8002980:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	adc_init_struct.ADC_NbrOfConversion = NUM_CHANNELS; /* 5 channels in total */
 8002984:	2301      	movs	r3, #1
 8002986:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
	ADC_Init(ADC1, &adc_init_struct);
 800298a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800298e:	4619      	mov	r1, r3
 8002990:	4813      	ldr	r0, [pc, #76]	; (80029e0 <init_adc+0x230>)
 8002992:	f7fd fc89 	bl	80002a8 <ADC_Init>

	/* Configure channels */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_480Cycles);		//VFO-Amplitude
 8002996:	2307      	movs	r3, #7
 8002998:	2201      	movs	r2, #1
 800299a:	2100      	movs	r1, #0
 800299c:	4810      	ldr	r0, [pc, #64]	; (80029e0 <init_adc+0x230>)
 800299e:	f7fd fd53 	bl	8000448 <ADC_RegularChannelConfig>
//	ADC_RegularChannelConfig(ADC1, ADC_Channel_11, 12, ADC_SampleTime_480Cycles);	//FILTER-FreqResonance
//	ADC_RegularChannelConfig(ADC1, ADC_Channel_14, 13, ADC_SampleTime_480Cycles);	//FILTER-FreqGain


	/* Enable ADC1 DMA */
	ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);			//enables DMA request after all adc conversions
 80029a2:	2101      	movs	r1, #1
 80029a4:	480e      	ldr	r0, [pc, #56]	; (80029e0 <init_adc+0x230>)
 80029a6:	f7fd fe35 	bl	8000614 <ADC_DMARequestAfterLastTransferCmd>
	ADC_DMACmd(ADC1, ENABLE);
 80029aa:	2101      	movs	r1, #1
 80029ac:	480c      	ldr	r0, [pc, #48]	; (80029e0 <init_adc+0x230>)
 80029ae:	f7fd fe15 	bl	80005dc <ADC_DMACmd>

	/* Enable ADC1 **************************************************************/
	ADC_Cmd(ADC1, ENABLE);
 80029b2:	2101      	movs	r1, #1
 80029b4:	480a      	ldr	r0, [pc, #40]	; (80029e0 <init_adc+0x230>)
 80029b6:	f7fd fd2b 	bl	8000410 <ADC_Cmd>


	TIM_Cmd(TIM2, ENABLE);		//This could be dine in the main however gonna leave it here
 80029ba:	2101      	movs	r1, #1
 80029bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029c0:	f7fe fff0 	bl	80019a4 <TIM_Cmd>


}
 80029c4:	bf00      	nop
 80029c6:	3788      	adds	r7, #136	; 0x88
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40020000 	.word	0x40020000
 80029d0:	40020400 	.word	0x40020400
 80029d4:	40020800 	.word	0x40020800
 80029d8:	4001204c 	.word	0x4001204c
 80029dc:	40026410 	.word	0x40026410
 80029e0:	40012000 	.word	0x40012000

080029e4 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
	int i = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	607b      	str	r3, [r7, #4]

	// extern wav_vco;

  // ADC
  uint16_t vfo_amp = ADCBuffer[0];
 80029ee:	4b25      	ldr	r3, [pc, #148]	; (8002a84 <main+0xa0>)
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	807b      	strh	r3, [r7, #2]
  *  SCB->VTOR register.  
  *  E.g.  SCB->VTOR = 0x20000000;  
  */

   /* Initialize LEDS */
   STM_EVAL_LEDInit(LED3); // orange LED		// From Horrorophone
 80029f4:	2001      	movs	r0, #1
 80029f6:	f7ff f871 	bl	8001adc <STM_EVAL_LEDInit>
   STM_EVAL_LEDInit(LED4); // green LED			// From Horrorophone
 80029fa:	2000      	movs	r0, #0
 80029fc:	f7ff f86e 	bl	8001adc <STM_EVAL_LEDInit>
   STM_EVAL_LEDInit(LED5); // red LED			// From Horrorophone
 8002a00:	2002      	movs	r0, #2
 8002a02:	f7ff f86b 	bl	8001adc <STM_EVAL_LEDInit>
   STM_EVAL_LEDInit(LED6); // blue LED			// From Horrorophone
 8002a06:	2003      	movs	r0, #3
 8002a08:	f7ff f868 	bl	8001adc <STM_EVAL_LEDInit>

   /* Green Led On: start of application */
   STM_EVAL_LEDOn(LED4);						// From Horrorophone
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	f7ff f893 	bl	8001b38 <STM_EVAL_LEDOn>
    /*  - Configure ADC3 Channel12                                              */
   // For Audio
   // ADC3_CH12_DMA_Config();

    // John's
 init_adc(ADCBuffer);						//initialize ADC, do this last because it starts the timer
 8002a12:	481c      	ldr	r0, [pc, #112]	; (8002a84 <main+0xa0>)
 8002a14:	f7ff fecc 	bl	80027b0 <init_adc>

	/* Initialize User Button */
	// STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_GPIO);		// From Horrorophone


	EVAL_AUDIO_Init( OUTPUT_DEVICE_AUTO, VOL, SAMPLERATE);
 8002a18:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002a1c:	2150      	movs	r1, #80	; 0x50
 8002a1e:	2004      	movs	r0, #4
 8002a20:	f7ff f8d0 	bl	8001bc4 <EVAL_AUDIO_Init>
	EVAL_AUDIO_Play(buffer_output, BUFF_LEN);
 8002a24:	2140      	movs	r1, #64	; 0x40
 8002a26:	4818      	ldr	r0, [pc, #96]	; (8002a88 <main+0xa4>)
 8002a28:	f7ff f8f8 	bl	8001c1c <EVAL_AUDIO_Play>

  /* Infinite loop */
  while (1)
  {
	i++;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	607b      	str	r3, [r7, #4]

	vfo_amp = ADCBuffer[0];
 8002a32:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <main+0xa0>)
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	807b      	strh	r3, [r7, #2]

	// From Horrorophone
    if (STM_EVAL_PBGetState(BUTTON_USER) && (state == OFF))
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f7ff f8ad 	bl	8001b98 <STM_EVAL_PBGetState>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00e      	beq.n	8002a62 <main+0x7e>
 8002a44:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <main+0xa8>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10a      	bne.n	8002a62 <main+0x7e>
    {
      state = ON;			// From Horrorophone
 8002a4c:	4b0f      	ldr	r3, [pc, #60]	; (8002a8c <main+0xa8>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	701a      	strb	r2, [r3, #0]
      STM_EVAL_LEDOn(LED6); // blue LED ON	// From Horrorophone
 8002a52:	2003      	movs	r0, #3
 8002a54:	f7ff f870 	bl	8001b38 <STM_EVAL_LEDOn>
      pass = 0.5f;			// From Horrorophone
 8002a58:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <main+0xac>)
 8002a5a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e00f      	b.n	8002a82 <main+0x9e>

      // freq_lfo =   ( (float32_t)( ADC3ConvertedValue & 0xffb )/10);
    }
    else
    {
      if (! STM_EVAL_PBGetState(BUTTON_USER))
 8002a62:	2000      	movs	r0, #0
 8002a64:	f7ff f898 	bl	8001b98 <STM_EVAL_PBGetState>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1de      	bne.n	8002a2c <main+0x48>
      {
        STM_EVAL_LEDOff(LED6); // blue LED OFF
 8002a6e:	2003      	movs	r0, #3
 8002a70:	f7ff f87a 	bl	8001b68 <STM_EVAL_LEDOff>
        pass = 0.0f;		// From Horrorophone
 8002a74:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <main+0xac>)
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
        state = OFF;		// From Horrorophone
 8002a7c:	4b03      	ldr	r3, [pc, #12]	; (8002a8c <main+0xa8>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	701a      	strb	r2, [r3, #0]
      }
    }

  }
 8002a82:	e7d3      	b.n	8002a2c <main+0x48>
 8002a84:	20000454 	.word	0x20000454
 8002a88:	20000244 	.word	0x20000244
 8002a8c:	200000c0 	.word	0x200000c0
 8002a90:	20000058 	.word	0x20000058

08002a94 <Codec_TIMEOUT_UserCallback>:
  * @brief  Basic management of the timeout situation.
  * @param  None
  * @retval None
  */
uint32_t Codec_TIMEOUT_UserCallback(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
	STM_EVAL_LEDOn(LED5); /*  alert : red LED !  */
 8002a98:	2002      	movs	r0, #2
 8002a9a:	f7ff f84d 	bl	8001b38 <STM_EVAL_LEDOn>
	return (0);
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <EVAL_AUDIO_HalfTransfer_CallBack>:
* @brief  Manages the DMA Half Transfer complete interrupt.
* @param  None
* @retval None
*/
void EVAL_AUDIO_HalfTransfer_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
	the new data to the first half of buffer while DMA is transferring data from
	the second half. And when Transfer complete occurs, load the second half of
	the buffer while the DMA is transferring from the first half ...
	 */

	generate_waveforms(0, BUFF_LEN_DIV2);
 8002aae:	2120      	movs	r1, #32
 8002ab0:	2000      	movs	r0, #0
 8002ab2:	f000 f827 	bl	8002b04 <generate_waveforms>
	return;
 8002ab6:	bf00      	nop
}
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop

08002ac0 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
	generate_waveforms(BUFF_LEN_DIV2, BUFF_LEN);
 8002aca:	2140      	movs	r1, #64	; 0x40
 8002acc:	2020      	movs	r0, #32
 8002ace:	f000 f819 	bl	8002b04 <generate_waveforms>
	return;
 8002ad2:	bf00      	nop
}
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop

08002adc <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */

  // return -1;
	return 0;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <EVAL_AUDIO_Error_CallBack>:

void EVAL_AUDIO_Error_CallBack(void* pData)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
	STM_EVAL_LEDOn(LED3);
 8002af4:	2001      	movs	r0, #1
 8002af6:	f7ff f81f 	bl	8001b38 <STM_EVAL_LEDOn>
}
 8002afa:	bf00      	nop
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop

08002b04 <generate_waveforms>:


// For first half of buffer, start = 0; end = buff_len/2
// For second half, start = buff_len/2; end = buff_len
void generate_waveforms(uint16_t start, uint16_t end)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b08b      	sub	sp, #44	; 0x2c
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	460a      	mov	r2, r1
 8002b0e:	80fb      	strh	r3, [r7, #6]
 8002b10:	4613      	mov	r3, r2
 8002b12:	80bb      	strh	r3, [r7, #4]

	// Odd frequencies cause beating.
	// if (freq_vco % 2) { /* x is odd */  freq_vco +=1; }
	// if (freq_lfo % 2) { /* x is odd */  freq_lfo +=1; }

	volatile int i = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
	// freq_vco = 2 * ADC3ConvertedValue;

	// TODO: test this.
	// freq_lfo =   ( (float32_t)( ADC3ConvertedValue & 0xffb )/10);

	volatile float32_t angle_vco = freq_vco*PI/SAMPLERATE;
 8002b18:	4b9d      	ldr	r3, [pc, #628]	; (8002d90 <generate_waveforms+0x28c>)
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	ee07 3a90 	vmov	s15, r3
 8002b22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b26:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002d94 <generate_waveforms+0x290>
 8002b2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b2e:	eddf 6a9a 	vldr	s13, [pc, #616]	; 8002d98 <generate_waveforms+0x294>
 8002b32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b36:	edc7 7a08 	vstr	s15, [r7, #32]
	volatile float32_t angle_lfo = freq_lfo*PI/SAMPLERATE;
 8002b3a:	4b98      	ldr	r3, [pc, #608]	; (8002d9c <generate_waveforms+0x298>)
 8002b3c:	edd3 7a00 	vldr	s15, [r3]
 8002b40:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8002d94 <generate_waveforms+0x290>
 8002b44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b48:	eddf 6a93 	vldr	s13, [pc, #588]	; 8002d98 <generate_waveforms+0x294>
 8002b4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b50:	edc7 7a07 	vstr	s15, [r7, #28]

	// For square
	// Fill buffer from 0 to BUFF_LEN/2
	volatile uint32_t samples_half_cycle_vco = SAMPLERATE/freq_vco;
 8002b54:	4b8e      	ldr	r3, [pc, #568]	; (8002d90 <generate_waveforms+0x28c>)
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8002b60:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
	volatile uint32_t samples_cycle_vco = 2*samples_half_cycle_vco;
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	617b      	str	r3, [r7, #20]

	volatile uint32_t samples_half_cycle_lfo = SAMPLERATE/freq_lfo;
 8002b6c:	4b8b      	ldr	r3, [pc, #556]	; (8002d9c <generate_waveforms+0x298>)
 8002b6e:	ed93 7a00 	vldr	s14, [r3]
 8002b72:	eddf 6a89 	vldr	s13, [pc, #548]	; 8002d98 <generate_waveforms+0x294>
 8002b76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b7e:	ee17 3a90 	vmov	r3, s15
 8002b82:	613b      	str	r3, [r7, #16]
	volatile uint32_t samples_cycle_lfo = 2*samples_half_cycle_lfo;
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
	// memset(buffer_vco, 0, sizeof(buffer_vco));
	// memset(buffer_output, 0, sizeof(buffer_output));

	// Sine VCO
	// TODO: to save cpu cycles, consider calculating one cycle of the sine wave and then copying it into the rest of the buffer.
	if(wav_vco == WAVE_SINE && mod_type != MOD_FM)
 8002b8a:	4b85      	ldr	r3, [pc, #532]	; (8002da0 <generate_waveforms+0x29c>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d137      	bne.n	8002c02 <generate_waveforms+0xfe>
 8002b92:	4b84      	ldr	r3, [pc, #528]	; (8002da4 <generate_waveforms+0x2a0>)
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d033      	beq.n	8002c02 <generate_waveforms+0xfe>
	{
		for(i = start; i < end; i++)
 8002b9a:	88fb      	ldrh	r3, [r7, #6]
 8002b9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b9e:	e02b      	b.n	8002bf8 <generate_waveforms+0xf4>
		{
			buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32((sample_count+(i-start))*angle_vco);
 8002ba0:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ba4:	88fb      	ldrh	r3, [r7, #6]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4b7f      	ldr	r3, [pc, #508]	; (8002da8 <generate_waveforms+0x2a4>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4413      	add	r3, r2
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bb8:	edd7 7a08 	vldr	s15, [r7, #32]
 8002bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc0:	eeb0 0a67 	vmov.f32	s0, s15
 8002bc4:	f001 f910 	bl	8003de8 <arm_sin_f32>
 8002bc8:	eeb0 7a40 	vmov.f32	s14, s0
 8002bcc:	4b77      	ldr	r3, [pc, #476]	; (8002dac <generate_waveforms+0x2a8>)
 8002bce:	edd3 7a00 	vldr	s15, [r3]
 8002bd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bd6:	4b75      	ldr	r3, [pc, #468]	; (8002dac <generate_waveforms+0x2a8>)
 8002bd8:	edd3 7a00 	vldr	s15, [r3]
 8002bdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002be0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002be4:	edc7 7a00 	vstr	s15, [r7]
 8002be8:	883b      	ldrh	r3, [r7, #0]
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	4b70      	ldr	r3, [pc, #448]	; (8002db0 <generate_waveforms+0x2ac>)
 8002bee:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]

	// Sine VCO
	// TODO: to save cpu cycles, consider calculating one cycle of the sine wave and then copying it into the rest of the buffer.
	if(wav_vco == WAVE_SINE && mod_type != MOD_FM)
	{
		for(i = start; i < end; i++)
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf8:	88ba      	ldrh	r2, [r7, #4]
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	dccf      	bgt.n	8002ba0 <generate_waveforms+0x9c>
	// memset(buffer_vco, 0, sizeof(buffer_vco));
	// memset(buffer_output, 0, sizeof(buffer_output));

	// Sine VCO
	// TODO: to save cpu cycles, consider calculating one cycle of the sine wave and then copying it into the rest of the buffer.
	if(wav_vco == WAVE_SINE && mod_type != MOD_FM)
 8002c00:	e0af      	b.n	8002d62 <generate_waveforms+0x25e>
			buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32((sample_count+(i-start))*angle_vco);
		}
	}

	// Square VCO
	else if(wav_vco == WAVE_SQUARE && mod_type != MOD_FM)
 8002c02:	4b67      	ldr	r3, [pc, #412]	; (8002da0 <generate_waveforms+0x29c>)
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d133      	bne.n	8002c72 <generate_waveforms+0x16e>
 8002c0a:	4b66      	ldr	r3, [pc, #408]	; (8002da4 <generate_waveforms+0x2a0>)
 8002c0c:	881b      	ldrh	r3, [r3, #0]
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d02f      	beq.n	8002c72 <generate_waveforms+0x16e>
		 */

		// samples_cycle = 2*(SAMPLERATE/freq_vco);
		// samples_half_cycle = samples_cycle/2;

		for(i = start; i < end; i++)
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	627b      	str	r3, [r7, #36]	; 0x24
 8002c16:	e027      	b.n	8002c68 <generate_waveforms+0x164>
		{
			buffer_vco[i] = vco_amp * gen_square((sample_count+(i-start)) % samples_cycle_vco, samples_half_cycle_vco);
 8002c18:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c1c:	88fb      	ldrh	r3, [r7, #6]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b61      	ldr	r3, [pc, #388]	; (8002da8 <generate_waveforms+0x2a4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4413      	add	r3, r2
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	fbb3 f1f2 	udiv	r1, r3, r2
 8002c2e:	fb02 f201 	mul.w	r2, r2, r1
 8002c32:	1a9b      	subs	r3, r3, r2
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	b292      	uxth	r2, r2
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 fde7 	bl	8003810 <gen_square>
 8002c42:	eeb0 7a40 	vmov.f32	s14, s0
 8002c46:	4b59      	ldr	r3, [pc, #356]	; (8002dac <generate_waveforms+0x2a8>)
 8002c48:	edd3 7a00 	vldr	s15, [r3]
 8002c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c54:	edc7 7a00 	vstr	s15, [r7]
 8002c58:	883b      	ldrh	r3, [r7, #0]
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	4b54      	ldr	r3, [pc, #336]	; (8002db0 <generate_waveforms+0x2ac>)
 8002c5e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		 */

		// samples_cycle = 2*(SAMPLERATE/freq_vco);
		// samples_half_cycle = samples_cycle/2;

		for(i = start; i < end; i++)
 8002c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c64:	3301      	adds	r3, #1
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
 8002c68:	88ba      	ldrh	r2, [r7, #4]
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	dcd3      	bgt.n	8002c18 <generate_waveforms+0x114>
			buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32((sample_count+(i-start))*angle_vco);
		}
	}

	// Square VCO
	else if(wav_vco == WAVE_SQUARE && mod_type != MOD_FM)
 8002c70:	e077      	b.n	8002d62 <generate_waveforms+0x25e>
			buffer_vco[i] = vco_amp * gen_square((sample_count+(i-start)) % samples_cycle_vco, samples_half_cycle_vco);
		}
	}

	// Sawtooth VCO
	else if(wav_vco == WAVE_SAWTOOTH && mod_type != MOD_FM)
 8002c72:	4b4b      	ldr	r3, [pc, #300]	; (8002da0 <generate_waveforms+0x29c>)
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d13c      	bne.n	8002cf4 <generate_waveforms+0x1f0>
 8002c7a:	4b4a      	ldr	r3, [pc, #296]	; (8002da4 <generate_waveforms+0x2a0>)
 8002c7c:	881b      	ldrh	r3, [r3, #0]
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d038      	beq.n	8002cf4 <generate_waveforms+0x1f0>
	{
		// samples_cycle = 2*(SAMPLERATE/freq_vco);

		for(i = start; i < end; i++)
 8002c82:	88fb      	ldrh	r3, [r7, #6]
 8002c84:	627b      	str	r3, [r7, #36]	; 0x24
 8002c86:	e030      	b.n	8002cea <generate_waveforms+0x1e6>
		{
			// TODO: store amplitude in a variable.
			buffer_vco[i] = vco_amp * gen_sawtooth(samples_cycle_vco - ((sample_count+(i-start)) % samples_cycle_vco), samples_cycle_vco, sawtooth_vco_min, sawtooth_vco_max);
 8002c88:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002c8a:	6979      	ldr	r1, [r7, #20]
 8002c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c8e:	88fb      	ldrh	r3, [r7, #6]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	461a      	mov	r2, r3
 8002c94:	4b44      	ldr	r3, [pc, #272]	; (8002da8 <generate_waveforms+0x2a4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4413      	add	r3, r2
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	fbb3 f0f2 	udiv	r0, r3, r2
 8002ca0:	fb02 f200 	mul.w	r2, r2, r0
 8002ca4:	1a9b      	subs	r3, r3, r2
 8002ca6:	1aca      	subs	r2, r1, r3
 8002ca8:	6979      	ldr	r1, [r7, #20]
 8002caa:	4b42      	ldr	r3, [pc, #264]	; (8002db4 <generate_waveforms+0x2b0>)
 8002cac:	edd3 7a00 	vldr	s15, [r3]
 8002cb0:	4b41      	ldr	r3, [pc, #260]	; (8002db8 <generate_waveforms+0x2b4>)
 8002cb2:	ed93 7a00 	vldr	s14, [r3]
 8002cb6:	eef0 0a47 	vmov.f32	s1, s14
 8002cba:	eeb0 0a67 	vmov.f32	s0, s15
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	f000 fdc4 	bl	800384c <gen_sawtooth>
 8002cc4:	eeb0 7a40 	vmov.f32	s14, s0
 8002cc8:	4b38      	ldr	r3, [pc, #224]	; (8002dac <generate_waveforms+0x2a8>)
 8002cca:	edd3 7a00 	vldr	s15, [r3]
 8002cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cd6:	edc7 7a00 	vstr	s15, [r7]
 8002cda:	883b      	ldrh	r3, [r7, #0]
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	4b34      	ldr	r3, [pc, #208]	; (8002db0 <generate_waveforms+0x2ac>)
 8002ce0:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	// Sawtooth VCO
	else if(wav_vco == WAVE_SAWTOOTH && mod_type != MOD_FM)
	{
		// samples_cycle = 2*(SAMPLERATE/freq_vco);

		for(i = start; i < end; i++)
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cea:	88ba      	ldrh	r2, [r7, #4]
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	dcca      	bgt.n	8002c88 <generate_waveforms+0x184>
			buffer_vco[i] = vco_amp * gen_square((sample_count+(i-start)) % samples_cycle_vco, samples_half_cycle_vco);
		}
	}

	// Sawtooth VCO
	else if(wav_vco == WAVE_SAWTOOTH && mod_type != MOD_FM)
 8002cf2:	e036      	b.n	8002d62 <generate_waveforms+0x25e>
			// TODO: store amplitude in a variable.
			buffer_vco[i] = vco_amp * gen_sawtooth(samples_cycle_vco - ((sample_count+(i-start)) % samples_cycle_vco), samples_cycle_vco, sawtooth_vco_min, sawtooth_vco_max);
		}
	}

	else if(wav_vco == WAVE_TRIANGLE && mod_type != MOD_FM)
 8002cf4:	4b2a      	ldr	r3, [pc, #168]	; (8002da0 <generate_waveforms+0x29c>)
 8002cf6:	881b      	ldrh	r3, [r3, #0]
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d132      	bne.n	8002d62 <generate_waveforms+0x25e>
 8002cfc:	4b29      	ldr	r3, [pc, #164]	; (8002da4 <generate_waveforms+0x2a0>)
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d02e      	beq.n	8002d62 <generate_waveforms+0x25e>
	{
		// samples_half_cycle = SAMPLERATE/freq_vco;
		// samples_cycle = 2 * samples_half_cycle;

		for(i = start; i < end; i++)
 8002d04:	88fb      	ldrh	r3, [r7, #6]
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
 8002d08:	e027      	b.n	8002d5a <generate_waveforms+0x256>
		{
			// TODO: store amplitude in a variable.
			// TODO: offset for triangle...?
			buffer_vco[i] = vco_amp * gen_triangle( (sample_count+(i-start)) % samples_cycle_vco, samples_half_cycle_vco, 1.0);
 8002d0a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d0e:	88fb      	ldrh	r3, [r7, #6]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	461a      	mov	r2, r3
 8002d14:	4b24      	ldr	r3, [pc, #144]	; (8002da8 <generate_waveforms+0x2a4>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4413      	add	r3, r2
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002d20:	fb02 f201 	mul.w	r2, r2, r1
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 fe00 	bl	8003934 <gen_triangle>
 8002d34:	eeb0 7a40 	vmov.f32	s14, s0
 8002d38:	4b1c      	ldr	r3, [pc, #112]	; (8002dac <generate_waveforms+0x2a8>)
 8002d3a:	edd3 7a00 	vldr	s15, [r3]
 8002d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d46:	edc7 7a00 	vstr	s15, [r7]
 8002d4a:	883b      	ldrh	r3, [r7, #0]
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	4b18      	ldr	r3, [pc, #96]	; (8002db0 <generate_waveforms+0x2ac>)
 8002d50:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	else if(wav_vco == WAVE_TRIANGLE && mod_type != MOD_FM)
	{
		// samples_half_cycle = SAMPLERATE/freq_vco;
		// samples_cycle = 2 * samples_half_cycle;

		for(i = start; i < end; i++)
 8002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d56:	3301      	adds	r3, #1
 8002d58:	627b      	str	r3, [r7, #36]	; 0x24
 8002d5a:	88ba      	ldrh	r2, [r7, #4]
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	dcd3      	bgt.n	8002d0a <generate_waveforms+0x206>
			// buffer_lfo_float[i] = triangle( (sample_count+(i-start)) % samples_cycle, samples_half_cycle, 1.0);
		}
	}

	// SINE LFO
	if(wav_lfo == WAVE_SINE)
 8002d62:	4b16      	ldr	r3, [pc, #88]	; (8002dbc <generate_waveforms+0x2b8>)
 8002d64:	881b      	ldrh	r3, [r3, #0]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d15b      	bne.n	8002e22 <generate_waveforms+0x31e>
	{
		if(wav_vco == WAVE_SAWTOOTH || wav_vco == WAVE_TRIANGLE)
 8002d6a:	4b0d      	ldr	r3, [pc, #52]	; (8002da0 <generate_waveforms+0x29c>)
 8002d6c:	881b      	ldrh	r3, [r3, #0]
 8002d6e:	2b03      	cmp	r3, #3
 8002d70:	d003      	beq.n	8002d7a <generate_waveforms+0x276>
 8002d72:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <generate_waveforms+0x29c>)
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	d107      	bne.n	8002d8a <generate_waveforms+0x286>
		{
			lfo_offset = 0.5;
 8002d7a:	4b11      	ldr	r3, [pc, #68]	; (8002dc0 <generate_waveforms+0x2bc>)
 8002d7c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002d80:	601a      	str	r2, [r3, #0]
			lfo_amp = 0.25;
 8002d82:	4b10      	ldr	r3, [pc, #64]	; (8002dc4 <generate_waveforms+0x2c0>)
 8002d84:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8002d88:	601a      	str	r2, [r3, #0]
		}

		for(i = start; i < end; i++)
 8002d8a:	88fb      	ldrh	r3, [r7, #6]
 8002d8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d8e:	e043      	b.n	8002e18 <generate_waveforms+0x314>
 8002d90:	2000005c 	.word	0x2000005c
 8002d94:	40490fdb 	.word	0x40490fdb
 8002d98:	473b8000 	.word	0x473b8000
 8002d9c:	20000060 	.word	0x20000060
 8002da0:	20000064 	.word	0x20000064
 8002da4:	20000068 	.word	0x20000068
 8002da8:	200003c4 	.word	0x200003c4
 8002dac:	2000006c 	.word	0x2000006c
 8002db0:	200000c4 	.word	0x200000c4
 8002db4:	200003cc 	.word	0x200003cc
 8002db8:	20000080 	.word	0x20000080
 8002dbc:	20000066 	.word	0x20000066
 8002dc0:	20000074 	.word	0x20000074
 8002dc4:	20000070 	.word	0x20000070
			// buffer_lfo_float[i] = 0.4 + 0.4*arm_sin_f32((sample_count+i)*angle_lfo);		// Small amplitude for AM mod of sine
			// buffer_lfo_float[i] = 40.0 + 40.0*arm_sin_f32((sample_count+i)*angle_lfo);	// Large amplitude for FM mod of sine
			// buffer_lfo_float[i] = 10 + 10*arm_sin_f32((sample_count+i)*angle_lfo);		// Medium amplitude for FM mod of square

			// TODO: uncomment after testing.
			buffer_lfo_float[i] = lfo_offset + lfo_amp*arm_sin_f32((sample_count+(i-start))*angle_lfo);
 8002dc8:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4bac      	ldr	r3, [pc, #688]	; (8003084 <generate_waveforms+0x580>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	ee07 3a90 	vmov	s15, r3
 8002ddc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002de0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002de8:	eeb0 0a67 	vmov.f32	s0, s15
 8002dec:	f000 fffc 	bl	8003de8 <arm_sin_f32>
 8002df0:	eeb0 7a40 	vmov.f32	s14, s0
 8002df4:	4ba4      	ldr	r3, [pc, #656]	; (8003088 <generate_waveforms+0x584>)
 8002df6:	edd3 7a00 	vldr	s15, [r3]
 8002dfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dfe:	4ba3      	ldr	r3, [pc, #652]	; (800308c <generate_waveforms+0x588>)
 8002e00:	edd3 7a00 	vldr	s15, [r3]
 8002e04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e08:	4aa1      	ldr	r2, [pc, #644]	; (8003090 <generate_waveforms+0x58c>)
 8002e0a:	00a3      	lsls	r3, r4, #2
 8002e0c:	4413      	add	r3, r2
 8002e0e:	edc3 7a00 	vstr	s15, [r3]
		{
			lfo_offset = 0.5;
			lfo_amp = 0.25;
		}

		for(i = start; i < end; i++)
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	3301      	adds	r3, #1
 8002e16:	627b      	str	r3, [r7, #36]	; 0x24
 8002e18:	88ba      	ldrh	r2, [r7, #4]
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	dcd3      	bgt.n	8002dc8 <generate_waveforms+0x2c4>
 8002e20:	e0f7      	b.n	8003012 <generate_waveforms+0x50e>
		}
	}

	// Square LFO
	// TODO: amplitude adjustment -- so it's not just 000011111, but could be 0.2 0.2 0.2 0.6 0.6 0.6
	else if(wav_lfo == WAVE_SQUARE)
 8002e22:	4b9c      	ldr	r3, [pc, #624]	; (8003094 <generate_waveforms+0x590>)
 8002e24:	881b      	ldrh	r3, [r3, #0]
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d126      	bne.n	8002e78 <generate_waveforms+0x374>
	{
		// samples_cycle = 2*(SAMPLERATE/freq_lfo);
		// samples_half_cycle = samples_cycle/2;

		for(i = start; i < end; i++)
 8002e2a:	88fb      	ldrh	r3, [r7, #6]
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e2e:	e01e      	b.n	8002e6e <generate_waveforms+0x36a>
		{
			buffer_lfo_float[i] = gen_square((sample_count+(i-start)) % samples_cycle_lfo, samples_half_cycle_lfo);
 8002e30:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e34:	88fb      	ldrh	r3, [r7, #6]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4b92      	ldr	r3, [pc, #584]	; (8003084 <generate_waveforms+0x580>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4413      	add	r3, r2
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	fbb3 f1f2 	udiv	r1, r3, r2
 8002e46:	fb02 f201 	mul.w	r2, r2, r1
 8002e4a:	1a9b      	subs	r3, r3, r2
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	b292      	uxth	r2, r2
 8002e52:	4611      	mov	r1, r2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f000 fcdb 	bl	8003810 <gen_square>
 8002e5a:	eef0 7a40 	vmov.f32	s15, s0
 8002e5e:	4a8c      	ldr	r2, [pc, #560]	; (8003090 <generate_waveforms+0x58c>)
 8002e60:	00a3      	lsls	r3, r4, #2
 8002e62:	4413      	add	r3, r2
 8002e64:	edc3 7a00 	vstr	s15, [r3]
	else if(wav_lfo == WAVE_SQUARE)
	{
		// samples_cycle = 2*(SAMPLERATE/freq_lfo);
		// samples_half_cycle = samples_cycle/2;

		for(i = start; i < end; i++)
 8002e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6e:	88ba      	ldrh	r2, [r7, #4]
 8002e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e72:	429a      	cmp	r2, r3
 8002e74:	dcdc      	bgt.n	8002e30 <generate_waveforms+0x32c>
 8002e76:	e0cc      	b.n	8003012 <generate_waveforms+0x50e>
			buffer_lfo_float[i] = gen_square((sample_count+(i-start)) % samples_cycle_lfo, samples_half_cycle_lfo);
		}
	}

	// Sawtooth LFO
	else if(wav_lfo == WAVE_SAWTOOTH)
 8002e78:	4b86      	ldr	r3, [pc, #536]	; (8003094 <generate_waveforms+0x590>)
 8002e7a:	881b      	ldrh	r3, [r3, #0]
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	d173      	bne.n	8002f68 <generate_waveforms+0x464>
		// samples_cycle = 2*(SAMPLERATE/freq_lfo);

		// TODO: TEST For FM modulation, sawtooth shape LFO is one way
		// 	     For AM modulation, sawtooth shape is the other way

		if(mod_type != MOD_FM)
 8002e80:	4b85      	ldr	r3, [pc, #532]	; (8003098 <generate_waveforms+0x594>)
 8002e82:	881b      	ldrh	r3, [r3, #0]
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d02d      	beq.n	8002ee4 <generate_waveforms+0x3e0>
		{
			for(i = start; i < end; i++)
 8002e88:	88fb      	ldrh	r3, [r7, #6]
 8002e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e8c:	e025      	b.n	8002eda <generate_waveforms+0x3d6>
			{
				// buffer_lfo_float[i] = sawtooth(samples_cycle - (sample_count+(i-start)) % samples_cycle, samples_cycle, sawtooth_lfo_min, sawtooth_lfo_max);

				buffer_lfo_float[i] = gen_sawtooth((sample_count+(i-start)) % samples_cycle_lfo, samples_cycle_lfo, sawtooth_lfo_min, sawtooth_lfo_max);
 8002e8e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e92:	88fb      	ldrh	r3, [r7, #6]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	461a      	mov	r2, r3
 8002e98:	4b7a      	ldr	r3, [pc, #488]	; (8003084 <generate_waveforms+0x580>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ea4:	fb02 f201 	mul.w	r2, r2, r1
 8002ea8:	1a9a      	subs	r2, r3, r2
 8002eaa:	68f9      	ldr	r1, [r7, #12]
 8002eac:	4b7b      	ldr	r3, [pc, #492]	; (800309c <generate_waveforms+0x598>)
 8002eae:	edd3 7a00 	vldr	s15, [r3]
 8002eb2:	4b7b      	ldr	r3, [pc, #492]	; (80030a0 <generate_waveforms+0x59c>)
 8002eb4:	ed93 7a00 	vldr	s14, [r3]
 8002eb8:	eef0 0a47 	vmov.f32	s1, s14
 8002ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec0:	4610      	mov	r0, r2
 8002ec2:	f000 fcc3 	bl	800384c <gen_sawtooth>
 8002ec6:	eef0 7a40 	vmov.f32	s15, s0
 8002eca:	4a71      	ldr	r2, [pc, #452]	; (8003090 <generate_waveforms+0x58c>)
 8002ecc:	00a3      	lsls	r3, r4, #2
 8002ece:	4413      	add	r3, r2
 8002ed0:	edc3 7a00 	vstr	s15, [r3]
		// TODO: TEST For FM modulation, sawtooth shape LFO is one way
		// 	     For AM modulation, sawtooth shape is the other way

		if(mod_type != MOD_FM)
		{
			for(i = start; i < end; i++)
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8002eda:	88ba      	ldrh	r2, [r7, #4]
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	dcd5      	bgt.n	8002e8e <generate_waveforms+0x38a>
 8002ee2:	e096      	b.n	8003012 <generate_waveforms+0x50e>
		}

		// If FM mod, need integral of modulating signal.  Integral of ramp is right side of parabola.
		else
		{
			for(i = start; i < end; i++)
 8002ee4:	88fb      	ldrh	r3, [r7, #6]
 8002ee6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee8:	e039      	b.n	8002f5e <generate_waveforms+0x45a>
			{
				buffer_lfo_float[i] = gen_sawtooth((sample_count+(i-start)) % samples_cycle_lfo, samples_cycle_lfo, sawtooth_lfo_min, sawtooth_lfo_max);
 8002eea:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eee:	88fb      	ldrh	r3, [r7, #6]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	4b63      	ldr	r3, [pc, #396]	; (8003084 <generate_waveforms+0x580>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4413      	add	r3, r2
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f00:	fb02 f201 	mul.w	r2, r2, r1
 8002f04:	1a9a      	subs	r2, r3, r2
 8002f06:	68f9      	ldr	r1, [r7, #12]
 8002f08:	4b64      	ldr	r3, [pc, #400]	; (800309c <generate_waveforms+0x598>)
 8002f0a:	edd3 7a00 	vldr	s15, [r3]
 8002f0e:	4b64      	ldr	r3, [pc, #400]	; (80030a0 <generate_waveforms+0x59c>)
 8002f10:	ed93 7a00 	vldr	s14, [r3]
 8002f14:	eef0 0a47 	vmov.f32	s1, s14
 8002f18:	eeb0 0a67 	vmov.f32	s0, s15
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	f000 fc95 	bl	800384c <gen_sawtooth>
 8002f22:	eef0 7a40 	vmov.f32	s15, s0
 8002f26:	4a5a      	ldr	r2, [pc, #360]	; (8003090 <generate_waveforms+0x58c>)
 8002f28:	00a3      	lsls	r3, r4, #2
 8002f2a:	4413      	add	r3, r2
 8002f2c:	edc3 7a00 	vstr	s15, [r3]
				buffer_lfo_float[i] = buffer_lfo_float[i] * buffer_lfo_float[i];
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f34:	4956      	ldr	r1, [pc, #344]	; (8003090 <generate_waveforms+0x58c>)
 8002f36:	0092      	lsls	r2, r2, #2
 8002f38:	440a      	add	r2, r1
 8002f3a:	ed92 7a00 	vldr	s14, [r2]
 8002f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f40:	4953      	ldr	r1, [pc, #332]	; (8003090 <generate_waveforms+0x58c>)
 8002f42:	0092      	lsls	r2, r2, #2
 8002f44:	440a      	add	r2, r1
 8002f46:	edd2 7a00 	vldr	s15, [r2]
 8002f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f4e:	4a50      	ldr	r2, [pc, #320]	; (8003090 <generate_waveforms+0x58c>)
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	edc3 7a00 	vstr	s15, [r3]
		}

		// If FM mod, need integral of modulating signal.  Integral of ramp is right side of parabola.
		else
		{
			for(i = start; i < end; i++)
 8002f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f5e:	88ba      	ldrh	r2, [r7, #4]
 8002f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f62:	429a      	cmp	r2, r3
 8002f64:	dcc1      	bgt.n	8002eea <generate_waveforms+0x3e6>
 8002f66:	e054      	b.n	8003012 <generate_waveforms+0x50e>
			}
		}

	}

	else if(wav_lfo == WAVE_TRIANGLE)
 8002f68:	4b4a      	ldr	r3, [pc, #296]	; (8003094 <generate_waveforms+0x590>)
 8002f6a:	881b      	ldrh	r3, [r3, #0]
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d150      	bne.n	8003012 <generate_waveforms+0x50e>
	{
		// samples_half_cycle = SAMPLERATE/freq_lfo;
		// samples_cycle = 2 * samples_half_cycle;

		if(mod_type != MOD_FM)
 8002f70:	4b49      	ldr	r3, [pc, #292]	; (8003098 <generate_waveforms+0x594>)
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d026      	beq.n	8002fc6 <generate_waveforms+0x4c2>
		{
			for(i = start; i < end; i++)
 8002f78:	88fb      	ldrh	r3, [r7, #6]
 8002f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8002f7c:	e01e      	b.n	8002fbc <generate_waveforms+0x4b8>
			{
				// TODO: change 1.0 to variable.
				// 			Variable for min/max
				buffer_lfo_float[i] = gen_triangle( (sample_count+(i-start)) % samples_cycle_lfo, samples_half_cycle_lfo, 1.0);
 8002f7e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	461a      	mov	r2, r3
 8002f88:	4b3e      	ldr	r3, [pc, #248]	; (8003084 <generate_waveforms+0x580>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f94:	fb02 f201 	mul.w	r2, r2, r1
 8002f98:	1a9b      	subs	r3, r3, r2
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002fa0:	4611      	mov	r1, r2
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 fcc6 	bl	8003934 <gen_triangle>
 8002fa8:	eef0 7a40 	vmov.f32	s15, s0
 8002fac:	4a38      	ldr	r2, [pc, #224]	; (8003090 <generate_waveforms+0x58c>)
 8002fae:	00a3      	lsls	r3, r4, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	edc3 7a00 	vstr	s15, [r3]
		// samples_half_cycle = SAMPLERATE/freq_lfo;
		// samples_cycle = 2 * samples_half_cycle;

		if(mod_type != MOD_FM)
		{
			for(i = start; i < end; i++)
 8002fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb8:	3301      	adds	r3, #1
 8002fba:	627b      	str	r3, [r7, #36]	; 0x24
 8002fbc:	88ba      	ldrh	r2, [r7, #4]
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	dcdc      	bgt.n	8002f7e <generate_waveforms+0x47a>
 8002fc4:	e025      	b.n	8003012 <generate_waveforms+0x50e>
		}

		// If FM mod, need integral of modulating signal.
		else
		{
			for(i = start; i < end; i++)
 8002fc6:	88fb      	ldrh	r3, [r7, #6]
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24
 8002fca:	e01e      	b.n	800300a <generate_waveforms+0x506>
			{
				// TODO: change 1.0 to variable.
				// 			Variable for min/max
				buffer_lfo_float[i] = gen_triangle_integral( (sample_count+(i-start)) % samples_cycle_lfo, samples_half_cycle_lfo, 1.0);
 8002fcc:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fd0:	88fb      	ldrh	r3, [r7, #6]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4b2b      	ldr	r3, [pc, #172]	; (8003084 <generate_waveforms+0x580>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4413      	add	r3, r2
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	fbb3 f1f2 	udiv	r1, r3, r2
 8002fe2:	fb02 f201 	mul.w	r2, r2, r1
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002fee:	4611      	mov	r1, r2
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f000 fcd9 	bl	80039a8 <gen_triangle_integral>
 8002ff6:	eef0 7a40 	vmov.f32	s15, s0
 8002ffa:	4a25      	ldr	r2, [pc, #148]	; (8003090 <generate_waveforms+0x58c>)
 8002ffc:	00a3      	lsls	r3, r4, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	edc3 7a00 	vstr	s15, [r3]
		}

		// If FM mod, need integral of modulating signal.
		else
		{
			for(i = start; i < end; i++)
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	3301      	adds	r3, #1
 8003008:	627b      	str	r3, [r7, #36]	; 0x24
 800300a:	88ba      	ldrh	r2, [r7, #4]
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	429a      	cmp	r2, r3
 8003010:	dcdc      	bgt.n	8002fcc <generate_waveforms+0x4c8>
	{
		// TODO: fill lfo buffer with zeros.
	}

	// AM modulation
	if(mod_type == MOD_AM)
 8003012:	4b21      	ldr	r3, [pc, #132]	; (8003098 <generate_waveforms+0x594>)
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d125      	bne.n	8003066 <generate_waveforms+0x562>
	{
		for(i = start; i < end; i++)
 800301a:	88fb      	ldrh	r3, [r7, #6]
 800301c:	627b      	str	r3, [r7, #36]	; 0x24
 800301e:	e01d      	b.n	800305c <generate_waveforms+0x558>
		{
			buffer_output[i] = buffer_vco[i] * buffer_lfo_float[i];
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003024:	491f      	ldr	r1, [pc, #124]	; (80030a4 <generate_waveforms+0x5a0>)
 8003026:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800302a:	b292      	uxth	r2, r2
 800302c:	ee07 2a90 	vmov	s15, r2
 8003030:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003036:	4916      	ldr	r1, [pc, #88]	; (8003090 <generate_waveforms+0x58c>)
 8003038:	0092      	lsls	r2, r2, #2
 800303a:	440a      	add	r2, r1
 800303c:	edd2 7a00 	vldr	s15, [r2]
 8003040:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003044:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003048:	edc7 7a00 	vstr	s15, [r7]
 800304c:	883a      	ldrh	r2, [r7, #0]
 800304e:	b291      	uxth	r1, r2
 8003050:	4a15      	ldr	r2, [pc, #84]	; (80030a8 <generate_waveforms+0x5a4>)
 8003052:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// AM modulation
	if(mod_type == MOD_AM)
	{
		for(i = start; i < end; i++)
 8003056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003058:	3301      	adds	r3, #1
 800305a:	627b      	str	r3, [r7, #36]	; 0x24
 800305c:	88ba      	ldrh	r2, [r7, #4]
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	429a      	cmp	r2, r3
 8003062:	dcdd      	bgt.n	8003020 <generate_waveforms+0x51c>
 8003064:	e295      	b.n	8003592 <generate_waveforms+0xa8e>
			buffer_output[i] = buffer_vco[i] * buffer_lfo_float[i];
		}
	}

	// FM for sine wave VCO.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && wav_lfo == WAVE_SINE)
 8003066:	4b11      	ldr	r3, [pc, #68]	; (80030ac <generate_waveforms+0x5a8>)
 8003068:	881b      	ldrh	r3, [r3, #0]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d166      	bne.n	800313c <generate_waveforms+0x638>
 800306e:	4b0a      	ldr	r3, [pc, #40]	; (8003098 <generate_waveforms+0x594>)
 8003070:	881b      	ldrh	r3, [r3, #0]
 8003072:	2b02      	cmp	r3, #2
 8003074:	d162      	bne.n	800313c <generate_waveforms+0x638>
 8003076:	4b07      	ldr	r3, [pc, #28]	; (8003094 <generate_waveforms+0x590>)
 8003078:	881b      	ldrh	r3, [r3, #0]
 800307a:	2b01      	cmp	r3, #1
 800307c:	d15e      	bne.n	800313c <generate_waveforms+0x638>
	{
		for(i = start; i < end; i++)
 800307e:	88fb      	ldrh	r3, [r7, #6]
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
 8003082:	e056      	b.n	8003132 <generate_waveforms+0x62e>
 8003084:	200003c4 	.word	0x200003c4
 8003088:	20000070 	.word	0x20000070
 800308c:	20000074 	.word	0x20000074
 8003090:	20000144 	.word	0x20000144
 8003094:	20000066 	.word	0x20000066
 8003098:	20000068 	.word	0x20000068
 800309c:	200003d0 	.word	0x200003d0
 80030a0:	20000084 	.word	0x20000084
 80030a4:	200000c4 	.word	0x200000c4
 80030a8:	20000244 	.word	0x20000244
 80030ac:	20000064 	.word	0x20000064
		{
			// Using 40 for sine modulated with sine
			// TODO: consider changing 40 to a variable.
			buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32((sample_count+(i-start))*angle_vco + 40*buffer_lfo_float[i]);
 80030b0:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80030b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030b4:	88fb      	ldrh	r3, [r7, #6]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	461a      	mov	r2, r3
 80030ba:	4bb1      	ldr	r3, [pc, #708]	; (8003380 <generate_waveforms+0x87c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4413      	add	r3, r2
 80030c0:	ee07 3a90 	vmov	s15, r3
 80030c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80030cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	4aac      	ldr	r2, [pc, #688]	; (8003384 <generate_waveforms+0x880>)
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	4413      	add	r3, r2
 80030d8:	edd3 7a00 	vldr	s15, [r3]
 80030dc:	eddf 6aaa 	vldr	s13, [pc, #680]	; 8003388 <generate_waveforms+0x884>
 80030e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030e8:	eeb0 0a67 	vmov.f32	s0, s15
 80030ec:	f000 fe7c 	bl	8003de8 <arm_sin_f32>
 80030f0:	eeb0 7a40 	vmov.f32	s14, s0
 80030f4:	4ba5      	ldr	r3, [pc, #660]	; (800338c <generate_waveforms+0x888>)
 80030f6:	edd3 7a00 	vldr	s15, [r3]
 80030fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030fe:	4ba3      	ldr	r3, [pc, #652]	; (800338c <generate_waveforms+0x888>)
 8003100:	edd3 7a00 	vldr	s15, [r3]
 8003104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800310c:	edc7 7a00 	vstr	s15, [r7]
 8003110:	883b      	ldrh	r3, [r7, #0]
 8003112:	b29a      	uxth	r2, r3
 8003114:	4b9e      	ldr	r3, [pc, #632]	; (8003390 <generate_waveforms+0x88c>)
 8003116:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			buffer_output[i] = buffer_vco[i];
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800311e:	499c      	ldr	r1, [pc, #624]	; (8003390 <generate_waveforms+0x88c>)
 8003120:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8003124:	b291      	uxth	r1, r2
 8003126:	4a9b      	ldr	r2, [pc, #620]	; (8003394 <generate_waveforms+0x890>)
 8003128:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// FM for sine wave VCO.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && wav_lfo == WAVE_SINE)
	{
		for(i = start; i < end; i++)
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	3301      	adds	r3, #1
 8003130:	627b      	str	r3, [r7, #36]	; 0x24
 8003132:	88ba      	ldrh	r2, [r7, #4]
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	429a      	cmp	r2, r3
 8003138:	dcba      	bgt.n	80030b0 <generate_waveforms+0x5ac>
			buffer_output[i] = buffer_vco[i] * buffer_lfo_float[i];
		}
	}

	// FM for sine wave VCO.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && wav_lfo == WAVE_SINE)
 800313a:	e22a      	b.n	8003592 <generate_waveforms+0xa8e>
			buffer_output[i] = buffer_vco[i];
		}
	}

	// FM for sine wave VCO, square LFO.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && wav_lfo == WAVE_SQUARE)
 800313c:	4b96      	ldr	r3, [pc, #600]	; (8003398 <generate_waveforms+0x894>)
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d14c      	bne.n	80031de <generate_waveforms+0x6da>
 8003144:	4b95      	ldr	r3, [pc, #596]	; (800339c <generate_waveforms+0x898>)
 8003146:	881b      	ldrh	r3, [r3, #0]
 8003148:	2b02      	cmp	r3, #2
 800314a:	d148      	bne.n	80031de <generate_waveforms+0x6da>
 800314c:	4b94      	ldr	r3, [pc, #592]	; (80033a0 <generate_waveforms+0x89c>)
 800314e:	881b      	ldrh	r3, [r3, #0]
 8003150:	2b02      	cmp	r3, #2
 8003152:	d144      	bne.n	80031de <generate_waveforms+0x6da>
	{
		for(i = start; i < end; i++)
 8003154:	88fb      	ldrh	r3, [r7, #6]
 8003156:	627b      	str	r3, [r7, #36]	; 0x24
 8003158:	e03c      	b.n	80031d4 <generate_waveforms+0x6d0>
		{
			// For modulating with square and sawtooth wave
			buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32( (sample_count+(i-start))*angle_vco*buffer_lfo_float[i] );
 800315a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800315c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800315e:	88fb      	ldrh	r3, [r7, #6]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	461a      	mov	r2, r3
 8003164:	4b86      	ldr	r3, [pc, #536]	; (8003380 <generate_waveforms+0x87c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4413      	add	r3, r2
 800316a:	ee07 3a90 	vmov	s15, r3
 800316e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003172:	edd7 7a08 	vldr	s15, [r7, #32]
 8003176:	ee27 7a27 	vmul.f32	s14, s14, s15
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	4a81      	ldr	r2, [pc, #516]	; (8003384 <generate_waveforms+0x880>)
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	edd3 7a00 	vldr	s15, [r3]
 8003186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318a:	eeb0 0a67 	vmov.f32	s0, s15
 800318e:	f000 fe2b 	bl	8003de8 <arm_sin_f32>
 8003192:	eeb0 7a40 	vmov.f32	s14, s0
 8003196:	4b7d      	ldr	r3, [pc, #500]	; (800338c <generate_waveforms+0x888>)
 8003198:	edd3 7a00 	vldr	s15, [r3]
 800319c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031a0:	4b7a      	ldr	r3, [pc, #488]	; (800338c <generate_waveforms+0x888>)
 80031a2:	edd3 7a00 	vldr	s15, [r3]
 80031a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031ae:	edc7 7a00 	vstr	s15, [r7]
 80031b2:	883b      	ldrh	r3, [r7, #0]
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	4b76      	ldr	r3, [pc, #472]	; (8003390 <generate_waveforms+0x88c>)
 80031b8:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			buffer_output[i] = buffer_vco[i];
 80031bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031c0:	4973      	ldr	r1, [pc, #460]	; (8003390 <generate_waveforms+0x88c>)
 80031c2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80031c6:	b291      	uxth	r1, r2
 80031c8:	4a72      	ldr	r2, [pc, #456]	; (8003394 <generate_waveforms+0x890>)
 80031ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// FM for sine wave VCO, square LFO.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && wav_lfo == WAVE_SQUARE)
	{
		for(i = start; i < end; i++)
 80031ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d0:	3301      	adds	r3, #1
 80031d2:	627b      	str	r3, [r7, #36]	; 0x24
 80031d4:	88ba      	ldrh	r2, [r7, #4]
 80031d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d8:	429a      	cmp	r2, r3
 80031da:	dcbe      	bgt.n	800315a <generate_waveforms+0x656>
			buffer_output[i] = buffer_vco[i];
		}
	}

	// FM for sine wave VCO, square LFO.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && wav_lfo == WAVE_SQUARE)
 80031dc:	e1d9      	b.n	8003592 <generate_waveforms+0xa8e>

	// FM for sine wave VCO.
	// TODO: this is messed up.
	// Frequency keeps increasing.  I think it's a phase thing...
	// If you + buffer_lfo_float.... no change in freq.  If you mult, it climbs and falls.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && ( wav_lfo == WAVE_SAWTOOTH ||  wav_lfo == WAVE_TRIANGLE))
 80031de:	4b6e      	ldr	r3, [pc, #440]	; (8003398 <generate_waveforms+0x894>)
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d15a      	bne.n	800329c <generate_waveforms+0x798>
 80031e6:	4b6d      	ldr	r3, [pc, #436]	; (800339c <generate_waveforms+0x898>)
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d156      	bne.n	800329c <generate_waveforms+0x798>
 80031ee:	4b6c      	ldr	r3, [pc, #432]	; (80033a0 <generate_waveforms+0x89c>)
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d003      	beq.n	80031fe <generate_waveforms+0x6fa>
 80031f6:	4b6a      	ldr	r3, [pc, #424]	; (80033a0 <generate_waveforms+0x89c>)
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d14e      	bne.n	800329c <generate_waveforms+0x798>
	{
		for(i = start; i < end; i++)
 80031fe:	88fb      	ldrh	r3, [r7, #6]
 8003200:	627b      	str	r3, [r7, #36]	; 0x24
 8003202:	e046      	b.n	8003292 <generate_waveforms+0x78e>
		{
			// For modulating with square and sawtooth wave
			// buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32( (sample_count+(i-start))*angle_vco*buffer_lfo_float[i] );
			// buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32( ( (sample_count+(i-start)) % samples_cycle_lfo) *angle_vco*buffer_lfo_float[i] );
			buffer_vco[i] = vco_amp + vco_amp*arm_sin_f32( ( (sample_count+(i-start)) % samples_cycle_lfo) * angle_vco + 1000*buffer_lfo_float[i] );
 8003204:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	461a      	mov	r2, r3
 800320e:	4b5c      	ldr	r3, [pc, #368]	; (8003380 <generate_waveforms+0x87c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4413      	add	r3, r2
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	fbb3 f1f2 	udiv	r1, r3, r2
 800321a:	fb02 f201 	mul.w	r2, r2, r1
 800321e:	1a9b      	subs	r3, r3, r2
 8003220:	ee07 3a90 	vmov	s15, r3
 8003224:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003228:	edd7 7a08 	vldr	s15, [r7, #32]
 800322c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003232:	4a54      	ldr	r2, [pc, #336]	; (8003384 <generate_waveforms+0x880>)
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4413      	add	r3, r2
 8003238:	edd3 7a00 	vldr	s15, [r3]
 800323c:	eddf 6a59 	vldr	s13, [pc, #356]	; 80033a4 <generate_waveforms+0x8a0>
 8003240:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003244:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003248:	eeb0 0a67 	vmov.f32	s0, s15
 800324c:	f000 fdcc 	bl	8003de8 <arm_sin_f32>
 8003250:	eeb0 7a40 	vmov.f32	s14, s0
 8003254:	4b4d      	ldr	r3, [pc, #308]	; (800338c <generate_waveforms+0x888>)
 8003256:	edd3 7a00 	vldr	s15, [r3]
 800325a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800325e:	4b4b      	ldr	r3, [pc, #300]	; (800338c <generate_waveforms+0x888>)
 8003260:	edd3 7a00 	vldr	s15, [r3]
 8003264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003268:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800326c:	edc7 7a00 	vstr	s15, [r7]
 8003270:	883b      	ldrh	r3, [r7, #0]
 8003272:	b29a      	uxth	r2, r3
 8003274:	4b46      	ldr	r3, [pc, #280]	; (8003390 <generate_waveforms+0x88c>)
 8003276:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			buffer_output[i] = buffer_vco[i];
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800327e:	4944      	ldr	r1, [pc, #272]	; (8003390 <generate_waveforms+0x88c>)
 8003280:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8003284:	b291      	uxth	r1, r2
 8003286:	4a43      	ldr	r2, [pc, #268]	; (8003394 <generate_waveforms+0x890>)
 8003288:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// TODO: this is messed up.
	// Frequency keeps increasing.  I think it's a phase thing...
	// If you + buffer_lfo_float.... no change in freq.  If you mult, it climbs and falls.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && ( wav_lfo == WAVE_SAWTOOTH ||  wav_lfo == WAVE_TRIANGLE))
	{
		for(i = start; i < end; i++)
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	3301      	adds	r3, #1
 8003290:	627b      	str	r3, [r7, #36]	; 0x24
 8003292:	88ba      	ldrh	r2, [r7, #4]
 8003294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003296:	429a      	cmp	r2, r3
 8003298:	dcb4      	bgt.n	8003204 <generate_waveforms+0x700>

	// FM for sine wave VCO.
	// TODO: this is messed up.
	// Frequency keeps increasing.  I think it's a phase thing...
	// If you + buffer_lfo_float.... no change in freq.  If you mult, it climbs and falls.
	else if(wav_vco == WAVE_SINE && mod_type == MOD_FM && ( wav_lfo == WAVE_SAWTOOTH ||  wav_lfo == WAVE_TRIANGLE))
 800329a:	e17a      	b.n	8003592 <generate_waveforms+0xa8e>
		}
	}

	// FM for square wave VCO.
	// TODO: Fix glitchiness. I think just needs offset, fm_mod_level, etc adjusted.
	else if(wav_vco == WAVE_SQUARE && mod_type == MOD_FM)
 800329c:	4b3e      	ldr	r3, [pc, #248]	; (8003398 <generate_waveforms+0x894>)
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	f040 8083 	bne.w	80033ac <generate_waveforms+0x8a8>
 80032a6:	4b3d      	ldr	r3, [pc, #244]	; (800339c <generate_waveforms+0x898>)
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d17e      	bne.n	80033ac <generate_waveforms+0x8a8>
	{
		// samples_cycle = 2*(SAMPLERATE/freq_vco);
		// samples_half_cycle = samples_cycle/2;

		for(i = start; i < end; i++)
 80032ae:	88fb      	ldrh	r3, [r7, #6]
 80032b0:	627b      	str	r3, [r7, #36]	; 0x24
 80032b2:	e060      	b.n	8003376 <generate_waveforms+0x872>
		{
			// buffer_vco[i] = vco_amp * square( (sample_count+(i-start)) % ( (uint16_t)(samples_cycle + 20*buffer_lfo_float[i]) ), ( samples_cycle + 20*buffer_lfo_float[i])/2 );

			// Is it samples_cycle_vco or _lfo??
			buffer_vco[i] = vco_amp * gen_square( (sample_count+(i-start)) % ( (uint16_t)(samples_cycle_vco*fm_mod_level*buffer_lfo_float[i]) ), ( samples_cycle_vco*fm_mod_level*buffer_lfo_float[i])/2 );
 80032b4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80032b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b8:	88fb      	ldrh	r3, [r7, #6]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	461a      	mov	r2, r3
 80032be:	4b30      	ldr	r3, [pc, #192]	; (8003380 <generate_waveforms+0x87c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4413      	add	r3, r2
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	ee07 2a90 	vmov	s15, r2
 80032ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032ce:	4a36      	ldr	r2, [pc, #216]	; (80033a8 <generate_waveforms+0x8a4>)
 80032d0:	edd2 7a00 	vldr	s15, [r2]
 80032d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032da:	492a      	ldr	r1, [pc, #168]	; (8003384 <generate_waveforms+0x880>)
 80032dc:	0092      	lsls	r2, r2, #2
 80032de:	440a      	add	r2, r1
 80032e0:	edd2 7a00 	vldr	s15, [r2]
 80032e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032ec:	edc7 7a00 	vstr	s15, [r7]
 80032f0:	883a      	ldrh	r2, [r7, #0]
 80032f2:	b292      	uxth	r2, r2
 80032f4:	fbb3 f1f2 	udiv	r1, r3, r2
 80032f8:	fb02 f201 	mul.w	r2, r2, r1
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	b298      	uxth	r0, r3
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	ee07 3a90 	vmov	s15, r3
 8003306:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800330a:	4b27      	ldr	r3, [pc, #156]	; (80033a8 <generate_waveforms+0x8a4>)
 800330c:	edd3 7a00 	vldr	s15, [r3]
 8003310:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003316:	4a1b      	ldr	r2, [pc, #108]	; (8003384 <generate_waveforms+0x880>)
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	edd3 7a00 	vldr	s15, [r3]
 8003320:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003324:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003328:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800332c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003330:	edc7 7a00 	vstr	s15, [r7]
 8003334:	883b      	ldrh	r3, [r7, #0]
 8003336:	b29b      	uxth	r3, r3
 8003338:	4619      	mov	r1, r3
 800333a:	f000 fa69 	bl	8003810 <gen_square>
 800333e:	eeb0 7a40 	vmov.f32	s14, s0
 8003342:	4b12      	ldr	r3, [pc, #72]	; (800338c <generate_waveforms+0x888>)
 8003344:	edd3 7a00 	vldr	s15, [r3]
 8003348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800334c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003350:	edc7 7a00 	vstr	s15, [r7]
 8003354:	883b      	ldrh	r3, [r7, #0]
 8003356:	b29a      	uxth	r2, r3
 8003358:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <generate_waveforms+0x88c>)
 800335a:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			buffer_output[i] = buffer_vco[i];
 800335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003362:	490b      	ldr	r1, [pc, #44]	; (8003390 <generate_waveforms+0x88c>)
 8003364:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8003368:	b291      	uxth	r1, r2
 800336a:	4a0a      	ldr	r2, [pc, #40]	; (8003394 <generate_waveforms+0x890>)
 800336c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else if(wav_vco == WAVE_SQUARE && mod_type == MOD_FM)
	{
		// samples_cycle = 2*(SAMPLERATE/freq_vco);
		// samples_half_cycle = samples_cycle/2;

		for(i = start; i < end; i++)
 8003370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003372:	3301      	adds	r3, #1
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
 8003376:	88ba      	ldrh	r2, [r7, #4]
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	429a      	cmp	r2, r3
 800337c:	dc9a      	bgt.n	80032b4 <generate_waveforms+0x7b0>
		}
	}

	// FM for square wave VCO.
	// TODO: Fix glitchiness. I think just needs offset, fm_mod_level, etc adjusted.
	else if(wav_vco == WAVE_SQUARE && mod_type == MOD_FM)
 800337e:	e108      	b.n	8003592 <generate_waveforms+0xa8e>
 8003380:	200003c4 	.word	0x200003c4
 8003384:	20000144 	.word	0x20000144
 8003388:	42200000 	.word	0x42200000
 800338c:	2000006c 	.word	0x2000006c
 8003390:	200000c4 	.word	0x200000c4
 8003394:	20000244 	.word	0x20000244
 8003398:	20000064 	.word	0x20000064
 800339c:	20000068 	.word	0x20000068
 80033a0:	20000066 	.word	0x20000066
 80033a4:	447a0000 	.word	0x447a0000
 80033a8:	20000088 	.word	0x20000088
		}
	}

	// FM for sawtooth wave VCO.
	// TODO: Works for sine LFO.  Crappy for sawtooth LFO.  Check gain, offset.
	else if(wav_vco == WAVE_SAWTOOTH && mod_type == MOD_FM)
 80033ac:	4bae      	ldr	r3, [pc, #696]	; (8003668 <generate_waveforms+0xb64>)
 80033ae:	881b      	ldrh	r3, [r3, #0]
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d170      	bne.n	8003496 <generate_waveforms+0x992>
 80033b4:	4bad      	ldr	r3, [pc, #692]	; (800366c <generate_waveforms+0xb68>)
 80033b6:	881b      	ldrh	r3, [r3, #0]
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d16c      	bne.n	8003496 <generate_waveforms+0x992>
	{
		for(i = start; i < end; i++)
 80033bc:	88fb      	ldrh	r3, [r7, #6]
 80033be:	627b      	str	r3, [r7, #36]	; 0x24
 80033c0:	e064      	b.n	800348c <generate_waveforms+0x988>
			// buffer_vco[i] = 40 * sawtooth(  samples_cycle - ((sample_count+i) % samples_cycle));

			// During call to sawtooth, I think do...
			//		samples_cycle - (sample_count+(i-start)) ...
			// Because, otherwise the sawtooth waveform appears backwards.
			buffer_vco[i] = vco_amp * gen_sawtooth( samples_cycle_vco - (sample_count+(i-start)) % ( (uint16_t)(samples_cycle_vco*fm_mod_level*buffer_lfo_float[i]) ), samples_cycle_vco*fm_mod_level*buffer_lfo_float[i], sawtooth_vco_min, sawtooth_vco_max);
 80033c2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80033c4:	6979      	ldr	r1, [r7, #20]
 80033c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033c8:	88fb      	ldrh	r3, [r7, #6]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	461a      	mov	r2, r3
 80033ce:	4ba8      	ldr	r3, [pc, #672]	; (8003670 <generate_waveforms+0xb6c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4413      	add	r3, r2
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	ee07 2a90 	vmov	s15, r2
 80033da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033de:	4aa5      	ldr	r2, [pc, #660]	; (8003674 <generate_waveforms+0xb70>)
 80033e0:	edd2 7a00 	vldr	s15, [r2]
 80033e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ea:	48a3      	ldr	r0, [pc, #652]	; (8003678 <generate_waveforms+0xb74>)
 80033ec:	0092      	lsls	r2, r2, #2
 80033ee:	4402      	add	r2, r0
 80033f0:	edd2 7a00 	vldr	s15, [r2]
 80033f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033fc:	edc7 7a00 	vstr	s15, [r7]
 8003400:	883a      	ldrh	r2, [r7, #0]
 8003402:	b292      	uxth	r2, r2
 8003404:	fbb3 f0f2 	udiv	r0, r3, r2
 8003408:	fb02 f200 	mul.w	r2, r2, r0
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	1ac8      	subs	r0, r1, r3
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	ee07 3a90 	vmov	s15, r3
 8003416:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800341a:	4b96      	ldr	r3, [pc, #600]	; (8003674 <generate_waveforms+0xb70>)
 800341c:	edd3 7a00 	vldr	s15, [r3]
 8003420:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003426:	4a94      	ldr	r2, [pc, #592]	; (8003678 <generate_waveforms+0xb74>)
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	4413      	add	r3, r2
 800342c:	edd3 7a00 	vldr	s15, [r3]
 8003430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003434:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8003438:	4b90      	ldr	r3, [pc, #576]	; (800367c <generate_waveforms+0xb78>)
 800343a:	edd3 7a00 	vldr	s15, [r3]
 800343e:	4b90      	ldr	r3, [pc, #576]	; (8003680 <generate_waveforms+0xb7c>)
 8003440:	ed93 7a00 	vldr	s14, [r3]
 8003444:	eef0 0a47 	vmov.f32	s1, s14
 8003448:	eeb0 0a67 	vmov.f32	s0, s15
 800344c:	ee16 1a90 	vmov	r1, s13
 8003450:	f000 f9fc 	bl	800384c <gen_sawtooth>
 8003454:	eeb0 7a40 	vmov.f32	s14, s0
 8003458:	4b8a      	ldr	r3, [pc, #552]	; (8003684 <generate_waveforms+0xb80>)
 800345a:	edd3 7a00 	vldr	s15, [r3]
 800345e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003466:	edc7 7a00 	vstr	s15, [r7]
 800346a:	883b      	ldrh	r3, [r7, #0]
 800346c:	b29a      	uxth	r2, r3
 800346e:	4b86      	ldr	r3, [pc, #536]	; (8003688 <generate_waveforms+0xb84>)
 8003470:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			buffer_output[i] = buffer_vco[i];
 8003474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003478:	4983      	ldr	r1, [pc, #524]	; (8003688 <generate_waveforms+0xb84>)
 800347a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800347e:	b291      	uxth	r1, r2
 8003480:	4a82      	ldr	r2, [pc, #520]	; (800368c <generate_waveforms+0xb88>)
 8003482:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	// FM for sawtooth wave VCO.
	// TODO: Works for sine LFO.  Crappy for sawtooth LFO.  Check gain, offset.
	else if(wav_vco == WAVE_SAWTOOTH && mod_type == MOD_FM)
	{
		for(i = start; i < end; i++)
 8003486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003488:	3301      	adds	r3, #1
 800348a:	627b      	str	r3, [r7, #36]	; 0x24
 800348c:	88ba      	ldrh	r2, [r7, #4]
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	429a      	cmp	r2, r3
 8003492:	dc96      	bgt.n	80033c2 <generate_waveforms+0x8be>
		}
	}

	// FM for sawtooth wave VCO.
	// TODO: Works for sine LFO.  Crappy for sawtooth LFO.  Check gain, offset.
	else if(wav_vco == WAVE_SAWTOOTH && mod_type == MOD_FM)
 8003494:	e07d      	b.n	8003592 <generate_waveforms+0xa8e>
		}
	}

	// FM for triangle wave VCO.
	// TODO: fix this...
	else if(wav_vco == WAVE_TRIANGLE && mod_type == MOD_FM)
 8003496:	4b74      	ldr	r3, [pc, #464]	; (8003668 <generate_waveforms+0xb64>)
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	2b04      	cmp	r3, #4
 800349c:	d166      	bne.n	800356c <generate_waveforms+0xa68>
 800349e:	4b73      	ldr	r3, [pc, #460]	; (800366c <generate_waveforms+0xb68>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d162      	bne.n	800356c <generate_waveforms+0xa68>
	{
		// samples_half_cycle = SAMPLERATE/freq_vco;
		// samples_cycle = 2* samples_half_cycle;

		for(i = start; i < end; i++)
 80034a6:	88fb      	ldrh	r3, [r7, #6]
 80034a8:	627b      	str	r3, [r7, #36]	; 0x24
 80034aa:	e05a      	b.n	8003562 <generate_waveforms+0xa5e>
		{
			buffer_vco[i] = vco_amp * gen_triangle( (sample_count+(i-start)) % ( (uint16_t)(samples_cycle_vco*fm_mod_level*buffer_lfo_float[i]) ), samples_half_cycle_vco*fm_mod_level*buffer_lfo_float[i], 1.0);
 80034ac:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80034ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034b0:	88fb      	ldrh	r3, [r7, #6]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	461a      	mov	r2, r3
 80034b6:	4b6e      	ldr	r3, [pc, #440]	; (8003670 <generate_waveforms+0xb6c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4413      	add	r3, r2
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	ee07 2a90 	vmov	s15, r2
 80034c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034c6:	4a6b      	ldr	r2, [pc, #428]	; (8003674 <generate_waveforms+0xb70>)
 80034c8:	edd2 7a00 	vldr	s15, [r2]
 80034cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d2:	4969      	ldr	r1, [pc, #420]	; (8003678 <generate_waveforms+0xb74>)
 80034d4:	0092      	lsls	r2, r2, #2
 80034d6:	440a      	add	r2, r1
 80034d8:	edd2 7a00 	vldr	s15, [r2]
 80034dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034e4:	edc7 7a00 	vstr	s15, [r7]
 80034e8:	883a      	ldrh	r2, [r7, #0]
 80034ea:	b292      	uxth	r2, r2
 80034ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80034f0:	fb02 f201 	mul.w	r2, r2, r1
 80034f4:	1a98      	subs	r0, r3, r2
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	ee07 3a90 	vmov	s15, r3
 80034fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003500:	4b5c      	ldr	r3, [pc, #368]	; (8003674 <generate_waveforms+0xb70>)
 8003502:	edd3 7a00 	vldr	s15, [r3]
 8003506:	ee27 7a27 	vmul.f32	s14, s14, s15
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	4a5a      	ldr	r2, [pc, #360]	; (8003678 <generate_waveforms+0xb74>)
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	edd3 7a00 	vldr	s15, [r3]
 8003516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800351e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003522:	ee17 1a90 	vmov	r1, s15
 8003526:	f000 fa05 	bl	8003934 <gen_triangle>
 800352a:	eeb0 7a40 	vmov.f32	s14, s0
 800352e:	4b55      	ldr	r3, [pc, #340]	; (8003684 <generate_waveforms+0xb80>)
 8003530:	edd3 7a00 	vldr	s15, [r3]
 8003534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003538:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800353c:	edc7 7a00 	vstr	s15, [r7]
 8003540:	883b      	ldrh	r3, [r7, #0]
 8003542:	b29a      	uxth	r2, r3
 8003544:	4b50      	ldr	r3, [pc, #320]	; (8003688 <generate_waveforms+0xb84>)
 8003546:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			buffer_output[i] = buffer_vco[i];
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800354e:	494e      	ldr	r1, [pc, #312]	; (8003688 <generate_waveforms+0xb84>)
 8003550:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8003554:	b291      	uxth	r1, r2
 8003556:	4a4d      	ldr	r2, [pc, #308]	; (800368c <generate_waveforms+0xb88>)
 8003558:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else if(wav_vco == WAVE_TRIANGLE && mod_type == MOD_FM)
	{
		// samples_half_cycle = SAMPLERATE/freq_vco;
		// samples_cycle = 2* samples_half_cycle;

		for(i = start; i < end; i++)
 800355c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355e:	3301      	adds	r3, #1
 8003560:	627b      	str	r3, [r7, #36]	; 0x24
 8003562:	88ba      	ldrh	r2, [r7, #4]
 8003564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003566:	429a      	cmp	r2, r3
 8003568:	dca0      	bgt.n	80034ac <generate_waveforms+0x9a8>
		}
	}

	// FM for triangle wave VCO.
	// TODO: fix this...
	else if(wav_vco == WAVE_TRIANGLE && mod_type == MOD_FM)
 800356a:	e012      	b.n	8003592 <generate_waveforms+0xa8e>
	}

	// No modulation
	else
	{
		for(i = start; i < end; i++)
 800356c:	88fb      	ldrh	r3, [r7, #6]
 800356e:	627b      	str	r3, [r7, #36]	; 0x24
 8003570:	e00b      	b.n	800358a <generate_waveforms+0xa86>
		{
			buffer_output[i] = buffer_vco[i];
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003576:	4944      	ldr	r1, [pc, #272]	; (8003688 <generate_waveforms+0xb84>)
 8003578:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800357c:	b291      	uxth	r1, r2
 800357e:	4a43      	ldr	r2, [pc, #268]	; (800368c <generate_waveforms+0xb88>)
 8003580:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// No modulation
	else
	{
		for(i = start; i < end; i++)
 8003584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003586:	3301      	adds	r3, #1
 8003588:	627b      	str	r3, [r7, #36]	; 0x24
 800358a:	88ba      	ldrh	r2, [r7, #4]
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	429a      	cmp	r2, r3
 8003590:	dcef      	bgt.n	8003572 <generate_waveforms+0xa6e>
		}
	}

	// ADSR: Attack decay sustain release
	// The waveform contains 4 segments.
	if(adsr)
 8003592:	4b3f      	ldr	r3, [pc, #252]	; (8003690 <generate_waveforms+0xb8c>)
 8003594:	881b      	ldrh	r3, [r3, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 8110 	beq.w	80037bc <generate_waveforms+0xcb8>
	{
		for(i = start; i < end; i++)
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	627b      	str	r3, [r7, #36]	; 0x24
 80035a0:	e107      	b.n	80037b2 <generate_waveforms+0xcae>
		{
			if(sample_count+(i-start) < d_start)
 80035a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035a4:	88fb      	ldrh	r3, [r7, #6]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	461a      	mov	r2, r3
 80035aa:	4b31      	ldr	r3, [pc, #196]	; (8003670 <generate_waveforms+0xb6c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	441a      	add	r2, r3
 80035b0:	4b38      	ldr	r3, [pc, #224]	; (8003694 <generate_waveforms+0xb90>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d225      	bcs.n	8003604 <generate_waveforms+0xb00>
			{
				// Attack
				// buffer_adsr[i] = 0.2;
				// sawtooth(current sample, samples per cycle, min, max)
				// buffer_lfo_float[i] = sawtooth(samples_cycle - (sample_count+(i-start)) % samples_cycle, samples_cycle, sawtooth_lfo_min, sawtooth_lfo_max);
				buffer_adsr[i] = 0.5 * gen_sawtooth( (sample_count+(i-start)) % d_start, d_start/2, 0.0, 1.0);
 80035b8:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80035ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035bc:	88fb      	ldrh	r3, [r7, #6]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	461a      	mov	r2, r3
 80035c2:	4b2b      	ldr	r3, [pc, #172]	; (8003670 <generate_waveforms+0xb6c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4413      	add	r3, r2
 80035c8:	4a32      	ldr	r2, [pc, #200]	; (8003694 <generate_waveforms+0xb90>)
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80035d0:	fb02 f201 	mul.w	r2, r2, r1
 80035d4:	1a9a      	subs	r2, r3, r2
 80035d6:	4b2f      	ldr	r3, [pc, #188]	; (8003694 <generate_waveforms+0xb90>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80035e0:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8003698 <generate_waveforms+0xb94>
 80035e4:	4619      	mov	r1, r3
 80035e6:	4610      	mov	r0, r2
 80035e8:	f000 f930 	bl	800384c <gen_sawtooth>
 80035ec:	eeb0 7a40 	vmov.f32	s14, s0
 80035f0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80035f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035f8:	4a28      	ldr	r2, [pc, #160]	; (800369c <generate_waveforms+0xb98>)
 80035fa:	00a3      	lsls	r3, r4, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	edc3 7a00 	vstr	s15, [r3]
 8003602:	e0b8      	b.n	8003776 <generate_waveforms+0xc72>

			}
			else if(sample_count+(i-start) < s_start)
 8003604:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003606:	88fb      	ldrh	r3, [r7, #6]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	461a      	mov	r2, r3
 800360c:	4b18      	ldr	r3, [pc, #96]	; (8003670 <generate_waveforms+0xb6c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	441a      	add	r2, r3
 8003612:	4b23      	ldr	r3, [pc, #140]	; (80036a0 <generate_waveforms+0xb9c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d244      	bcs.n	80036a4 <generate_waveforms+0xba0>
			{
				// Decay
				// buffer_adsr[i] = 0.4;
				buffer_adsr[i] = gen_rampdown((sample_count+(i-start)) % s_start-d_start, s_start-d_start, 0.5, 1.0);
 800361a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800361c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800361e:	88fb      	ldrh	r3, [r7, #6]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	461a      	mov	r2, r3
 8003624:	4b12      	ldr	r3, [pc, #72]	; (8003670 <generate_waveforms+0xb6c>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4413      	add	r3, r2
 800362a:	4a1d      	ldr	r2, [pc, #116]	; (80036a0 <generate_waveforms+0xb9c>)
 800362c:	6812      	ldr	r2, [r2, #0]
 800362e:	fbb3 f1f2 	udiv	r1, r3, r2
 8003632:	fb02 f201 	mul.w	r2, r2, r1
 8003636:	1a9a      	subs	r2, r3, r2
 8003638:	4b16      	ldr	r3, [pc, #88]	; (8003694 <generate_waveforms+0xb90>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	1ad0      	subs	r0, r2, r3
 800363e:	4b18      	ldr	r3, [pc, #96]	; (80036a0 <generate_waveforms+0xb9c>)
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	4b14      	ldr	r3, [pc, #80]	; (8003694 <generate_waveforms+0xb90>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800364c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003650:	4619      	mov	r1, r3
 8003652:	f000 f933 	bl	80038bc <gen_rampdown>
 8003656:	eef0 7a40 	vmov.f32	s15, s0
 800365a:	4a10      	ldr	r2, [pc, #64]	; (800369c <generate_waveforms+0xb98>)
 800365c:	00a3      	lsls	r3, r4, #2
 800365e:	4413      	add	r3, r2
 8003660:	edc3 7a00 	vstr	s15, [r3]
 8003664:	e087      	b.n	8003776 <generate_waveforms+0xc72>
 8003666:	bf00      	nop
 8003668:	20000064 	.word	0x20000064
 800366c:	20000068 	.word	0x20000068
 8003670:	200003c4 	.word	0x200003c4
 8003674:	20000088 	.word	0x20000088
 8003678:	20000144 	.word	0x20000144
 800367c:	200003cc 	.word	0x200003cc
 8003680:	20000080 	.word	0x20000080
 8003684:	2000006c 	.word	0x2000006c
 8003688:	200000c4 	.word	0x200000c4
 800368c:	20000244 	.word	0x20000244
 8003690:	200003c8 	.word	0x200003c8
 8003694:	2000008c 	.word	0x2000008c
 8003698:	00000000 	.word	0x00000000
 800369c:	200002c4 	.word	0x200002c4
 80036a0:	20000090 	.word	0x20000090
			}
			else if(sample_count+(i-start) < r_start)
 80036a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a6:	88fb      	ldrh	r3, [r7, #6]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	461a      	mov	r2, r3
 80036ac:	4b4e      	ldr	r3, [pc, #312]	; (80037e8 <generate_waveforms+0xce4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	441a      	add	r2, r3
 80036b2:	4b4e      	ldr	r3, [pc, #312]	; (80037ec <generate_waveforms+0xce8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d225      	bcs.n	8003706 <generate_waveforms+0xc02>
			{
				// Sustain
				// buffer_adsr[i] = 0.6;
				// buffer_adsr[i] = sawtooth((sample_count+(i-start)) % samples_cycle, r_start-s_start, 0.5, 0.5);
				buffer_adsr[i] = gen_rampdown((sample_count+(i-start)) % s_start-d_start, s_start-d_start, 0.5, 0.5);
 80036ba:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80036bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036be:	88fb      	ldrh	r3, [r7, #6]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	461a      	mov	r2, r3
 80036c4:	4b48      	ldr	r3, [pc, #288]	; (80037e8 <generate_waveforms+0xce4>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4413      	add	r3, r2
 80036ca:	4a49      	ldr	r2, [pc, #292]	; (80037f0 <generate_waveforms+0xcec>)
 80036cc:	6812      	ldr	r2, [r2, #0]
 80036ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80036d2:	fb02 f201 	mul.w	r2, r2, r1
 80036d6:	1a9a      	subs	r2, r3, r2
 80036d8:	4b46      	ldr	r3, [pc, #280]	; (80037f4 <generate_waveforms+0xcf0>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	1ad0      	subs	r0, r2, r3
 80036de:	4b44      	ldr	r3, [pc, #272]	; (80037f0 <generate_waveforms+0xcec>)
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	4b44      	ldr	r3, [pc, #272]	; (80037f4 <generate_waveforms+0xcf0>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 80036ec:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80036f0:	4619      	mov	r1, r3
 80036f2:	f000 f8e3 	bl	80038bc <gen_rampdown>
 80036f6:	eef0 7a40 	vmov.f32	s15, s0
 80036fa:	4a3f      	ldr	r2, [pc, #252]	; (80037f8 <generate_waveforms+0xcf4>)
 80036fc:	00a3      	lsls	r3, r4, #2
 80036fe:	4413      	add	r3, r2
 8003700:	edc3 7a00 	vstr	s15, [r3]
 8003704:	e037      	b.n	8003776 <generate_waveforms+0xc72>
			}
			else if(sample_count+(i-start) < r_end)
 8003706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003708:	88fb      	ldrh	r3, [r7, #6]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	461a      	mov	r2, r3
 800370e:	4b36      	ldr	r3, [pc, #216]	; (80037e8 <generate_waveforms+0xce4>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	441a      	add	r2, r3
 8003714:	4b39      	ldr	r3, [pc, #228]	; (80037fc <generate_waveforms+0xcf8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d225      	bcs.n	8003768 <generate_waveforms+0xc64>
			{
				// Release
				// buffer_adsr[i] = 1.0;
				// rampdown(current sample, samples/cycle, min value, max value)
				buffer_adsr[i] = gen_rampdown( ( sample_count+(i-start) ) % r_end-r_start, r_end-r_start, 0.0, 0.5);
 800371c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800371e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	461a      	mov	r2, r3
 8003726:	4b30      	ldr	r3, [pc, #192]	; (80037e8 <generate_waveforms+0xce4>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4413      	add	r3, r2
 800372c:	4a33      	ldr	r2, [pc, #204]	; (80037fc <generate_waveforms+0xcf8>)
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	fbb3 f1f2 	udiv	r1, r3, r2
 8003734:	fb02 f201 	mul.w	r2, r2, r1
 8003738:	1a9a      	subs	r2, r3, r2
 800373a:	4b2c      	ldr	r3, [pc, #176]	; (80037ec <generate_waveforms+0xce8>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	1ad0      	subs	r0, r2, r3
 8003740:	4b2e      	ldr	r3, [pc, #184]	; (80037fc <generate_waveforms+0xcf8>)
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	4b29      	ldr	r3, [pc, #164]	; (80037ec <generate_waveforms+0xce8>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 800374e:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8003800 <generate_waveforms+0xcfc>
 8003752:	4619      	mov	r1, r3
 8003754:	f000 f8b2 	bl	80038bc <gen_rampdown>
 8003758:	eef0 7a40 	vmov.f32	s15, s0
 800375c:	4a26      	ldr	r2, [pc, #152]	; (80037f8 <generate_waveforms+0xcf4>)
 800375e:	00a3      	lsls	r3, r4, #2
 8003760:	4413      	add	r3, r2
 8003762:	edc3 7a00 	vstr	s15, [r3]
 8003766:	e006      	b.n	8003776 <generate_waveforms+0xc72>
			}
			else
			{
				buffer_adsr[i] = 0;
 8003768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376a:	4a23      	ldr	r2, [pc, #140]	; (80037f8 <generate_waveforms+0xcf4>)
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4413      	add	r3, r2
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	601a      	str	r2, [r3, #0]
			}

			buffer_output[i] = buffer_output[i] * buffer_adsr[i];
 8003776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800377a:	4922      	ldr	r1, [pc, #136]	; (8003804 <generate_waveforms+0xd00>)
 800377c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8003780:	b292      	uxth	r2, r2
 8003782:	ee07 2a90 	vmov	s15, r2
 8003786:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800378a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800378c:	491a      	ldr	r1, [pc, #104]	; (80037f8 <generate_waveforms+0xcf4>)
 800378e:	0092      	lsls	r2, r2, #2
 8003790:	440a      	add	r2, r1
 8003792:	edd2 7a00 	vldr	s15, [r2]
 8003796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800379a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800379e:	edc7 7a00 	vstr	s15, [r7]
 80037a2:	883a      	ldrh	r2, [r7, #0]
 80037a4:	b291      	uxth	r1, r2
 80037a6:	4a17      	ldr	r2, [pc, #92]	; (8003804 <generate_waveforms+0xd00>)
 80037a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	// ADSR: Attack decay sustain release
	// The waveform contains 4 segments.
	if(adsr)
	{
		for(i = start; i < end; i++)
 80037ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ae:	3301      	adds	r3, #1
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
 80037b2:	88ba      	ldrh	r2, [r7, #4]
 80037b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b6:	429a      	cmp	r2, r3
 80037b8:	f73f aef3 	bgt.w	80035a2 <generate_waveforms+0xa9e>
	//		 Might be able to rollover at end of (vfo? lfo?) waveform instead of samplerate.
	// 		However.. might need to also account for size of integer.

	// sample_count = (sample_count + (i-start)) % SAMPLERATE;
	//
	sample_count = (sample_count + (i-start)) % TEN_SECOND;
 80037bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037be:	88fb      	ldrh	r3, [r7, #6]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	461a      	mov	r2, r3
 80037c4:	4b08      	ldr	r3, [pc, #32]	; (80037e8 <generate_waveforms+0xce4>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	441a      	add	r2, r3
 80037ca:	4b0f      	ldr	r3, [pc, #60]	; (8003808 <generate_waveforms+0xd04>)
 80037cc:	fba3 1302 	umull	r1, r3, r3, r2
 80037d0:	0c9b      	lsrs	r3, r3, #18
 80037d2:	490e      	ldr	r1, [pc, #56]	; (800380c <generate_waveforms+0xd08>)
 80037d4:	fb01 f303 	mul.w	r3, r1, r3
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	4a03      	ldr	r2, [pc, #12]	; (80037e8 <generate_waveforms+0xce4>)
 80037dc:	6013      	str	r3, [r2, #0]

	return;
 80037de:	bf00      	nop
}
 80037e0:	372c      	adds	r7, #44	; 0x2c
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd90      	pop	{r4, r7, pc}
 80037e6:	bf00      	nop
 80037e8:	200003c4 	.word	0x200003c4
 80037ec:	20000094 	.word	0x20000094
 80037f0:	20000090 	.word	0x20000090
 80037f4:	2000008c 	.word	0x2000008c
 80037f8:	200002c4 	.word	0x200002c4
 80037fc:	20000098 	.word	0x20000098
 8003800:	00000000 	.word	0x00000000
 8003804:	20000244 	.word	0x20000244
 8003808:	45e7b273 	.word	0x45e7b273
 800380c:	000ea600 	.word	0x000ea600

08003810 <gen_square>:
 * Returns 1 if current_sample > samples_half_cycle
 *
 * Parameter angle: value from 0.0 to 1.0.
 */
float32_t gen_square(uint16_t current_sample, uint16_t samples_half_cycle)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	4603      	mov	r3, r0
 8003818:	460a      	mov	r2, r1
 800381a:	80fb      	strh	r3, [r7, #6]
 800381c:	4613      	mov	r3, r2
 800381e:	80bb      	strh	r3, [r7, #4]
	if (current_sample < samples_half_cycle)
 8003820:	88fa      	ldrh	r2, [r7, #6]
 8003822:	88bb      	ldrh	r3, [r7, #4]
 8003824:	429a      	cmp	r2, r3
 8003826:	d202      	bcs.n	800382e <gen_square+0x1e>
	{
		return square_min;
 8003828:	4b06      	ldr	r3, [pc, #24]	; (8003844 <gen_square+0x34>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	e001      	b.n	8003832 <gen_square+0x22>
	}
	return square_max;
 800382e:	4b06      	ldr	r3, [pc, #24]	; (8003848 <gen_square+0x38>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	ee07 3a90 	vmov	s15, r3
}
 8003836:	eeb0 0a67 	vmov.f32	s0, s15
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	20000078 	.word	0x20000078
 8003848:	2000007c 	.word	0x2000007c

0800384c <gen_sawtooth>:
 *		Parameter current_sample is the n'th sample in the current cycle.  This corresponds to x in f(x) = mx+b

 *
 */
float32_t gen_sawtooth(uint32_t current_sample, uint32_t samples_cycle, float32_t min, float32_t max)
{
 800384c:	b480      	push	{r7}
 800384e:	b087      	sub	sp, #28
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	ed87 0a01 	vstr	s0, [r7, #4]
 800385a:	edc7 0a00 	vstr	s1, [r7]
	float32_t m = 0.0;
 800385e:	f04f 0300 	mov.w	r3, #0
 8003862:	617b      	str	r3, [r7, #20]
	float32_t val = 0.0;
 8003864:	f04f 0300 	mov.w	r3, #0
 8003868:	613b      	str	r3, [r7, #16]

	// y = mx + b
//	m = (max - min)/samples_cycle;
//	val = m * current_sample + min;

	m = (max - min)/(samples_cycle-1);
 800386a:	ed97 7a00 	vldr	s14, [r7]
 800386e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003872:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	3b01      	subs	r3, #1
 800387a:	ee07 3a90 	vmov	s15, r3
 800387e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003886:	edc7 7a05 	vstr	s15, [r7, #20]
	val = (m * current_sample) + min;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	ee07 3a90 	vmov	s15, r3
 8003890:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003894:	edd7 7a05 	vldr	s15, [r7, #20]
 8003898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800389c:	edd7 7a01 	vldr	s15, [r7, #4]
 80038a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038a4:	edc7 7a04 	vstr	s15, [r7, #16]

	return val;
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	ee07 3a90 	vmov	s15, r3
}
 80038ae:	eeb0 0a67 	vmov.f32	s0, s15
 80038b2:	371c      	adds	r7, #28
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <gen_rampdown>:

float32_t gen_rampdown(uint32_t current_sample, uint32_t samples_cycle, float32_t min, float32_t max)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80038ca:	edc7 0a00 	vstr	s1, [r7]
	float32_t m = 0.0;
 80038ce:	f04f 0300 	mov.w	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
	float32_t val = 0.0;
 80038d4:	f04f 0300 	mov.w	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]

	// y = mx + b
	m = (max - min)/samples_cycle;
 80038da:	ed97 7a00 	vldr	s14, [r7]
 80038de:	edd7 7a01 	vldr	s15, [r7, #4]
 80038e2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	ee07 3a90 	vmov	s15, r3
 80038ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f4:	edc7 7a05 	vstr	s15, [r7, #20]
	val = max - m * current_sample + min;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	ee07 3a90 	vmov	s15, r3
 80038fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003902:	edd7 7a05 	vldr	s15, [r7, #20]
 8003906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800390a:	ed97 7a00 	vldr	s14, [r7]
 800390e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003912:	edd7 7a01 	vldr	s15, [r7, #4]
 8003916:	ee77 7a27 	vadd.f32	s15, s14, s15
 800391a:	edc7 7a04 	vstr	s15, [r7, #16]

	return val;
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	ee07 3a90 	vmov	s15, r3
}
 8003924:	eeb0 0a67 	vmov.f32	s0, s15
 8003928:	371c      	adds	r7, #28
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop

08003934 <gen_triangle>:

float32_t gen_triangle(uint32_t current_sample, uint32_t samples_half_cycle, float32_t amp)
{
 8003934:	b480      	push	{r7}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t m = 0.0;
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	617b      	str	r3, [r7, #20]

	// Increase from a negative value to its opposite value. Eg. -1 to 1 over 1/2 the wave's period
	// Then decrease from 1 to -1 over 1/2 the wave's period

	m = amp/(samples_half_cycle);
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	ee07 3a90 	vmov	s15, r3
 800394e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003952:	edd7 6a01 	vldr	s13, [r7, #4]
 8003956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800395a:	edc7 7a05 	vstr	s15, [r7, #20]

	if(current_sample < samples_half_cycle)
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	429a      	cmp	r2, r3
 8003964:	d209      	bcs.n	800397a <gen_triangle+0x46>
	{
		return (m * current_sample);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	ee07 3a90 	vmov	s15, r3
 800396c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003970:	edd7 7a05 	vldr	s15, [r7, #20]
 8003974:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003978:	e00e      	b.n	8003998 <gen_triangle+0x64>
	}
	// Make sure difference can be negative.
	return amp + (m * (int32_t)(samples_half_cycle - current_sample));
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	ee07 3a90 	vmov	s15, r3
 8003984:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003988:	edd7 7a05 	vldr	s15, [r7, #20]
 800398c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003990:	edd7 7a01 	vldr	s15, [r7, #4]
 8003994:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003998:	eeb0 0a67 	vmov.f32	s0, s15
 800399c:	371c      	adds	r7, #28
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop

080039a8 <gen_triangle_integral>:


float32_t gen_triangle_integral(uint32_t current_sample, uint32_t samples_half_cycle, float32_t amp)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t m = 0.0;
 80039b6:	f04f 0300 	mov.w	r3, #0
 80039ba:	617b      	str	r3, [r7, #20]
	float32_t result = 0.0;
 80039bc:	f04f 0300 	mov.w	r3, #0
 80039c0:	613b      	str	r3, [r7, #16]
	// float32_t val = 0.0;

	// Increase from a negative value to its opposite value. Eg. -1 to 1 over 1/2 the wave's period
	// Then decrease from 1 to -1 over 1/2 the wave's period

	m = amp/(samples_half_cycle);
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	ee07 3a90 	vmov	s15, r3
 80039c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039cc:	edd7 6a01 	vldr	s13, [r7, #4]
 80039d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039d4:	edc7 7a05 	vstr	s15, [r7, #20]

	if(current_sample < samples_half_cycle)
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d211      	bcs.n	8003a04 <gen_triangle_integral+0x5c>
	{
		result = m*current_sample;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	ee07 3a90 	vmov	s15, r3
 80039e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80039ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f2:	edc7 7a04 	vstr	s15, [r7, #16]
		return result*result;
 80039f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80039fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80039fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a02:	e018      	b.n	8003a36 <gen_triangle_integral+0x8e>
	}
	// TODO: testing with integral...
	// Make sure difference can be negative.
	// return amp + (m * (int32_t)(samples_half_cycle - current_sample));

	result = amp + (m * (int32_t)(samples_half_cycle - current_sample));
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	ee07 3a90 	vmov	s15, r3
 8003a0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a12:	edd7 7a05 	vldr	s15, [r7, #20]
 8003a16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a22:	edc7 7a04 	vstr	s15, [r7, #16]
	return -(result*result);
 8003a26:	ed97 7a04 	vldr	s14, [r7, #16]
 8003a2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a32:	eef1 7a67 	vneg.f32	s15, s15
}
 8003a36:	eeb0 0a67 	vmov.f32	s0, s15
 8003a3a:	371c      	adds	r7, #28
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a7c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003a48:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003a4a:	e003      	b.n	8003a54 <LoopCopyDataInit>

08003a4c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003a4c:	4b0c      	ldr	r3, [pc, #48]	; (8003a80 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003a4e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003a50:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003a52:	3104      	adds	r1, #4

08003a54 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003a54:	480b      	ldr	r0, [pc, #44]	; (8003a84 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003a56:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003a58:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003a5a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003a5c:	d3f6      	bcc.n	8003a4c <CopyDataInit>
  ldr  r2, =_sbss
 8003a5e:	4a0b      	ldr	r2, [pc, #44]	; (8003a8c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003a60:	e002      	b.n	8003a68 <LoopFillZerobss>

08003a62 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003a62:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003a64:	f842 3b04 	str.w	r3, [r2], #4

08003a68 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003a68:	4b09      	ldr	r3, [pc, #36]	; (8003a90 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003a6a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003a6c:	d3f9      	bcc.n	8003a62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003a6e:	f000 f86f 	bl	8003b50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a72:	f000 f9f5 	bl	8003e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a76:	f7fe ffb5 	bl	80029e4 <main>
  bx  lr    
 8003a7a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a7c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8003a80:	080046e8 	.word	0x080046e8
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003a84:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003a88:	2000009c 	.word	0x2000009c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8003a8c:	2000009c 	.word	0x2000009c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003a90:	20000458 	.word	0x20000458

08003a94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a94:	e7fe      	b.n	8003a94 <ADC_IRQHandler>
	...

08003a98 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
}
 8003a9c:	bf00      	nop
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop

08003aa8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8003aac:	e7fe      	b.n	8003aac <HardFault_Handler+0x4>
 8003aae:	bf00      	nop

08003ab0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8003ab4:	e7fe      	b.n	8003ab4 <MemManage_Handler+0x4>
 8003ab6:	bf00      	nop

08003ab8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8003abc:	e7fe      	b.n	8003abc <BusFault_Handler+0x4>
 8003abe:	bf00      	nop

08003ac0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8003ac4:	e7fe      	b.n	8003ac4 <UsageFault_Handler+0x4>
 8003ac6:	bf00      	nop

08003ac8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
}
 8003acc:	bf00      	nop
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop

08003ad8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
}
 8003adc:	bf00      	nop
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop

08003ae8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
}
 8003aec:	bf00      	nop
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop

08003af8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0

}
 8003afc:	bf00      	nop
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop

08003b08 <EXTI0_IRQHandler>:
  * @brief  This function handles External line 0 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0

}
 8003b0c:	bf00      	nop
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop

08003b18 <TIM4_IRQHandler>:
  * @brief  This function handles TIM4 global interrupt request.
  * @param  None
  * @retval None
  */
void TIM4_IRQHandler(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  
}
 8003b1c:	bf00      	nop
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop

08003b28 <TIM2_IRQHandler>:


void TIM2_IRQHandler(){
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0

	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET){
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003b32:	f7fd ff7b 	bl	8001a2c <TIM_GetITStatus>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d006      	beq.n	8003b4a <TIM2_IRQHandler+0x22>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003b42:	f7fd ff9d 	bl	8001a80 <TIM_ClearITPendingBit>
		update_selector_state();
 8003b46:	f000 f8cd 	bl	8003ce4 <update_selector_state>
	}
}
 8003b4a:	bf00      	nop
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop

08003b50 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  //#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b54:	4a16      	ldr	r2, [pc, #88]	; (8003bb0 <SystemInit+0x60>)
 8003b56:	4b16      	ldr	r3, [pc, #88]	; (8003bb0 <SystemInit+0x60>)
 8003b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  //#endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003b64:	4a13      	ldr	r2, [pc, #76]	; (8003bb4 <SystemInit+0x64>)
 8003b66:	4b13      	ldr	r3, [pc, #76]	; (8003bb4 <SystemInit+0x64>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f043 0301 	orr.w	r3, r3, #1
 8003b6e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003b70:	4b10      	ldr	r3, [pc, #64]	; (8003bb4 <SystemInit+0x64>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003b76:	4a0f      	ldr	r2, [pc, #60]	; (8003bb4 <SystemInit+0x64>)
 8003b78:	4b0e      	ldr	r3, [pc, #56]	; (8003bb4 <SystemInit+0x64>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003b80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b84:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003b86:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <SystemInit+0x64>)
 8003b88:	4a0b      	ldr	r2, [pc, #44]	; (8003bb8 <SystemInit+0x68>)
 8003b8a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003b8c:	4a09      	ldr	r2, [pc, #36]	; (8003bb4 <SystemInit+0x64>)
 8003b8e:	4b09      	ldr	r3, [pc, #36]	; (8003bb4 <SystemInit+0x64>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b96:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003b98:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <SystemInit+0x64>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003b9e:	f000 f80d 	bl	8003bbc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ba2:	4b03      	ldr	r3, [pc, #12]	; (8003bb0 <SystemInit+0x60>)
 8003ba4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ba8:	609a      	str	r2, [r3, #8]
#endif
}
 8003baa:	bf00      	nop
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	e000ed00 	.word	0xe000ed00
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	24003010 	.word	0x24003010

08003bbc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	607b      	str	r3, [r7, #4]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003bca:	4a41      	ldr	r2, [pc, #260]	; (8003cd0 <SetSysClock+0x114>)
 8003bcc:	4b40      	ldr	r3, [pc, #256]	; (8003cd0 <SetSysClock+0x114>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003bd6:	4b3e      	ldr	r3, [pc, #248]	; (8003cd0 <SetSysClock+0x114>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bde:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3301      	adds	r3, #1
 8003be4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d103      	bne.n	8003bf4 <SetSysClock+0x38>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003bf2:	d1f0      	bne.n	8003bd6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003bf4:	4b36      	ldr	r3, [pc, #216]	; (8003cd0 <SetSysClock+0x114>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003c00:	2301      	movs	r3, #1
 8003c02:	603b      	str	r3, [r7, #0]
 8003c04:	e001      	b.n	8003c0a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003c06:	2300      	movs	r3, #0
 8003c08:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d142      	bne.n	8003c96 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003c10:	4a2f      	ldr	r2, [pc, #188]	; (8003cd0 <SetSysClock+0x114>)
 8003c12:	4b2f      	ldr	r3, [pc, #188]	; (8003cd0 <SetSysClock+0x114>)
 8003c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c1a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003c1c:	4a2d      	ldr	r2, [pc, #180]	; (8003cd4 <SetSysClock+0x118>)
 8003c1e:	4b2d      	ldr	r3, [pc, #180]	; (8003cd4 <SetSysClock+0x118>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c26:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003c28:	4a29      	ldr	r2, [pc, #164]	; (8003cd0 <SetSysClock+0x114>)
 8003c2a:	4b29      	ldr	r3, [pc, #164]	; (8003cd0 <SetSysClock+0x114>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003c30:	4a27      	ldr	r2, [pc, #156]	; (8003cd0 <SetSysClock+0x114>)
 8003c32:	4b27      	ldr	r3, [pc, #156]	; (8003cd0 <SetSysClock+0x114>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c3a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003c3c:	4a24      	ldr	r2, [pc, #144]	; (8003cd0 <SetSysClock+0x114>)
 8003c3e:	4b24      	ldr	r3, [pc, #144]	; (8003cd0 <SetSysClock+0x114>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003c46:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003c48:	4b21      	ldr	r3, [pc, #132]	; (8003cd0 <SetSysClock+0x114>)
 8003c4a:	4a23      	ldr	r2, [pc, #140]	; (8003cd8 <SetSysClock+0x11c>)
 8003c4c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003c4e:	4a20      	ldr	r2, [pc, #128]	; (8003cd0 <SetSysClock+0x114>)
 8003c50:	4b1f      	ldr	r3, [pc, #124]	; (8003cd0 <SetSysClock+0x114>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c58:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003c5a:	bf00      	nop
 8003c5c:	4b1c      	ldr	r3, [pc, #112]	; (8003cd0 <SetSysClock+0x114>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0f9      	beq.n	8003c5c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003c68:	4b1c      	ldr	r3, [pc, #112]	; (8003cdc <SetSysClock+0x120>)
 8003c6a:	f240 6205 	movw	r2, #1541	; 0x605
 8003c6e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003c70:	4a17      	ldr	r2, [pc, #92]	; (8003cd0 <SetSysClock+0x114>)
 8003c72:	4b17      	ldr	r3, [pc, #92]	; (8003cd0 <SetSysClock+0x114>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f023 0303 	bic.w	r3, r3, #3
 8003c7a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003c7c:	4a14      	ldr	r2, [pc, #80]	; (8003cd0 <SetSysClock+0x114>)
 8003c7e:	4b14      	ldr	r3, [pc, #80]	; (8003cd0 <SetSysClock+0x114>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f043 0302 	orr.w	r3, r3, #2
 8003c86:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003c88:	bf00      	nop
 8003c8a:	4b11      	ldr	r3, [pc, #68]	; (8003cd0 <SetSysClock+0x114>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 030c 	and.w	r3, r3, #12
 8003c92:	2b08      	cmp	r3, #8
 8003c94:	d1f9      	bne.n	8003c8a <SetSysClock+0xce>

/******************************************************************************/
/*                          I2S clock configuration                           */
/******************************************************************************/
  /* PLLI2S clock used as I2S clock source */
  RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 8003c96:	4a0e      	ldr	r2, [pc, #56]	; (8003cd0 <SetSysClock+0x114>)
 8003c98:	4b0d      	ldr	r3, [pc, #52]	; (8003cd0 <SetSysClock+0x114>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003ca0:	6093      	str	r3, [r2, #8]

  /* Configure PLLI2S */
  RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <SetSysClock+0x114>)
 8003ca4:	4a0e      	ldr	r2, [pc, #56]	; (8003ce0 <SetSysClock+0x124>)
 8003ca6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Enable PLLI2S */
  RCC->CR |= ((uint32_t)RCC_CR_PLLI2SON);
 8003caa:	4a09      	ldr	r2, [pc, #36]	; (8003cd0 <SetSysClock+0x114>)
 8003cac:	4b08      	ldr	r3, [pc, #32]	; (8003cd0 <SetSysClock+0x114>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003cb4:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is ready */
  while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
 8003cb6:	bf00      	nop
 8003cb8:	4b05      	ldr	r3, [pc, #20]	; (8003cd0 <SetSysClock+0x114>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0f9      	beq.n	8003cb8 <SetSysClock+0xfc>
  {
  }
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	40007000 	.word	0x40007000
 8003cd8:	07405408 	.word	0x07405408
 8003cdc:	40023c00 	.word	0x40023c00
 8003ce0:	30004080 	.word	0x30004080

08003ce4 <update_selector_state>:

/*
 * Gets and updated the state of both the selector rotary switches
 * This funtion is called by the tim2 interrupt handler
 */
void update_selector_state (){
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0

	if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_7) == 1){
 8003ce8:	2180      	movs	r1, #128	; 0x80
 8003cea:	483b      	ldr	r0, [pc, #236]	; (8003dd8 <update_selector_state+0xf4>)
 8003cec:	f7fc fff0 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d103      	bne.n	8003cfe <update_selector_state+0x1a>
		vfo_state = sine;
 8003cf6:	4b39      	ldr	r3, [pc, #228]	; (8003ddc <update_selector_state+0xf8>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
 8003cfc:	e02e      	b.n	8003d5c <update_selector_state+0x78>
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_8) == 1){
 8003cfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d02:	4835      	ldr	r0, [pc, #212]	; (8003dd8 <update_selector_state+0xf4>)
 8003d04:	f7fc ffe4 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d103      	bne.n	8003d16 <update_selector_state+0x32>
		vfo_state = sawtooth;
 8003d0e:	4b33      	ldr	r3, [pc, #204]	; (8003ddc <update_selector_state+0xf8>)
 8003d10:	2201      	movs	r2, #1
 8003d12:	701a      	strb	r2, [r3, #0]
 8003d14:	e022      	b.n	8003d5c <update_selector_state+0x78>
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_9) == 1){
 8003d16:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d1a:	482f      	ldr	r0, [pc, #188]	; (8003dd8 <update_selector_state+0xf4>)
 8003d1c:	f7fc ffd8 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d103      	bne.n	8003d2e <update_selector_state+0x4a>
		vfo_state = square;
 8003d26:	4b2d      	ldr	r3, [pc, #180]	; (8003ddc <update_selector_state+0xf8>)
 8003d28:	2202      	movs	r2, #2
 8003d2a:	701a      	strb	r2, [r3, #0]
 8003d2c:	e016      	b.n	8003d5c <update_selector_state+0x78>
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_10) == 1){
 8003d2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d32:	4829      	ldr	r0, [pc, #164]	; (8003dd8 <update_selector_state+0xf4>)
 8003d34:	f7fc ffcc 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d103      	bne.n	8003d46 <update_selector_state+0x62>
		vfo_state = triangle;
 8003d3e:	4b27      	ldr	r3, [pc, #156]	; (8003ddc <update_selector_state+0xf8>)
 8003d40:	2203      	movs	r2, #3
 8003d42:	701a      	strb	r2, [r3, #0]
 8003d44:	e00a      	b.n	8003d5c <update_selector_state+0x78>
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_11) == 1){
 8003d46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d4a:	4823      	ldr	r0, [pc, #140]	; (8003dd8 <update_selector_state+0xf4>)
 8003d4c:	f7fc ffc0 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d102      	bne.n	8003d5c <update_selector_state+0x78>
		vfo_state = other2;
 8003d56:	4b21      	ldr	r3, [pc, #132]	; (8003ddc <update_selector_state+0xf8>)
 8003d58:	2204      	movs	r2, #4
 8003d5a:	701a      	strb	r2, [r3, #0]
	}


	if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_12) == 1){
 8003d5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d60:	481d      	ldr	r0, [pc, #116]	; (8003dd8 <update_selector_state+0xf4>)
 8003d62:	f7fc ffb5 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d103      	bne.n	8003d74 <update_selector_state+0x90>
		lfo_state = sine;
 8003d6c:	4b1c      	ldr	r3, [pc, #112]	; (8003de0 <update_selector_state+0xfc>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	701a      	strb	r2, [r3, #0]
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_15) == 1){
		lfo_state = triangle;
	}else if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_13) == 1){
		lfo_state = other2;
	}
}
 8003d72:	e02e      	b.n	8003dd2 <update_selector_state+0xee>
	}


	if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_12) == 1){
		lfo_state = sine;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_13) == 1){
 8003d74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d78:	4817      	ldr	r0, [pc, #92]	; (8003dd8 <update_selector_state+0xf4>)
 8003d7a:	f7fc ffa9 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d103      	bne.n	8003d8c <update_selector_state+0xa8>
		lfo_state = sawtooth;
 8003d84:	4b16      	ldr	r3, [pc, #88]	; (8003de0 <update_selector_state+0xfc>)
 8003d86:	2201      	movs	r2, #1
 8003d88:	701a      	strb	r2, [r3, #0]
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_15) == 1){
		lfo_state = triangle;
	}else if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_13) == 1){
		lfo_state = other2;
	}
}
 8003d8a:	e022      	b.n	8003dd2 <update_selector_state+0xee>

	if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_12) == 1){
		lfo_state = sine;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_13) == 1){
		lfo_state = sawtooth;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_14) == 1){
 8003d8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003d90:	4811      	ldr	r0, [pc, #68]	; (8003dd8 <update_selector_state+0xf4>)
 8003d92:	f7fc ff9d 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d103      	bne.n	8003da4 <update_selector_state+0xc0>
		lfo_state = square;
 8003d9c:	4b10      	ldr	r3, [pc, #64]	; (8003de0 <update_selector_state+0xfc>)
 8003d9e:	2202      	movs	r2, #2
 8003da0:	701a      	strb	r2, [r3, #0]
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_15) == 1){
		lfo_state = triangle;
	}else if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_13) == 1){
		lfo_state = other2;
	}
}
 8003da2:	e016      	b.n	8003dd2 <update_selector_state+0xee>
		lfo_state = sine;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_13) == 1){
		lfo_state = sawtooth;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_14) == 1){
		lfo_state = square;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_15) == 1){
 8003da4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003da8:	480b      	ldr	r0, [pc, #44]	; (8003dd8 <update_selector_state+0xf4>)
 8003daa:	f7fc ff91 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d103      	bne.n	8003dbc <update_selector_state+0xd8>
		lfo_state = triangle;
 8003db4:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <update_selector_state+0xfc>)
 8003db6:	2203      	movs	r2, #3
 8003db8:	701a      	strb	r2, [r3, #0]
	}else if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_13) == 1){
		lfo_state = other2;
	}
}
 8003dba:	e00a      	b.n	8003dd2 <update_selector_state+0xee>
		lfo_state = sawtooth;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_14) == 1){
		lfo_state = square;
	}else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_15) == 1){
		lfo_state = triangle;
	}else if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_13) == 1){
 8003dbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003dc0:	4808      	ldr	r0, [pc, #32]	; (8003de4 <update_selector_state+0x100>)
 8003dc2:	f7fc ff85 	bl	8000cd0 <GPIO_ReadInputDataBit>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d102      	bne.n	8003dd2 <update_selector_state+0xee>
		lfo_state = other2;
 8003dcc:	4b04      	ldr	r3, [pc, #16]	; (8003de0 <update_selector_state+0xfc>)
 8003dce:	2204      	movs	r2, #4
 8003dd0:	701a      	strb	r2, [r3, #0]
	}
}
 8003dd2:	bf00      	nop
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40021000 	.word	0x40021000
 8003ddc:	20000450 	.word	0x20000450
 8003de0:	20000451 	.word	0x20000451
 8003de4:	40020800 	.word	0x40020800

08003de8 <arm_sin_f32>:
 8003de8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003e54 <arm_sin_f32+0x6c>
 8003dec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003df0:	ee20 7a07 	vmul.f32	s14, s0, s14
 8003df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8003dfc:	d504      	bpl.n	8003e08 <arm_sin_f32+0x20>
 8003dfe:	ee17 3a90 	vmov	r3, s15
 8003e02:	3b01      	subs	r3, #1
 8003e04:	ee07 3a90 	vmov	s15, r3
 8003e08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e0c:	eddf 6a12 	vldr	s13, [pc, #72]	; 8003e58 <arm_sin_f32+0x70>
 8003e10:	4a12      	ldr	r2, [pc, #72]	; (8003e5c <arm_sin_f32+0x74>)
 8003e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e16:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003e1a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003e1e:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8003e22:	ee16 3a90 	vmov	r3, s13
 8003e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e2a:	ee06 3a90 	vmov	s13, r3
 8003e2e:	eeb8 7a66 	vcvt.f32.u32	s14, s13
 8003e32:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8003e36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e3a:	edd1 6a00 	vldr	s13, [r1]
 8003e3e:	ed91 7a01 	vldr	s14, [r1, #4]
 8003e42:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003e46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e4a:	ee20 0a26 	vmul.f32	s0, s0, s13
 8003e4e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003e52:	4770      	bx	lr
 8003e54:	3e22f983 	.word	0x3e22f983
 8003e58:	44000000 	.word	0x44000000
 8003e5c:	08003edc 	.word	0x08003edc

08003e60 <__libc_init_array>:
 8003e60:	b570      	push	{r4, r5, r6, lr}
 8003e62:	4b0e      	ldr	r3, [pc, #56]	; (8003e9c <__libc_init_array+0x3c>)
 8003e64:	4c0e      	ldr	r4, [pc, #56]	; (8003ea0 <__libc_init_array+0x40>)
 8003e66:	1ae4      	subs	r4, r4, r3
 8003e68:	10a4      	asrs	r4, r4, #2
 8003e6a:	2500      	movs	r5, #0
 8003e6c:	461e      	mov	r6, r3
 8003e6e:	42a5      	cmp	r5, r4
 8003e70:	d004      	beq.n	8003e7c <__libc_init_array+0x1c>
 8003e72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e76:	4798      	blx	r3
 8003e78:	3501      	adds	r5, #1
 8003e7a:	e7f8      	b.n	8003e6e <__libc_init_array+0xe>
 8003e7c:	f000 f816 	bl	8003eac <_init>
 8003e80:	4c08      	ldr	r4, [pc, #32]	; (8003ea4 <__libc_init_array+0x44>)
 8003e82:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <__libc_init_array+0x48>)
 8003e84:	1ae4      	subs	r4, r4, r3
 8003e86:	10a4      	asrs	r4, r4, #2
 8003e88:	2500      	movs	r5, #0
 8003e8a:	461e      	mov	r6, r3
 8003e8c:	42a5      	cmp	r5, r4
 8003e8e:	d004      	beq.n	8003e9a <__libc_init_array+0x3a>
 8003e90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e94:	4798      	blx	r3
 8003e96:	3501      	adds	r5, #1
 8003e98:	e7f8      	b.n	8003e8c <__libc_init_array+0x2c>
 8003e9a:	bd70      	pop	{r4, r5, r6, pc}
 8003e9c:	080046e0 	.word	0x080046e0
 8003ea0:	080046e0 	.word	0x080046e0
 8003ea4:	080046e4 	.word	0x080046e4
 8003ea8:	080046e0 	.word	0x080046e0

08003eac <_init>:
 8003eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eae:	bf00      	nop
 8003eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eb2:	bc08      	pop	{r3}
 8003eb4:	469e      	mov	lr, r3
 8003eb6:	4770      	bx	lr

08003eb8 <_fini>:
 8003eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eba:	bf00      	nop
 8003ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ebe:	bc08      	pop	{r3}
 8003ec0:	469e      	mov	lr, r3
 8003ec2:	4770      	bx	lr
