Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 17:35:42 2022
| Host         : CSE-P07-216886 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (195)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: AAAAA/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Select/DUUT/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (195)
--------------------------------------------------
 There are 195 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  206          inf        0.000                      0                  206           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           206 Endpoints
Min Delay           206 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.488ns  (logic 4.472ns (52.685%)  route 4.016ns (47.315%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=10, routed)          1.371     1.827    nolabel_line31/c5/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     2.785    nolabel_line31/c5/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.154     2.939 r  nolabel_line31/c5/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.811     4.750    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738     8.488 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.488    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 4.233ns (51.008%)  route 4.066ns (48.992%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=10, routed)          1.371     1.827    nolabel_line31/c5/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     2.790    nolabel_line31/c5/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.914 r  nolabel_line31/c5/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     4.770    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.299 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.299    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.252ns  (logic 4.224ns (51.186%)  route 4.028ns (48.814%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=10, routed)          1.371     1.827    nolabel_line31/c5/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     2.785    nolabel_line31/c5/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.909 r  nolabel_line31/c5/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.823     4.732    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.252 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.252    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.443ns (54.235%)  route 3.749ns (45.765%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=10, routed)          1.371     1.827    nolabel_line31/c5/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.662     2.612    nolabel_line31/c5/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.150     2.762 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.479    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713     8.192 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.192    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.476ns (54.716%)  route 3.704ns (45.284%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=10, routed)          1.371     1.827    nolabel_line31/c5/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667     2.617    nolabel_line31/c5/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.152     2.769 r  nolabel_line31/c5/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.436    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.180 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.180    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 4.235ns (51.813%)  route 3.939ns (48.187%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=10, routed)          1.371     1.827    nolabel_line31/c5/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.662     2.612    nolabel_line31/c5/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.736 r  nolabel_line31/c5/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.907     4.643    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.175 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.175    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.960ns  (logic 4.208ns (52.868%)  route 3.752ns (47.132%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=10, routed)          1.371     1.827    nolabel_line31/c5/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.951 r  nolabel_line31/c5/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667     2.617    nolabel_line31/c5/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  nolabel_line31/c5/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.456    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.960 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.960    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.722ns  (logic 4.313ns (64.158%)  route 2.409ns (35.842%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    Select/DUT/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.300 r  Select/DUT/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.017    anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.722 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.722    anodes[0]
    U2                                                                r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 4.335ns (65.018%)  route 2.332ns (34.982%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Select/DUT/out_reg[1]/Q
                         net (fo=9, routed)           0.656     1.112    Select/DUT/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.153     1.265 r  Select/DUT/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.676     2.941    anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.726     6.667 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.667    anodes[2]
    V4                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 4.079ns (62.010%)  route 2.499ns (37.990%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    Select/DUT/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.272 r  Select/DUT/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.079    anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.578 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.578    anodes[1]
    U4                                                                r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/c1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  nolabel_line31/c1/count_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c1/count_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    nolabel_line31/c1/count_reg_n_0_[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.350 r  nolabel_line31/c1/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.350    nolabel_line31/c1/count0__0[1]
    SLICE_X63Y22         FDRE                                         r  nolabel_line31/c1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  nolabel_line31/c1/count_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line31/c1/count_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    nolabel_line31/c1/count_reg_n_0_[0]
    SLICE_X63Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  nolabel_line31/c1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    nolabel_line31/c1/count0__0[0]
    SLICE_X63Y22         FDRE                                         r  nolabel_line31/c1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  nolabel_line31/c1/count_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c1/count_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    nolabel_line31/c1/count_reg_n_0_[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.043     0.353 r  nolabel_line31/c1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.353    nolabel_line31/c1/count0__0[3]
    SLICE_X63Y22         FDRE                                         r  nolabel_line31/c1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  nolabel_line31/c1/count_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c1/count_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    nolabel_line31/c1/count_reg_n_0_[0]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.355 r  nolabel_line31/c1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.355    nolabel_line31/c1/count0__0[2]
    SLICE_X63Y22         FDRE                                         r  nolabel_line31/c1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c4/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c4/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.321%)  route 0.149ns (41.679%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  nolabel_line31/c4/count_reg[3]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line31/c4/count_reg[3]/Q
                         net (fo=5, routed)           0.094     0.258    nolabel_line31/c4/hours[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  nolabel_line31/c4/count[3]_i_3__1/O
                         net (fo=1, routed)           0.055     0.358    nolabel_line31/c4/count0__3[3]
    SLICE_X64Y21         FDRE                                         r  nolabel_line31/c4/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c4/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  nolabel_line31/c4/count_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c4/count_reg[1]/Q
                         net (fo=7, routed)           0.179     0.320    nolabel_line31/c4/hours[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  nolabel_line31/c4/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.362    nolabel_line31/c4/count0__3[2]
    SLICE_X65Y22         FDRE                                         r  nolabel_line31/c4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c5/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c5/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  nolabel_line31/c5/count_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c5/count_reg[1]/Q
                         net (fo=7, routed)           0.181     0.322    nolabel_line31/c5/count_reg[1]_0[0]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.042     0.364 r  nolabel_line31/c5/count[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.364    nolabel_line31/c5/count0__4[2]
    SLICE_X65Y23         FDRE                                         r  nolabel_line31/c5/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  nolabel_line31/c4/count_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c4/count_reg[1]/Q
                         net (fo=7, routed)           0.179     0.320    nolabel_line31/c4/hours[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  nolabel_line31/c4/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line31/c4/count0__3[1]
    SLICE_X65Y22         FDRE                                         r  nolabel_line31/c4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  AAAAA/clk_out_reg/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AAAAA/clk_out_reg/Q
                         net (fo=24, routed)          0.181     0.322    AAAAA/clk_out_reg_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.367 r  AAAAA/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.367    AAAAA/clk_out_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  AAAAA/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c5/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c5/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  nolabel_line31/c5/count_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c5/count_reg[1]/Q
                         net (fo=7, routed)           0.181     0.322    nolabel_line31/c5/count_reg[1]_0[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.367 r  nolabel_line31/c5/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.367    nolabel_line31/c5/count0__4[1]
    SLICE_X65Y23         FDRE                                         r  nolabel_line31/c5/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





