// Seed: 2479065112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_5;
  assign id_1 = id_2;
  defparam id_6.id_7 = 1'b0;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  always @(id_3 or 1) begin
    id_6 <= 1;
    id_7 <= 1;
  end
endmodule
