library IEEE;
use IEEE.std_logic_1164.all;

entity interface_tcc_top is
    port(A : in std_logic;
         B : in std_logic;
         Y : out std_logic);
end interface_tcc_top;

architecture arch_interface_tcc_top of interface_tcc_top isbegin
    Y <= A AND B;
end arch_interface_tcc_top; 