#: 3; @: -exec vitis_hls sub.tcl; 1: -exec RDI_ARGS: 
RDI_PROG=vitis_hls
#: 1; @: sub.tcl; 1: sub.tcl RDI_ARGS: 
Final RDI_ARGS: sub.tcl
RDI_JAVAROOT: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/jre11.0.2
RDI_DATADIR: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
DEPENDENCY: VITIS_HLS_SETUP
RDI_LIBDIR: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/Ubuntu:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o
RDI_BINDIR: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/bin
LD_LIBRARY_PATH: /usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/dot/lib
:sub.tcl
@: sub.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lduac@ust.hk' on host 'ecelvd703.ece.local' (Linux_x86_64 version 4.15.0-142-generic) on Mon May 31 17:18:16 HKT 2021
INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS
INFO: [HLS 200-10] In directory '/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3'
Sourcing Tcl script 'sub.tcl'
INFO: [HLS 200-1510] Running: open_project sobel 
INFO: [HLS 200-10] Opening project '/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel'.
INFO: [HLS 200-1510] Running: set_top sobel_kernel 
INFO: [HLS 200-1510] Running: add_files sobel.cpp 
INFO: [HLS 200-10] Adding design file 'sobel.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 223.980 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:68
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:78
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.33 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.41 seconds; current allocated memory: 225.138 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.99 seconds; current allocated memory: 226.034 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.292 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (sobel.cpp:9) in function 'sobel_kernel' automatically.
INFO: [XFORM 203-101] Partitioning array 'x_kernel'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_kernel'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_kernel'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'y_kernel'  in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 247.013 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_outer' (sobel.cpp:11:11) in function 'sobel_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.452 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'kernel_outer_VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel_outer_VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 239.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 240.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_kernel/window' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_94_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 240.964 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 248.745 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 507.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.28 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.73 seconds; current allocated memory: 248.871 MB.
INFO: [HLS 200-112] Total CPU user time: 8.07 seconds. Total CPU system time: 1.35 seconds. Total elapsed time: 7.78 seconds; peak allocated memory: 248.745 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon May 31 17:18:23 2021...
