/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  reg [5:0] _06_;
  reg [26:0] _07_;
  wire [8:0] _08_;
  wire [2:0] _09_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [16:0] celloutsig_0_41z;
  wire [27:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[32] ? celloutsig_0_1z[0] : celloutsig_0_0z;
  assign celloutsig_0_40z = celloutsig_0_4z ? celloutsig_0_30z : celloutsig_0_22z[8];
  assign celloutsig_1_0z = in_data[112] ? in_data[184] : in_data[121];
  assign celloutsig_1_14z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_3z[16];
  assign celloutsig_0_0z = !(in_data[63] ? in_data[21] : in_data[74]);
  assign celloutsig_0_30z = !(celloutsig_0_10z[1] ? _01_ : celloutsig_0_5z[0]);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? celloutsig_0_1z[7] : celloutsig_0_0z);
  assign celloutsig_1_8z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_11z = !(celloutsig_1_8z ? celloutsig_1_6z : celloutsig_1_0z);
  assign celloutsig_0_17z = !(celloutsig_0_2z[10] ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_0_19z = !(celloutsig_0_10z[3] ? _02_ : celloutsig_0_4z);
  assign celloutsig_0_23z = !(celloutsig_0_7z ? celloutsig_0_20z[0] : celloutsig_0_9z);
  assign celloutsig_0_26z = !(celloutsig_0_3z ? _03_ : celloutsig_0_7z);
  assign celloutsig_0_38z = ~(celloutsig_0_35z[1] | celloutsig_0_1z[1]);
  assign celloutsig_0_33z = ~((celloutsig_0_4z | celloutsig_0_13z) & celloutsig_0_22z[0]);
  assign celloutsig_1_1z = ~((in_data[177] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_15z = ~((celloutsig_1_13z | celloutsig_1_4z) & celloutsig_1_9z);
  assign celloutsig_0_9z = ~((in_data[43] | celloutsig_0_2z[4]) & in_data[68]);
  assign celloutsig_0_28z = ~((_04_ | celloutsig_0_27z) & (_05_ | celloutsig_0_13z));
  assign celloutsig_0_29z = ~((_04_ | celloutsig_0_28z) & (celloutsig_0_20z[3] | _04_));
  assign celloutsig_1_2z = ~((in_data[129] | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_3z[3]) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_2z | in_data[157]) & (in_data[175] | celloutsig_1_7z[6]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_6z));
  assign celloutsig_0_21z = ~((celloutsig_0_6z | celloutsig_0_9z) & (celloutsig_0_13z | celloutsig_0_9z));
  assign celloutsig_1_4z = ~(in_data[171] ^ in_data[142]);
  assign celloutsig_1_13z = ~(celloutsig_1_3z[2] ^ celloutsig_1_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[2] ^ celloutsig_0_3z);
  assign celloutsig_0_8z = ~(celloutsig_0_6z ^ celloutsig_0_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z ^ celloutsig_0_6z);
  assign celloutsig_0_15z = ~(in_data[36] ^ celloutsig_0_4z);
  assign celloutsig_0_24z = ~(celloutsig_0_21z ^ celloutsig_0_1z[0]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_19z, celloutsig_0_18z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 27'h0000000;
    else _07_ <= { celloutsig_1_3z[12:9], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  reg [2:0] _44_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _44_ <= 3'h0;
    else _44_ <= celloutsig_0_5z[3:1];
  assign { _04_, _00_, _02_ } = _44_;
  reg [8:0] _45_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _45_ <= 9'h000;
    else _45_ <= { in_data[23:17], celloutsig_0_0z, celloutsig_0_13z };
  assign { _08_[8], _01_, _08_[6:2], _03_, _08_[0] } = _45_;
  reg [2:0] _46_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _46_ <= 3'h0;
    else _46_ <= { in_data[63], celloutsig_0_13z, celloutsig_0_13z };
  assign { _05_, _09_[1:0] } = _46_;
  assign celloutsig_0_32z = { in_data[7:2], celloutsig_0_3z } === { celloutsig_0_22z[12:7], celloutsig_0_21z };
  assign celloutsig_1_9z = { celloutsig_1_7z[5:0], celloutsig_1_2z } === { _07_[7:4], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_12z = in_data[125:122] === { in_data[183:181], celloutsig_1_9z };
  assign celloutsig_0_27z = { _01_, _08_[6:2], celloutsig_0_15z } === { celloutsig_0_18z[4:2], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_22z[19:11], celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_27z } % { 1'h1, celloutsig_0_39z[4:0], celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_1_3z = in_data[120:101] % { 1'h1, in_data[174:156] };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:1], celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[9:5] };
  assign celloutsig_0_11z = celloutsig_0_1z[5:3] % { 1'h1, in_data[80:79] };
  assign celloutsig_0_1z = { in_data[76:67], celloutsig_0_0z } % { 1'h1, in_data[32:23] };
  assign celloutsig_0_22z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_19z, _04_, _00_, _02_, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, in_data[43:25], celloutsig_0_6z };
  assign celloutsig_1_7z = ~ in_data[116:110];
  assign celloutsig_0_20z = ~ in_data[66:63];
  assign celloutsig_0_39z = { _06_[4:0], celloutsig_0_30z } | { celloutsig_0_2z[2:0], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_1_19z = { _07_[11:10], celloutsig_1_10z } | { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_25z = & celloutsig_0_5z[2:0];
  assign celloutsig_1_18z = { _07_[16:9], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_9z } >> { celloutsig_1_7z[5:1], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_2z = { in_data[71:65], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_1z[9], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_2z[8:6], celloutsig_0_17z } ^ celloutsig_0_20z;
  assign celloutsig_0_42z = { celloutsig_0_22z[19:8], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_39z } ^ { celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_33z };
  assign celloutsig_0_10z = { celloutsig_0_5z[3:2], celloutsig_0_9z, celloutsig_0_4z } ^ { celloutsig_0_5z[2:0], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_10z } ^ { celloutsig_0_5z[3:1], celloutsig_0_17z, celloutsig_0_3z };
  assign { _08_[7], _08_[1] } = { _01_, _03_ };
  assign _09_[2] = _05_;
  assign { out_data[140:128], out_data[98:96], out_data[48:32], out_data[27:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
