
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14252588 heartbeat IPC: 1.92832 cumulative IPC: 1.95 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18772973 heartbeat IPC: 2.2122 cumulative IPC: 2.03021 (Simulation time: 0 hr 4 min 9 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23883775 heartbeat IPC: 1.95664 cumulative IPC: 2.0113 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28675869 heartbeat IPC: 2.08677 cumulative IPC: 2.02596 (Simulation time: 0 hr 6 min 22 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33428225 heartbeat IPC: 2.10422 cumulative IPC: 2.03859 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37843429 heartbeat IPC: 2.2649 cumulative IPC: 2.06812 (Simulation time: 0 hr 8 min 33 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42200830 heartbeat IPC: 2.29495 cumulative IPC: 2.09399 (Simulation time: 0 hr 9 min 38 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46536743 heartbeat IPC: 2.30632 cumulative IPC: 2.11563 (Simulation time: 0 hr 10 min 40 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50883837 heartbeat IPC: 2.30039 cumulative IPC: 2.13276 (Simulation time: 0 hr 11 min 42 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46887648 cumulative IPC: 2.13276 (Simulation time: 0 hr 11 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.13276 instructions: 100000001 cycles: 46887648
cpu0_DTLB TOTAL     ACCESS:   40465997  HIT:   40458048  MISS:       7949
cpu0_DTLB LOAD      ACCESS:   32303005  HIT:   32300139  MISS:       2866
cpu0_DTLB RFO       ACCESS:    8162992  HIT:    8157909  MISS:       5083
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.1071 cycles
cpu0_ITLB TOTAL     ACCESS:     797584  HIT:     797477  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797584  HIT:     797477  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64657  HIT:      64321  MISS:        336
cpu0_L1I LOAD      ACCESS:      64657  HIT:      64321  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.018 cycles
cpu0_STLB TOTAL     ACCESS:       8056  HIT:       7276  MISS:        780
cpu0_STLB LOAD      ACCESS:       2973  HIT:       2806  MISS:        167
cpu0_STLB RFO       ACCESS:       5083  HIT:       4470  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.676 cycles
cpu0_L1D TOTAL     ACCESS:   32361950  HIT:   31896247  MISS:     465703
cpu0_L1D LOAD      ACCESS:   28655464  HIT:   28498930  MISS:     156534
cpu0_L1D RFO       ACCESS:    3705717  HIT:    3396732  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        585  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 360.606 cycles
cpu0_L2C TOTAL     ACCESS:     772241  HIT:     485045  MISS:     287196
cpu0_L2C LOAD      ACCESS:     156870  HIT:     142182  MISS:      14688
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306202  HIT:     306165  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 567.237 cycles
LLC TOTAL     ACCESS:     557440  HIT:     298371  MISS:     259069
LLC LOAD      ACCESS:      14688  HIT:      11583  MISS:       3105
LLC RFO       ACCESS:     272306  HIT:     121766  MISS:     150540
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270429  HIT:     165013  MISS:     105416
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 605.556 cycles
Insertion Distribution: 
	LOAD 168 0 3746 490 
	RFO 2007 0 62730 116546 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 106197 
	 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1917  ROW_BUFFER_MISS:     151724
 DBUS AVG_CONGESTED_CYCLE:    3.99351
 WQ ROW_BUFFER_HIT:       8436  ROW_BUFFER_MISS:     138177  FULL:       2829


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.941
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

