============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  06:34:51 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: MET (468 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      70                  
       Uncertainty:-     160                  
     Required Time:=    1670                  
      Launch Clock:-     100                  
         Data Path:-    1102                  
             Slack:=     468                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    235     335    46     11 81.7  DFFARX1_RVT wptr_full/wbin_reg_0_/Q   
     36     371    34      2  2.1  INVX1_RVT   wptr_full/g3405/Y         
     64     435    40      3  4.2  OR2X1_RVT   wptr_full/g3410__5358/Y   
     26     461    28      2  2.9  INVX1_RVT   wptr_full/fopt/Y          
     60     521    74      3  4.0  NAND2X0_RVT wptr_full/g3391__9315/Y   
     96     617    44      4  5.0  OR3X2_RVT   wptr_full/g3386__7482/Y   
     67     684    37      3  3.1  OR2X1_RVT   wptr_full/g3379__8246/Y   
    112     797    56      2  3.5  MUX21X1_RVT wptr_full/g5206__4733/Y   
    153     950    41      2  1.6  FADDX1_RVT  wptr_full/g3428__1/S      
     67    1017    28      1  1.2  OA21X1_RVT  wptr_full/g5165__6131/Y   
     73    1090    36      1  3.1  AND4X1_RVT  wptr_full/g108/Y          
     49    1139    96      1  2.4  NAND3X0_RVT wptr_full/g105/Y          
     63    1202    54      1  0.8  NAND2X0_RVT wptr_full/g5160__2802/Y   
      0    1202     -      1    -  DFFARX1_RVT wptr_full/wfull_reg/D     
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.

