
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  00004820  000048b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004820  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000024b  00800324  00800324  000049d8  2**0
                  ALLOC
  3 .debug_aranges 00000280  00000000  00000000  000049d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000111e  00000000  00000000  00004c58  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003630  00000000  00000000  00005d76  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000148f  00000000  00000000  000093a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003b77  00000000  00000000  0000a835  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000790  00000000  00000000  0000e3ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000fe9  00000000  00000000  0000eb3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c34  00000000  00000000  0000fb25  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00010759  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 69 05 	jmp	0xad2	; 0xad2 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 9d 05 	jmp	0xb3a	; 0xb3a <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 88 1c 	jmp	0x3910	; 0x3910 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 33 1c 	jmp	0x3866	; 0x3866 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 0a 01 	jmp	0x214	; 0x214 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 09 10 	jmp	0x2012	; 0x2012 <__vector_32>
      84:	0c 94 1f 10 	jmp	0x203e	; 0x203e <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 86 0f 	jmp	0x1f0c	; 0x1f0c <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 5a 0f 	jmp	0x1eb4	; 0x1eb4 <__vector_42>
      ac:	0c 94 70 0f 	jmp	0x1ee0	; 0x1ee0 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 cd 0e 	jmp	0x1d9a	; 0x1d9a <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	c0 07       	cpc	r28, r16
      e6:	8e 07       	cpc	r24, r30
      e8:	d6 06       	cpc	r13, r22
      ea:	7e 07       	cpc	r23, r30
      ec:	64 07       	cpc	r22, r20
      ee:	cd 06       	cpc	r12, r29
      f0:	43 07       	cpc	r20, r19
      f2:	ac 07       	cpc	r26, r28
      f4:	04 07       	cpc	r16, r20
      f6:	9e 07       	cpc	r25, r30
      f8:	2c 08       	sbc	r2, r12
      fa:	2c 08       	sbc	r2, r12
      fc:	2c 08       	sbc	r2, r12
      fe:	2c 08       	sbc	r2, r12
     100:	2c 08       	sbc	r2, r12
     102:	2c 08       	sbc	r2, r12
     104:	03 08       	sbc	r0, r3
     106:	07 08       	sbc	r0, r7
     108:	2c 08       	sbc	r2, r12
     10a:	2c 08       	sbc	r2, r12
     10c:	2c 08       	sbc	r2, r12
     10e:	2c 08       	sbc	r2, r12
     110:	2c 08       	sbc	r2, r12
     112:	2c 08       	sbc	r2, r12
     114:	2c 08       	sbc	r2, r12
     116:	2c 08       	sbc	r2, r12
     118:	2c 08       	sbc	r2, r12
     11a:	2c 08       	sbc	r2, r12
     11c:	2c 08       	sbc	r2, r12
     11e:	2c 08       	sbc	r2, r12
     120:	04 07       	cpc	r16, r20
     122:	d6 06       	cpc	r13, r22
     124:	25 08       	sbc	r2, r5
     126:	1d 08       	sbc	r1, r13
     128:	2c 08       	sbc	r2, r12
     12a:	2c 08       	sbc	r2, r12
     12c:	2c 08       	sbc	r2, r12
     12e:	2c 08       	sbc	r2, r12
     130:	2c 08       	sbc	r2, r12
     132:	2c 08       	sbc	r2, r12
     134:	2c 08       	sbc	r2, r12
     136:	2c 08       	sbc	r2, r12
     138:	2c 08       	sbc	r2, r12
     13a:	2c 08       	sbc	r2, r12
     13c:	2c 08       	sbc	r2, r12
     13e:	2c 08       	sbc	r2, r12
     140:	64 07       	cpc	r22, r20
     142:	43 07       	cpc	r20, r19
     144:	2c 08       	sbc	r2, r12
     146:	2c 08       	sbc	r2, r12
     148:	c0 07       	cpc	r28, r16
     14a:	cd 06       	cpc	r12, r29
     14c:	0a 08       	sbc	r0, r10
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e0 e2       	ldi	r30, 0x20	; 32
     194:	f8 e4       	ldi	r31, 0x48	; 72
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	af 36       	cpi	r26, 0x6F	; 111
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 0e 24 	jmp	0x481c	; 0x481c <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:

int main(void) {
//	unsigned long int startTime = 0, endTime = 0;
//	unsigned char prevSelector=0;

	initPeripherals();
     1c2:	0e 94 9f 1c 	call	0x393e	; 0x393e <initPeripherals>
	GREEN_LED5_OFF;
	GREEN_LED6_OFF;
	GREEN_LED7_OFF; */
	
	
	pwm_red = 125;
     1c6:	8d e7       	ldi	r24, 0x7D	; 125
     1c8:	80 93 0c 02 	sts	0x020C, r24
//	pwm_green = 255;
//	pwm_blue = 255;
	updateRedLed(pwm_red);
     1cc:	0e 94 a0 08 	call	0x1140	; 0x1140 <updateRedLed>
     1d0:	ff cf       	rjmp	.-2      	; 0x1d0 <main+0xe>

000001d2 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     1d2:	ea e7       	ldi	r30, 0x7A	; 122
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	10 82       	st	Z, r1
	ADCSRB = 0;
     1d8:	2b e7       	ldi	r18, 0x7B	; 123
     1da:	30 e0       	ldi	r19, 0x00	; 0
     1dc:	d9 01       	movw	r26, r18
     1de:	1c 92       	st	X, r1
	ADMUX = 0;
     1e0:	ac e7       	ldi	r26, 0x7C	; 124
     1e2:	b0 e0       	ldi	r27, 0x00	; 0
     1e4:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     1e6:	80 81       	ld	r24, Z
     1e8:	86 60       	ori	r24, 0x06	; 6
     1ea:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     1ec:	8c 91       	ld	r24, X
     1ee:	80 64       	ori	r24, 0x40	; 64
     1f0:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     1f2:	80 81       	ld	r24, Z
     1f4:	80 62       	ori	r24, 0x20	; 32
     1f6:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     1f8:	d9 01       	movw	r26, r18
     1fa:	8c 91       	ld	r24, X
     1fc:	88 7f       	andi	r24, 0xF8	; 248
     1fe:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     200:	80 81       	ld	r24, Z
     202:	88 60       	ori	r24, 0x08	; 8
     204:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     206:	80 81       	ld	r24, Z
     208:	80 68       	ori	r24, 0x80	; 128
     20a:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     20c:	80 81       	ld	r24, Z
     20e:	80 64       	ori	r24, 0x40	; 64
     210:	80 83       	st	Z, r24

}
     212:	08 95       	ret

00000214 <__vector_29>:

ISR(ADC_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	0b b6       	in	r0, 0x3b	; 59
     21e:	0f 92       	push	r0
     220:	11 24       	eor	r1, r1
     222:	1f 93       	push	r17
     224:	2f 93       	push	r18
     226:	3f 93       	push	r19
     228:	4f 93       	push	r20
     22a:	5f 93       	push	r21
     22c:	6f 93       	push	r22
     22e:	7f 93       	push	r23
     230:	8f 93       	push	r24
     232:	9f 93       	push	r25
     234:	af 93       	push	r26
     236:	bf 93       	push	r27
     238:	ef 93       	push	r30
     23a:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     23c:	80 91 36 05 	lds	r24, 0x0536
     240:	90 91 37 05 	lds	r25, 0x0537
     244:	a0 91 38 05 	lds	r26, 0x0538
     248:	b0 91 39 05 	lds	r27, 0x0539
     24c:	01 96       	adiw	r24, 0x01	; 1
     24e:	a1 1d       	adc	r26, r1
     250:	b1 1d       	adc	r27, r1
     252:	80 93 36 05 	sts	0x0536, r24
     256:	90 93 37 05 	sts	0x0537, r25
     25a:	a0 93 38 05 	sts	0x0538, r26
     25e:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     262:	80 91 78 00 	lds	r24, 0x0078
     266:	48 2f       	mov	r20, r24
     268:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     26a:	20 91 79 00 	lds	r18, 0x0079
     26e:	92 2f       	mov	r25, r18
     270:	80 e0       	ldi	r24, 0x00	; 0
     272:	48 2b       	or	r20, r24
     274:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     276:	80 91 bf 03 	lds	r24, 0x03BF
     27a:	82 30       	cpi	r24, 0x02	; 2
     27c:	09 f4       	brne	.+2      	; 0x280 <__vector_29+0x6c>
     27e:	f4 c0       	rjmp	.+488    	; 0x468 <__vector_29+0x254>
     280:	83 30       	cpi	r24, 0x03	; 3
     282:	30 f4       	brcc	.+12     	; 0x290 <__vector_29+0x7c>
     284:	88 23       	and	r24, r24
     286:	59 f0       	breq	.+22     	; 0x29e <__vector_29+0x8a>
     288:	81 30       	cpi	r24, 0x01	; 1
     28a:	09 f0       	breq	.+2      	; 0x28e <__vector_29+0x7a>
     28c:	3f c1       	rjmp	.+638    	; 0x50c <__vector_29+0x2f8>
     28e:	df c0       	rjmp	.+446    	; 0x44e <__vector_29+0x23a>
     290:	83 30       	cpi	r24, 0x03	; 3
     292:	09 f4       	brne	.+2      	; 0x296 <__vector_29+0x82>
     294:	0b c1       	rjmp	.+534    	; 0x4ac <__vector_29+0x298>
     296:	84 30       	cpi	r24, 0x04	; 4
     298:	09 f0       	breq	.+2      	; 0x29c <__vector_29+0x88>
     29a:	38 c1       	rjmp	.+624    	; 0x50c <__vector_29+0x2f8>
     29c:	14 c1       	rjmp	.+552    	; 0x4c6 <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     29e:	10 91 2a 03 	lds	r17, 0x032A
     2a2:	1e 30       	cpi	r17, 0x0E	; 14
     2a4:	61 f4       	brne	.+24     	; 0x2be <__vector_29+0xaa>
     2a6:	80 91 c5 03 	lds	r24, 0x03C5
     2aa:	82 30       	cpi	r24, 0x02	; 2
     2ac:	41 f4       	brne	.+16     	; 0x2be <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     2ae:	50 93 c4 03 	sts	0x03C4, r21
     2b2:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     2b6:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     2ba:	46 98       	cbi	0x08, 6	; 8
     2bc:	08 c0       	rjmp	.+16     	; 0x2ce <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     2be:	e1 2f       	mov	r30, r17
     2c0:	f0 e0       	ldi	r31, 0x00	; 0
     2c2:	ee 0f       	add	r30, r30
     2c4:	ff 1f       	adc	r31, r31
     2c6:	e1 5d       	subi	r30, 0xD1	; 209
     2c8:	fc 4f       	sbci	r31, 0xFC	; 252
     2ca:	51 83       	std	Z+1, r21	; 0x01
     2cc:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     2ce:	a1 2f       	mov	r26, r17
     2d0:	b0 e0       	ldi	r27, 0x00	; 0
     2d2:	10 ff       	sbrs	r17, 0
     2d4:	af c0       	rjmp	.+350    	; 0x434 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     2d6:	aa 0f       	add	r26, r26
     2d8:	bb 1f       	adc	r27, r27
     2da:	fd 01       	movw	r30, r26
     2dc:	e3 5d       	subi	r30, 0xD3	; 211
     2de:	fc 4f       	sbci	r31, 0xFC	; 252
     2e0:	20 81       	ld	r18, Z
     2e2:	31 81       	ldd	r19, Z+1	; 0x01
     2e4:	a1 5d       	subi	r26, 0xD1	; 209
     2e6:	bc 4f       	sbci	r27, 0xFC	; 252
     2e8:	4d 91       	ld	r20, X+
     2ea:	5c 91       	ld	r21, X
     2ec:	81 2f       	mov	r24, r17
     2ee:	86 95       	lsr	r24
     2f0:	68 2f       	mov	r22, r24
     2f2:	70 e0       	ldi	r23, 0x00	; 0
     2f4:	24 1b       	sub	r18, r20
     2f6:	35 0b       	sbc	r19, r21
     2f8:	ab 01       	movw	r20, r22
     2fa:	44 0f       	add	r20, r20
     2fc:	55 1f       	adc	r21, r21
     2fe:	fa 01       	movw	r30, r20
     300:	e9 58       	subi	r30, 0x89	; 137
     302:	fc 4f       	sbci	r31, 0xFC	; 252
     304:	80 81       	ld	r24, Z
     306:	91 81       	ldd	r25, Z+1	; 0x01
     308:	28 1b       	sub	r18, r24
     30a:	39 0b       	sbc	r19, r25
     30c:	fa 01       	movw	r30, r20
     30e:	e1 5a       	subi	r30, 0xA1	; 161
     310:	fc 4f       	sbci	r31, 0xFC	; 252
     312:	31 83       	std	Z+1, r19	; 0x01
     314:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     316:	37 ff       	sbrs	r19, 7
     318:	02 c0       	rjmp	.+4      	; 0x31e <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     31a:	11 82       	std	Z+1, r1	; 0x01
     31c:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     31e:	fb 01       	movw	r30, r22
     320:	ee 0f       	add	r30, r30
     322:	ff 1f       	adc	r31, r31
     324:	e1 5a       	subi	r30, 0xA1	; 161
     326:	fc 4f       	sbci	r31, 0xFC	; 252
     328:	80 81       	ld	r24, Z
     32a:	91 81       	ldd	r25, Z+1	; 0x01
     32c:	81 50       	subi	r24, 0x01	; 1
     32e:	94 40       	sbci	r25, 0x04	; 4
     330:	24 f0       	brlt	.+8      	; 0x33a <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     332:	80 e0       	ldi	r24, 0x00	; 0
     334:	94 e0       	ldi	r25, 0x04	; 4
     336:	91 83       	std	Z+1, r25	; 0x01
     338:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     33a:	10 31       	cpi	r17, 0x10	; 16
     33c:	e8 f5       	brcc	.+122    	; 0x3b8 <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     33e:	db 01       	movw	r26, r22
     340:	aa 0f       	add	r26, r26
     342:	bb 1f       	adc	r27, r27
     344:	fd 01       	movw	r30, r26
     346:	e1 5a       	subi	r30, 0xA1	; 161
     348:	fc 4f       	sbci	r31, 0xFC	; 252
     34a:	01 90       	ld	r0, Z+
     34c:	f0 81       	ld	r31, Z
     34e:	e0 2d       	mov	r30, r0
     350:	ec 33       	cpi	r30, 0x3C	; 60
     352:	f1 05       	cpc	r31, r1
     354:	1c f4       	brge	.+6      	; 0x35c <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     356:	a9 53       	subi	r26, 0x39	; 57
     358:	bc 4f       	sbci	r27, 0xFC	; 252
     35a:	2c c0       	rjmp	.+88     	; 0x3b4 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     35c:	cf 01       	movw	r24, r30
     35e:	cc 96       	adiw	r24, 0x3c	; 60
     360:	95 95       	asr	r25
     362:	87 95       	ror	r24
     364:	88 37       	cpi	r24, 0x78	; 120
     366:	91 05       	cpc	r25, r1
     368:	3c f4       	brge	.+14     	; 0x378 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     36a:	a9 53       	subi	r26, 0x39	; 57
     36c:	bc 4f       	sbci	r27, 0xFC	; 252
     36e:	fc 97       	sbiw	r30, 0x3c	; 60
     370:	f5 95       	asr	r31
     372:	e7 95       	ror	r30
     374:	fc 96       	adiw	r30, 0x3c	; 60
     376:	1e c0       	rjmp	.+60     	; 0x3b4 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     378:	cf 01       	movw	r24, r30
     37a:	84 5d       	subi	r24, 0xD4	; 212
     37c:	9e 4f       	sbci	r25, 0xFE	; 254
     37e:	95 95       	asr	r25
     380:	87 95       	ror	r24
     382:	95 95       	asr	r25
     384:	87 95       	ror	r24
     386:	a9 53       	subi	r26, 0x39	; 57
     388:	bc 4f       	sbci	r27, 0xFC	; 252
     38a:	84 3b       	cpi	r24, 0xB4	; 180
     38c:	91 05       	cpc	r25, r1
     38e:	4c f4       	brge	.+18     	; 0x3a2 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     390:	e4 5b       	subi	r30, 0xB4	; 180
     392:	f0 40       	sbci	r31, 0x00	; 0
     394:	f5 95       	asr	r31
     396:	e7 95       	ror	r30
     398:	f5 95       	asr	r31
     39a:	e7 95       	ror	r30
     39c:	e8 58       	subi	r30, 0x88	; 136
     39e:	ff 4f       	sbci	r31, 0xFF	; 255
     3a0:	09 c0       	rjmp	.+18     	; 0x3b4 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     3a2:	e4 5a       	subi	r30, 0xA4	; 164
     3a4:	f1 40       	sbci	r31, 0x01	; 1
     3a6:	43 e0       	ldi	r20, 0x03	; 3
     3a8:	f5 95       	asr	r31
     3aa:	e7 95       	ror	r30
     3ac:	4a 95       	dec	r20
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <__vector_29+0x194>
     3b0:	ec 54       	subi	r30, 0x4C	; 76
     3b2:	ff 4f       	sbci	r31, 0xFF	; 255
     3b4:	ed 93       	st	X+, r30
     3b6:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     3b8:	80 91 3f 05 	lds	r24, 0x053F
     3bc:	88 23       	and	r24, r24
     3be:	c1 f1       	breq	.+112    	; 0x430 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     3c0:	80 91 6f 03 	lds	r24, 0x036F
     3c4:	90 91 70 03 	lds	r25, 0x0370
     3c8:	84 5a       	subi	r24, 0xA4	; 164
     3ca:	91 40       	sbci	r25, 0x01	; 1
     3cc:	ac f0       	brlt	.+42     	; 0x3f8 <__vector_29+0x1e4>
     3ce:	80 91 71 03 	lds	r24, 0x0371
     3d2:	90 91 72 03 	lds	r25, 0x0372
     3d6:	84 5a       	subi	r24, 0xA4	; 164
     3d8:	91 40       	sbci	r25, 0x01	; 1
     3da:	74 f0       	brlt	.+28     	; 0x3f8 <__vector_29+0x1e4>
     3dc:	80 91 73 03 	lds	r24, 0x0373
     3e0:	90 91 74 03 	lds	r25, 0x0374
     3e4:	84 5a       	subi	r24, 0xA4	; 164
     3e6:	91 40       	sbci	r25, 0x01	; 1
     3e8:	3c f0       	brlt	.+14     	; 0x3f8 <__vector_29+0x1e4>
     3ea:	80 91 75 03 	lds	r24, 0x0375
     3ee:	90 91 76 03 	lds	r25, 0x0376
     3f2:	84 5a       	subi	r24, 0xA4	; 164
     3f4:	91 40       	sbci	r25, 0x01	; 1
     3f6:	e4 f4       	brge	.+56     	; 0x430 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     3fe:	10 92 f6 03 	sts	0x03F6, r1
     402:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     406:	10 92 a9 00 	sts	0x00A9, r1
     40a:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     40e:	10 92 ab 00 	sts	0x00AB, r1
     412:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     416:	10 92 f4 03 	sts	0x03F4, r1
     41a:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     41e:	10 92 99 00 	sts	0x0099, r1
     422:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     426:	10 92 9b 00 	sts	0x009B, r1
     42a:	10 92 9a 00 	sts	0x009A, r1
     42e:	02 c0       	rjmp	.+4      	; 0x434 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     430:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     434:	81 2f       	mov	r24, r17
     436:	8f 5f       	subi	r24, 0xFF	; 255
     438:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     43c:	88 31       	cpi	r24, 0x18	; 24
     43e:	08 f4       	brcc	.+2      	; 0x442 <__vector_29+0x22e>
     440:	65 c0       	rjmp	.+202    	; 0x50c <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     442:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     446:	81 e0       	ldi	r24, 0x01	; 1
     448:	80 93 c6 03 	sts	0x03C6, r24
     44c:	5f c0       	rjmp	.+190    	; 0x50c <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     44e:	80 91 e1 03 	lds	r24, 0x03E1
     452:	90 91 e2 03 	lds	r25, 0x03E2
     456:	48 0f       	add	r20, r24
     458:	59 1f       	adc	r21, r25
     45a:	56 95       	lsr	r21
     45c:	47 95       	ror	r20
     45e:	50 93 e2 03 	sts	0x03E2, r21
     462:	40 93 e1 03 	sts	0x03E1, r20
     466:	52 c0       	rjmp	.+164    	; 0x50c <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     468:	80 91 09 02 	lds	r24, 0x0209
     46c:	88 23       	and	r24, r24
     46e:	09 f4       	brne	.+2      	; 0x472 <__vector_29+0x25e>
     470:	4d c0       	rjmp	.+154    	; 0x50c <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     472:	63 99       	sbic	0x0c, 3	; 12
     474:	4b c0       	rjmp	.+150    	; 0x50c <__vector_29+0x2f8>
     476:	64 99       	sbic	0x0c, 4	; 12
     478:	49 c0       	rjmp	.+146    	; 0x50c <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     47a:	28 2f       	mov	r18, r24
     47c:	2f 5f       	subi	r18, 0xFF	; 255
     47e:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     482:	25 30       	cpi	r18, 0x05	; 5
     484:	08 f4       	brcc	.+2      	; 0x488 <__vector_29+0x274>
     486:	42 c0       	rjmp	.+132    	; 0x50c <__vector_29+0x2f8>
					right_vel_sum += value;
     488:	80 91 ed 03 	lds	r24, 0x03ED
     48c:	90 91 ee 03 	lds	r25, 0x03EE
     490:	84 0f       	add	r24, r20
     492:	95 1f       	adc	r25, r21
     494:	90 93 ee 03 	sts	0x03EE, r25
     498:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     49c:	28 30       	cpi	r18, 0x08	; 8
     49e:	b1 f5       	brne	.+108    	; 0x50c <__vector_29+0x2f8>
						firstSampleRight = 0;
     4a0:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     4a4:	81 e0       	ldi	r24, 0x01	; 1
     4a6:	80 93 08 02 	sts	0x0208, r24
     4aa:	30 c0       	rjmp	.+96     	; 0x50c <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     4ac:	80 91 df 03 	lds	r24, 0x03DF
     4b0:	90 91 e0 03 	lds	r25, 0x03E0
     4b4:	48 0f       	add	r20, r24
     4b6:	59 1f       	adc	r21, r25
     4b8:	56 95       	lsr	r21
     4ba:	47 95       	ror	r20
     4bc:	50 93 e0 03 	sts	0x03E0, r21
     4c0:	40 93 df 03 	sts	0x03DF, r20
     4c4:	23 c0       	rjmp	.+70     	; 0x50c <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     4c6:	90 91 0a 02 	lds	r25, 0x020A
     4ca:	99 23       	and	r25, r25
     4cc:	f9 f0       	breq	.+62     	; 0x50c <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     4ce:	80 91 00 01 	lds	r24, 0x0100
     4d2:	83 fd       	sbrc	r24, 3
     4d4:	1b c0       	rjmp	.+54     	; 0x50c <__vector_29+0x2f8>
     4d6:	80 91 00 01 	lds	r24, 0x0100
     4da:	84 fd       	sbrc	r24, 4
     4dc:	17 c0       	rjmp	.+46     	; 0x50c <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     4de:	29 2f       	mov	r18, r25
     4e0:	2f 5f       	subi	r18, 0xFF	; 255
     4e2:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     4e6:	25 30       	cpi	r18, 0x05	; 5
     4e8:	88 f0       	brcs	.+34     	; 0x50c <__vector_29+0x2f8>
					left_vel_sum += value;
     4ea:	80 91 eb 03 	lds	r24, 0x03EB
     4ee:	90 91 ec 03 	lds	r25, 0x03EC
     4f2:	84 0f       	add	r24, r20
     4f4:	95 1f       	adc	r25, r21
     4f6:	90 93 ec 03 	sts	0x03EC, r25
     4fa:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     4fe:	28 30       	cpi	r18, 0x08	; 8
     500:	29 f4       	brne	.+10     	; 0x50c <__vector_29+0x2f8>
						firstSampleLeft = 0;
     502:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     506:	81 e0       	ldi	r24, 0x01	; 1
     508:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     50c:	90 91 c0 03 	lds	r25, 0x03C0
     510:	92 30       	cpi	r25, 0x02	; 2
     512:	81 f1       	breq	.+96     	; 0x574 <__vector_29+0x360>
     514:	93 30       	cpi	r25, 0x03	; 3
     516:	30 f4       	brcc	.+12     	; 0x524 <__vector_29+0x310>
     518:	99 23       	and	r25, r25
     51a:	51 f0       	breq	.+20     	; 0x530 <__vector_29+0x31c>
     51c:	91 30       	cpi	r25, 0x01	; 1
     51e:	09 f0       	breq	.+2      	; 0x522 <__vector_29+0x30e>
     520:	b0 c0       	rjmp	.+352    	; 0x682 <__vector_29+0x46e>
     522:	1a c0       	rjmp	.+52     	; 0x558 <__vector_29+0x344>
     524:	93 30       	cpi	r25, 0x03	; 3
     526:	e9 f1       	breq	.+122    	; 0x5a2 <__vector_29+0x38e>
     528:	94 30       	cpi	r25, 0x04	; 4
     52a:	09 f0       	breq	.+2      	; 0x52e <__vector_29+0x31a>
     52c:	aa c0       	rjmp	.+340    	; 0x682 <__vector_29+0x46e>
     52e:	50 c0       	rjmp	.+160    	; 0x5d0 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     530:	80 91 2a 03 	lds	r24, 0x032A
     534:	86 95       	lsr	r24
     536:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     53a:	80 91 c1 03 	lds	r24, 0x03C1
     53e:	88 23       	and	r24, r24
     540:	11 f4       	brne	.+4      	; 0x546 <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     542:	81 e0       	ldi	r24, 0x01	; 1
     544:	05 c0       	rjmp	.+10     	; 0x550 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     546:	81 30       	cpi	r24, 0x01	; 1
     548:	11 f4       	brne	.+4      	; 0x54e <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     54a:	82 e0       	ldi	r24, 0x02	; 2
     54c:	01 c0       	rjmp	.+2      	; 0x550 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     54e:	85 e0       	ldi	r24, 0x05	; 5
     550:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     554:	81 e0       	ldi	r24, 0x01	; 1
     556:	0b c0       	rjmp	.+22     	; 0x56e <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     558:	80 91 2b 03 	lds	r24, 0x032B
     55c:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     560:	80 91 2e 03 	lds	r24, 0x032E
     564:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     568:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     56c:	82 e0       	ldi	r24, 0x02	; 2
     56e:	80 93 c0 03 	sts	0x03C0, r24
     572:	87 c0       	rjmp	.+270    	; 0x682 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     574:	80 91 2c 03 	lds	r24, 0x032C
     578:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     57c:	80 91 2d 03 	lds	r24, 0x032D
     580:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     584:	80 91 c2 03 	lds	r24, 0x03C2
     588:	88 23       	and	r24, r24
     58a:	11 f4       	brne	.+4      	; 0x590 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     58c:	83 e0       	ldi	r24, 0x03	; 3
     58e:	05 c0       	rjmp	.+10     	; 0x59a <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     590:	81 30       	cpi	r24, 0x01	; 1
     592:	11 f4       	brne	.+4      	; 0x598 <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     594:	84 e0       	ldi	r24, 0x04	; 4
     596:	01 c0       	rjmp	.+2      	; 0x59a <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     598:	85 e0       	ldi	r24, 0x05	; 5
     59a:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     59e:	83 e0       	ldi	r24, 0x03	; 3
     5a0:	e6 cf       	rjmp	.-52     	; 0x56e <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5a2:	80 91 2b 03 	lds	r24, 0x032B
     5a6:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5aa:	80 91 2e 03 	lds	r24, 0x032E
     5ae:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     5b2:	80 91 c1 03 	lds	r24, 0x03C1
     5b6:	88 23       	and	r24, r24
     5b8:	11 f4       	brne	.+4      	; 0x5be <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5ba:	81 e0       	ldi	r24, 0x01	; 1
     5bc:	05 c0       	rjmp	.+10     	; 0x5c8 <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5be:	81 30       	cpi	r24, 0x01	; 1
     5c0:	11 f4       	brne	.+4      	; 0x5c6 <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     5c2:	82 e0       	ldi	r24, 0x02	; 2
     5c4:	01 c0       	rjmp	.+2      	; 0x5c8 <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5c6:	85 e0       	ldi	r24, 0x05	; 5
     5c8:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     5cc:	84 e0       	ldi	r24, 0x04	; 4
     5ce:	cf cf       	rjmp	.-98     	; 0x56e <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     5d0:	80 91 2c 03 	lds	r24, 0x032C
     5d4:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     5d8:	80 91 2d 03 	lds	r24, 0x032D
     5dc:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5e0:	80 91 c2 03 	lds	r24, 0x03C2
     5e4:	88 23       	and	r24, r24
     5e6:	11 f4       	brne	.+4      	; 0x5ec <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5e8:	83 e0       	ldi	r24, 0x03	; 3
     5ea:	06 c0       	rjmp	.+12     	; 0x5f8 <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     5ec:	81 30       	cpi	r24, 0x01	; 1
     5ee:	19 f4       	brne	.+6      	; 0x5f6 <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     5f0:	90 93 bf 03 	sts	0x03BF, r25
     5f4:	03 c0       	rjmp	.+6      	; 0x5fc <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5f6:	85 e0       	ldi	r24, 0x05	; 5
     5f8:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     5fc:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     600:	20 91 2a 03 	lds	r18, 0x032A
     604:	2e 30       	cpi	r18, 0x0E	; 14
     606:	41 f4       	brne	.+16     	; 0x618 <__vector_29+0x404>
     608:	80 91 c5 03 	lds	r24, 0x03C5
     60c:	81 30       	cpi	r24, 0x01	; 1
     60e:	21 f4       	brne	.+8      	; 0x618 <__vector_29+0x404>
				measBattery=2;
     610:	82 e0       	ldi	r24, 0x02	; 2
     612:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     616:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     618:	42 2f       	mov	r20, r18
     61a:	50 e0       	ldi	r21, 0x00	; 0
     61c:	20 ff       	sbrs	r18, 0
     61e:	31 c0       	rjmp	.+98     	; 0x682 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     620:	20 31       	cpi	r18, 0x10	; 16
     622:	50 f4       	brcc	.+20     	; 0x638 <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     624:	26 95       	lsr	r18
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	02 c0       	rjmp	.+4      	; 0x630 <__vector_29+0x41c>
     62c:	88 0f       	add	r24, r24
     62e:	99 1f       	adc	r25, r25
     630:	2a 95       	dec	r18
     632:	e2 f7       	brpl	.-8      	; 0x62c <__vector_29+0x418>
     634:	82 b9       	out	0x02, r24	; 2
     636:	25 c0       	rjmp	.+74     	; 0x682 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     638:	80 91 3d 05 	lds	r24, 0x053D
     63c:	88 23       	and	r24, r24
     63e:	61 f4       	brne	.+24     	; 0x658 <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     640:	40 51       	subi	r20, 0x10	; 16
     642:	50 40       	sbci	r21, 0x00	; 0
     644:	55 95       	asr	r21
     646:	47 95       	ror	r20
     648:	81 e0       	ldi	r24, 0x01	; 1
     64a:	90 e0       	ldi	r25, 0x00	; 0
     64c:	02 c0       	rjmp	.+4      	; 0x652 <__vector_29+0x43e>
     64e:	88 0f       	add	r24, r24
     650:	99 1f       	adc	r25, r25
     652:	4a 95       	dec	r20
     654:	e2 f7       	brpl	.-8      	; 0x64e <__vector_29+0x43a>
     656:	13 c0       	rjmp	.+38     	; 0x67e <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     658:	81 30       	cpi	r24, 0x01	; 1
     65a:	11 f0       	breq	.+4      	; 0x660 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     65c:	82 30       	cpi	r24, 0x02	; 2
     65e:	89 f4       	brne	.+34     	; 0x682 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     660:	20 91 05 01 	lds	r18, 0x0105
     664:	40 51       	subi	r20, 0x10	; 16
     666:	50 40       	sbci	r21, 0x00	; 0
     668:	55 95       	asr	r21
     66a:	47 95       	ror	r20
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	02 c0       	rjmp	.+4      	; 0x676 <__vector_29+0x462>
     672:	88 0f       	add	r24, r24
     674:	99 1f       	adc	r25, r25
     676:	4a 95       	dec	r20
     678:	e2 f7       	brpl	.-8      	; 0x672 <__vector_29+0x45e>
     67a:	80 95       	com	r24
     67c:	82 23       	and	r24, r18
     67e:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     682:	80 91 29 03 	lds	r24, 0x0329
     686:	88 30       	cpi	r24, 0x08	; 8
     688:	48 f4       	brcc	.+18     	; 0x69c <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     68a:	80 91 7b 00 	lds	r24, 0x007B
     68e:	87 7f       	andi	r24, 0xF7	; 247
     690:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     694:	80 91 29 03 	lds	r24, 0x0329
     698:	80 5c       	subi	r24, 0xC0	; 192
     69a:	08 c0       	rjmp	.+16     	; 0x6ac <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     69c:	80 91 7b 00 	lds	r24, 0x007B
     6a0:	88 60       	ori	r24, 0x08	; 8
     6a2:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     6a6:	80 91 29 03 	lds	r24, 0x0329
     6aa:	88 5c       	subi	r24, 0xC8	; 200
     6ac:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     6b0:	80 91 c0 03 	lds	r24, 0x03C0
     6b4:	82 30       	cpi	r24, 0x02	; 2
     6b6:	81 f4       	brne	.+32     	; 0x6d8 <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     6b8:	80 91 3d 05 	lds	r24, 0x053D
     6bc:	88 23       	and	r24, r24
     6be:	21 f4       	brne	.+8      	; 0x6c8 <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     6c0:	80 91 05 01 	lds	r24, 0x0105
     6c4:	80 7f       	andi	r24, 0xF0	; 240
     6c6:	05 c0       	rjmp	.+10     	; 0x6d2 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     6c8:	81 30       	cpi	r24, 0x01	; 1
     6ca:	11 f0       	breq	.+4      	; 0x6d0 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     6cc:	82 30       	cpi	r24, 0x02	; 2
     6ce:	21 f4       	brne	.+8      	; 0x6d8 <__vector_29+0x4c4>
			PORTJ = 0xFF;
     6d0:	8f ef       	ldi	r24, 0xFF	; 255
     6d2:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     6d6:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     6d8:	ff 91       	pop	r31
     6da:	ef 91       	pop	r30
     6dc:	bf 91       	pop	r27
     6de:	af 91       	pop	r26
     6e0:	9f 91       	pop	r25
     6e2:	8f 91       	pop	r24
     6e4:	7f 91       	pop	r23
     6e6:	6f 91       	pop	r22
     6e8:	5f 91       	pop	r21
     6ea:	4f 91       	pop	r20
     6ec:	3f 91       	pop	r19
     6ee:	2f 91       	pop	r18
     6f0:	1f 91       	pop	r17
     6f2:	0f 90       	pop	r0
     6f4:	0b be       	out	0x3b, r0	; 59
     6f6:	0f 90       	pop	r0
     6f8:	0f be       	out	0x3f, r0	; 63
     6fa:	0f 90       	pop	r0
     6fc:	1f 90       	pop	r1
     6fe:	18 95       	reti

00000700 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     700:	80 91 6f 03 	lds	r24, 0x036F
     704:	90 91 70 03 	lds	r25, 0x0370
     708:	84 5a       	subi	r24, 0xA4	; 164
     70a:	91 40       	sbci	r25, 0x01	; 1
     70c:	b4 f0       	brlt	.+44     	; 0x73a <cliffDetected+0x3a>
     70e:	80 91 71 03 	lds	r24, 0x0371
     712:	90 91 72 03 	lds	r25, 0x0372
     716:	84 5a       	subi	r24, 0xA4	; 164
     718:	91 40       	sbci	r25, 0x01	; 1
     71a:	7c f0       	brlt	.+30     	; 0x73a <cliffDetected+0x3a>
     71c:	80 91 73 03 	lds	r24, 0x0373
     720:	90 91 74 03 	lds	r25, 0x0374
     724:	84 5a       	subi	r24, 0xA4	; 164
     726:	91 40       	sbci	r25, 0x01	; 1
     728:	44 f0       	brlt	.+16     	; 0x73a <cliffDetected+0x3a>
     72a:	20 e0       	ldi	r18, 0x00	; 0
     72c:	80 91 75 03 	lds	r24, 0x0375
     730:	90 91 76 03 	lds	r25, 0x0376
     734:	84 5a       	subi	r24, 0xA4	; 164
     736:	91 40       	sbci	r25, 0x01	; 1
     738:	0c f4       	brge	.+2      	; 0x73c <cliffDetected+0x3c>
     73a:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     73c:	82 2f       	mov	r24, r18
     73e:	08 95       	ret

00000740 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     740:	81 e0       	ldi	r24, 0x01	; 1
     742:	80 93 3e 05 	sts	0x053E, r24
}
     746:	08 95       	ret

00000748 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     748:	10 92 3e 05 	sts	0x053E, r1
}
     74c:	08 95       	ret

0000074e <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     74e:	81 e0       	ldi	r24, 0x01	; 1
     750:	80 93 3f 05 	sts	0x053F, r24
}
     754:	08 95       	ret

00000756 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     756:	10 92 3f 05 	sts	0x053F, r1
}
     75a:	08 95       	ret

0000075c <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     75c:	2f 92       	push	r2
     75e:	3f 92       	push	r3
     760:	4f 92       	push	r4
     762:	5f 92       	push	r5
     764:	6f 92       	push	r6
     766:	7f 92       	push	r7
     768:	8f 92       	push	r8
     76a:	9f 92       	push	r9
     76c:	af 92       	push	r10
     76e:	bf 92       	push	r11
     770:	cf 92       	push	r12
     772:	df 92       	push	r13
     774:	ef 92       	push	r14
     776:	ff 92       	push	r15
     778:	0f 93       	push	r16
     77a:	1f 93       	push	r17
     77c:	df 93       	push	r29
     77e:	cf 93       	push	r28
     780:	cd b7       	in	r28, 0x3d	; 61
     782:	de b7       	in	r29, 0x3e	; 62
     784:	2a 97       	sbiw	r28, 0x0a	; 10
     786:	0f b6       	in	r0, 0x3f	; 63
     788:	f8 94       	cli
     78a:	de bf       	out	0x3e, r29	; 62
     78c:	0f be       	out	0x3f, r0	; 63
     78e:	cd bf       	out	0x3d, r28	; 61
     790:	98 87       	std	Y+8, r25	; 0x08
     792:	8f 83       	std	Y+7, r24	; 0x07
     794:	7a 87       	std	Y+10, r23	; 0x0a
     796:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     798:	dc 01       	movw	r26, r24
     79a:	0d 90       	ld	r0, X+
     79c:	bc 91       	ld	r27, X
     79e:	a0 2d       	mov	r26, r0
     7a0:	bc 83       	std	Y+4, r27	; 0x04
     7a2:	ab 83       	std	Y+3, r26	; 0x03
     7a4:	fb 01       	movw	r30, r22
     7a6:	01 90       	ld	r0, Z+
     7a8:	f0 81       	ld	r31, Z
     7aa:	e0 2d       	mov	r30, r0
     7ac:	fa 83       	std	Y+2, r31	; 0x02
     7ae:	e9 83       	std	Y+1, r30	; 0x01
     7b0:	e7 ec       	ldi	r30, 0xC7	; 199
     7b2:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     7b4:	80 81       	ld	r24, Z
     7b6:	91 81       	ldd	r25, Z+1	; 0x01
     7b8:	05 97       	sbiw	r24, 0x05	; 5
     7ba:	14 f4       	brge	.+4      	; 0x7c0 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     7bc:	11 82       	std	Z+1, r1	; 0x01
     7be:	10 82       	st	Z, r1
     7c0:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     7c2:	23 e0       	ldi	r18, 0x03	; 3
     7c4:	e7 3d       	cpi	r30, 0xD7	; 215
     7c6:	f2 07       	cpc	r31, r18
     7c8:	a9 f7       	brne	.-22     	; 0x7b4 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     7ca:	a0 90 c7 03 	lds	r10, 0x03C7
     7ce:	b0 90 c8 03 	lds	r11, 0x03C8
     7d2:	b0 94       	com	r11
     7d4:	a1 94       	neg	r10
     7d6:	b1 08       	sbc	r11, r1
     7d8:	b3 94       	inc	r11
     7da:	52 ef       	ldi	r21, 0xF2	; 242
     7dc:	65 2e       	mov	r6, r21
     7de:	5f ef       	ldi	r21, 0xFF	; 255
     7e0:	75 2e       	mov	r7, r21
     7e2:	6e 0e       	add	r6, r30
     7e4:	7f 1e       	adc	r7, r31
     7e6:	d3 01       	movw	r26, r6
     7e8:	8d 90       	ld	r8, X+
     7ea:	9c 90       	ld	r9, X
     7ec:	95 94       	asr	r9
     7ee:	87 94       	ror	r8
     7f0:	ad ec       	ldi	r26, 0xCD	; 205
     7f2:	b3 e0       	ldi	r27, 0x03	; 3
     7f4:	cd 90       	ld	r12, X+
     7f6:	dc 90       	ld	r13, X
     7f8:	d5 94       	asr	r13
     7fa:	c7 94       	ror	r12
     7fc:	20 91 cf 03 	lds	r18, 0x03CF
     800:	30 91 d0 03 	lds	r19, 0x03D0
     804:	3e 83       	std	Y+6, r19	; 0x06
     806:	2d 83       	std	Y+5, r18	; 0x05
     808:	2a ef       	ldi	r18, 0xFA	; 250
     80a:	22 2e       	mov	r2, r18
     80c:	2f ef       	ldi	r18, 0xFF	; 255
     80e:	32 2e       	mov	r3, r18
     810:	2e 0e       	add	r2, r30
     812:	3f 1e       	adc	r3, r31
     814:	d1 01       	movw	r26, r2
     816:	ed 90       	ld	r14, X+
     818:	fc 90       	ld	r15, X
     81a:	f5 94       	asr	r15
     81c:	e7 94       	ror	r14
     81e:	12 91       	ld	r17, -Z
     820:	02 91       	ld	r16, -Z
     822:	2f 01       	movw	r4, r30
     824:	15 95       	asr	r17
     826:	07 95       	ror	r16
     828:	0e 94 85 21 	call	0x430a	; 0x430a <rand>
     82c:	2d 81       	ldd	r18, Y+5	; 0x05
     82e:	3e 81       	ldd	r19, Y+6	; 0x06
     830:	2e 51       	subi	r18, 0x1E	; 30
     832:	30 40       	sbci	r19, 0x00	; 0
     834:	2a 0d       	add	r18, r10
     836:	3b 1d       	adc	r19, r11
     838:	2c 0d       	add	r18, r12
     83a:	3d 1d       	adc	r19, r13
     83c:	2e 0d       	add	r18, r14
     83e:	3f 1d       	adc	r19, r15
     840:	20 1b       	sub	r18, r16
     842:	31 0b       	sbc	r19, r17
     844:	28 19       	sub	r18, r8
     846:	39 09       	sbc	r19, r9
     848:	6c e3       	ldi	r22, 0x3C	; 60
     84a:	70 e0       	ldi	r23, 0x00	; 0
     84c:	0e 94 e0 20 	call	0x41c0	; 0x41c0 <__divmodhi4>
     850:	28 0f       	add	r18, r24
     852:	39 1f       	adc	r19, r25
     854:	3e 83       	std	Y+6, r19	; 0x06
     856:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     858:	d3 01       	movw	r26, r6
     85a:	6d 90       	ld	r6, X+
     85c:	7c 90       	ld	r7, X
     85e:	75 94       	asr	r7
     860:	67 94       	ror	r6
     862:	c0 90 cb 03 	lds	r12, 0x03CB
     866:	d0 90 cc 03 	lds	r13, 0x03CC
     86a:	d5 94       	asr	r13
     86c:	c7 94       	ror	r12
     86e:	d5 94       	asr	r13
     870:	c7 94       	ror	r12
     872:	ed ec       	ldi	r30, 0xCD	; 205
     874:	f3 e0       	ldi	r31, 0x03	; 3
     876:	a0 80       	ld	r10, Z
     878:	b1 80       	ldd	r11, Z+1	; 0x01
     87a:	b5 94       	asr	r11
     87c:	a7 94       	ror	r10
     87e:	d1 01       	movw	r26, r2
     880:	8d 90       	ld	r8, X+
     882:	9c 90       	ld	r9, X
     884:	95 94       	asr	r9
     886:	87 94       	ror	r8
     888:	00 91 d3 03 	lds	r16, 0x03D3
     88c:	10 91 d4 03 	lds	r17, 0x03D4
     890:	15 95       	asr	r17
     892:	07 95       	ror	r16
     894:	15 95       	asr	r17
     896:	07 95       	ror	r16
     898:	f2 01       	movw	r30, r4
     89a:	e0 80       	ld	r14, Z
     89c:	f1 80       	ldd	r15, Z+1	; 0x01
     89e:	f5 94       	asr	r15
     8a0:	e7 94       	ror	r14
     8a2:	0e 94 85 21 	call	0x430a	; 0x430a <rand>
     8a6:	c6 0c       	add	r12, r6
     8a8:	d7 1c       	adc	r13, r7
     8aa:	22 ee       	ldi	r18, 0xE2	; 226
     8ac:	3f ef       	ldi	r19, 0xFF	; 255
     8ae:	c2 0e       	add	r12, r18
     8b0:	d3 1e       	adc	r13, r19
     8b2:	ca 0c       	add	r12, r10
     8b4:	db 1c       	adc	r13, r11
     8b6:	c0 1a       	sub	r12, r16
     8b8:	d1 0a       	sbc	r13, r17
     8ba:	c8 18       	sub	r12, r8
     8bc:	d9 08       	sbc	r13, r9
     8be:	ce 18       	sub	r12, r14
     8c0:	df 08       	sbc	r13, r15
     8c2:	6c e3       	ldi	r22, 0x3C	; 60
     8c4:	70 e0       	ldi	r23, 0x00	; 0
     8c6:	0e 94 e0 20 	call	0x41c0	; 0x41c0 <__divmodhi4>
     8ca:	c8 0e       	add	r12, r24
     8cc:	d9 1e       	adc	r13, r25
     8ce:	8d 81       	ldd	r24, Y+5	; 0x05
     8d0:	9e 81       	ldd	r25, Y+6	; 0x06
     8d2:	9c 01       	movw	r18, r24
     8d4:	44 27       	eor	r20, r20
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	40 95       	com	r20
     8da:	54 2f       	mov	r21, r20
     8dc:	b6 01       	movw	r22, r12
     8de:	88 27       	eor	r24, r24
     8e0:	77 fd       	sbrc	r23, 7
     8e2:	80 95       	com	r24
     8e4:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     8e6:	ab 81       	ldd	r26, Y+3	; 0x03
     8e8:	bc 81       	ldd	r27, Y+4	; 0x04
     8ea:	b7 fd       	sbrc	r27, 7
     8ec:	1b c0       	rjmp	.+54     	; 0x924 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     8ee:	7d 01       	movw	r14, r26
     8f0:	00 27       	eor	r16, r16
     8f2:	f7 fc       	sbrc	r15, 7
     8f4:	00 95       	com	r16
     8f6:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     8f8:	26 1b       	sub	r18, r22
     8fa:	37 0b       	sbc	r19, r23
     8fc:	48 0b       	sbc	r20, r24
     8fe:	59 0b       	sbc	r21, r25
     900:	ca 01       	movw	r24, r20
     902:	b9 01       	movw	r22, r18
     904:	a8 01       	movw	r20, r16
     906:	97 01       	movw	r18, r14
     908:	0e 94 ad 20 	call	0x415a	; 0x415a <__mulsi3>
     90c:	57 e0       	ldi	r21, 0x07	; 7
     90e:	95 95       	asr	r25
     910:	87 95       	ror	r24
     912:	77 95       	ror	r23
     914:	67 95       	ror	r22
     916:	5a 95       	dec	r21
     918:	d1 f7       	brne	.-12     	; 0x90e <obstacleAvoidance+0x1b2>
     91a:	e6 0e       	add	r14, r22
     91c:	f7 1e       	adc	r15, r23
     91e:	08 1f       	adc	r16, r24
     920:	19 1f       	adc	r17, r25
     922:	1a c0       	rjmp	.+52     	; 0x958 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     924:	a9 81       	ldd	r26, Y+1	; 0x01
     926:	ba 81       	ldd	r27, Y+2	; 0x02
     928:	7d 01       	movw	r14, r26
     92a:	00 27       	eor	r16, r16
     92c:	f7 fc       	sbrc	r15, 7
     92e:	00 95       	com	r16
     930:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     932:	62 0f       	add	r22, r18
     934:	73 1f       	adc	r23, r19
     936:	84 1f       	adc	r24, r20
     938:	95 1f       	adc	r25, r21
     93a:	a8 01       	movw	r20, r16
     93c:	97 01       	movw	r18, r14
     93e:	0e 94 ad 20 	call	0x415a	; 0x415a <__mulsi3>
     942:	47 e0       	ldi	r20, 0x07	; 7
     944:	95 95       	asr	r25
     946:	87 95       	ror	r24
     948:	77 95       	ror	r23
     94a:	67 95       	ror	r22
     94c:	4a 95       	dec	r20
     94e:	d1 f7       	brne	.-12     	; 0x944 <obstacleAvoidance+0x1e8>
     950:	e6 1a       	sub	r14, r22
     952:	f7 0a       	sbc	r15, r23
     954:	08 0b       	sbc	r16, r24
     956:	19 0b       	sbc	r17, r25
     958:	ef 81       	ldd	r30, Y+7	; 0x07
     95a:	f8 85       	ldd	r31, Y+8	; 0x08
     95c:	f1 82       	std	Z+1, r15	; 0x01
     95e:	e0 82       	st	Z, r14
     960:	8d 81       	ldd	r24, Y+5	; 0x05
     962:	9e 81       	ldd	r25, Y+6	; 0x06
     964:	9c 01       	movw	r18, r24
     966:	44 27       	eor	r20, r20
     968:	37 fd       	sbrc	r19, 7
     96a:	40 95       	com	r20
     96c:	54 2f       	mov	r21, r20
     96e:	b6 01       	movw	r22, r12
     970:	88 27       	eor	r24, r24
     972:	77 fd       	sbrc	r23, 7
     974:	80 95       	com	r24
     976:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     978:	a9 81       	ldd	r26, Y+1	; 0x01
     97a:	ba 81       	ldd	r27, Y+2	; 0x02
     97c:	b7 fd       	sbrc	r27, 7
     97e:	19 c0       	rjmp	.+50     	; 0x9b2 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     980:	7d 01       	movw	r14, r26
     982:	00 27       	eor	r16, r16
     984:	f7 fc       	sbrc	r15, 7
     986:	00 95       	com	r16
     988:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     98a:	62 0f       	add	r22, r18
     98c:	73 1f       	adc	r23, r19
     98e:	84 1f       	adc	r24, r20
     990:	95 1f       	adc	r25, r21
     992:	a8 01       	movw	r20, r16
     994:	97 01       	movw	r18, r14
     996:	0e 94 ad 20 	call	0x415a	; 0x415a <__mulsi3>
     99a:	37 e0       	ldi	r19, 0x07	; 7
     99c:	95 95       	asr	r25
     99e:	87 95       	ror	r24
     9a0:	77 95       	ror	r23
     9a2:	67 95       	ror	r22
     9a4:	3a 95       	dec	r19
     9a6:	d1 f7       	brne	.-12     	; 0x99c <obstacleAvoidance+0x240>
     9a8:	e6 0e       	add	r14, r22
     9aa:	f7 1e       	adc	r15, r23
     9ac:	08 1f       	adc	r16, r24
     9ae:	19 1f       	adc	r17, r25
     9b0:	1c c0       	rjmp	.+56     	; 0x9ea <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     9b2:	ab 81       	ldd	r26, Y+3	; 0x03
     9b4:	bc 81       	ldd	r27, Y+4	; 0x04
     9b6:	7d 01       	movw	r14, r26
     9b8:	00 27       	eor	r16, r16
     9ba:	f7 fc       	sbrc	r15, 7
     9bc:	00 95       	com	r16
     9be:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9c0:	26 1b       	sub	r18, r22
     9c2:	37 0b       	sbc	r19, r23
     9c4:	48 0b       	sbc	r20, r24
     9c6:	59 0b       	sbc	r21, r25
     9c8:	ca 01       	movw	r24, r20
     9ca:	b9 01       	movw	r22, r18
     9cc:	a8 01       	movw	r20, r16
     9ce:	97 01       	movw	r18, r14
     9d0:	0e 94 ad 20 	call	0x415a	; 0x415a <__mulsi3>
     9d4:	27 e0       	ldi	r18, 0x07	; 7
     9d6:	95 95       	asr	r25
     9d8:	87 95       	ror	r24
     9da:	77 95       	ror	r23
     9dc:	67 95       	ror	r22
     9de:	2a 95       	dec	r18
     9e0:	d1 f7       	brne	.-12     	; 0x9d6 <obstacleAvoidance+0x27a>
     9e2:	e6 1a       	sub	r14, r22
     9e4:	f7 0a       	sbc	r15, r23
     9e6:	08 0b       	sbc	r16, r24
     9e8:	19 0b       	sbc	r17, r25
     9ea:	e9 85       	ldd	r30, Y+9	; 0x09
     9ec:	fa 85       	ldd	r31, Y+10	; 0x0a
     9ee:	f1 82       	std	Z+1, r15	; 0x01
     9f0:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     9f2:	a9 85       	ldd	r26, Y+9	; 0x09
     9f4:	ba 85       	ldd	r27, Y+10	; 0x0a
     9f6:	8d 91       	ld	r24, X+
     9f8:	9c 91       	ld	r25, X
     9fa:	81 50       	subi	r24, 0x01	; 1
     9fc:	92 40       	sbci	r25, 0x02	; 2
     9fe:	34 f0       	brlt	.+12     	; 0xa0c <obstacleAvoidance+0x2b0>
     a00:	80 e0       	ldi	r24, 0x00	; 0
     a02:	92 e0       	ldi	r25, 0x02	; 2
     a04:	e9 85       	ldd	r30, Y+9	; 0x09
     a06:	fa 85       	ldd	r31, Y+10	; 0x0a
     a08:	91 83       	std	Z+1, r25	; 0x01
     a0a:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a0c:	af 81       	ldd	r26, Y+7	; 0x07
     a0e:	b8 85       	ldd	r27, Y+8	; 0x08
     a10:	8d 91       	ld	r24, X+
     a12:	9c 91       	ld	r25, X
     a14:	81 50       	subi	r24, 0x01	; 1
     a16:	92 40       	sbci	r25, 0x02	; 2
     a18:	34 f0       	brlt	.+12     	; 0xa26 <obstacleAvoidance+0x2ca>
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	92 e0       	ldi	r25, 0x02	; 2
     a1e:	ef 81       	ldd	r30, Y+7	; 0x07
     a20:	f8 85       	ldd	r31, Y+8	; 0x08
     a22:	91 83       	std	Z+1, r25	; 0x01
     a24:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a26:	a9 85       	ldd	r26, Y+9	; 0x09
     a28:	ba 85       	ldd	r27, Y+10	; 0x0a
     a2a:	8d 91       	ld	r24, X+
     a2c:	9c 91       	ld	r25, X
     a2e:	80 50       	subi	r24, 0x00	; 0
     a30:	9e 4f       	sbci	r25, 0xFE	; 254
     a32:	34 f4       	brge	.+12     	; 0xa40 <obstacleAvoidance+0x2e4>
     a34:	80 e0       	ldi	r24, 0x00	; 0
     a36:	9e ef       	ldi	r25, 0xFE	; 254
     a38:	e9 85       	ldd	r30, Y+9	; 0x09
     a3a:	fa 85       	ldd	r31, Y+10	; 0x0a
     a3c:	91 83       	std	Z+1, r25	; 0x01
     a3e:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     a40:	af 81       	ldd	r26, Y+7	; 0x07
     a42:	b8 85       	ldd	r27, Y+8	; 0x08
     a44:	8d 91       	ld	r24, X+
     a46:	9c 91       	ld	r25, X
     a48:	80 50       	subi	r24, 0x00	; 0
     a4a:	9e 4f       	sbci	r25, 0xFE	; 254
     a4c:	34 f4       	brge	.+12     	; 0xa5a <obstacleAvoidance+0x2fe>
     a4e:	80 e0       	ldi	r24, 0x00	; 0
     a50:	9e ef       	ldi	r25, 0xFE	; 254
     a52:	ef 81       	ldd	r30, Y+7	; 0x07
     a54:	f8 85       	ldd	r31, Y+8	; 0x08
     a56:	91 83       	std	Z+1, r25	; 0x01
     a58:	80 83       	st	Z, r24

}
     a5a:	2a 96       	adiw	r28, 0x0a	; 10
     a5c:	0f b6       	in	r0, 0x3f	; 63
     a5e:	f8 94       	cli
     a60:	de bf       	out	0x3e, r29	; 62
     a62:	0f be       	out	0x3f, r0	; 63
     a64:	cd bf       	out	0x3d, r28	; 61
     a66:	cf 91       	pop	r28
     a68:	df 91       	pop	r29
     a6a:	1f 91       	pop	r17
     a6c:	0f 91       	pop	r16
     a6e:	ff 90       	pop	r15
     a70:	ef 90       	pop	r14
     a72:	df 90       	pop	r13
     a74:	cf 90       	pop	r12
     a76:	bf 90       	pop	r11
     a78:	af 90       	pop	r10
     a7a:	9f 90       	pop	r9
     a7c:	8f 90       	pop	r8
     a7e:	7f 90       	pop	r7
     a80:	6f 90       	pop	r6
     a82:	5f 90       	pop	r5
     a84:	4f 90       	pop	r4
     a86:	3f 90       	pop	r3
     a88:	2f 90       	pop	r2
     a8a:	08 95       	ret

00000a8c <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     a8c:	80 91 94 00 	lds	r24, 0x0094
     a90:	90 91 95 00 	lds	r25, 0x0095
     a94:	0e 94 8a 21 	call	0x4314	; 0x4314 <srand>

}
     a98:	08 95       	ret

00000a9a <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     a9a:	cf 93       	push	r28
     a9c:	df 93       	push	r29

	PCICR = 0;
     a9e:	e8 e6       	ldi	r30, 0x68	; 104
     aa0:	f0 e0       	ldi	r31, 0x00	; 0
     aa2:	10 82       	st	Z, r1
	PCMSK1 = 0;
     aa4:	ac e6       	ldi	r26, 0x6C	; 108
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	1c 92       	st	X, r1
	TCCR2A = 0;
     aaa:	20 eb       	ldi	r18, 0xB0	; 176
     aac:	30 e0       	ldi	r19, 0x00	; 0
     aae:	e9 01       	movw	r28, r18
     ab0:	18 82       	st	Y, r1
	TCCR2B = 0;
     ab2:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     ab6:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     aba:	80 81       	ld	r24, Z
     abc:	82 60       	ori	r24, 0x02	; 2
     abe:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     ac0:	8c 91       	ld	r24, X
     ac2:	80 68       	ori	r24, 0x80	; 128
     ac4:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     ac6:	88 81       	ld	r24, Y
     ac8:	82 60       	ori	r24, 0x02	; 2
     aca:	88 83       	st	Y, r24

}
     acc:	df 91       	pop	r29
     ace:	cf 91       	pop	r28
     ad0:	08 95       	ret

00000ad2 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     ad2:	1f 92       	push	r1
     ad4:	0f 92       	push	r0
     ad6:	0f b6       	in	r0, 0x3f	; 63
     ad8:	0f 92       	push	r0
     ada:	11 24       	eor	r1, r1
     adc:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     ade:	80 91 11 02 	lds	r24, 0x0211
     ae2:	88 23       	and	r24, r24
     ae4:	21 f1       	breq	.+72     	; 0xb2e <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     ae6:	80 91 03 01 	lds	r24, 0x0103
     aea:	86 fd       	sbrc	r24, 6
     aec:	20 c0       	rjmp	.+64     	; 0xb2e <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     aee:	80 91 68 00 	lds	r24, 0x0068
     af2:	8d 7f       	andi	r24, 0xFD	; 253
     af4:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     af8:	80 91 6c 00 	lds	r24, 0x006C
     afc:	8f 77       	andi	r24, 0x7F	; 127
     afe:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b02:	81 e0       	ldi	r24, 0x01	; 1
     b04:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b08:	8d e0       	ldi	r24, 0x0D	; 13
     b0a:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b0e:	80 91 b1 00 	lds	r24, 0x00B1
     b12:	86 60       	ori	r24, 0x06	; 6
     b14:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b18:	80 91 70 00 	lds	r24, 0x0070
     b1c:	82 60       	ori	r24, 0x02	; 2
     b1e:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b22:	10 92 26 03 	sts	0x0326, r1
     b26:	10 92 27 03 	sts	0x0327, r1
     b2a:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     b2e:	8f 91       	pop	r24
     b30:	0f 90       	pop	r0
     b32:	0f be       	out	0x3f, r0	; 63
     b34:	0f 90       	pop	r0
     b36:	1f 90       	pop	r1
     b38:	18 95       	reti

00000b3a <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     b3a:	1f 92       	push	r1
     b3c:	0f 92       	push	r0
     b3e:	0f b6       	in	r0, 0x3f	; 63
     b40:	0f 92       	push	r0
     b42:	11 24       	eor	r1, r1
     b44:	2f 93       	push	r18
     b46:	3f 93       	push	r19
     b48:	4f 93       	push	r20
     b4a:	5f 93       	push	r21
     b4c:	8f 93       	push	r24
     b4e:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     b50:	80 91 b1 00 	lds	r24, 0x00B1
     b54:	88 7f       	andi	r24, 0xF8	; 248
     b56:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     b5a:	80 91 12 02 	lds	r24, 0x0212
     b5e:	88 23       	and	r24, r24
     b60:	c9 f0       	breq	.+50     	; 0xb94 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     b62:	80 91 03 01 	lds	r24, 0x0103
     b66:	86 ff       	sbrs	r24, 6
     b68:	11 c0       	rjmp	.+34     	; 0xb8c <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     b6a:	80 91 68 00 	lds	r24, 0x0068
     b6e:	82 60       	ori	r24, 0x02	; 2
     b70:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     b74:	80 91 6c 00 	lds	r24, 0x006C
     b78:	80 68       	ori	r24, 0x80	; 128
     b7a:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     b7e:	8f ef       	ldi	r24, 0xFF	; 255
     b80:	9f ef       	ldi	r25, 0xFF	; 255
     b82:	90 93 02 02 	sts	0x0202, r25
     b86:	80 93 01 02 	sts	0x0201, r24
     b8a:	c8 c0       	rjmp	.+400    	; 0xd1c <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     b8c:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     b90:	83 e3       	ldi	r24, 0x33	; 51
     b92:	3f c0       	rjmp	.+126    	; 0xc12 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     b94:	40 91 01 02 	lds	r20, 0x0201
     b98:	50 91 02 02 	lds	r21, 0x0202
     b9c:	2f ef       	ldi	r18, 0xFF	; 255
     b9e:	4f 3f       	cpi	r20, 0xFF	; 255
     ba0:	52 07       	cpc	r21, r18
     ba2:	39 f5       	brne	.+78     	; 0xbf2 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     ba4:	80 91 03 01 	lds	r24, 0x0103
     ba8:	86 ff       	sbrs	r24, 6
     baa:	0b c0       	rjmp	.+22     	; 0xbc2 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bac:	80 91 68 00 	lds	r24, 0x0068
     bb0:	82 60       	ori	r24, 0x02	; 2
     bb2:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bb6:	80 91 6c 00 	lds	r24, 0x006C
     bba:	80 68       	ori	r24, 0x80	; 128
     bbc:	80 93 6c 00 	sts	0x006C, r24
     bc0:	ad c0       	rjmp	.+346    	; 0xd1c <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     bc2:	8c e1       	ldi	r24, 0x1C	; 28
     bc4:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     bc8:	80 91 b1 00 	lds	r24, 0x00B1
     bcc:	86 60       	ori	r24, 0x06	; 6
     bce:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     bd2:	80 91 70 00 	lds	r24, 0x0070
     bd6:	82 60       	ori	r24, 0x02	; 2
     bd8:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     bdc:	10 92 26 03 	sts	0x0326, r1
     be0:	10 92 27 03 	sts	0x0327, r1
     be4:	10 92 28 03 	sts	0x0328, r1
					i=0;
     be8:	10 92 02 02 	sts	0x0202, r1
     bec:	10 92 01 02 	sts	0x0201, r1
     bf0:	95 c0       	rjmp	.+298    	; 0xd1c <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     bf2:	41 30       	cpi	r20, 0x01	; 1
     bf4:	51 05       	cpc	r21, r1
     bf6:	d1 f4       	brne	.+52     	; 0xc2c <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     bf8:	80 91 03 01 	lds	r24, 0x0103
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	80 74       	andi	r24, 0x40	; 64
     c00:	90 70       	andi	r25, 0x00	; 0
     c02:	26 e0       	ldi	r18, 0x06	; 6
     c04:	95 95       	asr	r25
     c06:	87 95       	ror	r24
     c08:	2a 95       	dec	r18
     c0a:	e1 f7       	brne	.-8      	; 0xc04 <__vector_13+0xca>
     c0c:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c10:	86 e3       	ldi	r24, 0x36	; 54
     c12:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c16:	80 91 b1 00 	lds	r24, 0x00B1
     c1a:	86 60       	ori	r24, 0x06	; 6
     c1c:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c20:	80 91 70 00 	lds	r24, 0x0070
     c24:	82 60       	ori	r24, 0x02	; 2
     c26:	80 93 70 00 	sts	0x0070, r24
     c2a:	78 c0       	rjmp	.+240    	; 0xd1c <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c2c:	ca 01       	movw	r24, r20
     c2e:	02 97       	sbiw	r24, 0x02	; 2
     c30:	05 97       	sbiw	r24, 0x05	; 5
     c32:	30 f5       	brcc	.+76     	; 0xc80 <__vector_13+0x146>
		
				OCR2A = 54;
     c34:	86 e3       	ldi	r24, 0x36	; 54
     c36:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c3a:	80 91 b1 00 	lds	r24, 0x00B1
     c3e:	86 60       	ori	r24, 0x06	; 6
     c40:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c44:	80 91 70 00 	lds	r24, 0x0070
     c48:	82 60       	ori	r24, 0x02	; 2
     c4a:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     c4e:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	20 74       	andi	r18, 0x40	; 64
     c56:	30 70       	andi	r19, 0x00	; 0
     c58:	96 e0       	ldi	r25, 0x06	; 6
     c5a:	36 95       	lsr	r19
     c5c:	27 95       	ror	r18
     c5e:	9a 95       	dec	r25
     c60:	e1 f7       	brne	.-8      	; 0xc5a <__vector_13+0x120>
     c62:	86 e0       	ldi	r24, 0x06	; 6
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	84 1b       	sub	r24, r20
     c68:	95 0b       	sbc	r25, r21
     c6a:	02 c0       	rjmp	.+4      	; 0xc70 <__vector_13+0x136>
     c6c:	22 0f       	add	r18, r18
     c6e:	33 1f       	adc	r19, r19
     c70:	8a 95       	dec	r24
     c72:	e2 f7       	brpl	.-8      	; 0xc6c <__vector_13+0x132>
				address_temp += temp;
     c74:	80 91 27 03 	lds	r24, 0x0327
     c78:	82 0f       	add	r24, r18
     c7a:	80 93 27 03 	sts	0x0327, r24
     c7e:	4e c0       	rjmp	.+156    	; 0xd1c <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     c80:	ca 01       	movw	r24, r20
     c82:	07 97       	sbiw	r24, 0x07	; 7
     c84:	06 97       	sbiw	r24, 0x06	; 6
     c86:	30 f5       	brcc	.+76     	; 0xcd4 <__vector_13+0x19a>

				OCR2A = 54;
     c88:	86 e3       	ldi	r24, 0x36	; 54
     c8a:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c8e:	80 91 b1 00 	lds	r24, 0x00B1
     c92:	86 60       	ori	r24, 0x06	; 6
     c94:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c98:	80 91 70 00 	lds	r24, 0x0070
     c9c:	82 60       	ori	r24, 0x02	; 2
     c9e:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     ca2:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     ca6:	30 e0       	ldi	r19, 0x00	; 0
     ca8:	20 74       	andi	r18, 0x40	; 64
     caa:	30 70       	andi	r19, 0x00	; 0
     cac:	86 e0       	ldi	r24, 0x06	; 6
     cae:	36 95       	lsr	r19
     cb0:	27 95       	ror	r18
     cb2:	8a 95       	dec	r24
     cb4:	e1 f7       	brne	.-8      	; 0xcae <__vector_13+0x174>
     cb6:	8c e0       	ldi	r24, 0x0C	; 12
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	84 1b       	sub	r24, r20
     cbc:	95 0b       	sbc	r25, r21
     cbe:	02 c0       	rjmp	.+4      	; 0xcc4 <__vector_13+0x18a>
     cc0:	22 0f       	add	r18, r18
     cc2:	33 1f       	adc	r19, r19
     cc4:	8a 95       	dec	r24
     cc6:	e2 f7       	brpl	.-8      	; 0xcc0 <__vector_13+0x186>
				data_temp += temp;
     cc8:	80 91 26 03 	lds	r24, 0x0326
     ccc:	82 0f       	add	r24, r18
     cce:	80 93 26 03 	sts	0x0326, r24
     cd2:	24 c0       	rjmp	.+72     	; 0xd1c <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     cd4:	4d 30       	cpi	r20, 0x0D	; 13
     cd6:	51 05       	cpc	r21, r1
     cd8:	09 f5       	brne	.+66     	; 0xd1c <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     cda:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     cde:	80 91 68 00 	lds	r24, 0x0068
     ce2:	82 60       	ori	r24, 0x02	; 2
     ce4:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     ce8:	80 91 6c 00 	lds	r24, 0x006C
     cec:	80 68       	ori	r24, 0x80	; 128
     cee:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     cf2:	8f ef       	ldi	r24, 0xFF	; 255
     cf4:	9f ef       	ldi	r25, 0xFF	; 255
     cf6:	90 93 02 02 	sts	0x0202, r25
     cfa:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     cfe:	80 91 28 03 	lds	r24, 0x0328
     d02:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d06:	80 91 27 03 	lds	r24, 0x0327
     d0a:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     d0e:	80 91 26 03 	lds	r24, 0x0326
     d12:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     d16:	81 e0       	ldi	r24, 0x01	; 1
     d18:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     d1c:	80 91 01 02 	lds	r24, 0x0201
     d20:	90 91 02 02 	lds	r25, 0x0202
     d24:	2f ef       	ldi	r18, 0xFF	; 255
     d26:	8f 3f       	cpi	r24, 0xFF	; 255
     d28:	92 07       	cpc	r25, r18
     d2a:	29 f0       	breq	.+10     	; 0xd36 <__vector_13+0x1fc>

			i++;
     d2c:	01 96       	adiw	r24, 0x01	; 1
     d2e:	90 93 02 02 	sts	0x0202, r25
     d32:	80 93 01 02 	sts	0x0201, r24

		}

}
     d36:	9f 91       	pop	r25
     d38:	8f 91       	pop	r24
     d3a:	5f 91       	pop	r21
     d3c:	4f 91       	pop	r20
     d3e:	3f 91       	pop	r19
     d40:	2f 91       	pop	r18
     d42:	0f 90       	pop	r0
     d44:	0f be       	out	0x3f, r0	; 63
     d46:	0f 90       	pop	r0
     d48:	1f 90       	pop	r1
     d4a:	18 95       	reti

00000d4c <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     d4c:	80 91 00 02 	lds	r24, 0x0200
     d50:	08 95       	ret

00000d52 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     d52:	80 91 24 03 	lds	r24, 0x0324
     d56:	08 95       	ret

00000d58 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     d58:	80 91 25 03 	lds	r24, 0x0325
     d5c:	08 95       	ret

00000d5e <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     d5e:	80 91 11 02 	lds	r24, 0x0211
     d62:	88 23       	and	r24, r24
     d64:	09 f4       	brne	.+2      	; 0xd68 <handleIRRemoteCommands+0xa>
     d66:	ae c1       	rjmp	.+860    	; 0x10c4 <handleIRRemoteCommands+0x366>

		if(command_received) {
     d68:	80 91 17 05 	lds	r24, 0x0517
     d6c:	88 23       	and	r24, r24
     d6e:	09 f4       	brne	.+2      	; 0xd72 <handleIRRemoteCommands+0x14>
     d70:	a9 c1       	rjmp	.+850    	; 0x10c4 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     d72:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     d76:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     d7a:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     d7e:	e8 2f       	mov	r30, r24
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	e5 33       	cpi	r30, 0x35	; 53
     d84:	f1 05       	cpc	r31, r1
     d86:	08 f0       	brcs	.+2      	; 0xd8a <handleIRRemoteCommands+0x2c>
     d88:	67 c1       	rjmp	.+718    	; 0x1058 <handleIRRemoteCommands+0x2fa>
     d8a:	ee 58       	subi	r30, 0x8E	; 142
     d8c:	ff 4f       	sbci	r31, 0xFF	; 255
     d8e:	ee 0f       	add	r30, r30
     d90:	ff 1f       	adc	r31, r31
     d92:	05 90       	lpm	r0, Z+
     d94:	f4 91       	lpm	r31, Z+
     d96:	e0 2d       	mov	r30, r0
     d98:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     d9a:	10 92 f8 03 	sts	0x03F8, r1
     d9e:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     da2:	10 92 fa 03 	sts	0x03FA, r1
     da6:	10 92 f9 03 	sts	0x03F9, r1
     daa:	56 c1       	rjmp	.+684    	; 0x1058 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     dac:	20 91 f7 03 	lds	r18, 0x03F7
     db0:	30 91 f8 03 	lds	r19, 0x03F8
     db4:	80 91 f9 03 	lds	r24, 0x03F9
     db8:	90 91 fa 03 	lds	r25, 0x03FA
     dbc:	82 17       	cp	r24, r18
     dbe:	93 07       	cpc	r25, r19
     dc0:	2c f4       	brge	.+10     	; 0xdcc <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     dc2:	30 93 fa 03 	sts	0x03FA, r19
     dc6:	20 93 f9 03 	sts	0x03F9, r18
     dca:	04 c0       	rjmp	.+8      	; 0xdd4 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     dcc:	90 93 f8 03 	sts	0x03F8, r25
     dd0:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     dd4:	80 91 f7 03 	lds	r24, 0x03F7
     dd8:	90 91 f8 03 	lds	r25, 0x03F8
     ddc:	4e 96       	adiw	r24, 0x1e	; 30
     dde:	90 93 f8 03 	sts	0x03F8, r25
     de2:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     de6:	20 91 f9 03 	lds	r18, 0x03F9
     dea:	30 91 fa 03 	lds	r19, 0x03FA
     dee:	22 5e       	subi	r18, 0xE2	; 226
     df0:	3f 4f       	sbci	r19, 0xFF	; 255
     df2:	30 93 fa 03 	sts	0x03FA, r19
     df6:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     dfa:	81 50       	subi	r24, 0x01	; 1
     dfc:	92 40       	sbci	r25, 0x02	; 2
     dfe:	0c f4       	brge	.+2      	; 0xe02 <handleIRRemoteCommands+0xa4>
     e00:	5e c0       	rjmp	.+188    	; 0xebe <handleIRRemoteCommands+0x160>
     e02:	80 e0       	ldi	r24, 0x00	; 0
     e04:	92 e0       	ldi	r25, 0x02	; 2
     e06:	57 c0       	rjmp	.+174    	; 0xeb6 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e08:	20 91 f7 03 	lds	r18, 0x03F7
     e0c:	30 91 f8 03 	lds	r19, 0x03F8
     e10:	80 91 f5 03 	lds	r24, 0x03F5
     e14:	90 91 f6 03 	lds	r25, 0x03F6
     e18:	28 17       	cp	r18, r24
     e1a:	39 07       	cpc	r19, r25
     e1c:	2c f4       	brge	.+10     	; 0xe28 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e1e:	30 93 fa 03 	sts	0x03FA, r19
     e22:	20 93 f9 03 	sts	0x03F9, r18
     e26:	08 c0       	rjmp	.+16     	; 0xe38 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e28:	80 91 f9 03 	lds	r24, 0x03F9
     e2c:	90 91 fa 03 	lds	r25, 0x03FA
     e30:	90 93 f8 03 	sts	0x03F8, r25
     e34:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     e38:	80 91 f7 03 	lds	r24, 0x03F7
     e3c:	90 91 f8 03 	lds	r25, 0x03F8
     e40:	4e 97       	sbiw	r24, 0x1e	; 30
     e42:	90 93 f8 03 	sts	0x03F8, r25
     e46:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     e4a:	20 91 f9 03 	lds	r18, 0x03F9
     e4e:	30 91 fa 03 	lds	r19, 0x03FA
     e52:	2e 51       	subi	r18, 0x1E	; 30
     e54:	30 40       	sbci	r19, 0x00	; 0
     e56:	30 93 fa 03 	sts	0x03FA, r19
     e5a:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     e5e:	80 50       	subi	r24, 0x00	; 0
     e60:	9e 4f       	sbci	r25, 0xFE	; 254
     e62:	34 f4       	brge	.+12     	; 0xe70 <handleIRRemoteCommands+0x112>
     e64:	80 e0       	ldi	r24, 0x00	; 0
     e66:	9e ef       	ldi	r25, 0xFE	; 254
     e68:	90 93 f8 03 	sts	0x03F8, r25
     e6c:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     e70:	20 50       	subi	r18, 0x00	; 0
     e72:	3e 4f       	sbci	r19, 0xFE	; 254
     e74:	0c f0       	brlt	.+2      	; 0xe78 <handleIRRemoteCommands+0x11a>
     e76:	f0 c0       	rjmp	.+480    	; 0x1058 <handleIRRemoteCommands+0x2fa>
     e78:	80 e0       	ldi	r24, 0x00	; 0
     e7a:	9e ef       	ldi	r25, 0xFE	; 254
     e7c:	90 93 fa 03 	sts	0x03FA, r25
     e80:	80 93 f9 03 	sts	0x03F9, r24
     e84:	e9 c0       	rjmp	.+466    	; 0x1058 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     e86:	80 91 f7 03 	lds	r24, 0x03F7
     e8a:	90 91 f8 03 	lds	r25, 0x03F8
     e8e:	4e 97       	sbiw	r24, 0x1e	; 30
     e90:	90 93 f8 03 	sts	0x03F8, r25
     e94:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     e98:	20 91 f9 03 	lds	r18, 0x03F9
     e9c:	30 91 fa 03 	lds	r19, 0x03FA
     ea0:	22 5e       	subi	r18, 0xE2	; 226
     ea2:	3f 4f       	sbci	r19, 0xFF	; 255
     ea4:	30 93 fa 03 	sts	0x03FA, r19
     ea8:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     eac:	80 50       	subi	r24, 0x00	; 0
     eae:	9e 4f       	sbci	r25, 0xFE	; 254
     eb0:	34 f4       	brge	.+12     	; 0xebe <handleIRRemoteCommands+0x160>
     eb2:	80 e0       	ldi	r24, 0x00	; 0
     eb4:	9e ef       	ldi	r25, 0xFE	; 254
     eb6:	90 93 f8 03 	sts	0x03F8, r25
     eba:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     ebe:	21 50       	subi	r18, 0x01	; 1
     ec0:	32 40       	sbci	r19, 0x02	; 2
     ec2:	0c f4       	brge	.+2      	; 0xec6 <handleIRRemoteCommands+0x168>
     ec4:	c9 c0       	rjmp	.+402    	; 0x1058 <handleIRRemoteCommands+0x2fa>
     ec6:	27 c0       	rjmp	.+78     	; 0xf16 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     ec8:	80 91 f7 03 	lds	r24, 0x03F7
     ecc:	90 91 f8 03 	lds	r25, 0x03F8
     ed0:	4e 96       	adiw	r24, 0x1e	; 30
     ed2:	90 93 f8 03 	sts	0x03F8, r25
     ed6:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     eda:	20 91 f9 03 	lds	r18, 0x03F9
     ede:	30 91 fa 03 	lds	r19, 0x03FA
     ee2:	2e 51       	subi	r18, 0x1E	; 30
     ee4:	30 40       	sbci	r19, 0x00	; 0
     ee6:	30 93 fa 03 	sts	0x03FA, r19
     eea:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     eee:	81 50       	subi	r24, 0x01	; 1
     ef0:	92 40       	sbci	r25, 0x02	; 2
     ef2:	0c f4       	brge	.+2      	; 0xef6 <handleIRRemoteCommands+0x198>
     ef4:	bd cf       	rjmp	.-134    	; 0xe70 <handleIRRemoteCommands+0x112>
     ef6:	80 e0       	ldi	r24, 0x00	; 0
     ef8:	92 e0       	ldi	r25, 0x02	; 2
     efa:	b6 cf       	rjmp	.-148    	; 0xe68 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     efc:	80 91 f9 03 	lds	r24, 0x03F9
     f00:	90 91 fa 03 	lds	r25, 0x03FA
     f04:	4e 96       	adiw	r24, 0x1e	; 30
     f06:	90 93 fa 03 	sts	0x03FA, r25
     f0a:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f0e:	81 50       	subi	r24, 0x01	; 1
     f10:	92 40       	sbci	r25, 0x02	; 2
     f12:	0c f4       	brge	.+2      	; 0xf16 <handleIRRemoteCommands+0x1b8>
     f14:	a1 c0       	rjmp	.+322    	; 0x1058 <handleIRRemoteCommands+0x2fa>
     f16:	80 e0       	ldi	r24, 0x00	; 0
     f18:	92 e0       	ldi	r25, 0x02	; 2
     f1a:	b0 cf       	rjmp	.-160    	; 0xe7c <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f1c:	80 91 f7 03 	lds	r24, 0x03F7
     f20:	90 91 f8 03 	lds	r25, 0x03F8
     f24:	4e 96       	adiw	r24, 0x1e	; 30
     f26:	90 93 f8 03 	sts	0x03F8, r25
     f2a:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f2e:	81 50       	subi	r24, 0x01	; 1
     f30:	92 40       	sbci	r25, 0x02	; 2
     f32:	0c f4       	brge	.+2      	; 0xf36 <handleIRRemoteCommands+0x1d8>
     f34:	91 c0       	rjmp	.+290    	; 0x1058 <handleIRRemoteCommands+0x2fa>
     f36:	80 e0       	ldi	r24, 0x00	; 0
     f38:	92 e0       	ldi	r25, 0x02	; 2
     f3a:	1d c0       	rjmp	.+58     	; 0xf76 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     f3c:	80 91 f9 03 	lds	r24, 0x03F9
     f40:	90 91 fa 03 	lds	r25, 0x03FA
     f44:	4e 97       	sbiw	r24, 0x1e	; 30
     f46:	90 93 fa 03 	sts	0x03FA, r25
     f4a:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     f4e:	80 50       	subi	r24, 0x00	; 0
     f50:	9e 4f       	sbci	r25, 0xFE	; 254
     f52:	0c f0       	brlt	.+2      	; 0xf56 <handleIRRemoteCommands+0x1f8>
     f54:	81 c0       	rjmp	.+258    	; 0x1058 <handleIRRemoteCommands+0x2fa>
     f56:	90 cf       	rjmp	.-224    	; 0xe78 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     f58:	80 91 f7 03 	lds	r24, 0x03F7
     f5c:	90 91 f8 03 	lds	r25, 0x03F8
     f60:	4e 97       	sbiw	r24, 0x1e	; 30
     f62:	90 93 f8 03 	sts	0x03F8, r25
     f66:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     f6a:	80 50       	subi	r24, 0x00	; 0
     f6c:	9e 4f       	sbci	r25, 0xFE	; 254
     f6e:	0c f0       	brlt	.+2      	; 0xf72 <handleIRRemoteCommands+0x214>
     f70:	73 c0       	rjmp	.+230    	; 0x1058 <handleIRRemoteCommands+0x2fa>
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	9e ef       	ldi	r25, 0xFE	; 254
     f76:	90 93 f8 03 	sts	0x03F8, r25
     f7a:	80 93 f7 03 	sts	0x03F7, r24
     f7e:	6c c0       	rjmp	.+216    	; 0x1058 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     f80:	80 91 18 05 	lds	r24, 0x0518
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	01 96       	adiw	r24, 0x01	; 1
     f88:	65 e0       	ldi	r22, 0x05	; 5
     f8a:	70 e0       	ldi	r23, 0x00	; 0
     f8c:	0e 94 e0 20 	call	0x41c0	; 0x41c0 <__divmodhi4>
     f90:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
     f94:	88 23       	and	r24, r24
     f96:	31 f4       	brne	.+12     	; 0xfa4 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
     f98:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
     f9a:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
     f9c:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
     fa0:	8f ef       	ldi	r24, 0xFF	; 255
     fa2:	20 c0       	rjmp	.+64     	; 0xfe4 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
     fa4:	81 30       	cpi	r24, 0x01	; 1
     fa6:	31 f4       	brne	.+12     	; 0xfb4 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
     fa8:	8f ef       	ldi	r24, 0xFF	; 255
     faa:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
     fae:	10 92 0d 02 	sts	0x020D, r1
     fb2:	1a c0       	rjmp	.+52     	; 0xfe8 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
     fb4:	82 30       	cpi	r24, 0x02	; 2
     fb6:	41 f4       	brne	.+16     	; 0xfc8 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
     fb8:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
     fba:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
     fbc:	8f ef       	ldi	r24, 0xFF	; 255
     fbe:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
     fc2:	80 93 0d 02 	sts	0x020D, r24
     fc6:	06 c0       	rjmp	.+12     	; 0xfd4 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
     fc8:	83 30       	cpi	r24, 0x03	; 3
     fca:	39 f4       	brne	.+14     	; 0xfda <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
     fcc:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
     fd0:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
     fd4:	10 92 0c 02 	sts	0x020C, r1
     fd8:	09 c0       	rjmp	.+18     	; 0xfec <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
     fda:	84 30       	cpi	r24, 0x04	; 4
     fdc:	39 f4       	brne	.+14     	; 0xfec <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
     fde:	8f ef       	ldi	r24, 0xFF	; 255
     fe0:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
     fe4:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
     fe8:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
     fec:	80 91 0c 02 	lds	r24, 0x020C
     ff0:	0e 94 a0 08 	call	0x1140	; 0x1140 <updateRedLed>
					updateGreenLed(pwm_green);
     ff4:	80 91 0d 02 	lds	r24, 0x020D
     ff8:	0e 94 b6 08 	call	0x116c	; 0x116c <updateGreenLed>
					updateBlueLed(pwm_blue);
     ffc:	80 91 0e 02 	lds	r24, 0x020E
    1000:	0e 94 cc 08 	call	0x1198	; 0x1198 <updateBlueLed>
    1004:	29 c0       	rjmp	.+82     	; 0x1058 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	80 93 3e 05 	sts	0x053E, r24
    100c:	25 c0       	rjmp	.+74     	; 0x1058 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    100e:	10 92 3e 05 	sts	0x053E, r1
    1012:	22 c0       	rjmp	.+68     	; 0x1058 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1014:	80 91 19 05 	lds	r24, 0x0519
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	01 96       	adiw	r24, 0x01	; 1
    101c:	83 70       	andi	r24, 0x03	; 3
    101e:	90 70       	andi	r25, 0x00	; 0
    1020:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    1024:	81 30       	cpi	r24, 0x01	; 1
    1026:	61 f0       	breq	.+24     	; 0x1040 <handleIRRemoteCommands+0x2e2>
    1028:	81 30       	cpi	r24, 0x01	; 1
    102a:	28 f0       	brcs	.+10     	; 0x1036 <handleIRRemoteCommands+0x2d8>
    102c:	82 30       	cpi	r24, 0x02	; 2
    102e:	59 f0       	breq	.+22     	; 0x1046 <handleIRRemoteCommands+0x2e8>
    1030:	83 30       	cpi	r24, 0x03	; 3
    1032:	91 f4       	brne	.+36     	; 0x1058 <handleIRRemoteCommands+0x2fa>
    1034:	0c c0       	rjmp	.+24     	; 0x104e <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    1036:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    103a:	10 92 3f 05 	sts	0x053F, r1
    103e:	0c c0       	rjmp	.+24     	; 0x1058 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    1040:	80 93 3e 05 	sts	0x053E, r24
    1044:	fa cf       	rjmp	.-12     	; 0x103a <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    1046:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    104a:	81 e0       	ldi	r24, 0x01	; 1
    104c:	03 c0       	rjmp	.+6      	; 0x1054 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    104e:	81 e0       	ldi	r24, 0x01	; 1
    1050:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    1054:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    1058:	20 91 f7 03 	lds	r18, 0x03F7
    105c:	30 91 f8 03 	lds	r19, 0x03F8
    1060:	37 fd       	sbrc	r19, 7
    1062:	09 c0       	rjmp	.+18     	; 0x1076 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    1064:	35 95       	asr	r19
    1066:	27 95       	ror	r18
    1068:	35 95       	asr	r19
    106a:	27 95       	ror	r18
    106c:	30 93 0a 04 	sts	0x040A, r19
    1070:	20 93 09 04 	sts	0x0409, r18
    1074:	0c c0       	rjmp	.+24     	; 0x108e <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    1076:	88 27       	eor	r24, r24
    1078:	99 27       	eor	r25, r25
    107a:	82 1b       	sub	r24, r18
    107c:	93 0b       	sbc	r25, r19
    107e:	95 95       	asr	r25
    1080:	87 95       	ror	r24
    1082:	95 95       	asr	r25
    1084:	87 95       	ror	r24
    1086:	90 93 0a 04 	sts	0x040A, r25
    108a:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    108e:	20 91 f9 03 	lds	r18, 0x03F9
    1092:	30 91 fa 03 	lds	r19, 0x03FA
    1096:	37 fd       	sbrc	r19, 7
    1098:	09 c0       	rjmp	.+18     	; 0x10ac <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    109a:	35 95       	asr	r19
    109c:	27 95       	ror	r18
    109e:	35 95       	asr	r19
    10a0:	27 95       	ror	r18
    10a2:	30 93 08 04 	sts	0x0408, r19
    10a6:	20 93 07 04 	sts	0x0407, r18
    10aa:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    10ac:	88 27       	eor	r24, r24
    10ae:	99 27       	eor	r25, r25
    10b0:	82 1b       	sub	r24, r18
    10b2:	93 0b       	sbc	r25, r19
    10b4:	95 95       	asr	r25
    10b6:	87 95       	ror	r24
    10b8:	95 95       	asr	r25
    10ba:	87 95       	ror	r24
    10bc:	90 93 08 04 	sts	0x0408, r25
    10c0:	80 93 07 04 	sts	0x0407, r24
    10c4:	08 95       	ret

000010c6 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    10c6:	e0 e8       	ldi	r30, 0x80	; 128
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	10 82       	st	Z, r1
	TCCR1B = 0;
    10cc:	a1 e8       	ldi	r26, 0x81	; 129
    10ce:	b0 e0       	ldi	r27, 0x00	; 0
    10d0:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    10d2:	80 81       	ld	r24, Z
    10d4:	89 6a       	ori	r24, 0xA9	; 169
    10d6:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    10d8:	8c 91       	ld	r24, X
    10da:	89 60       	ori	r24, 0x09	; 9
    10dc:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    10de:	80 91 0c 02 	lds	r24, 0x020C
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	90 93 89 00 	sts	0x0089, r25
    10e8:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    10ec:	80 91 0d 02 	lds	r24, 0x020D
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	90 93 8b 00 	sts	0x008B, r25
    10f6:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    10fa:	80 91 0e 02 	lds	r24, 0x020E
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	90 93 8d 00 	sts	0x008D, r25
    1104:	80 93 8c 00 	sts	0x008C, r24

}
    1108:	08 95       	ret

0000110a <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    110a:	81 e0       	ldi	r24, 0x01	; 1
    110c:	90 91 0f 04 	lds	r25, 0x040F
    1110:	89 1b       	sub	r24, r25
    1112:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    1116:	88 23       	and	r24, r24
    1118:	61 f0       	breq	.+24     	; 0x1132 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    111a:	80 91 80 00 	lds	r24, 0x0080
    111e:	88 60       	ori	r24, 0x08	; 8
    1120:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    1124:	8f ef       	ldi	r24, 0xFF	; 255
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	90 93 8d 00 	sts	0x008D, r25
    112c:	80 93 8c 00 	sts	0x008C, r24
    1130:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    1132:	80 91 80 00 	lds	r24, 0x0080
    1136:	87 7f       	andi	r24, 0xF7	; 247
    1138:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    113c:	2f 98       	cbi	0x05, 7	; 5
    113e:	08 95       	ret

00001140 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    1140:	98 2f       	mov	r25, r24

	if(value == 0) {
    1142:	88 23       	and	r24, r24
    1144:	39 f4       	brne	.+14     	; 0x1154 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    1146:	80 91 80 00 	lds	r24, 0x0080
    114a:	8f 77       	andi	r24, 0x7F	; 127
    114c:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    1150:	2d 98       	cbi	0x05, 5	; 5
    1152:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    1154:	80 91 80 00 	lds	r24, 0x0080
    1158:	80 68       	ori	r24, 0x80	; 128
    115a:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    115e:	89 2f       	mov	r24, r25
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	90 93 89 00 	sts	0x0089, r25
    1166:	80 93 88 00 	sts	0x0088, r24
    116a:	08 95       	ret

0000116c <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    116c:	98 2f       	mov	r25, r24

	if(value == 0) {
    116e:	88 23       	and	r24, r24
    1170:	39 f4       	brne	.+14     	; 0x1180 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    1172:	80 91 80 00 	lds	r24, 0x0080
    1176:	8f 7d       	andi	r24, 0xDF	; 223
    1178:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    117c:	2e 98       	cbi	0x05, 6	; 5
    117e:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    1180:	80 91 80 00 	lds	r24, 0x0080
    1184:	80 62       	ori	r24, 0x20	; 32
    1186:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    118a:	89 2f       	mov	r24, r25
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	90 93 8b 00 	sts	0x008B, r25
    1192:	80 93 8a 00 	sts	0x008A, r24
    1196:	08 95       	ret

00001198 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    1198:	98 2f       	mov	r25, r24

	if(value == 0) {
    119a:	88 23       	and	r24, r24
    119c:	39 f4       	brne	.+14     	; 0x11ac <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    119e:	80 91 80 00 	lds	r24, 0x0080
    11a2:	87 7f       	andi	r24, 0xF7	; 247
    11a4:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    11a8:	2f 98       	cbi	0x05, 7	; 5
    11aa:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    11ac:	80 91 80 00 	lds	r24, 0x0080
    11b0:	88 60       	ori	r24, 0x08	; 8
    11b2:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    11b6:	89 2f       	mov	r24, r25
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	90 93 8d 00 	sts	0x008D, r25
    11be:	80 93 8c 00 	sts	0x008C, r24
    11c2:	08 95       	ret

000011c4 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    11c4:	83 30       	cpi	r24, 0x03	; 3
    11c6:	79 f1       	breq	.+94     	; 0x1226 <setGreenLed+0x62>
    11c8:	84 30       	cpi	r24, 0x04	; 4
    11ca:	28 f4       	brcc	.+10     	; 0x11d6 <setGreenLed+0x12>
    11cc:	81 30       	cpi	r24, 0x01	; 1
    11ce:	b9 f0       	breq	.+46     	; 0x11fe <setGreenLed+0x3a>
    11d0:	82 30       	cpi	r24, 0x02	; 2
    11d2:	f8 f4       	brcc	.+62     	; 0x1212 <setGreenLed+0x4e>
    11d4:	0a c0       	rjmp	.+20     	; 0x11ea <setGreenLed+0x26>
    11d6:	85 30       	cpi	r24, 0x05	; 5
    11d8:	b9 f1       	breq	.+110    	; 0x1248 <setGreenLed+0x84>
    11da:	85 30       	cpi	r24, 0x05	; 5
    11dc:	58 f1       	brcs	.+86     	; 0x1234 <setGreenLed+0x70>
    11de:	86 30       	cpi	r24, 0x06	; 6
    11e0:	e9 f1       	breq	.+122    	; 0x125c <setGreenLed+0x98>
    11e2:	87 30       	cpi	r24, 0x07	; 7
    11e4:	09 f0       	breq	.+2      	; 0x11e8 <setGreenLed+0x24>
    11e6:	55 c0       	rjmp	.+170    	; 0x1292 <setGreenLed+0xce>
    11e8:	43 c0       	rjmp	.+134    	; 0x1270 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    11ea:	66 23       	and	r22, r22
    11ec:	21 f0       	breq	.+8      	; 0x11f6 <setGreenLed+0x32>
    11ee:	80 91 0b 01 	lds	r24, 0x010B
    11f2:	8e 7f       	andi	r24, 0xFE	; 254
    11f4:	42 c0       	rjmp	.+132    	; 0x127a <setGreenLed+0xb6>
    11f6:	80 91 0b 01 	lds	r24, 0x010B
    11fa:	81 60       	ori	r24, 0x01	; 1
    11fc:	3e c0       	rjmp	.+124    	; 0x127a <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    11fe:	66 23       	and	r22, r22
    1200:	21 f0       	breq	.+8      	; 0x120a <setGreenLed+0x46>
    1202:	80 91 0b 01 	lds	r24, 0x010B
    1206:	8d 7f       	andi	r24, 0xFD	; 253
    1208:	38 c0       	rjmp	.+112    	; 0x127a <setGreenLed+0xb6>
    120a:	80 91 0b 01 	lds	r24, 0x010B
    120e:	82 60       	ori	r24, 0x02	; 2
    1210:	34 c0       	rjmp	.+104    	; 0x127a <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1212:	66 23       	and	r22, r22
    1214:	21 f0       	breq	.+8      	; 0x121e <setGreenLed+0x5a>
    1216:	80 91 0b 01 	lds	r24, 0x010B
    121a:	8b 7f       	andi	r24, 0xFB	; 251
    121c:	2e c0       	rjmp	.+92     	; 0x127a <setGreenLed+0xb6>
    121e:	80 91 0b 01 	lds	r24, 0x010B
    1222:	84 60       	ori	r24, 0x04	; 4
    1224:	2a c0       	rjmp	.+84     	; 0x127a <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    1226:	66 23       	and	r22, r22
    1228:	11 f0       	breq	.+4      	; 0x122e <setGreenLed+0x6a>
    122a:	a3 98       	cbi	0x14, 3	; 20
    122c:	01 c0       	rjmp	.+2      	; 0x1230 <setGreenLed+0x6c>
    122e:	a3 9a       	sbi	0x14, 3	; 20
    1230:	84 b3       	in	r24, 0x14	; 20
    1232:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    1234:	66 23       	and	r22, r22
    1236:	21 f0       	breq	.+8      	; 0x1240 <setGreenLed+0x7c>
    1238:	80 91 0b 01 	lds	r24, 0x010B
    123c:	8f 7e       	andi	r24, 0xEF	; 239
    123e:	1d c0       	rjmp	.+58     	; 0x127a <setGreenLed+0xb6>
    1240:	80 91 0b 01 	lds	r24, 0x010B
    1244:	80 61       	ori	r24, 0x10	; 16
    1246:	19 c0       	rjmp	.+50     	; 0x127a <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    1248:	66 23       	and	r22, r22
    124a:	21 f0       	breq	.+8      	; 0x1254 <setGreenLed+0x90>
    124c:	80 91 0b 01 	lds	r24, 0x010B
    1250:	8f 7d       	andi	r24, 0xDF	; 223
    1252:	13 c0       	rjmp	.+38     	; 0x127a <setGreenLed+0xb6>
    1254:	80 91 0b 01 	lds	r24, 0x010B
    1258:	80 62       	ori	r24, 0x20	; 32
    125a:	0f c0       	rjmp	.+30     	; 0x127a <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    125c:	66 23       	and	r22, r22
    125e:	21 f0       	breq	.+8      	; 0x1268 <setGreenLed+0xa4>
    1260:	80 91 0b 01 	lds	r24, 0x010B
    1264:	8f 7b       	andi	r24, 0xBF	; 191
    1266:	09 c0       	rjmp	.+18     	; 0x127a <setGreenLed+0xb6>
    1268:	80 91 0b 01 	lds	r24, 0x010B
    126c:	80 64       	ori	r24, 0x40	; 64
    126e:	05 c0       	rjmp	.+10     	; 0x127a <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    1270:	66 23       	and	r22, r22
    1272:	41 f0       	breq	.+16     	; 0x1284 <setGreenLed+0xc0>
    1274:	80 91 0b 01 	lds	r24, 0x010B
    1278:	8f 77       	andi	r24, 0x7F	; 127
    127a:	80 93 0b 01 	sts	0x010B, r24
    127e:	80 91 0b 01 	lds	r24, 0x010B
    1282:	08 95       	ret
    1284:	80 91 0b 01 	lds	r24, 0x010B
    1288:	80 68       	ori	r24, 0x80	; 128
    128a:	80 93 0b 01 	sts	0x010B, r24
    128e:	80 91 0b 01 	lds	r24, 0x010B
    1292:	08 95       	ret

00001294 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    1294:	eb e0       	ldi	r30, 0x0B	; 11
    1296:	f1 e0       	ldi	r31, 0x01	; 1
    1298:	80 81       	ld	r24, Z
    129a:	81 60       	ori	r24, 0x01	; 1
    129c:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    129e:	80 81       	ld	r24, Z
    12a0:	82 60       	ori	r24, 0x02	; 2
    12a2:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    12a4:	80 81       	ld	r24, Z
    12a6:	84 60       	ori	r24, 0x04	; 4
    12a8:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    12aa:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    12ac:	80 81       	ld	r24, Z
    12ae:	80 61       	ori	r24, 0x10	; 16
    12b0:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    12b2:	80 81       	ld	r24, Z
    12b4:	80 62       	ori	r24, 0x20	; 32
    12b6:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    12b8:	80 81       	ld	r24, Z
    12ba:	80 64       	ori	r24, 0x40	; 64
    12bc:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    12be:	80 81       	ld	r24, Z
    12c0:	80 68       	ori	r24, 0x80	; 128
    12c2:	80 83       	st	Z, r24

}
    12c4:	08 95       	ret

000012c6 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    12c6:	eb e0       	ldi	r30, 0x0B	; 11
    12c8:	f1 e0       	ldi	r31, 0x01	; 1
    12ca:	80 81       	ld	r24, Z
    12cc:	8e 7f       	andi	r24, 0xFE	; 254
    12ce:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    12d0:	80 81       	ld	r24, Z
    12d2:	8d 7f       	andi	r24, 0xFD	; 253
    12d4:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    12d6:	80 81       	ld	r24, Z
    12d8:	8b 7f       	andi	r24, 0xFB	; 251
    12da:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    12dc:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    12de:	80 81       	ld	r24, Z
    12e0:	8f 7e       	andi	r24, 0xEF	; 239
    12e2:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    12e4:	80 81       	ld	r24, Z
    12e6:	8f 7d       	andi	r24, 0xDF	; 223
    12e8:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    12ea:	80 81       	ld	r24, Z
    12ec:	8f 7b       	andi	r24, 0xBF	; 191
    12ee:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    12f0:	80 81       	ld	r24, Z
    12f2:	8f 77       	andi	r24, 0x7F	; 127
    12f4:	80 83       	st	Z, r24

}
    12f6:	08 95       	ret

000012f8 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    12f8:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    12fa:	81 ee       	ldi	r24, 0xE1	; 225
    12fc:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    mirf_CSN_hi;
    1300:	28 9a       	sbi	0x05, 0	; 5

}
    1302:	08 95       	ret

00001304 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1304:	ff 92       	push	r15
    1306:	0f 93       	push	r16
    1308:	1f 93       	push	r17
    130a:	cf 93       	push	r28
    130c:	df 93       	push	r29
    130e:	18 2f       	mov	r17, r24
    1310:	09 2f       	mov	r16, r25
    1312:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1314:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <flushTxFifo>

    mirf_CSN_lo;
    1318:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    131a:	88 ea       	ldi	r24, 0xA8	; 168
    131c:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    1320:	21 2f       	mov	r18, r17
    1322:	30 2f       	mov	r19, r16
    1324:	c9 01       	movw	r24, r18
    1326:	ec 01       	movw	r28, r24
    1328:	10 e0       	ldi	r17, 0x00	; 0
    132a:	04 c0       	rjmp	.+8      	; 0x1334 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    132c:	89 91       	ld	r24, Y+
    132e:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1332:	1f 5f       	subi	r17, 0xFF	; 255
    1334:	1f 15       	cp	r17, r15
    1336:	d0 f3       	brcs	.-12     	; 0x132c <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    1338:	28 9a       	sbi	0x05, 0	; 5


}
    133a:	df 91       	pop	r29
    133c:	cf 91       	pop	r28
    133e:	1f 91       	pop	r17
    1340:	0f 91       	pop	r16
    1342:	ff 90       	pop	r15
    1344:	08 95       	ret

00001346 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    1346:	1f 93       	push	r17
    1348:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    134a:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    134c:	8f 71       	andi	r24, 0x1F	; 31
    134e:	80 62       	ori	r24, 0x20	; 32
    1350:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    1354:	81 2f       	mov	r24, r17
    1356:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    mirf_CSN_hi;
    135a:	28 9a       	sbi	0x05, 0	; 5
}
    135c:	1f 91       	pop	r17
    135e:	08 95       	ret

00001360 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    1360:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    1362:	82 ee       	ldi	r24, 0xE2	; 226
    1364:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    mirf_CSN_hi;
    1368:	28 9a       	sbi	0x05, 0	; 5

}
    136a:	08 95       	ret

0000136c <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    136c:	80 91 41 05 	lds	r24, 0x0541
    1370:	88 23       	and	r24, r24
    1372:	11 f0       	breq	.+4      	; 0x1378 <mirf_data_ready+0xc>
    1374:	80 e0       	ldi	r24, 0x00	; 0
    1376:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    1378:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    137a:	8f ef       	ldi	r24, 0xFF	; 255
    137c:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    1380:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    1382:	80 74       	andi	r24, 0x40	; 64

}
    1384:	08 95       	ret

00001386 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    1386:	1f 93       	push	r17
    1388:	cf 93       	push	r28
    138a:	df 93       	push	r29
    138c:	ec 01       	movw	r28, r24
    138e:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    1390:	80 91 41 05 	lds	r24, 0x0541
    1394:	88 23       	and	r24, r24
    1396:	e1 f7       	brne	.-8      	; 0x1390 <mirf_send+0xa>

    mirf_CE_lo;
    1398:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    139a:	81 e0       	ldi	r24, 0x01	; 1
    139c:	80 93 41 05 	sts	0x0541, r24
    TX_POWERUP;                     // Power up
    13a0:	80 e0       	ldi	r24, 0x00	; 0
    13a2:	6a e4       	ldi	r22, 0x4A	; 74
    13a4:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    13a8:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    13aa:	81 ee       	ldi	r24, 0xE1	; 225
    13ac:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    13b0:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    13b2:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    13b4:	80 ea       	ldi	r24, 0xA0	; 160
    13b6:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    13ba:	ce 01       	movw	r24, r28
    13bc:	61 2f       	mov	r22, r17
    13be:	0e 94 21 1b 	call	0x3642	; 0x3642 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    13c2:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    13c4:	2c 9a       	sbi	0x05, 4	; 5
}
    13c6:	df 91       	pop	r29
    13c8:	cf 91       	pop	r28
    13ca:	1f 91       	pop	r17
    13cc:	08 95       	ret

000013ce <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    13ce:	ff 92       	push	r15
    13d0:	0f 93       	push	r16
    13d2:	1f 93       	push	r17
    13d4:	8b 01       	movw	r16, r22
    13d6:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    13d8:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    13da:	8f 71       	andi	r24, 0x1F	; 31
    13dc:	80 62       	ori	r24, 0x20	; 32
    13de:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    13e2:	c8 01       	movw	r24, r16
    13e4:	6f 2d       	mov	r22, r15
    13e6:	0e 94 21 1b 	call	0x3642	; 0x3642 <SPI_Write_Block>
    mirf_CSN_hi;
    13ea:	28 9a       	sbi	0x05, 0	; 5
}
    13ec:	1f 91       	pop	r17
    13ee:	0f 91       	pop	r16
    13f0:	ff 90       	pop	r15
    13f2:	08 95       	ret

000013f4 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    13f4:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    13f6:	80 e1       	ldi	r24, 0x10	; 16
    13f8:	45 e0       	ldi	r20, 0x05	; 5
    13fa:	0e 94 e7 09 	call	0x13ce	; 0x13ce <mirf_write_register>
}
    13fe:	08 95       	ret

00001400 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    1400:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1402:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1404:	8a e0       	ldi	r24, 0x0A	; 10
    1406:	45 e0       	ldi	r20, 0x05	; 5
    1408:	0e 94 e7 09 	call	0x13ce	; 0x13ce <mirf_write_register>
    mirf_CE_hi;
    140c:	2c 9a       	sbi	0x05, 4	; 5
}
    140e:	08 95       	ret

00001410 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1410:	0f 93       	push	r16
    1412:	1f 93       	push	r17
    1414:	df 93       	push	r29
    1416:	cf 93       	push	r28
    1418:	00 d0       	rcall	.+0      	; 0x141a <mirf_config+0xa>
    141a:	cd b7       	in	r28, 0x3d	; 61
    141c:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    141e:	80 e0       	ldi	r24, 0x00	; 0
    1420:	6d e0       	ldi	r22, 0x0D	; 13
    1422:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1426:	83 e0       	ldi	r24, 0x03	; 3
    1428:	61 e0       	ldi	r22, 0x01	; 1
    142a:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    142e:	80 91 0b 04 	lds	r24, 0x040B
    1432:	90 91 0c 04 	lds	r25, 0x040C
    1436:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    1438:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    143a:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    143c:	80 e1       	ldi	r24, 0x10	; 16
    143e:	8e 01       	movw	r16, r28
    1440:	0f 5f       	subi	r16, 0xFF	; 255
    1442:	1f 4f       	sbci	r17, 0xFF	; 255
    1444:	b8 01       	movw	r22, r16
    1446:	43 e0       	ldi	r20, 0x03	; 3
    1448:	0e 94 e7 09 	call	0x13ce	; 0x13ce <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    144c:	8a e0       	ldi	r24, 0x0A	; 10
    144e:	b8 01       	movw	r22, r16
    1450:	43 e0       	ldi	r20, 0x03	; 3
    1452:	0e 94 e7 09 	call	0x13ce	; 0x13ce <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	61 e0       	ldi	r22, 0x01	; 1
    145a:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    145e:	82 e0       	ldi	r24, 0x02	; 2
    1460:	61 e0       	ldi	r22, 0x01	; 1
    1462:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    1466:	84 e0       	ldi	r24, 0x04	; 4
    1468:	62 e1       	ldi	r22, 0x12	; 18
    146a:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    146e:	85 e0       	ldi	r24, 0x05	; 5
    1470:	68 e2       	ldi	r22, 0x28	; 40
    1472:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    1476:	81 e1       	ldi	r24, 0x11	; 17
    1478:	6d e0       	ldi	r22, 0x0D	; 13
    147a:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    147e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1480:	80 e5       	ldi	r24, 0x50	; 80
    1482:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    1486:	83 e7       	ldi	r24, 0x73	; 115
    1488:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    mirf_CSN_hi;
    148c:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    148e:	8c e1       	ldi	r24, 0x1C	; 28
    1490:	61 e0       	ldi	r22, 0x01	; 1
    1492:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    1496:	8d e1       	ldi	r24, 0x1D	; 29
    1498:	66 e0       	ldi	r22, 0x06	; 6
    149a:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    149e:	80 e0       	ldi	r24, 0x00	; 0
    14a0:	6f e0       	ldi	r22, 0x0F	; 15
    14a2:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14a6:	0f 90       	pop	r0
    14a8:	0f 90       	pop	r0
    14aa:	0f 90       	pop	r0
    14ac:	cf 91       	pop	r28
    14ae:	df 91       	pop	r29
    14b0:	1f 91       	pop	r17
    14b2:	0f 91       	pop	r16
    14b4:	08 95       	ret

000014b6 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    14b6:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    14b8:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    14ba:	0e 94 08 0a 	call	0x1410	; 0x1410 <mirf_config>
}
    14be:	08 95       	ret

000014c0 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    14c0:	ff 92       	push	r15
    14c2:	0f 93       	push	r16
    14c4:	1f 93       	push	r17
    14c6:	8b 01       	movw	r16, r22
    14c8:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    14ca:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    14cc:	8f 71       	andi	r24, 0x1F	; 31
    14ce:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    14d2:	c8 01       	movw	r24, r16
    14d4:	b8 01       	movw	r22, r16
    14d6:	4f 2d       	mov	r20, r15
    14d8:	0e 94 fa 1a 	call	0x35f4	; 0x35f4 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    14dc:	28 9a       	sbi	0x05, 0	; 5
}
    14de:	1f 91       	pop	r17
    14e0:	0f 91       	pop	r16
    14e2:	ff 90       	pop	r15
    14e4:	08 95       	ret

000014e6 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    14e6:	df 93       	push	r29
    14e8:	cf 93       	push	r28
    14ea:	0f 92       	push	r0
    14ec:	cd b7       	in	r28, 0x3d	; 61
    14ee:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    14f0:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    14f2:	87 e1       	ldi	r24, 0x17	; 23
    14f4:	be 01       	movw	r22, r28
    14f6:	6f 5f       	subi	r22, 0xFF	; 255
    14f8:	7f 4f       	sbci	r23, 0xFF	; 255
    14fa:	41 e0       	ldi	r20, 0x01	; 1
    14fc:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <mirf_read_register>
    1500:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1502:	81 70       	andi	r24, 0x01	; 1
    1504:	0f 90       	pop	r0
    1506:	cf 91       	pop	r28
    1508:	df 91       	pop	r29
    150a:	08 95       	ret

0000150c <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    150c:	0f 93       	push	r16
    150e:	1f 93       	push	r17
    1510:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1512:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1514:	81 e6       	ldi	r24, 0x61	; 97
    1516:	0e 94 39 1b 	call	0x3672	; 0x3672 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    151a:	c8 01       	movw	r24, r16
    151c:	b8 01       	movw	r22, r16
    151e:	4d e0       	ldi	r20, 0x0D	; 13
    1520:	0e 94 fa 1a 	call	0x35f4	; 0x35f4 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1524:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1526:	87 e0       	ldi	r24, 0x07	; 7
    1528:	60 e4       	ldi	r22, 0x40	; 64
    152a:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>
}
    152e:	1f 91       	pop	r17
    1530:	0f 91       	pop	r16
    1532:	08 95       	ret

00001534 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    1534:	0f 93       	push	r16
    1536:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    1538:	0e 94 b6 09 	call	0x136c	; 0x136c <mirf_data_ready>
    153c:	88 23       	and	r24, r24
    153e:	09 f4       	brne	.+2      	; 0x1542 <handleRFCommands+0xe>
    1540:	53 c3       	rjmp	.+1702   	; 0x1be8 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1542:	80 91 0d 04 	lds	r24, 0x040D
    1546:	82 60       	ori	r24, 0x02	; 2
    1548:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    154c:	87 e0       	ldi	r24, 0x07	; 7
    154e:	60 e7       	ldi	r22, 0x70	; 112
    1550:	0e 94 a3 09 	call	0x1346	; 0x1346 <mirf_config_register>

		mirf_get_data(rfData);
    1554:	8f e5       	ldi	r24, 0x5F	; 95
    1556:	95 e0       	ldi	r25, 0x05	; 5
    1558:	0e 94 86 0a 	call	0x150c	; 0x150c <mirf_get_data>
		flush_rx_fifo();
    155c:	0e 94 b0 09 	call	0x1360	; 0x1360 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    1560:	80 91 5f 05 	lds	r24, 0x055F
    1564:	88 23       	and	r24, r24
    1566:	b9 f4       	brne	.+46     	; 0x1596 <handleRFCommands+0x62>
    1568:	80 91 60 05 	lds	r24, 0x0560
    156c:	88 23       	and	r24, r24
    156e:	99 f4       	brne	.+38     	; 0x1596 <handleRFCommands+0x62>
    1570:	80 91 61 05 	lds	r24, 0x0561
    1574:	88 23       	and	r24, r24
    1576:	79 f4       	brne	.+30     	; 0x1596 <handleRFCommands+0x62>
    1578:	80 91 62 05 	lds	r24, 0x0562
    157c:	88 30       	cpi	r24, 0x08	; 8
    157e:	59 f4       	brne	.+22     	; 0x1596 <handleRFCommands+0x62>
    1580:	80 91 63 05 	lds	r24, 0x0563
    1584:	88 23       	and	r24, r24
    1586:	39 f4       	brne	.+14     	; 0x1596 <handleRFCommands+0x62>
    1588:	80 91 64 05 	lds	r24, 0x0564
    158c:	88 23       	and	r24, r24
    158e:	19 f4       	brne	.+6      	; 0x1596 <handleRFCommands+0x62>

			sleep(60);
    1590:	8c e3       	ldi	r24, 0x3C	; 60
    1592:	0e 94 f9 1c 	call	0x39f2	; 0x39f2 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    1596:	20 91 63 05 	lds	r18, 0x0563
    159a:	82 2f       	mov	r24, r18
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	8f 77       	andi	r24, 0x7F	; 127
    15a0:	90 70       	andi	r25, 0x00	; 0
    15a2:	90 93 0a 04 	sts	0x040A, r25
    15a6:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    15aa:	e0 91 64 05 	lds	r30, 0x0564
    15ae:	4e 2f       	mov	r20, r30
    15b0:	50 e0       	ldi	r21, 0x00	; 0
    15b2:	4f 77       	andi	r20, 0x7F	; 127
    15b4:	50 70       	andi	r21, 0x00	; 0
    15b6:	50 93 08 04 	sts	0x0408, r21
    15ba:	40 93 07 04 	sts	0x0407, r20
    15be:	bc 01       	movw	r22, r24
    15c0:	66 0f       	add	r22, r22
    15c2:	77 1f       	adc	r23, r23
    15c4:	66 0f       	add	r22, r22
    15c6:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    15c8:	27 ff       	sbrs	r18, 7
    15ca:	05 c0       	rjmp	.+10     	; 0x15d6 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    15cc:	70 93 f8 03 	sts	0x03F8, r23
    15d0:	60 93 f7 03 	sts	0x03F7, r22
    15d4:	08 c0       	rjmp	.+16     	; 0x15e6 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    15d6:	88 27       	eor	r24, r24
    15d8:	99 27       	eor	r25, r25
    15da:	86 1b       	sub	r24, r22
    15dc:	97 0b       	sbc	r25, r23
    15de:	90 93 f8 03 	sts	0x03F8, r25
    15e2:	80 93 f7 03 	sts	0x03F7, r24
    15e6:	9a 01       	movw	r18, r20
    15e8:	22 0f       	add	r18, r18
    15ea:	33 1f       	adc	r19, r19
    15ec:	22 0f       	add	r18, r18
    15ee:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    15f0:	e7 ff       	sbrs	r30, 7
    15f2:	05 c0       	rjmp	.+10     	; 0x15fe <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    15f4:	30 93 fa 03 	sts	0x03FA, r19
    15f8:	20 93 f9 03 	sts	0x03F9, r18
    15fc:	08 c0       	rjmp	.+16     	; 0x160e <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    15fe:	88 27       	eor	r24, r24
    1600:	99 27       	eor	r25, r25
    1602:	82 1b       	sub	r24, r18
    1604:	93 0b       	sbc	r25, r19
    1606:	90 93 fa 03 	sts	0x03FA, r25
    160a:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    160e:	80 91 f7 03 	lds	r24, 0x03F7
    1612:	90 91 f8 03 	lds	r25, 0x03F8
    1616:	81 50       	subi	r24, 0x01	; 1
    1618:	92 40       	sbci	r25, 0x02	; 2
    161a:	34 f0       	brlt	.+12     	; 0x1628 <handleRFCommands+0xf4>
    161c:	80 e0       	ldi	r24, 0x00	; 0
    161e:	92 e0       	ldi	r25, 0x02	; 2
    1620:	90 93 f8 03 	sts	0x03F8, r25
    1624:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1628:	80 91 f9 03 	lds	r24, 0x03F9
    162c:	90 91 fa 03 	lds	r25, 0x03FA
    1630:	81 50       	subi	r24, 0x01	; 1
    1632:	92 40       	sbci	r25, 0x02	; 2
    1634:	34 f0       	brlt	.+12     	; 0x1642 <handleRFCommands+0x10e>
    1636:	80 e0       	ldi	r24, 0x00	; 0
    1638:	92 e0       	ldi	r25, 0x02	; 2
    163a:	90 93 fa 03 	sts	0x03FA, r25
    163e:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1642:	80 91 f7 03 	lds	r24, 0x03F7
    1646:	90 91 f8 03 	lds	r25, 0x03F8
    164a:	80 50       	subi	r24, 0x00	; 0
    164c:	9e 4f       	sbci	r25, 0xFE	; 254
    164e:	34 f4       	brge	.+12     	; 0x165c <handleRFCommands+0x128>
    1650:	80 e0       	ldi	r24, 0x00	; 0
    1652:	9e ef       	ldi	r25, 0xFE	; 254
    1654:	90 93 f8 03 	sts	0x03F8, r25
    1658:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    165c:	80 91 f9 03 	lds	r24, 0x03F9
    1660:	90 91 fa 03 	lds	r25, 0x03FA
    1664:	80 50       	subi	r24, 0x00	; 0
    1666:	9e 4f       	sbci	r25, 0xFE	; 254
    1668:	34 f4       	brge	.+12     	; 0x1676 <handleRFCommands+0x142>
    166a:	80 e0       	ldi	r24, 0x00	; 0
    166c:	9e ef       	ldi	r25, 0xFE	; 254
    166e:	90 93 fa 03 	sts	0x03FA, r25
    1672:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    1676:	80 91 5f 05 	lds	r24, 0x055F
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	90 93 58 05 	sts	0x0558, r25
    1680:	80 93 57 05 	sts	0x0557, r24
    1684:	20 91 60 05 	lds	r18, 0x0560
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	30 93 5a 05 	sts	0x055A, r19
    168e:	20 93 59 05 	sts	0x0559, r18
    1692:	e0 91 61 05 	lds	r30, 0x0561
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	f0 93 5c 05 	sts	0x055C, r31
    169c:	e0 93 5b 05 	sts	0x055B, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    16a0:	0f ef       	ldi	r16, 0xFF	; 255
    16a2:	10 e0       	ldi	r17, 0x00	; 0
    16a4:	ac 01       	movw	r20, r24
    16a6:	40 9f       	mul	r20, r16
    16a8:	c0 01       	movw	r24, r0
    16aa:	41 9f       	mul	r20, r17
    16ac:	90 0d       	add	r25, r0
    16ae:	50 9f       	mul	r21, r16
    16b0:	90 0d       	add	r25, r0
    16b2:	11 24       	eor	r1, r1
    16b4:	64 e6       	ldi	r22, 0x64	; 100
    16b6:	70 e0       	ldi	r23, 0x00	; 0
    16b8:	0e 94 cc 20 	call	0x4198	; 0x4198 <__udivmodhi4>
    16bc:	46 2f       	mov	r20, r22
    16be:	40 95       	com	r20
    16c0:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    16c4:	20 9f       	mul	r18, r16
    16c6:	c0 01       	movw	r24, r0
    16c8:	21 9f       	mul	r18, r17
    16ca:	90 0d       	add	r25, r0
    16cc:	30 9f       	mul	r19, r16
    16ce:	90 0d       	add	r25, r0
    16d0:	11 24       	eor	r1, r1
    16d2:	64 e6       	ldi	r22, 0x64	; 100
    16d4:	70 e0       	ldi	r23, 0x00	; 0
    16d6:	0e 94 cc 20 	call	0x4198	; 0x4198 <__udivmodhi4>
    16da:	60 95       	com	r22
    16dc:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    16e0:	e0 9f       	mul	r30, r16
    16e2:	c0 01       	movw	r24, r0
    16e4:	e1 9f       	mul	r30, r17
    16e6:	90 0d       	add	r25, r0
    16e8:	f0 9f       	mul	r31, r16
    16ea:	90 0d       	add	r25, r0
    16ec:	11 24       	eor	r1, r1
    16ee:	64 e6       	ldi	r22, 0x64	; 100
    16f0:	70 e0       	ldi	r23, 0x00	; 0
    16f2:	0e 94 cc 20 	call	0x4198	; 0x4198 <__udivmodhi4>
    16f6:	60 95       	com	r22
    16f8:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    16fc:	84 2f       	mov	r24, r20
    16fe:	0e 94 a0 08 	call	0x1140	; 0x1140 <updateRedLed>
		updateGreenLed(pwm_green);
    1702:	80 91 0d 02 	lds	r24, 0x020D
    1706:	0e 94 b6 08 	call	0x116c	; 0x116c <updateGreenLed>
		updateBlueLed(pwm_blue);
    170a:	80 91 0e 02 	lds	r24, 0x020E
    170e:	0e 94 cc 08 	call	0x1198	; 0x1198 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1712:	80 91 62 05 	lds	r24, 0x0562
    1716:	98 2f       	mov	r25, r24
    1718:	80 ff       	sbrs	r24, 0
    171a:	02 c0       	rjmp	.+4      	; 0x1720 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    171c:	44 98       	cbi	0x08, 4	; 8
    171e:	01 c0       	rjmp	.+2      	; 0x1722 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1720:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1722:	91 ff       	sbrs	r25, 1
    1724:	02 c0       	rjmp	.+4      	; 0x172a <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    1726:	45 98       	cbi	0x08, 5	; 8
    1728:	01 c0       	rjmp	.+2      	; 0x172c <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    172a:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    172c:	92 ff       	sbrs	r25, 2
    172e:	04 c0       	rjmp	.+8      	; 0x1738 <handleRFCommands+0x204>
			irEnabled = 1;
    1730:	81 e0       	ldi	r24, 0x01	; 1
    1732:	80 93 11 02 	sts	0x0211, r24
    1736:	02 c0       	rjmp	.+4      	; 0x173c <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    1738:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    173c:	94 ff       	sbrs	r25, 4
    173e:	02 c0       	rjmp	.+4      	; 0x1744 <handleRFCommands+0x210>
			calibrateSensors();
    1740:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    1744:	90 91 62 05 	lds	r25, 0x0562
    1748:	96 ff       	sbrs	r25, 6
    174a:	04 c0       	rjmp	.+8      	; 0x1754 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    174c:	81 e0       	ldi	r24, 0x01	; 1
    174e:	80 93 3e 05 	sts	0x053E, r24
    1752:	02 c0       	rjmp	.+4      	; 0x1758 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    1754:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    1758:	97 ff       	sbrs	r25, 7
    175a:	04 c0       	rjmp	.+8      	; 0x1764 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    175c:	81 e0       	ldi	r24, 0x01	; 1
    175e:	80 93 3f 05 	sts	0x053F, r24
    1762:	02 c0       	rjmp	.+4      	; 0x1768 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    1764:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    1768:	80 91 65 05 	lds	r24, 0x0565
    176c:	80 ff       	sbrs	r24, 0
    176e:	04 c0       	rjmp	.+8      	; 0x1778 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    1770:	80 91 0b 01 	lds	r24, 0x010B
    1774:	8e 7f       	andi	r24, 0xFE	; 254
    1776:	03 c0       	rjmp	.+6      	; 0x177e <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    1778:	80 91 0b 01 	lds	r24, 0x010B
    177c:	81 60       	ori	r24, 0x01	; 1
    177e:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    1782:	80 91 65 05 	lds	r24, 0x0565
    1786:	81 ff       	sbrs	r24, 1
    1788:	04 c0       	rjmp	.+8      	; 0x1792 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    178a:	80 91 0b 01 	lds	r24, 0x010B
    178e:	8d 7f       	andi	r24, 0xFD	; 253
    1790:	03 c0       	rjmp	.+6      	; 0x1798 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    1792:	80 91 0b 01 	lds	r24, 0x010B
    1796:	82 60       	ori	r24, 0x02	; 2
    1798:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    179c:	80 91 65 05 	lds	r24, 0x0565
    17a0:	82 ff       	sbrs	r24, 2
    17a2:	04 c0       	rjmp	.+8      	; 0x17ac <handleRFCommands+0x278>
				GREEN_LED2_ON;
    17a4:	80 91 0b 01 	lds	r24, 0x010B
    17a8:	8b 7f       	andi	r24, 0xFB	; 251
    17aa:	03 c0       	rjmp	.+6      	; 0x17b2 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    17ac:	80 91 0b 01 	lds	r24, 0x010B
    17b0:	84 60       	ori	r24, 0x04	; 4
    17b2:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    17b6:	80 91 65 05 	lds	r24, 0x0565
    17ba:	83 ff       	sbrs	r24, 3
    17bc:	02 c0       	rjmp	.+4      	; 0x17c2 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    17be:	a3 98       	cbi	0x14, 3	; 20
    17c0:	01 c0       	rjmp	.+2      	; 0x17c4 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    17c2:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    17c4:	80 91 65 05 	lds	r24, 0x0565
    17c8:	84 ff       	sbrs	r24, 4
    17ca:	04 c0       	rjmp	.+8      	; 0x17d4 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    17cc:	80 91 0b 01 	lds	r24, 0x010B
    17d0:	8f 7e       	andi	r24, 0xEF	; 239
    17d2:	03 c0       	rjmp	.+6      	; 0x17da <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    17d4:	80 91 0b 01 	lds	r24, 0x010B
    17d8:	80 61       	ori	r24, 0x10	; 16
    17da:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    17de:	80 91 65 05 	lds	r24, 0x0565
    17e2:	85 ff       	sbrs	r24, 5
    17e4:	04 c0       	rjmp	.+8      	; 0x17ee <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    17e6:	80 91 0b 01 	lds	r24, 0x010B
    17ea:	8f 7d       	andi	r24, 0xDF	; 223
    17ec:	03 c0       	rjmp	.+6      	; 0x17f4 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    17ee:	80 91 0b 01 	lds	r24, 0x010B
    17f2:	80 62       	ori	r24, 0x20	; 32
    17f4:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    17f8:	80 91 65 05 	lds	r24, 0x0565
    17fc:	86 ff       	sbrs	r24, 6
    17fe:	04 c0       	rjmp	.+8      	; 0x1808 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1800:	80 91 0b 01 	lds	r24, 0x010B
    1804:	8f 7b       	andi	r24, 0xBF	; 191
    1806:	03 c0       	rjmp	.+6      	; 0x180e <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1808:	80 91 0b 01 	lds	r24, 0x010B
    180c:	80 64       	ori	r24, 0x40	; 64
    180e:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1812:	80 91 65 05 	lds	r24, 0x0565
    1816:	87 ff       	sbrs	r24, 7
    1818:	04 c0       	rjmp	.+8      	; 0x1822 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    181a:	80 91 0b 01 	lds	r24, 0x010B
    181e:	8f 77       	andi	r24, 0x7F	; 127
    1820:	03 c0       	rjmp	.+6      	; 0x1828 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1822:	80 91 0b 01 	lds	r24, 0x010B
    1826:	80 68       	ori	r24, 0x80	; 128
    1828:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    182c:	80 91 0b 02 	lds	r24, 0x020B
    1830:	80 93 47 05 	sts	0x0547, r24

		switch(packetId) {
    1834:	85 30       	cpi	r24, 0x05	; 5
    1836:	09 f4       	brne	.+2      	; 0x183a <handleRFCommands+0x306>
    1838:	d2 c0       	rjmp	.+420    	; 0x19de <handleRFCommands+0x4aa>
    183a:	86 30       	cpi	r24, 0x06	; 6
    183c:	30 f4       	brcc	.+12     	; 0x184a <handleRFCommands+0x316>
    183e:	83 30       	cpi	r24, 0x03	; 3
    1840:	59 f0       	breq	.+22     	; 0x1858 <handleRFCommands+0x324>
    1842:	84 30       	cpi	r24, 0x04	; 4
    1844:	09 f0       	breq	.+2      	; 0x1848 <handleRFCommands+0x314>
    1846:	cb c1       	rjmp	.+918    	; 0x1bde <handleRFCommands+0x6aa>
    1848:	77 c0       	rjmp	.+238    	; 0x1938 <handleRFCommands+0x404>
    184a:	86 30       	cpi	r24, 0x06	; 6
    184c:	09 f4       	brne	.+2      	; 0x1850 <handleRFCommands+0x31c>
    184e:	21 c1       	rjmp	.+578    	; 0x1a92 <handleRFCommands+0x55e>
    1850:	87 30       	cpi	r24, 0x07	; 7
    1852:	09 f0       	breq	.+2      	; 0x1856 <handleRFCommands+0x322>
    1854:	c4 c1       	rjmp	.+904    	; 0x1bde <handleRFCommands+0x6aa>
    1856:	70 c1       	rjmp	.+736    	; 0x1b38 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    1858:	80 91 5f 03 	lds	r24, 0x035F
    185c:	90 91 60 03 	lds	r25, 0x0360
    1860:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[0]>>8;
    1864:	89 2f       	mov	r24, r25
    1866:	99 0f       	add	r25, r25
    1868:	99 0b       	sbc	r25, r25
    186a:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    186e:	80 91 61 03 	lds	r24, 0x0361
    1872:	90 91 62 03 	lds	r25, 0x0362
    1876:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[1]>>8;
    187a:	89 2f       	mov	r24, r25
    187c:	99 0f       	add	r25, r25
    187e:	99 0b       	sbc	r25, r25
    1880:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    1884:	80 91 63 03 	lds	r24, 0x0363
    1888:	90 91 64 03 	lds	r25, 0x0364
    188c:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[2]>>8;
    1890:	89 2f       	mov	r24, r25
    1892:	99 0f       	add	r25, r25
    1894:	99 0b       	sbc	r25, r25
    1896:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    189a:	80 91 65 03 	lds	r24, 0x0365
    189e:	90 91 66 03 	lds	r25, 0x0366
    18a2:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[3]>>8;
    18a6:	89 2f       	mov	r24, r25
    18a8:	99 0f       	add	r25, r25
    18aa:	99 0b       	sbc	r25, r25
    18ac:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    18b0:	80 91 69 03 	lds	r24, 0x0369
    18b4:	90 91 6a 03 	lds	r25, 0x036A
    18b8:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[5]>>8;
    18bc:	89 2f       	mov	r24, r25
    18be:	99 0f       	add	r25, r25
    18c0:	99 0b       	sbc	r25, r25
    18c2:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    18c6:	80 91 6b 03 	lds	r24, 0x036B
    18ca:	90 91 6c 03 	lds	r25, 0x036C
    18ce:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityResult[6]>>8;
    18d2:	89 2f       	mov	r24, r25
    18d4:	99 0f       	add	r25, r25
    18d6:	99 0b       	sbc	r25, r25
    18d8:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    18dc:	80 91 6d 03 	lds	r24, 0x036D
    18e0:	90 91 6e 03 	lds	r25, 0x036E
    18e4:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityResult[7]>>8;
    18e8:	89 2f       	mov	r24, r25
    18ea:	99 0f       	add	r25, r25
    18ec:	99 0b       	sbc	r25, r25
    18ee:	80 93 55 05 	sts	0x0555, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    18f2:	20 91 03 01 	lds	r18, 0x0103
    18f6:	80 91 03 01 	lds	r24, 0x0103
    18fa:	40 91 03 01 	lds	r20, 0x0103
    18fe:	90 e0       	ldi	r25, 0x00	; 0
    1900:	80 72       	andi	r24, 0x20	; 32
    1902:	90 70       	andi	r25, 0x00	; 0
    1904:	75 e0       	ldi	r23, 0x05	; 5
    1906:	95 95       	asr	r25
    1908:	87 95       	ror	r24
    190a:	7a 95       	dec	r23
    190c:	e1 f7       	brne	.-8      	; 0x1906 <handleRFCommands+0x3d2>
    190e:	88 0f       	add	r24, r24
    1910:	99 1f       	adc	r25, r25
    1912:	44 1f       	adc	r20, r20
    1914:	44 27       	eor	r20, r20
    1916:	44 1f       	adc	r20, r20
    1918:	44 0f       	add	r20, r20
    191a:	44 0f       	add	r20, r20
    191c:	48 2b       	or	r20, r24
    191e:	30 e0       	ldi	r19, 0x00	; 0
    1920:	20 71       	andi	r18, 0x10	; 16
    1922:	30 70       	andi	r19, 0x00	; 0
    1924:	54 e0       	ldi	r21, 0x04	; 4
    1926:	35 95       	asr	r19
    1928:	27 95       	ror	r18
    192a:	5a 95       	dec	r21
    192c:	e1 f7       	brne	.-8      	; 0x1926 <handleRFCommands+0x3f2>
    192e:	42 2b       	or	r20, r18
    1930:	40 93 56 05 	sts	0x0556, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    1934:	84 e0       	ldi	r24, 0x04	; 4
    1936:	51 c1       	rjmp	.+674    	; 0x1bda <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    1938:	80 91 67 03 	lds	r24, 0x0367
    193c:	90 91 68 03 	lds	r25, 0x0368
    1940:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[4]>>8;
    1944:	89 2f       	mov	r24, r25
    1946:	99 0f       	add	r25, r25
    1948:	99 0b       	sbc	r25, r25
    194a:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    194e:	80 91 6f 03 	lds	r24, 0x036F
    1952:	90 91 70 03 	lds	r25, 0x0370
    1956:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[8]>>8;
    195a:	89 2f       	mov	r24, r25
    195c:	99 0f       	add	r25, r25
    195e:	99 0b       	sbc	r25, r25
    1960:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    1964:	80 91 71 03 	lds	r24, 0x0371
    1968:	90 91 72 03 	lds	r25, 0x0372
    196c:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[9]>>8;
    1970:	89 2f       	mov	r24, r25
    1972:	99 0f       	add	r25, r25
    1974:	99 0b       	sbc	r25, r25
    1976:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    197a:	80 91 73 03 	lds	r24, 0x0373
    197e:	90 91 74 03 	lds	r25, 0x0374
    1982:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[10]>>8;
    1986:	89 2f       	mov	r24, r25
    1988:	99 0f       	add	r25, r25
    198a:	99 0b       	sbc	r25, r25
    198c:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1990:	80 91 75 03 	lds	r24, 0x0375
    1994:	90 91 76 03 	lds	r25, 0x0376
    1998:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[11]>>8;
    199c:	89 2f       	mov	r24, r25
    199e:	99 0f       	add	r25, r25
    19a0:	99 0b       	sbc	r25, r25
    19a2:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    19a6:	80 91 1b 05 	lds	r24, 0x051B
    19aa:	90 91 1c 05 	lds	r25, 0x051C
    19ae:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accX>>8;
    19b2:	89 2f       	mov	r24, r25
    19b4:	99 0f       	add	r25, r25
    19b6:	99 0b       	sbc	r25, r25
    19b8:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = accY&0xFF;
    19bc:	80 91 1d 05 	lds	r24, 0x051D
    19c0:	90 91 1e 05 	lds	r25, 0x051E
    19c4:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = accY>>8;
    19c8:	89 2f       	mov	r24, r25
    19ca:	99 0f       	add	r25, r25
    19cc:	99 0b       	sbc	r25, r25
    19ce:	80 93 55 05 	sts	0x0555, r24
				ackPayload[15] = irCommand;
    19d2:	80 91 16 05 	lds	r24, 0x0516
    19d6:	80 93 56 05 	sts	0x0556, r24
				packetId = 5;
    19da:	85 e0       	ldi	r24, 0x05	; 5
    19dc:	fe c0       	rjmp	.+508    	; 0x1bda <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    19de:	80 91 2f 03 	lds	r24, 0x032F
    19e2:	90 91 30 03 	lds	r25, 0x0330
    19e6:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[0]>>8;
    19ea:	80 91 2f 03 	lds	r24, 0x032F
    19ee:	90 91 30 03 	lds	r25, 0x0330
    19f2:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    19f6:	80 91 33 03 	lds	r24, 0x0333
    19fa:	90 91 34 03 	lds	r25, 0x0334
    19fe:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a02:	80 91 33 03 	lds	r24, 0x0333
    1a06:	90 91 34 03 	lds	r25, 0x0334
    1a0a:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a0e:	80 91 37 03 	lds	r24, 0x0337
    1a12:	90 91 38 03 	lds	r25, 0x0338
    1a16:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a1a:	80 91 37 03 	lds	r24, 0x0337
    1a1e:	90 91 38 03 	lds	r25, 0x0338
    1a22:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a26:	80 91 3b 03 	lds	r24, 0x033B
    1a2a:	90 91 3c 03 	lds	r25, 0x033C
    1a2e:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[6]>>8;
    1a32:	80 91 3b 03 	lds	r24, 0x033B
    1a36:	90 91 3c 03 	lds	r25, 0x033C
    1a3a:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1a3e:	80 91 43 03 	lds	r24, 0x0343
    1a42:	90 91 44 03 	lds	r25, 0x0344
    1a46:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[10]>>8;
    1a4a:	80 91 43 03 	lds	r24, 0x0343
    1a4e:	90 91 44 03 	lds	r25, 0x0344
    1a52:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1a56:	80 91 47 03 	lds	r24, 0x0347
    1a5a:	90 91 48 03 	lds	r25, 0x0348
    1a5e:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityValue[12]>>8;
    1a62:	80 91 47 03 	lds	r24, 0x0347
    1a66:	90 91 48 03 	lds	r25, 0x0348
    1a6a:	90 93 53 05 	sts	0x0553, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1a6e:	80 91 4b 03 	lds	r24, 0x034B
    1a72:	90 91 4c 03 	lds	r25, 0x034C
    1a76:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityValue[14]>>8;
    1a7a:	80 91 4b 03 	lds	r24, 0x034B
    1a7e:	90 91 4c 03 	lds	r25, 0x034C
    1a82:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = currentSelector;
    1a86:	80 91 3a 05 	lds	r24, 0x053A
    1a8a:	80 93 56 05 	sts	0x0556, r24
				packetId = 6;
    1a8e:	86 e0       	ldi	r24, 0x06	; 6
    1a90:	a4 c0       	rjmp	.+328    	; 0x1bda <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1a92:	80 91 3f 03 	lds	r24, 0x033F
    1a96:	90 91 40 03 	lds	r25, 0x0340
    1a9a:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[8]>>8;
    1a9e:	80 91 3f 03 	lds	r24, 0x033F
    1aa2:	90 91 40 03 	lds	r25, 0x0340
    1aa6:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1aaa:	80 91 4f 03 	lds	r24, 0x034F
    1aae:	90 91 50 03 	lds	r25, 0x0350
    1ab2:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[16]>>8;
    1ab6:	80 91 4f 03 	lds	r24, 0x034F
    1aba:	90 91 50 03 	lds	r25, 0x0350
    1abe:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1ac2:	80 91 53 03 	lds	r24, 0x0353
    1ac6:	90 91 54 03 	lds	r25, 0x0354
    1aca:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[18]>>8;
    1ace:	80 91 53 03 	lds	r24, 0x0353
    1ad2:	90 91 54 03 	lds	r25, 0x0354
    1ad6:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1ada:	80 91 57 03 	lds	r24, 0x0357
    1ade:	90 91 58 03 	lds	r25, 0x0358
    1ae2:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[20]>>8;
    1ae6:	80 91 57 03 	lds	r24, 0x0357
    1aea:	90 91 58 03 	lds	r25, 0x0358
    1aee:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1af2:	80 91 5b 03 	lds	r24, 0x035B
    1af6:	90 91 5c 03 	lds	r25, 0x035C
    1afa:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[22]>>8;
    1afe:	80 91 5b 03 	lds	r24, 0x035B
    1b02:	90 91 5c 03 	lds	r25, 0x035C
    1b06:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = accZ&0xFF;
    1b0a:	80 91 1f 05 	lds	r24, 0x051F
    1b0e:	90 91 20 05 	lds	r25, 0x0520
    1b12:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accZ>>8;
    1b16:	89 2f       	mov	r24, r25
    1b18:	99 0f       	add	r25, r25
    1b1a:	99 0b       	sbc	r25, r25
    1b1c:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b20:	80 91 c3 03 	lds	r24, 0x03C3
    1b24:	90 91 c4 03 	lds	r25, 0x03C4
    1b28:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = batteryLevel>>8;
    1b2c:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = 0;
    1b30:	10 92 56 05 	sts	0x0556, r1
				packetId = 7;
    1b34:	87 e0       	ldi	r24, 0x07	; 7
    1b36:	51 c0       	rjmp	.+162    	; 0x1bda <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1b38:	80 91 db 03 	lds	r24, 0x03DB
    1b3c:	90 91 dc 03 	lds	r25, 0x03DC
    1b40:	a0 91 dd 03 	lds	r26, 0x03DD
    1b44:	b0 91 de 03 	lds	r27, 0x03DE
    1b48:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = leftMotSteps>>8;
    1b4c:	29 2f       	mov	r18, r25
    1b4e:	3a 2f       	mov	r19, r26
    1b50:	4b 2f       	mov	r20, r27
    1b52:	55 27       	eor	r21, r21
    1b54:	47 fd       	sbrc	r20, 7
    1b56:	5a 95       	dec	r21
    1b58:	20 93 49 05 	sts	0x0549, r18
				ackPayload[3] = leftMotSteps>>16;
    1b5c:	9d 01       	movw	r18, r26
    1b5e:	55 27       	eor	r21, r21
    1b60:	37 fd       	sbrc	r19, 7
    1b62:	50 95       	com	r21
    1b64:	45 2f       	mov	r20, r21
    1b66:	20 93 4a 05 	sts	0x054A, r18
				ackPayload[4] = leftMotSteps>>24;
    1b6a:	8b 2f       	mov	r24, r27
    1b6c:	bb 27       	eor	r27, r27
    1b6e:	87 fd       	sbrc	r24, 7
    1b70:	b0 95       	com	r27
    1b72:	9b 2f       	mov	r25, r27
    1b74:	ab 2f       	mov	r26, r27
    1b76:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1b7a:	80 91 d7 03 	lds	r24, 0x03D7
    1b7e:	90 91 d8 03 	lds	r25, 0x03D8
    1b82:	a0 91 d9 03 	lds	r26, 0x03D9
    1b86:	b0 91 da 03 	lds	r27, 0x03DA
    1b8a:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = rightMotSteps>>8;
    1b8e:	29 2f       	mov	r18, r25
    1b90:	3a 2f       	mov	r19, r26
    1b92:	4b 2f       	mov	r20, r27
    1b94:	55 27       	eor	r21, r21
    1b96:	47 fd       	sbrc	r20, 7
    1b98:	5a 95       	dec	r21
    1b9a:	20 93 4d 05 	sts	0x054D, r18
				ackPayload[7] = rightMotSteps>>16;
    1b9e:	9d 01       	movw	r18, r26
    1ba0:	55 27       	eor	r21, r21
    1ba2:	37 fd       	sbrc	r19, 7
    1ba4:	50 95       	com	r21
    1ba6:	45 2f       	mov	r20, r21
    1ba8:	20 93 4e 05 	sts	0x054E, r18
				ackPayload[8] = rightMotSteps>>24;
    1bac:	8b 2f       	mov	r24, r27
    1bae:	bb 27       	eor	r27, r27
    1bb0:	87 fd       	sbrc	r24, 7
    1bb2:	b0 95       	com	r27
    1bb4:	9b 2f       	mov	r25, r27
    1bb6:	ab 2f       	mov	r26, r27
    1bb8:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = 0;
    1bbc:	10 92 50 05 	sts	0x0550, r1
				ackPayload[10] = 0;
    1bc0:	10 92 51 05 	sts	0x0551, r1
				ackPayload[11] = 0;
    1bc4:	10 92 52 05 	sts	0x0552, r1
				ackPayload[12] = 0;
    1bc8:	10 92 53 05 	sts	0x0553, r1
				ackPayload[13] = 0;
    1bcc:	10 92 54 05 	sts	0x0554, r1
				ackPayload[14] = 0;
    1bd0:	10 92 55 05 	sts	0x0555, r1
				ackPayload[15] = 0;
    1bd4:	10 92 56 05 	sts	0x0556, r1
				packetId = 3;
    1bd8:	83 e0       	ldi	r24, 0x03	; 3
    1bda:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1bde:	87 e4       	ldi	r24, 0x47	; 71
    1be0:	95 e0       	ldi	r25, 0x05	; 5
    1be2:	60 e1       	ldi	r22, 0x10	; 16
    1be4:	0e 94 82 09 	call	0x1304	; 0x1304 <writeAckPayload>

	}

}
    1be8:	1f 91       	pop	r17
    1bea:	0f 91       	pop	r16
    1bec:	08 95       	ret

00001bee <initMotors>:

#include "motors.h"

void initMotors() {
    1bee:	0f 93       	push	r16
    1bf0:	1f 93       	push	r17
    1bf2:	cf 93       	push	r28
    1bf4:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1bf6:	e0 e9       	ldi	r30, 0x90	; 144
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	10 82       	st	Z, r1
	TCCR3B = 0;
    1bfc:	a1 e9       	ldi	r26, 0x91	; 145
    1bfe:	b0 e0       	ldi	r27, 0x00	; 0
    1c00:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c02:	21 e7       	ldi	r18, 0x71	; 113
    1c04:	30 e0       	ldi	r19, 0x00	; 0
    1c06:	e9 01       	movw	r28, r18
    1c08:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c0a:	40 ea       	ldi	r20, 0xA0	; 160
    1c0c:	50 e0       	ldi	r21, 0x00	; 0
    1c0e:	ea 01       	movw	r28, r20
    1c10:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c12:	61 ea       	ldi	r22, 0xA1	; 161
    1c14:	70 e0       	ldi	r23, 0x00	; 0
    1c16:	eb 01       	movw	r28, r22
    1c18:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c1a:	02 e7       	ldi	r16, 0x72	; 114
    1c1c:	10 e0       	ldi	r17, 0x00	; 0
    1c1e:	e8 01       	movw	r28, r16
    1c20:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c22:	80 81       	ld	r24, Z
    1c24:	83 68       	ori	r24, 0x83	; 131
    1c26:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c28:	80 81       	ld	r24, Z
    1c2a:	83 60       	ori	r24, 0x03	; 3
    1c2c:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c2e:	8c 91       	ld	r24, X
    1c30:	8b 60       	ori	r24, 0x0B	; 11
    1c32:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1c34:	80 91 f3 03 	lds	r24, 0x03F3
    1c38:	90 91 f4 03 	lds	r25, 0x03F4
    1c3c:	90 93 99 00 	sts	0x0099, r25
    1c40:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1c44:	10 92 9b 00 	sts	0x009B, r1
    1c48:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1c4c:	d9 01       	movw	r26, r18
    1c4e:	8c 91       	ld	r24, X
    1c50:	81 60       	ori	r24, 0x01	; 1
    1c52:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1c54:	80 81       	ld	r24, Z
    1c56:	8f 75       	andi	r24, 0x5F	; 95
    1c58:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1c5a:	8e b1       	in	r24, 0x0e	; 14
    1c5c:	87 7e       	andi	r24, 0xE7	; 231
    1c5e:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1c60:	ea 01       	movw	r28, r20
    1c62:	88 81       	ld	r24, Y
    1c64:	83 68       	ori	r24, 0x83	; 131
    1c66:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c68:	fb 01       	movw	r30, r22
    1c6a:	80 81       	ld	r24, Z
    1c6c:	8b 60       	ori	r24, 0x0B	; 11
    1c6e:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1c70:	80 91 f5 03 	lds	r24, 0x03F5
    1c74:	90 91 f6 03 	lds	r25, 0x03F6
    1c78:	90 93 a9 00 	sts	0x00A9, r25
    1c7c:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1c80:	10 92 ab 00 	sts	0x00AB, r1
    1c84:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1c88:	d8 01       	movw	r26, r16
    1c8a:	8c 91       	ld	r24, X
    1c8c:	81 60       	ori	r24, 0x01	; 1
    1c8e:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1c90:	88 81       	ld	r24, Y
    1c92:	8f 75       	andi	r24, 0x5F	; 95
    1c94:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1c96:	e2 e0       	ldi	r30, 0x02	; 2
    1c98:	f1 e0       	ldi	r31, 0x01	; 1
    1c9a:	80 81       	ld	r24, Z
    1c9c:	87 7e       	andi	r24, 0xE7	; 231
    1c9e:	80 83       	st	Z, r24


}
    1ca0:	df 91       	pop	r29
    1ca2:	cf 91       	pop	r28
    1ca4:	1f 91       	pop	r17
    1ca6:	0f 91       	pop	r16
    1ca8:	08 95       	ret

00001caa <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1caa:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1cac:	99 27       	eor	r25, r25
    1cae:	87 fd       	sbrc	r24, 7
    1cb0:	90 95       	com	r25
    1cb2:	97 ff       	sbrs	r25, 7
    1cb4:	03 c0       	rjmp	.+6      	; 0x1cbc <setLeftSpeed+0x12>
    1cb6:	90 95       	com	r25
    1cb8:	81 95       	neg	r24
    1cba:	9f 4f       	sbci	r25, 0xFF	; 255
    1cbc:	90 93 08 04 	sts	0x0408, r25
    1cc0:	80 93 07 04 	sts	0x0407, r24
    1cc4:	9c 01       	movw	r18, r24
    1cc6:	22 0f       	add	r18, r18
    1cc8:	33 1f       	adc	r19, r19
    1cca:	22 0f       	add	r18, r18
    1ccc:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1cce:	47 fd       	sbrc	r20, 7
    1cd0:	05 c0       	rjmp	.+10     	; 0x1cdc <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1cd2:	30 93 fa 03 	sts	0x03FA, r19
    1cd6:	20 93 f9 03 	sts	0x03F9, r18
    1cda:	08 c0       	rjmp	.+16     	; 0x1cec <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1cdc:	88 27       	eor	r24, r24
    1cde:	99 27       	eor	r25, r25
    1ce0:	82 1b       	sub	r24, r18
    1ce2:	93 0b       	sbc	r25, r19
    1ce4:	90 93 fa 03 	sts	0x03FA, r25
    1ce8:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1cec:	80 91 f9 03 	lds	r24, 0x03F9
    1cf0:	90 91 fa 03 	lds	r25, 0x03FA
    1cf4:	81 50       	subi	r24, 0x01	; 1
    1cf6:	92 40       	sbci	r25, 0x02	; 2
    1cf8:	34 f0       	brlt	.+12     	; 0x1d06 <setLeftSpeed+0x5c>
    1cfa:	80 e0       	ldi	r24, 0x00	; 0
    1cfc:	92 e0       	ldi	r25, 0x02	; 2
    1cfe:	90 93 fa 03 	sts	0x03FA, r25
    1d02:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d06:	80 91 f9 03 	lds	r24, 0x03F9
    1d0a:	90 91 fa 03 	lds	r25, 0x03FA
    1d0e:	80 50       	subi	r24, 0x00	; 0
    1d10:	9e 4f       	sbci	r25, 0xFE	; 254
    1d12:	34 f4       	brge	.+12     	; 0x1d20 <setLeftSpeed+0x76>
    1d14:	80 e0       	ldi	r24, 0x00	; 0
    1d16:	9e ef       	ldi	r25, 0xFE	; 254
    1d18:	90 93 fa 03 	sts	0x03FA, r25
    1d1c:	80 93 f9 03 	sts	0x03F9, r24
    1d20:	08 95       	ret

00001d22 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d22:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d24:	99 27       	eor	r25, r25
    1d26:	87 fd       	sbrc	r24, 7
    1d28:	90 95       	com	r25
    1d2a:	97 ff       	sbrs	r25, 7
    1d2c:	03 c0       	rjmp	.+6      	; 0x1d34 <setRightSpeed+0x12>
    1d2e:	90 95       	com	r25
    1d30:	81 95       	neg	r24
    1d32:	9f 4f       	sbci	r25, 0xFF	; 255
    1d34:	90 93 0a 04 	sts	0x040A, r25
    1d38:	80 93 09 04 	sts	0x0409, r24
    1d3c:	9c 01       	movw	r18, r24
    1d3e:	22 0f       	add	r18, r18
    1d40:	33 1f       	adc	r19, r19
    1d42:	22 0f       	add	r18, r18
    1d44:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d46:	47 fd       	sbrc	r20, 7
    1d48:	05 c0       	rjmp	.+10     	; 0x1d54 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1d4a:	30 93 f8 03 	sts	0x03F8, r19
    1d4e:	20 93 f7 03 	sts	0x03F7, r18
    1d52:	08 c0       	rjmp	.+16     	; 0x1d64 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1d54:	88 27       	eor	r24, r24
    1d56:	99 27       	eor	r25, r25
    1d58:	82 1b       	sub	r24, r18
    1d5a:	93 0b       	sbc	r25, r19
    1d5c:	90 93 f8 03 	sts	0x03F8, r25
    1d60:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1d64:	80 91 f7 03 	lds	r24, 0x03F7
    1d68:	90 91 f8 03 	lds	r25, 0x03F8
    1d6c:	81 50       	subi	r24, 0x01	; 1
    1d6e:	92 40       	sbci	r25, 0x02	; 2
    1d70:	34 f0       	brlt	.+12     	; 0x1d7e <setRightSpeed+0x5c>
    1d72:	80 e0       	ldi	r24, 0x00	; 0
    1d74:	92 e0       	ldi	r25, 0x02	; 2
    1d76:	90 93 f8 03 	sts	0x03F8, r25
    1d7a:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1d7e:	80 91 f7 03 	lds	r24, 0x03F7
    1d82:	90 91 f8 03 	lds	r25, 0x03F8
    1d86:	80 50       	subi	r24, 0x00	; 0
    1d88:	9e 4f       	sbci	r25, 0xFE	; 254
    1d8a:	34 f4       	brge	.+12     	; 0x1d98 <setRightSpeed+0x76>
    1d8c:	80 e0       	ldi	r24, 0x00	; 0
    1d8e:	9e ef       	ldi	r25, 0xFE	; 254
    1d90:	90 93 f8 03 	sts	0x03F8, r25
    1d94:	80 93 f7 03 	sts	0x03F7, r24
    1d98:	08 95       	ret

00001d9a <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1d9a:	1f 92       	push	r1
    1d9c:	0f 92       	push	r0
    1d9e:	0f b6       	in	r0, 0x3f	; 63
    1da0:	0f 92       	push	r0
    1da2:	11 24       	eor	r1, r1
    1da4:	8f 93       	push	r24
    1da6:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1da8:	80 91 40 05 	lds	r24, 0x0540
    1dac:	88 23       	and	r24, r24
    1dae:	61 f0       	breq	.+24     	; 0x1dc8 <__vector_45+0x2e>
		pwm_left = 0;
    1db0:	10 92 f6 03 	sts	0x03F6, r1
    1db4:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1db8:	10 92 a9 00 	sts	0x00A9, r1
    1dbc:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1dc0:	10 92 ab 00 	sts	0x00AB, r1
    1dc4:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1dc8:	10 92 e0 03 	sts	0x03E0, r1
    1dcc:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1dd0:	80 91 f5 03 	lds	r24, 0x03F5
    1dd4:	90 91 f6 03 	lds	r25, 0x03F6
    1dd8:	00 97       	sbiw	r24, 0x00	; 0
    1dda:	39 f5       	brne	.+78     	; 0x1e2a <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1ddc:	80 91 e9 03 	lds	r24, 0x03E9
    1de0:	90 91 ea 03 	lds	r25, 0x03EA
    1de4:	97 fd       	sbrc	r25, 7
    1de6:	05 c0       	rjmp	.+10     	; 0x1df2 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1de8:	81 e0       	ldi	r24, 0x01	; 1
    1dea:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1dee:	8e e0       	ldi	r24, 0x0E	; 14
    1df0:	04 c0       	rjmp	.+8      	; 0x1dfa <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1df2:	81 e0       	ldi	r24, 0x01	; 1
    1df4:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1df8:	8f e0       	ldi	r24, 0x0F	; 15
    1dfa:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1dfe:	81 e0       	ldi	r24, 0x01	; 1
    1e00:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e04:	80 91 a0 00 	lds	r24, 0x00A0
    1e08:	8f 75       	andi	r24, 0x5F	; 95
    1e0a:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e0e:	80 91 02 01 	lds	r24, 0x0102
    1e12:	87 7e       	andi	r24, 0xE7	; 231
    1e14:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e18:	80 91 72 00 	lds	r24, 0x0072
    1e1c:	89 7f       	andi	r24, 0xF9	; 249
    1e1e:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e22:	89 b3       	in	r24, 0x19	; 25
    1e24:	86 60       	ori	r24, 0x06	; 6
    1e26:	89 bb       	out	0x19, r24	; 25
    1e28:	3e c0       	rjmp	.+124    	; 0x1ea6 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e2a:	18 16       	cp	r1, r24
    1e2c:	19 06       	cpc	r1, r25
    1e2e:	ec f4       	brge	.+58     	; 0x1e6a <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1e30:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1e34:	8f e0       	ldi	r24, 0x0F	; 15
    1e36:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1e3a:	80 91 a0 00 	lds	r24, 0x00A0
    1e3e:	8f 7d       	andi	r24, 0xDF	; 223
    1e40:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1e44:	80 91 72 00 	lds	r24, 0x0072
    1e48:	8b 7f       	andi	r24, 0xFB	; 251
    1e4a:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1e4e:	80 91 02 01 	lds	r24, 0x0102
    1e52:	8f 7e       	andi	r24, 0xEF	; 239
    1e54:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1e58:	80 91 a0 00 	lds	r24, 0x00A0
    1e5c:	80 68       	ori	r24, 0x80	; 128
    1e5e:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1e62:	80 91 72 00 	lds	r24, 0x0072
    1e66:	82 60       	ori	r24, 0x02	; 2
    1e68:	1c c0       	rjmp	.+56     	; 0x1ea2 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1e6a:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1e6e:	8e e0       	ldi	r24, 0x0E	; 14
    1e70:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1e74:	80 91 a0 00 	lds	r24, 0x00A0
    1e78:	8f 77       	andi	r24, 0x7F	; 127
    1e7a:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1e7e:	80 91 72 00 	lds	r24, 0x0072
    1e82:	8d 7f       	andi	r24, 0xFD	; 253
    1e84:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1e88:	80 91 02 01 	lds	r24, 0x0102
    1e8c:	87 7f       	andi	r24, 0xF7	; 247
    1e8e:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1e92:	80 91 a0 00 	lds	r24, 0x00A0
    1e96:	80 62       	ori	r24, 0x20	; 32
    1e98:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1e9c:	80 91 72 00 	lds	r24, 0x0072
    1ea0:	84 60       	ori	r24, 0x04	; 4
    1ea2:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1ea6:	9f 91       	pop	r25
    1ea8:	8f 91       	pop	r24
    1eaa:	0f 90       	pop	r0
    1eac:	0f be       	out	0x3f, r0	; 63
    1eae:	0f 90       	pop	r0
    1eb0:	1f 90       	pop	r1
    1eb2:	18 95       	reti

00001eb4 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1eb4:	1f 92       	push	r1
    1eb6:	0f 92       	push	r0
    1eb8:	0f b6       	in	r0, 0x3f	; 63
    1eba:	0f 92       	push	r0
    1ebc:	11 24       	eor	r1, r1
    1ebe:	8f 93       	push	r24
    1ec0:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1ec2:	91 e0       	ldi	r25, 0x01	; 1
    1ec4:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1ec8:	8e e0       	ldi	r24, 0x0E	; 14
    1eca:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1ece:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1ed2:	9f 91       	pop	r25
    1ed4:	8f 91       	pop	r24
    1ed6:	0f 90       	pop	r0
    1ed8:	0f be       	out	0x3f, r0	; 63
    1eda:	0f 90       	pop	r0
    1edc:	1f 90       	pop	r1
    1ede:	18 95       	reti

00001ee0 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1ee0:	1f 92       	push	r1
    1ee2:	0f 92       	push	r0
    1ee4:	0f b6       	in	r0, 0x3f	; 63
    1ee6:	0f 92       	push	r0
    1ee8:	11 24       	eor	r1, r1
    1eea:	8f 93       	push	r24
    1eec:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1eee:	91 e0       	ldi	r25, 0x01	; 1
    1ef0:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1ef4:	8f e0       	ldi	r24, 0x0F	; 15
    1ef6:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1efa:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1efe:	9f 91       	pop	r25
    1f00:	8f 91       	pop	r24
    1f02:	0f 90       	pop	r0
    1f04:	0f be       	out	0x3f, r0	; 63
    1f06:	0f 90       	pop	r0
    1f08:	1f 90       	pop	r1
    1f0a:	18 95       	reti

00001f0c <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f0c:	1f 92       	push	r1
    1f0e:	0f 92       	push	r0
    1f10:	0f b6       	in	r0, 0x3f	; 63
    1f12:	0f 92       	push	r0
    1f14:	11 24       	eor	r1, r1
    1f16:	8f 93       	push	r24
    1f18:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f1a:	80 91 40 05 	lds	r24, 0x0540
    1f1e:	88 23       	and	r24, r24
    1f20:	61 f0       	breq	.+24     	; 0x1f3a <__vector_35+0x2e>
		pwm_right = 0;
    1f22:	10 92 f4 03 	sts	0x03F4, r1
    1f26:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    1f2a:	10 92 99 00 	sts	0x0099, r1
    1f2e:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1f32:	10 92 9b 00 	sts	0x009B, r1
    1f36:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1f3a:	10 92 e2 03 	sts	0x03E2, r1
    1f3e:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    1f42:	80 91 f3 03 	lds	r24, 0x03F3
    1f46:	90 91 f4 03 	lds	r25, 0x03F4
    1f4a:	00 97       	sbiw	r24, 0x00	; 0
    1f4c:	29 f5       	brne	.+74     	; 0x1f98 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1f4e:	80 91 e7 03 	lds	r24, 0x03E7
    1f52:	90 91 e8 03 	lds	r25, 0x03E8
    1f56:	97 fd       	sbrc	r25, 7
    1f58:	05 c0       	rjmp	.+10     	; 0x1f64 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1f5a:	81 e0       	ldi	r24, 0x01	; 1
    1f5c:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1f60:	8c e0       	ldi	r24, 0x0C	; 12
    1f62:	04 c0       	rjmp	.+8      	; 0x1f6c <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1f64:	81 e0       	ldi	r24, 0x01	; 1
    1f66:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1f6a:	8d e0       	ldi	r24, 0x0D	; 13
    1f6c:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    1f70:	81 e0       	ldi	r24, 0x01	; 1
    1f72:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1f76:	80 91 90 00 	lds	r24, 0x0090
    1f7a:	8f 75       	andi	r24, 0x5F	; 95
    1f7c:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1f80:	8e b1       	in	r24, 0x0e	; 14
    1f82:	87 7e       	andi	r24, 0xE7	; 231
    1f84:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1f86:	80 91 71 00 	lds	r24, 0x0071
    1f8a:	89 7f       	andi	r24, 0xF9	; 249
    1f8c:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    1f90:	88 b3       	in	r24, 0x18	; 24
    1f92:	86 60       	ori	r24, 0x06	; 6
    1f94:	88 bb       	out	0x18, r24	; 24
    1f96:	36 c0       	rjmp	.+108    	; 0x2004 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    1f98:	18 16       	cp	r1, r24
    1f9a:	19 06       	cpc	r1, r25
    1f9c:	cc f4       	brge	.+50     	; 0x1fd0 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    1f9e:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    1fa2:	8d e0       	ldi	r24, 0x0D	; 13
    1fa4:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    1fa8:	80 91 90 00 	lds	r24, 0x0090
    1fac:	8f 7d       	andi	r24, 0xDF	; 223
    1fae:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    1fb2:	80 91 71 00 	lds	r24, 0x0071
    1fb6:	8b 7f       	andi	r24, 0xFB	; 251
    1fb8:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    1fbc:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    1fbe:	80 91 90 00 	lds	r24, 0x0090
    1fc2:	80 68       	ori	r24, 0x80	; 128
    1fc4:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    1fc8:	80 91 71 00 	lds	r24, 0x0071
    1fcc:	82 60       	ori	r24, 0x02	; 2
    1fce:	18 c0       	rjmp	.+48     	; 0x2000 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    1fd0:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    1fd4:	8c e0       	ldi	r24, 0x0C	; 12
    1fd6:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    1fda:	80 91 90 00 	lds	r24, 0x0090
    1fde:	8f 77       	andi	r24, 0x7F	; 127
    1fe0:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    1fe4:	80 91 71 00 	lds	r24, 0x0071
    1fe8:	8d 7f       	andi	r24, 0xFD	; 253
    1fea:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    1fee:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    1ff0:	80 91 90 00 	lds	r24, 0x0090
    1ff4:	80 62       	ori	r24, 0x20	; 32
    1ff6:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    1ffa:	80 91 71 00 	lds	r24, 0x0071
    1ffe:	84 60       	ori	r24, 0x04	; 4
    2000:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2004:	9f 91       	pop	r25
    2006:	8f 91       	pop	r24
    2008:	0f 90       	pop	r0
    200a:	0f be       	out	0x3f, r0	; 63
    200c:	0f 90       	pop	r0
    200e:	1f 90       	pop	r1
    2010:	18 95       	reti

00002012 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2012:	1f 92       	push	r1
    2014:	0f 92       	push	r0
    2016:	0f b6       	in	r0, 0x3f	; 63
    2018:	0f 92       	push	r0
    201a:	11 24       	eor	r1, r1
    201c:	8f 93       	push	r24
    201e:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2020:	91 e0       	ldi	r25, 0x01	; 1
    2022:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    2026:	8c e0       	ldi	r24, 0x0C	; 12
    2028:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    202c:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    2030:	9f 91       	pop	r25
    2032:	8f 91       	pop	r24
    2034:	0f 90       	pop	r0
    2036:	0f be       	out	0x3f, r0	; 63
    2038:	0f 90       	pop	r0
    203a:	1f 90       	pop	r1
    203c:	18 95       	reti

0000203e <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    203e:	1f 92       	push	r1
    2040:	0f 92       	push	r0
    2042:	0f b6       	in	r0, 0x3f	; 63
    2044:	0f 92       	push	r0
    2046:	11 24       	eor	r1, r1
    2048:	8f 93       	push	r24
    204a:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    204c:	91 e0       	ldi	r25, 0x01	; 1
    204e:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    2052:	8d e0       	ldi	r24, 0x0D	; 13
    2054:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    2058:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    205c:	9f 91       	pop	r25
    205e:	8f 91       	pop	r24
    2060:	0f 90       	pop	r0
    2062:	0f be       	out	0x3f, r0	; 63
    2064:	0f 90       	pop	r0
    2066:	1f 90       	pop	r1
    2068:	18 95       	reti

0000206a <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    206a:	80 91 07 02 	lds	r24, 0x0207
    206e:	88 23       	and	r24, r24
    2070:	09 f4       	brne	.+2      	; 0x2074 <handleMotorsWithNoController+0xa>
    2072:	41 c0       	rjmp	.+130    	; 0x20f6 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    2074:	80 91 eb 03 	lds	r24, 0x03EB
    2078:	90 91 ec 03 	lds	r25, 0x03EC
    207c:	96 95       	lsr	r25
    207e:	87 95       	ror	r24
    2080:	96 95       	lsr	r25
    2082:	87 95       	ror	r24
    2084:	90 93 f0 03 	sts	0x03F0, r25
    2088:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    208c:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2090:	10 92 ec 03 	sts	0x03EC, r1
    2094:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    2098:	20 91 f9 03 	lds	r18, 0x03F9
    209c:	30 91 fa 03 	lds	r19, 0x03FA
    20a0:	fc 01       	movw	r30, r24
    20a2:	63 e0       	ldi	r22, 0x03	; 3
    20a4:	f5 95       	asr	r31
    20a6:	e7 95       	ror	r30
    20a8:	6a 95       	dec	r22
    20aa:	e1 f7       	brne	.-8      	; 0x20a4 <handleMotorsWithNoController+0x3a>
    20ac:	40 91 db 03 	lds	r20, 0x03DB
    20b0:	50 91 dc 03 	lds	r21, 0x03DC
    20b4:	60 91 dd 03 	lds	r22, 0x03DD
    20b8:	70 91 de 03 	lds	r23, 0x03DE
    20bc:	37 fd       	sbrc	r19, 7
    20be:	0a c0       	rjmp	.+20     	; 0x20d4 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    20c0:	cf 01       	movw	r24, r30
    20c2:	aa 27       	eor	r26, r26
    20c4:	97 fd       	sbrc	r25, 7
    20c6:	a0 95       	com	r26
    20c8:	ba 2f       	mov	r27, r26
    20ca:	48 0f       	add	r20, r24
    20cc:	59 1f       	adc	r21, r25
    20ce:	6a 1f       	adc	r22, r26
    20d0:	7b 1f       	adc	r23, r27
    20d2:	09 c0       	rjmp	.+18     	; 0x20e6 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    20d4:	cf 01       	movw	r24, r30
    20d6:	aa 27       	eor	r26, r26
    20d8:	97 fd       	sbrc	r25, 7
    20da:	a0 95       	com	r26
    20dc:	ba 2f       	mov	r27, r26
    20de:	48 1b       	sub	r20, r24
    20e0:	59 0b       	sbc	r21, r25
    20e2:	6a 0b       	sbc	r22, r26
    20e4:	7b 0b       	sbc	r23, r27
    20e6:	40 93 db 03 	sts	0x03DB, r20
    20ea:	50 93 dc 03 	sts	0x03DC, r21
    20ee:	60 93 dd 03 	sts	0x03DD, r22
    20f2:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    20f6:	80 91 08 02 	lds	r24, 0x0208
    20fa:	88 23       	and	r24, r24
    20fc:	09 f4       	brne	.+2      	; 0x2100 <handleMotorsWithNoController+0x96>
    20fe:	41 c0       	rjmp	.+130    	; 0x2182 <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    2100:	80 91 ed 03 	lds	r24, 0x03ED
    2104:	90 91 ee 03 	lds	r25, 0x03EE
    2108:	96 95       	lsr	r25
    210a:	87 95       	ror	r24
    210c:	96 95       	lsr	r25
    210e:	87 95       	ror	r24
    2110:	90 93 f2 03 	sts	0x03F2, r25
    2114:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2118:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    211c:	10 92 ee 03 	sts	0x03EE, r1
    2120:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    2124:	20 91 f7 03 	lds	r18, 0x03F7
    2128:	30 91 f8 03 	lds	r19, 0x03F8
    212c:	fc 01       	movw	r30, r24
    212e:	43 e0       	ldi	r20, 0x03	; 3
    2130:	f5 95       	asr	r31
    2132:	e7 95       	ror	r30
    2134:	4a 95       	dec	r20
    2136:	e1 f7       	brne	.-8      	; 0x2130 <handleMotorsWithNoController+0xc6>
    2138:	40 91 d7 03 	lds	r20, 0x03D7
    213c:	50 91 d8 03 	lds	r21, 0x03D8
    2140:	60 91 d9 03 	lds	r22, 0x03D9
    2144:	70 91 da 03 	lds	r23, 0x03DA
    2148:	37 fd       	sbrc	r19, 7
    214a:	0a c0       	rjmp	.+20     	; 0x2160 <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    214c:	cf 01       	movw	r24, r30
    214e:	aa 27       	eor	r26, r26
    2150:	97 fd       	sbrc	r25, 7
    2152:	a0 95       	com	r26
    2154:	ba 2f       	mov	r27, r26
    2156:	48 0f       	add	r20, r24
    2158:	59 1f       	adc	r21, r25
    215a:	6a 1f       	adc	r22, r26
    215c:	7b 1f       	adc	r23, r27
    215e:	09 c0       	rjmp	.+18     	; 0x2172 <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2160:	cf 01       	movw	r24, r30
    2162:	aa 27       	eor	r26, r26
    2164:	97 fd       	sbrc	r25, 7
    2166:	a0 95       	com	r26
    2168:	ba 2f       	mov	r27, r26
    216a:	48 1b       	sub	r20, r24
    216c:	59 0b       	sbc	r21, r25
    216e:	6a 0b       	sbc	r22, r26
    2170:	7b 0b       	sbc	r23, r27
    2172:	40 93 d7 03 	sts	0x03D7, r20
    2176:	50 93 d8 03 	sts	0x03D8, r21
    217a:	60 93 d9 03 	sts	0x03D9, r22
    217e:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    2182:	80 91 f7 03 	lds	r24, 0x03F7
    2186:	90 91 f8 03 	lds	r25, 0x03F8
    218a:	90 93 04 04 	sts	0x0404, r25
    218e:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    2192:	80 91 f9 03 	lds	r24, 0x03F9
    2196:	90 91 fa 03 	lds	r25, 0x03FA
    219a:	90 93 06 04 	sts	0x0406, r25
    219e:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    21a2:	80 91 3e 05 	lds	r24, 0x053E
    21a6:	88 23       	and	r24, r24
    21a8:	31 f0       	breq	.+12     	; 0x21b6 <handleMotorsWithNoController+0x14c>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    21aa:	85 e0       	ldi	r24, 0x05	; 5
    21ac:	94 e0       	ldi	r25, 0x04	; 4
    21ae:	63 e0       	ldi	r22, 0x03	; 3
    21b0:	74 e0       	ldi	r23, 0x04	; 4
    21b2:	0e 94 ae 03 	call	0x75c	; 0x75c <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    21b6:	40 91 05 04 	lds	r20, 0x0405
    21ba:	50 91 06 04 	lds	r21, 0x0406
    21be:	50 93 ea 03 	sts	0x03EA, r21
    21c2:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    21c6:	20 91 03 04 	lds	r18, 0x0403
    21ca:	30 91 04 04 	lds	r19, 0x0404
    21ce:	30 93 e8 03 	sts	0x03E8, r19
    21d2:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    21d6:	50 93 f6 03 	sts	0x03F6, r21
    21da:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    21de:	30 93 f4 03 	sts	0x03F4, r19
    21e2:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    21e6:	12 16       	cp	r1, r18
    21e8:	13 06       	cpc	r1, r19
    21ea:	2c f4       	brge	.+10     	; 0x21f6 <handleMotorsWithNoController+0x18c>
		OCR3A = (unsigned int)pwm_right;
    21ec:	30 93 99 00 	sts	0x0099, r19
    21f0:	20 93 98 00 	sts	0x0098, r18
    21f4:	14 c0       	rjmp	.+40     	; 0x221e <__stack+0x1f>
	} else if(pwm_right < 0) {
    21f6:	21 15       	cp	r18, r1
    21f8:	31 05       	cpc	r19, r1
    21fa:	49 f0       	breq	.+18     	; 0x220e <__stack+0xf>
		OCR3B = (unsigned int)(-pwm_right);
    21fc:	88 27       	eor	r24, r24
    21fe:	99 27       	eor	r25, r25
    2200:	82 1b       	sub	r24, r18
    2202:	93 0b       	sbc	r25, r19
    2204:	90 93 9b 00 	sts	0x009B, r25
    2208:	80 93 9a 00 	sts	0x009A, r24
    220c:	08 c0       	rjmp	.+16     	; 0x221e <__stack+0x1f>
	} else {
		OCR3A = 0;
    220e:	10 92 99 00 	sts	0x0099, r1
    2212:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2216:	10 92 9b 00 	sts	0x009B, r1
    221a:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    221e:	14 16       	cp	r1, r20
    2220:	15 06       	cpc	r1, r21
    2222:	2c f4       	brge	.+10     	; 0x222e <__stack+0x2f>
		OCR4A = (unsigned int)pwm_left;
    2224:	50 93 a9 00 	sts	0x00A9, r21
    2228:	40 93 a8 00 	sts	0x00A8, r20
    222c:	08 95       	ret
	} else if(pwm_left < 0) {
    222e:	41 15       	cp	r20, r1
    2230:	51 05       	cpc	r21, r1
    2232:	49 f0       	breq	.+18     	; 0x2246 <__stack+0x47>
		OCR4B =(unsigned int)( -pwm_left);
    2234:	88 27       	eor	r24, r24
    2236:	99 27       	eor	r25, r25
    2238:	84 1b       	sub	r24, r20
    223a:	95 0b       	sbc	r25, r21
    223c:	90 93 ab 00 	sts	0x00AB, r25
    2240:	80 93 aa 00 	sts	0x00AA, r24
    2244:	08 95       	ret
	} else {
		OCR4A = 0;
    2246:	10 92 a9 00 	sts	0x00A9, r1
    224a:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    224e:	10 92 ab 00 	sts	0x00AB, r1
    2252:	10 92 aa 00 	sts	0x00AA, r1
    2256:	08 95       	ret

00002258 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    2258:	80 91 f9 03 	lds	r24, 0x03F9
    225c:	90 91 fa 03 	lds	r25, 0x03FA
    2260:	90 93 06 04 	sts	0x0406, r25
    2264:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    2268:	80 91 f7 03 	lds	r24, 0x03F7
    226c:	90 91 f8 03 	lds	r25, 0x03F8
    2270:	90 93 04 04 	sts	0x0404, r25
    2274:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    2278:	80 91 3e 05 	lds	r24, 0x053E
    227c:	88 23       	and	r24, r24
    227e:	31 f0       	breq	.+12     	; 0x228c <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    2280:	85 e0       	ldi	r24, 0x05	; 5
    2282:	94 e0       	ldi	r25, 0x04	; 4
    2284:	63 e0       	ldi	r22, 0x03	; 3
    2286:	74 e0       	ldi	r23, 0x04	; 4
    2288:	0e 94 ae 03 	call	0x75c	; 0x75c <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    228c:	e0 91 05 04 	lds	r30, 0x0405
    2290:	f0 91 06 04 	lds	r31, 0x0406
    2294:	f0 93 ea 03 	sts	0x03EA, r31
    2298:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    229c:	80 91 03 04 	lds	r24, 0x0403
    22a0:	90 91 04 04 	lds	r25, 0x0404
    22a4:	90 93 e8 03 	sts	0x03E8, r25
    22a8:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    22ac:	80 91 07 02 	lds	r24, 0x0207
    22b0:	88 23       	and	r24, r24
    22b2:	09 f4       	brne	.+2      	; 0x22b6 <handleMotorsWithSpeedController+0x5e>
    22b4:	6e c0       	rjmp	.+220    	; 0x2392 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    22b6:	80 91 eb 03 	lds	r24, 0x03EB
    22ba:	90 91 ec 03 	lds	r25, 0x03EC
    22be:	96 95       	lsr	r25
    22c0:	87 95       	ror	r24
    22c2:	96 95       	lsr	r25
    22c4:	87 95       	ror	r24
    22c6:	90 93 f0 03 	sts	0x03F0, r25
    22ca:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    22ce:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    22d2:	10 92 ec 03 	sts	0x03EC, r1
    22d6:	10 92 eb 03 	sts	0x03EB, r1
    22da:	bc 01       	movw	r22, r24
    22dc:	83 e0       	ldi	r24, 0x03	; 3
    22de:	75 95       	asr	r23
    22e0:	67 95       	ror	r22
    22e2:	8a 95       	dec	r24
    22e4:	e1 f7       	brne	.-8      	; 0x22de <handleMotorsWithSpeedController+0x86>
    22e6:	20 91 db 03 	lds	r18, 0x03DB
    22ea:	30 91 dc 03 	lds	r19, 0x03DC
    22ee:	40 91 dd 03 	lds	r20, 0x03DD
    22f2:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    22f6:	f7 fd       	sbrc	r31, 7
    22f8:	0a c0       	rjmp	.+20     	; 0x230e <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    22fa:	cb 01       	movw	r24, r22
    22fc:	aa 27       	eor	r26, r26
    22fe:	97 fd       	sbrc	r25, 7
    2300:	a0 95       	com	r26
    2302:	ba 2f       	mov	r27, r26
    2304:	28 0f       	add	r18, r24
    2306:	39 1f       	adc	r19, r25
    2308:	4a 1f       	adc	r20, r26
    230a:	5b 1f       	adc	r21, r27
    230c:	09 c0       	rjmp	.+18     	; 0x2320 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    230e:	cb 01       	movw	r24, r22
    2310:	aa 27       	eor	r26, r26
    2312:	97 fd       	sbrc	r25, 7
    2314:	a0 95       	com	r26
    2316:	ba 2f       	mov	r27, r26
    2318:	28 1b       	sub	r18, r24
    231a:	39 0b       	sbc	r19, r25
    231c:	4a 0b       	sbc	r20, r26
    231e:	5b 0b       	sbc	r21, r27
    2320:	20 93 db 03 	sts	0x03DB, r18
    2324:	30 93 dc 03 	sts	0x03DC, r19
    2328:	40 93 dd 03 	sts	0x03DD, r20
    232c:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    2330:	80 91 16 02 	lds	r24, 0x0216
    2334:	81 30       	cpi	r24, 0x01	; 1
    2336:	29 f4       	brne	.+10     	; 0x2342 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    2338:	85 e0       	ldi	r24, 0x05	; 5
    233a:	94 e0       	ldi	r25, 0x04	; 4
    233c:	0e 94 09 1a 	call	0x3412	; 0x3412 <start_horizontal_speed_control_left>
    2340:	04 c0       	rjmp	.+8      	; 0x234a <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    2342:	85 e0       	ldi	r24, 0x05	; 5
    2344:	94 e0       	ldi	r25, 0x04	; 4
    2346:	0e 94 01 17 	call	0x2e02	; 0x2e02 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    234a:	20 91 05 04 	lds	r18, 0x0405
    234e:	30 91 06 04 	lds	r19, 0x0406
    2352:	30 93 f6 03 	sts	0x03F6, r19
    2356:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    235a:	12 16       	cp	r1, r18
    235c:	13 06       	cpc	r1, r19
    235e:	2c f4       	brge	.+10     	; 0x236a <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    2360:	30 93 a9 00 	sts	0x00A9, r19
    2364:	20 93 a8 00 	sts	0x00A8, r18
    2368:	14 c0       	rjmp	.+40     	; 0x2392 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    236a:	21 15       	cp	r18, r1
    236c:	31 05       	cpc	r19, r1
    236e:	49 f0       	breq	.+18     	; 0x2382 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    2370:	88 27       	eor	r24, r24
    2372:	99 27       	eor	r25, r25
    2374:	82 1b       	sub	r24, r18
    2376:	93 0b       	sbc	r25, r19
    2378:	90 93 ab 00 	sts	0x00AB, r25
    237c:	80 93 aa 00 	sts	0x00AA, r24
    2380:	08 c0       	rjmp	.+16     	; 0x2392 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    2382:	10 92 a9 00 	sts	0x00A9, r1
    2386:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    238a:	10 92 ab 00 	sts	0x00AB, r1
    238e:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    2392:	80 91 08 02 	lds	r24, 0x0208
    2396:	88 23       	and	r24, r24
    2398:	09 f4       	brne	.+2      	; 0x239c <handleMotorsWithSpeedController+0x144>
    239a:	72 c0       	rjmp	.+228    	; 0x2480 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    239c:	80 91 ed 03 	lds	r24, 0x03ED
    23a0:	90 91 ee 03 	lds	r25, 0x03EE
    23a4:	96 95       	lsr	r25
    23a6:	87 95       	ror	r24
    23a8:	96 95       	lsr	r25
    23aa:	87 95       	ror	r24
    23ac:	90 93 f2 03 	sts	0x03F2, r25
    23b0:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    23b4:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    23b8:	10 92 ee 03 	sts	0x03EE, r1
    23bc:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    23c0:	20 91 e7 03 	lds	r18, 0x03E7
    23c4:	30 91 e8 03 	lds	r19, 0x03E8
    23c8:	fc 01       	movw	r30, r24
    23ca:	a3 e0       	ldi	r26, 0x03	; 3
    23cc:	f5 95       	asr	r31
    23ce:	e7 95       	ror	r30
    23d0:	aa 95       	dec	r26
    23d2:	e1 f7       	brne	.-8      	; 0x23cc <handleMotorsWithSpeedController+0x174>
    23d4:	40 91 d7 03 	lds	r20, 0x03D7
    23d8:	50 91 d8 03 	lds	r21, 0x03D8
    23dc:	60 91 d9 03 	lds	r22, 0x03D9
    23e0:	70 91 da 03 	lds	r23, 0x03DA
    23e4:	37 fd       	sbrc	r19, 7
    23e6:	0a c0       	rjmp	.+20     	; 0x23fc <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    23e8:	cf 01       	movw	r24, r30
    23ea:	aa 27       	eor	r26, r26
    23ec:	97 fd       	sbrc	r25, 7
    23ee:	a0 95       	com	r26
    23f0:	ba 2f       	mov	r27, r26
    23f2:	48 0f       	add	r20, r24
    23f4:	59 1f       	adc	r21, r25
    23f6:	6a 1f       	adc	r22, r26
    23f8:	7b 1f       	adc	r23, r27
    23fa:	09 c0       	rjmp	.+18     	; 0x240e <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    23fc:	cf 01       	movw	r24, r30
    23fe:	aa 27       	eor	r26, r26
    2400:	97 fd       	sbrc	r25, 7
    2402:	a0 95       	com	r26
    2404:	ba 2f       	mov	r27, r26
    2406:	48 1b       	sub	r20, r24
    2408:	59 0b       	sbc	r21, r25
    240a:	6a 0b       	sbc	r22, r26
    240c:	7b 0b       	sbc	r23, r27
    240e:	40 93 d7 03 	sts	0x03D7, r20
    2412:	50 93 d8 03 	sts	0x03D8, r21
    2416:	60 93 d9 03 	sts	0x03D9, r22
    241a:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    241e:	80 91 16 02 	lds	r24, 0x0216
    2422:	81 30       	cpi	r24, 0x01	; 1
    2424:	29 f4       	brne	.+10     	; 0x2430 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    2426:	83 e0       	ldi	r24, 0x03	; 3
    2428:	94 e0       	ldi	r25, 0x04	; 4
    242a:	0e 94 37 19 	call	0x326e	; 0x326e <start_horizontal_speed_control_right>
    242e:	04 c0       	rjmp	.+8      	; 0x2438 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    2430:	83 e0       	ldi	r24, 0x03	; 3
    2432:	94 e0       	ldi	r25, 0x04	; 4
    2434:	0e 94 1c 18 	call	0x3038	; 0x3038 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    2438:	20 91 03 04 	lds	r18, 0x0403
    243c:	30 91 04 04 	lds	r19, 0x0404
    2440:	30 93 f4 03 	sts	0x03F4, r19
    2444:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    2448:	12 16       	cp	r1, r18
    244a:	13 06       	cpc	r1, r19
    244c:	2c f4       	brge	.+10     	; 0x2458 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    244e:	30 93 99 00 	sts	0x0099, r19
    2452:	20 93 98 00 	sts	0x0098, r18
    2456:	08 95       	ret
		} else if(pwm_right < 0) {
    2458:	21 15       	cp	r18, r1
    245a:	31 05       	cpc	r19, r1
    245c:	49 f0       	breq	.+18     	; 0x2470 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    245e:	88 27       	eor	r24, r24
    2460:	99 27       	eor	r25, r25
    2462:	82 1b       	sub	r24, r18
    2464:	93 0b       	sbc	r25, r19
    2466:	90 93 9b 00 	sts	0x009B, r25
    246a:	80 93 9a 00 	sts	0x009A, r24
    246e:	08 95       	ret
		} else {
			OCR3A = 0;
    2470:	10 92 99 00 	sts	0x0099, r1
    2474:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    2478:	10 92 9b 00 	sts	0x009B, r1
    247c:	10 92 9a 00 	sts	0x009A, r1
    2480:	08 95       	ret

00002482 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    2482:	85 b7       	in	r24, 0x35	; 53
    2484:	80 61       	ori	r24, 0x10	; 16
    2486:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    2488:	9f ef       	ldi	r25, 0xFF	; 255
    248a:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    248c:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    248e:	87 ef       	ldi	r24, 0xF7	; 247
    2490:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    2492:	80 ee       	ldi	r24, 0xE0	; 224
    2494:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    2496:	80 ef       	ldi	r24, 0xF0	; 240
    2498:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    249a:	80 eb       	ldi	r24, 0xB0	; 176
    249c:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    249e:	8c ef       	ldi	r24, 0xFC	; 252
    24a0:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    24a2:	83 e0       	ldi	r24, 0x03	; 3
    24a4:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    24a6:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24a8:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    24aa:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    24ac:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    24ae:	90 91 3d 05 	lds	r25, 0x053D
    24b2:	99 23       	and	r25, r25
    24b4:	11 f0       	breq	.+4      	; 0x24ba <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24b6:	91 30       	cpi	r25, 0x01	; 1
    24b8:	11 f4       	brne	.+4      	; 0x24be <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    24ba:	14 ba       	out	0x14, r1	; 20
    24bc:	04 c0       	rjmp	.+8      	; 0x24c6 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    24be:	92 30       	cpi	r25, 0x02	; 2
    24c0:	11 f4       	brne	.+4      	; 0x24c6 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    24c2:	88 e0       	ldi	r24, 0x08	; 8
    24c4:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    24c6:	8f ef       	ldi	r24, 0xFF	; 255
    24c8:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24cc:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    24d0:	8f e0       	ldi	r24, 0x0F	; 15
    24d2:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    24d6:	99 23       	and	r25, r25
    24d8:	29 f4       	brne	.+10     	; 0x24e4 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    24da:	80 91 05 01 	lds	r24, 0x0105
    24de:	10 92 05 01 	sts	0x0105, r1
    24e2:	06 c0       	rjmp	.+12     	; 0x24f0 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24e4:	91 30       	cpi	r25, 0x01	; 1
    24e6:	11 f0       	breq	.+4      	; 0x24ec <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    24e8:	92 30       	cpi	r25, 0x02	; 2
    24ea:	11 f4       	brne	.+4      	; 0x24f0 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    24ec:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    24f0:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    24f4:	8f ef       	ldi	r24, 0xFF	; 255
    24f6:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    24fa:	99 23       	and	r25, r25
    24fc:	11 f0       	breq	.+4      	; 0x2502 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    24fe:	91 30       	cpi	r25, 0x01	; 1
    2500:	19 f4       	brne	.+6      	; 0x2508 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2502:	10 92 0b 01 	sts	0x010B, r1
    2506:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2508:	92 30       	cpi	r25, 0x02	; 2
    250a:	19 f4       	brne	.+6      	; 0x2512 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    250c:	87 ef       	ldi	r24, 0xF7	; 247
    250e:	80 93 0b 01 	sts	0x010B, r24
    2512:	08 95       	ret

00002514 <computeAngle>:

	}

}

void computeAngle() {
    2514:	ef 92       	push	r14
    2516:	ff 92       	push	r15
    2518:	0f 93       	push	r16
    251a:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    251c:	80 91 1f 05 	lds	r24, 0x051F
    2520:	90 91 20 05 	lds	r25, 0x0520
    2524:	97 ff       	sbrs	r25, 7
    2526:	03 c0       	rjmp	.+6      	; 0x252e <computeAngle+0x1a>
    2528:	90 95       	com	r25
    252a:	81 95       	neg	r24
    252c:	9f 4f       	sbci	r25, 0xFF	; 255
    252e:	40 97       	sbiw	r24, 0x10	; 16
    2530:	20 f4       	brcc	.+8      	; 0x253a <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2532:	81 e0       	ldi	r24, 0x01	; 1
    2534:	80 93 15 02 	sts	0x0215, r24
    2538:	02 c0       	rjmp	.+4      	; 0x253e <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    253a:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    253e:	80 91 14 02 	lds	r24, 0x0214
    2542:	90 91 15 02 	lds	r25, 0x0215
    2546:	89 17       	cp	r24, r25
    2548:	61 f4       	brne	.+24     	; 0x2562 <computeAngle+0x4e>
		timesInSamePos++;
    254a:	80 91 2f 05 	lds	r24, 0x052F
    254e:	8f 5f       	subi	r24, 0xFF	; 255
    2550:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    2554:	85 30       	cpi	r24, 0x05	; 5
    2556:	38 f0       	brcs	.+14     	; 0x2566 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    2558:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    255c:	90 93 16 02 	sts	0x0216, r25
    2560:	02 c0       	rjmp	.+4      	; 0x2566 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    2562:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    2566:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    256a:	60 91 1b 05 	lds	r22, 0x051B
    256e:	70 91 1c 05 	lds	r23, 0x051C
    2572:	88 27       	eor	r24, r24
    2574:	77 fd       	sbrc	r23, 7
    2576:	80 95       	com	r24
    2578:	98 2f       	mov	r25, r24
    257a:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__floatsisf>
    257e:	7b 01       	movw	r14, r22
    2580:	8c 01       	movw	r16, r24
    2582:	60 91 1d 05 	lds	r22, 0x051D
    2586:	70 91 1e 05 	lds	r23, 0x051E
    258a:	88 27       	eor	r24, r24
    258c:	77 fd       	sbrc	r23, 7
    258e:	80 95       	com	r24
    2590:	98 2f       	mov	r25, r24
    2592:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__floatsisf>
    2596:	9b 01       	movw	r18, r22
    2598:	ac 01       	movw	r20, r24
    259a:	c8 01       	movw	r24, r16
    259c:	b7 01       	movw	r22, r14
    259e:	0e 94 a4 21 	call	0x4348	; 0x4348 <atan2>
    25a2:	21 ee       	ldi	r18, 0xE1	; 225
    25a4:	3e e2       	ldi	r19, 0x2E	; 46
    25a6:	45 e6       	ldi	r20, 0x65	; 101
    25a8:	52 e4       	ldi	r21, 0x42	; 66
    25aa:	0e 94 65 1d 	call	0x3aca	; 0x3aca <__mulsf3>
    25ae:	0e 94 bd 1e 	call	0x3d7a	; 0x3d7a <__fixsfsi>
    25b2:	cb 01       	movw	r24, r22
    25b4:	70 93 2e 05 	sts	0x052E, r23
    25b8:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    25bc:	77 ff       	sbrs	r23, 7
    25be:	06 c0       	rjmp	.+12     	; 0x25cc <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    25c0:	88 59       	subi	r24, 0x98	; 152
    25c2:	9e 4f       	sbci	r25, 0xFE	; 254
    25c4:	90 93 2e 05 	sts	0x052E, r25
    25c8:	80 93 2d 05 	sts	0x052D, r24
	}

}
    25cc:	1f 91       	pop	r17
    25ce:	0f 91       	pop	r16
    25d0:	ff 90       	pop	r15
    25d2:	ef 90       	pop	r14
    25d4:	08 95       	ret

000025d6 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    25d6:	80 91 1a 05 	lds	r24, 0x051A
    25da:	88 23       	and	r24, r24
    25dc:	09 f0       	breq	.+2      	; 0x25e0 <readAccelXYZ_2+0xa>
    25de:	70 c0       	rjmp	.+224    	; 0x26c0 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    25e0:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    25e4:	80 93 32 05 	sts	0x0532, r24
    25e8:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    25ec:	80 93 33 05 	sts	0x0533, r24
    25f0:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    25f4:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    25f8:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_readNak>
    25fc:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    2600:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2604:	80 91 6e 05 	lds	r24, 0x056E
    2608:	40 91 33 05 	lds	r20, 0x0533
    260c:	70 91 32 05 	lds	r23, 0x0532
    2610:	50 91 35 05 	lds	r21, 0x0535
    2614:	60 91 34 05 	lds	r22, 0x0534
    2618:	88 23       	and	r24, r24
    261a:	19 f1       	breq	.+70     	; 0x2662 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    261c:	80 91 31 05 	lds	r24, 0x0531
    2620:	99 27       	eor	r25, r25
    2622:	87 fd       	sbrc	r24, 7
    2624:	90 95       	com	r25
    2626:	98 2f       	mov	r25, r24
    2628:	88 27       	eor	r24, r24
    262a:	20 91 30 05 	lds	r18, 0x0530
    262e:	33 27       	eor	r19, r19
    2630:	27 fd       	sbrc	r18, 7
    2632:	30 95       	com	r19
    2634:	82 2b       	or	r24, r18
    2636:	93 2b       	or	r25, r19
    2638:	90 93 1c 05 	sts	0x051C, r25
    263c:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2640:	84 2f       	mov	r24, r20
    2642:	99 27       	eor	r25, r25
    2644:	87 fd       	sbrc	r24, 7
    2646:	90 95       	com	r25
    2648:	98 2f       	mov	r25, r24
    264a:	88 27       	eor	r24, r24
    264c:	27 2f       	mov	r18, r23
    264e:	33 27       	eor	r19, r19
    2650:	27 fd       	sbrc	r18, 7
    2652:	30 95       	com	r19
    2654:	82 2b       	or	r24, r18
    2656:	93 2b       	or	r25, r19
    2658:	90 93 1e 05 	sts	0x051E, r25
    265c:	80 93 1d 05 	sts	0x051D, r24
    2660:	6d c0       	rjmp	.+218    	; 0x273c <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2662:	20 91 31 05 	lds	r18, 0x0531
    2666:	33 27       	eor	r19, r19
    2668:	27 fd       	sbrc	r18, 7
    266a:	30 95       	com	r19
    266c:	32 2f       	mov	r19, r18
    266e:	22 27       	eor	r18, r18
    2670:	80 91 30 05 	lds	r24, 0x0530
    2674:	99 27       	eor	r25, r25
    2676:	87 fd       	sbrc	r24, 7
    2678:	90 95       	com	r25
    267a:	28 2b       	or	r18, r24
    267c:	39 2b       	or	r19, r25
    267e:	80 91 21 05 	lds	r24, 0x0521
    2682:	90 91 22 05 	lds	r25, 0x0522
    2686:	28 1b       	sub	r18, r24
    2688:	39 0b       	sbc	r19, r25
    268a:	30 93 1c 05 	sts	0x051C, r19
    268e:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2692:	84 2f       	mov	r24, r20
    2694:	99 27       	eor	r25, r25
    2696:	87 fd       	sbrc	r24, 7
    2698:	90 95       	com	r25
    269a:	98 2f       	mov	r25, r24
    269c:	88 27       	eor	r24, r24
    269e:	27 2f       	mov	r18, r23
    26a0:	33 27       	eor	r19, r19
    26a2:	27 fd       	sbrc	r18, 7
    26a4:	30 95       	com	r19
    26a6:	82 2b       	or	r24, r18
    26a8:	93 2b       	or	r25, r19
    26aa:	20 91 23 05 	lds	r18, 0x0523
    26ae:	30 91 24 05 	lds	r19, 0x0524
    26b2:	82 1b       	sub	r24, r18
    26b4:	93 0b       	sbc	r25, r19
    26b6:	90 93 1e 05 	sts	0x051E, r25
    26ba:	80 93 1d 05 	sts	0x051D, r24
    26be:	7a c0       	rjmp	.+244    	; 0x27b4 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    26c0:	81 30       	cpi	r24, 0x01	; 1
    26c2:	09 f0       	breq	.+2      	; 0x26c6 <readAccelXYZ_2+0xf0>
    26c4:	8e c0       	rjmp	.+284    	; 0x27e2 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    26c6:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    26ca:	80 93 33 05 	sts	0x0533, r24
    26ce:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    26d2:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    26d6:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_readNak>
    26da:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    26de:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    26e2:	80 91 6e 05 	lds	r24, 0x056E
    26e6:	40 91 33 05 	lds	r20, 0x0533
    26ea:	50 91 35 05 	lds	r21, 0x0535
    26ee:	60 91 34 05 	lds	r22, 0x0534
    26f2:	88 23       	and	r24, r24
    26f4:	81 f1       	breq	.+96     	; 0x2756 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    26f6:	80 91 31 05 	lds	r24, 0x0531
    26fa:	99 27       	eor	r25, r25
    26fc:	87 fd       	sbrc	r24, 7
    26fe:	90 95       	com	r25
    2700:	98 2f       	mov	r25, r24
    2702:	88 27       	eor	r24, r24
    2704:	20 91 30 05 	lds	r18, 0x0530
    2708:	33 27       	eor	r19, r19
    270a:	27 fd       	sbrc	r18, 7
    270c:	30 95       	com	r19
    270e:	82 2b       	or	r24, r18
    2710:	93 2b       	or	r25, r19
    2712:	90 93 1c 05 	sts	0x051C, r25
    2716:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    271a:	24 2f       	mov	r18, r20
    271c:	33 27       	eor	r19, r19
    271e:	27 fd       	sbrc	r18, 7
    2720:	30 95       	com	r19
    2722:	32 2f       	mov	r19, r18
    2724:	22 27       	eor	r18, r18
    2726:	80 91 32 05 	lds	r24, 0x0532
    272a:	99 27       	eor	r25, r25
    272c:	87 fd       	sbrc	r24, 7
    272e:	90 95       	com	r25
    2730:	28 2b       	or	r18, r24
    2732:	39 2b       	or	r19, r25
    2734:	30 93 1e 05 	sts	0x051E, r19
    2738:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    273c:	85 2f       	mov	r24, r21
    273e:	99 27       	eor	r25, r25
    2740:	87 fd       	sbrc	r24, 7
    2742:	90 95       	com	r25
    2744:	98 2f       	mov	r25, r24
    2746:	88 27       	eor	r24, r24
    2748:	26 2f       	mov	r18, r22
    274a:	33 27       	eor	r19, r19
    274c:	27 fd       	sbrc	r18, 7
    274e:	30 95       	com	r19
    2750:	82 2b       	or	r24, r18
    2752:	93 2b       	or	r25, r19
    2754:	41 c0       	rjmp	.+130    	; 0x27d8 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2756:	20 91 31 05 	lds	r18, 0x0531
    275a:	33 27       	eor	r19, r19
    275c:	27 fd       	sbrc	r18, 7
    275e:	30 95       	com	r19
    2760:	32 2f       	mov	r19, r18
    2762:	22 27       	eor	r18, r18
    2764:	80 91 30 05 	lds	r24, 0x0530
    2768:	99 27       	eor	r25, r25
    276a:	87 fd       	sbrc	r24, 7
    276c:	90 95       	com	r25
    276e:	28 2b       	or	r18, r24
    2770:	39 2b       	or	r19, r25
    2772:	80 91 21 05 	lds	r24, 0x0521
    2776:	90 91 22 05 	lds	r25, 0x0522
    277a:	28 1b       	sub	r18, r24
    277c:	39 0b       	sbc	r19, r25
    277e:	30 93 1c 05 	sts	0x051C, r19
    2782:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2786:	24 2f       	mov	r18, r20
    2788:	33 27       	eor	r19, r19
    278a:	27 fd       	sbrc	r18, 7
    278c:	30 95       	com	r19
    278e:	32 2f       	mov	r19, r18
    2790:	22 27       	eor	r18, r18
    2792:	80 91 32 05 	lds	r24, 0x0532
    2796:	99 27       	eor	r25, r25
    2798:	87 fd       	sbrc	r24, 7
    279a:	90 95       	com	r25
    279c:	28 2b       	or	r18, r24
    279e:	39 2b       	or	r19, r25
    27a0:	80 91 23 05 	lds	r24, 0x0523
    27a4:	90 91 24 05 	lds	r25, 0x0524
    27a8:	28 1b       	sub	r18, r24
    27aa:	39 0b       	sbc	r19, r25
    27ac:	30 93 1e 05 	sts	0x051E, r19
    27b0:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    27b4:	85 2f       	mov	r24, r21
    27b6:	99 27       	eor	r25, r25
    27b8:	87 fd       	sbrc	r24, 7
    27ba:	90 95       	com	r25
    27bc:	98 2f       	mov	r25, r24
    27be:	88 27       	eor	r24, r24
    27c0:	26 2f       	mov	r18, r22
    27c2:	33 27       	eor	r19, r19
    27c4:	27 fd       	sbrc	r18, 7
    27c6:	30 95       	com	r19
    27c8:	82 2b       	or	r24, r18
    27ca:	93 2b       	or	r25, r19
    27cc:	20 91 25 05 	lds	r18, 0x0525
    27d0:	30 91 26 05 	lds	r19, 0x0526
    27d4:	82 1b       	sub	r24, r18
    27d6:	93 0b       	sbc	r25, r19
    27d8:	90 93 20 05 	sts	0x0520, r25
    27dc:	80 93 1f 05 	sts	0x051F, r24
    27e0:	08 95       	ret
		}

	} else {

		accX = 0;
    27e2:	10 92 1c 05 	sts	0x051C, r1
    27e6:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    27ea:	10 92 1e 05 	sts	0x051E, r1
    27ee:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    27f2:	10 92 20 05 	sts	0x0520, r1
    27f6:	10 92 1f 05 	sts	0x051F, r1
    27fa:	08 95       	ret

000027fc <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    27fc:	80 91 13 02 	lds	r24, 0x0213
    2800:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2804:	88 23       	and	r24, r24
    2806:	e1 f4       	brne	.+56     	; 0x2840 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2808:	8d e2       	ldi	r24, 0x2D	; 45
    280a:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_write(0x08);	// measurement mode
    280e:	88 e0       	ldi	r24, 0x08	; 8
    2810:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2814:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2818:	80 91 13 02 	lds	r24, 0x0213
    281c:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2820:	88 23       	and	r24, r24
    2822:	71 f4       	brne	.+28     	; 0x2840 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2824:	81 e3       	ldi	r24, 0x31	; 49
    2826:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    282a:	80 e0       	ldi	r24, 0x00	; 0
    282c:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2830:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2834:	80 91 13 02 	lds	r24, 0x0213
    2838:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    283c:	88 23       	and	r24, r24
    283e:	21 f0       	breq	.+8      	; 0x2848 <initADXL345+0x4c>
        i2c_stop();
    2840:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>
    2844:	81 e0       	ldi	r24, 0x01	; 1
    2846:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    2848:	8c e2       	ldi	r24, 0x2C	; 44
    284a:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    284e:	89 e0       	ldi	r24, 0x09	; 9
    2850:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2854:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>
    2858:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    285a:	08 95       	ret

0000285c <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    285c:	80 91 13 02 	lds	r24, 0x0213
    2860:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2864:	88 23       	and	r24, r24
    2866:	21 f0       	breq	.+8      	; 0x2870 <initMMA7455L+0x14>
        i2c_stop();
    2868:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>
    286c:	81 e0       	ldi	r24, 0x01	; 1
    286e:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2870:	86 e1       	ldi	r24, 0x16	; 22
    2872:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    2876:	85 e4       	ldi	r24, 0x45	; 69
    2878:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    287c:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>
    2880:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    2882:	08 95       	ret

00002884 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2884:	80 91 1a 05 	lds	r24, 0x051A
    2888:	88 23       	and	r24, r24
    288a:	a9 f4       	brne	.+42     	; 0x28b6 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    288c:	80 91 13 02 	lds	r24, 0x0213
    2890:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2894:	80 e0       	ldi	r24, 0x00	; 0
    2896:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    289a:	80 91 13 02 	lds	r24, 0x0213
    289e:	8f 5f       	subi	r24, 0xFF	; 255
    28a0:	0e 94 99 1b 	call	0x3732	; 0x3732 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28a4:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    28a8:	80 93 30 05 	sts	0x0530, r24
    28ac:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    28b0:	80 93 31 05 	sts	0x0531, r24
    28b4:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    28b6:	81 30       	cpi	r24, 0x01	; 1
    28b8:	c9 f4       	brne	.+50     	; 0x28ec <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    28ba:	80 91 13 02 	lds	r24, 0x0213
    28be:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    28c2:	82 e3       	ldi	r24, 0x32	; 50
    28c4:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28c8:	80 91 13 02 	lds	r24, 0x0213
    28cc:	8f 5f       	subi	r24, 0xFF	; 255
    28ce:	0e 94 99 1b 	call	0x3732	; 0x3732 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28d2:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    28d6:	80 93 30 05 	sts	0x0530, r24
    28da:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    28de:	80 93 31 05 	sts	0x0531, r24
    28e2:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    28e6:	80 93 32 05 	sts	0x0532, r24
    28ea:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    28ec:	10 92 1c 05 	sts	0x051C, r1
    28f0:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    28f4:	10 92 1e 05 	sts	0x051E, r1
    28f8:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    28fc:	10 92 20 05 	sts	0x0520, r1
    2900:	10 92 1f 05 	sts	0x051F, r1
    2904:	08 95       	ret

00002906 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2906:	ef 92       	push	r14
    2908:	ff 92       	push	r15
    290a:	0f 93       	push	r16
    290c:	1f 93       	push	r17
    290e:	df 93       	push	r29
    2910:	cf 93       	push	r28
    2912:	00 d0       	rcall	.+0      	; 0x2914 <readAccelXYZ+0xe>
    2914:	00 d0       	rcall	.+0      	; 0x2916 <readAccelXYZ+0x10>
    2916:	cd b7       	in	r28, 0x3d	; 61
    2918:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    291a:	80 91 1a 05 	lds	r24, 0x051A
    291e:	88 23       	and	r24, r24
    2920:	71 f5       	brne	.+92     	; 0x297e <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2922:	80 91 13 02 	lds	r24, 0x0213
    2926:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    292a:	80 e0       	ldi	r24, 0x00	; 0
    292c:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2930:	80 91 13 02 	lds	r24, 0x0213
    2934:	8f 5f       	subi	r24, 0xFF	; 255
    2936:	0e 94 99 1b 	call	0x3732	; 0x3732 <i2c_rep_start>
    293a:	8e 01       	movw	r16, r28
    293c:	0f 5f       	subi	r16, 0xFF	; 255
    293e:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2940:	96 e0       	ldi	r25, 0x06	; 6
    2942:	e9 2e       	mov	r14, r25
    2944:	f1 2c       	mov	r15, r1
    2946:	ec 0e       	add	r14, r28
    2948:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    294a:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    294e:	f8 01       	movw	r30, r16
    2950:	81 93       	st	Z+, r24
    2952:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2954:	ee 15       	cp	r30, r14
    2956:	ff 05       	cpc	r31, r15
    2958:	c1 f7       	brne	.-16     	; 0x294a <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    295a:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_readNak>
    295e:	18 2f       	mov	r17, r24
    2960:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2962:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2966:	80 91 6e 05 	lds	r24, 0x056E
    296a:	9a 81       	ldd	r25, Y+2	; 0x02
    296c:	29 81       	ldd	r18, Y+1	; 0x01
    296e:	4c 81       	ldd	r20, Y+4	; 0x04
    2970:	5b 81       	ldd	r21, Y+3	; 0x03
    2972:	61 2f       	mov	r22, r17
    2974:	77 27       	eor	r23, r23
    2976:	67 fd       	sbrc	r22, 7
    2978:	70 95       	com	r23
    297a:	ed 81       	ldd	r30, Y+5	; 0x05
    297c:	30 c0       	rjmp	.+96     	; 0x29de <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    297e:	81 30       	cpi	r24, 0x01	; 1
    2980:	09 f0       	breq	.+2      	; 0x2984 <readAccelXYZ+0x7e>
    2982:	95 c0       	rjmp	.+298    	; 0x2aae <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2984:	80 91 13 02 	lds	r24, 0x0213
    2988:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    298c:	82 e3       	ldi	r24, 0x32	; 50
    298e:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2992:	80 91 13 02 	lds	r24, 0x0213
    2996:	8f 5f       	subi	r24, 0xFF	; 255
    2998:	0e 94 99 1b 	call	0x3732	; 0x3732 <i2c_rep_start>
    299c:	8e 01       	movw	r16, r28
    299e:	0f 5f       	subi	r16, 0xFF	; 255
    29a0:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29a2:	86 e0       	ldi	r24, 0x06	; 6
    29a4:	e8 2e       	mov	r14, r24
    29a6:	f1 2c       	mov	r15, r1
    29a8:	ec 0e       	add	r14, r28
    29aa:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29ac:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    29b0:	f8 01       	movw	r30, r16
    29b2:	81 93       	st	Z+, r24
    29b4:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29b6:	ee 15       	cp	r30, r14
    29b8:	ff 05       	cpc	r31, r15
    29ba:	c1 f7       	brne	.-16     	; 0x29ac <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29bc:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_readNak>
    29c0:	18 2f       	mov	r17, r24
    29c2:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29c4:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29c8:	80 91 6e 05 	lds	r24, 0x056E
    29cc:	9a 81       	ldd	r25, Y+2	; 0x02
    29ce:	29 81       	ldd	r18, Y+1	; 0x01
    29d0:	4c 81       	ldd	r20, Y+4	; 0x04
    29d2:	5b 81       	ldd	r21, Y+3	; 0x03
    29d4:	ed 81       	ldd	r30, Y+5	; 0x05
    29d6:	61 2f       	mov	r22, r17
    29d8:	77 27       	eor	r23, r23
    29da:	67 fd       	sbrc	r22, 7
    29dc:	70 95       	com	r23
    29de:	88 23       	and	r24, r24
    29e0:	41 f1       	breq	.+80     	; 0x2a32 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    29e2:	89 2f       	mov	r24, r25
    29e4:	99 27       	eor	r25, r25
    29e6:	87 fd       	sbrc	r24, 7
    29e8:	90 95       	com	r25
    29ea:	98 2f       	mov	r25, r24
    29ec:	88 27       	eor	r24, r24
    29ee:	33 27       	eor	r19, r19
    29f0:	27 fd       	sbrc	r18, 7
    29f2:	30 95       	com	r19
    29f4:	82 2b       	or	r24, r18
    29f6:	93 2b       	or	r25, r19
    29f8:	90 93 1c 05 	sts	0x051C, r25
    29fc:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a00:	84 2f       	mov	r24, r20
    2a02:	99 27       	eor	r25, r25
    2a04:	87 fd       	sbrc	r24, 7
    2a06:	90 95       	com	r25
    2a08:	98 2f       	mov	r25, r24
    2a0a:	88 27       	eor	r24, r24
    2a0c:	25 2f       	mov	r18, r21
    2a0e:	33 27       	eor	r19, r19
    2a10:	27 fd       	sbrc	r18, 7
    2a12:	30 95       	com	r19
    2a14:	82 2b       	or	r24, r18
    2a16:	93 2b       	or	r25, r19
    2a18:	90 93 1e 05 	sts	0x051E, r25
    2a1c:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a20:	96 2f       	mov	r25, r22
    2a22:	88 27       	eor	r24, r24
    2a24:	2e 2f       	mov	r18, r30
    2a26:	33 27       	eor	r19, r19
    2a28:	27 fd       	sbrc	r18, 7
    2a2a:	30 95       	com	r19
    2a2c:	82 2b       	or	r24, r18
    2a2e:	93 2b       	or	r25, r19
    2a30:	39 c0       	rjmp	.+114    	; 0x2aa4 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2a32:	89 2f       	mov	r24, r25
    2a34:	99 27       	eor	r25, r25
    2a36:	87 fd       	sbrc	r24, 7
    2a38:	90 95       	com	r25
    2a3a:	98 2f       	mov	r25, r24
    2a3c:	88 27       	eor	r24, r24
    2a3e:	33 27       	eor	r19, r19
    2a40:	27 fd       	sbrc	r18, 7
    2a42:	30 95       	com	r19
    2a44:	82 2b       	or	r24, r18
    2a46:	93 2b       	or	r25, r19
    2a48:	20 91 21 05 	lds	r18, 0x0521
    2a4c:	30 91 22 05 	lds	r19, 0x0522
    2a50:	82 1b       	sub	r24, r18
    2a52:	93 0b       	sbc	r25, r19
    2a54:	90 93 1c 05 	sts	0x051C, r25
    2a58:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2a5c:	84 2f       	mov	r24, r20
    2a5e:	99 27       	eor	r25, r25
    2a60:	87 fd       	sbrc	r24, 7
    2a62:	90 95       	com	r25
    2a64:	98 2f       	mov	r25, r24
    2a66:	88 27       	eor	r24, r24
    2a68:	25 2f       	mov	r18, r21
    2a6a:	33 27       	eor	r19, r19
    2a6c:	27 fd       	sbrc	r18, 7
    2a6e:	30 95       	com	r19
    2a70:	82 2b       	or	r24, r18
    2a72:	93 2b       	or	r25, r19
    2a74:	20 91 23 05 	lds	r18, 0x0523
    2a78:	30 91 24 05 	lds	r19, 0x0524
    2a7c:	82 1b       	sub	r24, r18
    2a7e:	93 0b       	sbc	r25, r19
    2a80:	90 93 1e 05 	sts	0x051E, r25
    2a84:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2a88:	96 2f       	mov	r25, r22
    2a8a:	88 27       	eor	r24, r24
    2a8c:	2e 2f       	mov	r18, r30
    2a8e:	33 27       	eor	r19, r19
    2a90:	27 fd       	sbrc	r18, 7
    2a92:	30 95       	com	r19
    2a94:	82 2b       	or	r24, r18
    2a96:	93 2b       	or	r25, r19
    2a98:	20 91 25 05 	lds	r18, 0x0525
    2a9c:	30 91 26 05 	lds	r19, 0x0526
    2aa0:	82 1b       	sub	r24, r18
    2aa2:	93 0b       	sbc	r25, r19
    2aa4:	90 93 20 05 	sts	0x0520, r25
    2aa8:	80 93 1f 05 	sts	0x051F, r24
    2aac:	0c c0       	rjmp	.+24     	; 0x2ac6 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2aae:	10 92 1c 05 	sts	0x051C, r1
    2ab2:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2ab6:	10 92 1e 05 	sts	0x051E, r1
    2aba:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2abe:	10 92 20 05 	sts	0x0520, r1
    2ac2:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2ac6:	26 96       	adiw	r28, 0x06	; 6
    2ac8:	0f b6       	in	r0, 0x3f	; 63
    2aca:	f8 94       	cli
    2acc:	de bf       	out	0x3e, r29	; 62
    2ace:	0f be       	out	0x3f, r0	; 63
    2ad0:	cd bf       	out	0x3d, r28	; 61
    2ad2:	cf 91       	pop	r28
    2ad4:	df 91       	pop	r29
    2ad6:	1f 91       	pop	r17
    2ad8:	0f 91       	pop	r16
    2ada:	ff 90       	pop	r15
    2adc:	ef 90       	pop	r14
    2ade:	08 95       	ret

00002ae0 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2ae0:	ef 92       	push	r14
    2ae2:	ff 92       	push	r15
    2ae4:	0f 93       	push	r16
    2ae6:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2ae8:	80 91 1a 05 	lds	r24, 0x051A
    2aec:	88 23       	and	r24, r24
    2aee:	31 f4       	brne	.+12     	; 0x2afc <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2af0:	80 91 13 02 	lds	r24, 0x0213
    2af4:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2af8:	80 e0       	ldi	r24, 0x00	; 0
    2afa:	08 c0       	rjmp	.+16     	; 0x2b0c <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2afc:	81 30       	cpi	r24, 0x01	; 1
    2afe:	09 f0       	breq	.+2      	; 0x2b02 <readAccelXY+0x22>
    2b00:	58 c0       	rjmp	.+176    	; 0x2bb2 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b02:	80 91 13 02 	lds	r24, 0x0213
    2b06:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b0a:	82 e3       	ldi	r24, 0x32	; 50
    2b0c:	0e 94 a4 1b 	call	0x3748	; 0x3748 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b10:	80 91 13 02 	lds	r24, 0x0213
    2b14:	8f 5f       	subi	r24, 0xFF	; 255
    2b16:	0e 94 99 1b 	call	0x3732	; 0x3732 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b1a:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    2b1e:	e8 2e       	mov	r14, r24
    2b20:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    2b24:	08 2f       	mov	r16, r24
    2b26:	0e 94 b6 1b 	call	0x376c	; 0x376c <i2c_readAck>
    2b2a:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b2c:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_readNak>
    2b30:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2b32:	0e 94 9c 1b 	call	0x3738	; 0x3738 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b36:	80 91 6e 05 	lds	r24, 0x056E
    2b3a:	20 2f       	mov	r18, r16
    2b3c:	33 27       	eor	r19, r19
    2b3e:	27 fd       	sbrc	r18, 7
    2b40:	30 95       	com	r19
    2b42:	4e 2d       	mov	r20, r14
    2b44:	55 27       	eor	r21, r21
    2b46:	47 fd       	sbrc	r20, 7
    2b48:	50 95       	com	r21
    2b4a:	61 2f       	mov	r22, r17
    2b4c:	77 27       	eor	r23, r23
    2b4e:	67 fd       	sbrc	r22, 7
    2b50:	70 95       	com	r23
    2b52:	ef 2d       	mov	r30, r15
    2b54:	ff 27       	eor	r31, r31
    2b56:	e7 fd       	sbrc	r30, 7
    2b58:	f0 95       	com	r31
    2b5a:	88 23       	and	r24, r24
    2b5c:	69 f0       	breq	.+26     	; 0x2b78 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2b5e:	92 2f       	mov	r25, r18
    2b60:	88 27       	eor	r24, r24
    2b62:	84 2b       	or	r24, r20
    2b64:	95 2b       	or	r25, r21
    2b66:	90 93 1c 05 	sts	0x051C, r25
    2b6a:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2b6e:	96 2f       	mov	r25, r22
    2b70:	88 27       	eor	r24, r24
    2b72:	8e 2b       	or	r24, r30
    2b74:	9f 2b       	or	r25, r31
    2b76:	18 c0       	rjmp	.+48     	; 0x2ba8 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2b78:	92 2f       	mov	r25, r18
    2b7a:	88 27       	eor	r24, r24
    2b7c:	84 2b       	or	r24, r20
    2b7e:	95 2b       	or	r25, r21
    2b80:	20 91 21 05 	lds	r18, 0x0521
    2b84:	30 91 22 05 	lds	r19, 0x0522
    2b88:	82 1b       	sub	r24, r18
    2b8a:	93 0b       	sbc	r25, r19
    2b8c:	90 93 1c 05 	sts	0x051C, r25
    2b90:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2b94:	96 2f       	mov	r25, r22
    2b96:	88 27       	eor	r24, r24
    2b98:	8e 2b       	or	r24, r30
    2b9a:	9f 2b       	or	r25, r31
    2b9c:	20 91 23 05 	lds	r18, 0x0523
    2ba0:	30 91 24 05 	lds	r19, 0x0524
    2ba4:	82 1b       	sub	r24, r18
    2ba6:	93 0b       	sbc	r25, r19
    2ba8:	90 93 1e 05 	sts	0x051E, r25
    2bac:	80 93 1d 05 	sts	0x051D, r24
    2bb0:	08 c0       	rjmp	.+16     	; 0x2bc2 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2bb2:	10 92 1c 05 	sts	0x051C, r1
    2bb6:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2bba:	10 92 1e 05 	sts	0x051E, r1
    2bbe:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2bc2:	1f 91       	pop	r17
    2bc4:	0f 91       	pop	r16
    2bc6:	ff 90       	pop	r15
    2bc8:	ef 90       	pop	r14
    2bca:	08 95       	ret

00002bcc <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2bcc:	0e 94 43 1b 	call	0x3686	; 0x3686 <i2c_init>

	ret = initMMA7455L();
    2bd0:	0e 94 2e 14 	call	0x285c	; 0x285c <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2bd4:	88 23       	and	r24, r24
    2bd6:	89 f0       	breq	.+34     	; 0x2bfa <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2bd8:	86 ea       	ldi	r24, 0xA6	; 166
    2bda:	90 e0       	ldi	r25, 0x00	; 0
    2bdc:	90 93 14 02 	sts	0x0214, r25
    2be0:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2be4:	0e 94 fe 13 	call	0x27fc	; 0x27fc <initADXL345>
		if(ret) {	// accelerometer not available
    2be8:	88 23       	and	r24, r24
    2bea:	21 f0       	breq	.+8      	; 0x2bf4 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2bec:	82 e0       	ldi	r24, 0x02	; 2
    2bee:	80 93 1a 05 	sts	0x051A, r24
    2bf2:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2bf4:	81 e0       	ldi	r24, 0x01	; 1
    2bf6:	80 93 1a 05 	sts	0x051A, r24
    2bfa:	08 95       	ret

00002bfc <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2bfc:	0f 93       	push	r16
    2bfe:	1f 93       	push	r17
    2c00:	cf 93       	push	r28
    2c02:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c04:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c08:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c0c:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c10:	80 e0       	ldi	r24, 0x00	; 0
    2c12:	0e 94 a0 08 	call	0x1140	; 0x1140 <updateRedLed>
	updateGreenLed(pwm_green);
    2c16:	80 91 0d 02 	lds	r24, 0x020D
    2c1a:	0e 94 b6 08 	call	0x116c	; 0x116c <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c1e:	80 91 0e 02 	lds	r24, 0x020E
    2c22:	0e 94 cc 08 	call	0x1198	; 0x1198 <updateBlueLed>

	calibrationCycle = 0;
    2c26:	10 92 3c 05 	sts	0x053C, r1
    2c2a:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2c2e:	81 e0       	ldi	r24, 0x01	; 1
    2c30:	80 93 6e 05 	sts	0x056E, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2c34:	01 e0       	ldi	r16, 0x01	; 1
    2c36:	10 e0       	ldi	r17, 0x00	; 0
    2c38:	c8 c0       	rjmp	.+400    	; 0x2dca <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2c3a:	0e 94 83 14 	call	0x2906	; 0x2906 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2c3e:	60 91 3b 05 	lds	r22, 0x053B
    2c42:	70 91 3c 05 	lds	r23, 0x053C
    2c46:	61 31       	cpi	r22, 0x11	; 17
    2c48:	71 05       	cpc	r23, r1
    2c4a:	0c f0       	brlt	.+2      	; 0x2c4e <calibrateSensors+0x52>
    2c4c:	74 c0       	rjmp	.+232    	; 0x2d36 <calibrateSensors+0x13a>

			if(proxUpdated) {
    2c4e:	80 91 c6 03 	lds	r24, 0x03C6
    2c52:	88 23       	and	r24, r24
    2c54:	09 f4       	brne	.+2      	; 0x2c58 <calibrateSensors+0x5c>
    2c56:	b9 c0       	rjmp	.+370    	; 0x2dca <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2c58:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2c5c:	61 15       	cp	r22, r1
    2c5e:	71 05       	cpc	r23, r1
    2c60:	f9 f4       	brne	.+62     	; 0x2ca0 <calibrateSensors+0xa4>
    2c62:	ef e8       	ldi	r30, 0x8F	; 143
    2c64:	f3 e0       	ldi	r31, 0x03	; 3
    2c66:	a7 e7       	ldi	r26, 0x77	; 119
    2c68:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2c6a:	11 92       	st	Z+, r1
    2c6c:	11 92       	st	Z+, r1
    2c6e:	11 92       	st	Z+, r1
    2c70:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2c72:	1d 92       	st	X+, r1
    2c74:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2c76:	83 e0       	ldi	r24, 0x03	; 3
    2c78:	ef 3b       	cpi	r30, 0xBF	; 191
    2c7a:	f8 07       	cpc	r31, r24
    2c7c:	b1 f7       	brne	.-20     	; 0x2c6a <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2c7e:	10 92 28 05 	sts	0x0528, r1
    2c82:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2c86:	10 92 2a 05 	sts	0x052A, r1
    2c8a:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2c8e:	10 92 2c 05 	sts	0x052C, r1
    2c92:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2c96:	10 93 3c 05 	sts	0x053C, r17
    2c9a:	00 93 3b 05 	sts	0x053B, r16
    2c9e:	95 c0       	rjmp	.+298    	; 0x2dca <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2ca0:	ef e8       	ldi	r30, 0x8F	; 143
    2ca2:	f3 e0       	ldi	r31, 0x03	; 3
    2ca4:	cf e5       	ldi	r28, 0x5F	; 95
    2ca6:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2ca8:	29 91       	ld	r18, Y+
    2caa:	39 91       	ld	r19, Y+
    2cac:	44 27       	eor	r20, r20
    2cae:	37 fd       	sbrc	r19, 7
    2cb0:	40 95       	com	r20
    2cb2:	54 2f       	mov	r21, r20
    2cb4:	80 81       	ld	r24, Z
    2cb6:	91 81       	ldd	r25, Z+1	; 0x01
    2cb8:	a2 81       	ldd	r26, Z+2	; 0x02
    2cba:	b3 81       	ldd	r27, Z+3	; 0x03
    2cbc:	82 0f       	add	r24, r18
    2cbe:	93 1f       	adc	r25, r19
    2cc0:	a4 1f       	adc	r26, r20
    2cc2:	b5 1f       	adc	r27, r21
    2cc4:	81 93       	st	Z+, r24
    2cc6:	91 93       	st	Z+, r25
    2cc8:	a1 93       	st	Z+, r26
    2cca:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2ccc:	83 e0       	ldi	r24, 0x03	; 3
    2cce:	ef 3b       	cpi	r30, 0xBF	; 191
    2cd0:	f8 07       	cpc	r31, r24
    2cd2:	51 f7       	brne	.-44     	; 0x2ca8 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2cd4:	80 91 27 05 	lds	r24, 0x0527
    2cd8:	90 91 28 05 	lds	r25, 0x0528
    2cdc:	20 91 1b 05 	lds	r18, 0x051B
    2ce0:	30 91 1c 05 	lds	r19, 0x051C
    2ce4:	82 0f       	add	r24, r18
    2ce6:	93 1f       	adc	r25, r19
    2ce8:	90 93 28 05 	sts	0x0528, r25
    2cec:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2cf0:	80 91 29 05 	lds	r24, 0x0529
    2cf4:	90 91 2a 05 	lds	r25, 0x052A
    2cf8:	20 91 1d 05 	lds	r18, 0x051D
    2cfc:	30 91 1e 05 	lds	r19, 0x051E
    2d00:	82 0f       	add	r24, r18
    2d02:	93 1f       	adc	r25, r19
    2d04:	90 93 2a 05 	sts	0x052A, r25
    2d08:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2d0c:	80 91 2b 05 	lds	r24, 0x052B
    2d10:	90 91 2c 05 	lds	r25, 0x052C
    2d14:	20 91 1f 05 	lds	r18, 0x051F
    2d18:	30 91 20 05 	lds	r19, 0x0520
    2d1c:	82 0f       	add	r24, r18
    2d1e:	93 1f       	adc	r25, r19
    2d20:	90 93 2c 05 	sts	0x052C, r25
    2d24:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2d28:	6f 5f       	subi	r22, 0xFF	; 255
    2d2a:	7f 4f       	sbci	r23, 0xFF	; 255
    2d2c:	70 93 3c 05 	sts	0x053C, r23
    2d30:	60 93 3b 05 	sts	0x053B, r22
    2d34:	4a c0       	rjmp	.+148    	; 0x2dca <calibrateSensors+0x1ce>
    2d36:	ef e8       	ldi	r30, 0x8F	; 143
    2d38:	f3 e0       	ldi	r31, 0x03	; 3
    2d3a:	c7 e7       	ldi	r28, 0x77	; 119
    2d3c:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2d3e:	81 91       	ld	r24, Z+
    2d40:	91 91       	ld	r25, Z+
    2d42:	a1 91       	ld	r26, Z+
    2d44:	b1 91       	ld	r27, Z+
    2d46:	54 e0       	ldi	r21, 0x04	; 4
    2d48:	b6 95       	lsr	r27
    2d4a:	a7 95       	ror	r26
    2d4c:	97 95       	ror	r25
    2d4e:	87 95       	ror	r24
    2d50:	5a 95       	dec	r21
    2d52:	d1 f7       	brne	.-12     	; 0x2d48 <calibrateSensors+0x14c>
    2d54:	89 93       	st	Y+, r24
    2d56:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2d58:	83 e0       	ldi	r24, 0x03	; 3
    2d5a:	ef 3b       	cpi	r30, 0xBF	; 191
    2d5c:	f8 07       	cpc	r31, r24
    2d5e:	79 f7       	brne	.-34     	; 0x2d3e <calibrateSensors+0x142>
    2d60:	e7 e8       	ldi	r30, 0x87	; 135
    2d62:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2d64:	80 81       	ld	r24, Z
    2d66:	91 81       	ldd	r25, Z+1	; 0x01
    2d68:	80 50       	subi	r24, 0x00	; 0
    2d6a:	92 40       	sbci	r25, 0x02	; 2
    2d6c:	81 93       	st	Z+, r24
    2d6e:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2d70:	83 e0       	ldi	r24, 0x03	; 3
    2d72:	ef 38       	cpi	r30, 0x8F	; 143
    2d74:	f8 07       	cpc	r31, r24
    2d76:	b1 f7       	brne	.-20     	; 0x2d64 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2d78:	80 91 27 05 	lds	r24, 0x0527
    2d7c:	90 91 28 05 	lds	r25, 0x0528
    2d80:	44 e0       	ldi	r20, 0x04	; 4
    2d82:	95 95       	asr	r25
    2d84:	87 95       	ror	r24
    2d86:	4a 95       	dec	r20
    2d88:	e1 f7       	brne	.-8      	; 0x2d82 <calibrateSensors+0x186>
    2d8a:	90 93 22 05 	sts	0x0522, r25
    2d8e:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2d92:	80 91 29 05 	lds	r24, 0x0529
    2d96:	90 91 2a 05 	lds	r25, 0x052A
    2d9a:	34 e0       	ldi	r19, 0x04	; 4
    2d9c:	95 95       	asr	r25
    2d9e:	87 95       	ror	r24
    2da0:	3a 95       	dec	r19
    2da2:	e1 f7       	brne	.-8      	; 0x2d9c <calibrateSensors+0x1a0>
    2da4:	90 93 24 05 	sts	0x0524, r25
    2da8:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2dac:	80 91 2b 05 	lds	r24, 0x052B
    2db0:	90 91 2c 05 	lds	r25, 0x052C
    2db4:	24 e0       	ldi	r18, 0x04	; 4
    2db6:	95 95       	asr	r25
    2db8:	87 95       	ror	r24
    2dba:	2a 95       	dec	r18
    2dbc:	e1 f7       	brne	.-8      	; 0x2db6 <calibrateSensors+0x1ba>
    2dbe:	90 93 26 05 	sts	0x0526, r25
    2dc2:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2dc6:	10 92 6e 05 	sts	0x056E, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2dca:	80 91 6e 05 	lds	r24, 0x056E
    2dce:	88 23       	and	r24, r24
    2dd0:	09 f0       	breq	.+2      	; 0x2dd4 <calibrateSensors+0x1d8>
    2dd2:	33 cf       	rjmp	.-410    	; 0x2c3a <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2dd4:	8f ef       	ldi	r24, 0xFF	; 255
    2dd6:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2dda:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2dde:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2de2:	0e 94 a0 08 	call	0x1140	; 0x1140 <updateRedLed>
	updateGreenLed(pwm_green);
    2de6:	80 91 0d 02 	lds	r24, 0x020D
    2dea:	0e 94 b6 08 	call	0x116c	; 0x116c <updateGreenLed>
	updateBlueLed(pwm_blue);
    2dee:	80 91 0e 02 	lds	r24, 0x020E
    2df2:	0e 94 cc 08 	call	0x1198	; 0x1198 <updateBlueLed>

}
    2df6:	df 91       	pop	r29
    2df8:	cf 91       	pop	r28
    2dfa:	1f 91       	pop	r17
    2dfc:	0f 91       	pop	r16
    2dfe:	08 95       	ret

00002e00 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e00:	08 95       	ret

00002e02 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e02:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e04:	8d 91       	ld	r24, X+
    2e06:	9c 91       	ld	r25, X
    2e08:	11 97       	sbiw	r26, 0x01	; 1
    2e0a:	00 97       	sbiw	r24, 0x00	; 0
    2e0c:	69 f4       	brne	.+26     	; 0x2e28 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e0e:	10 92 00 04 	sts	0x0400, r1
    2e12:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2e16:	10 92 44 05 	sts	0x0544, r1
    2e1a:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    2e1e:	10 92 5e 05 	sts	0x055E, r1
    2e22:	10 92 5d 05 	sts	0x055D, r1
    2e26:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e28:	40 91 2d 05 	lds	r20, 0x052D
    2e2c:	50 91 2e 05 	lds	r21, 0x052E
    2e30:	21 e0       	ldi	r18, 0x01	; 1
    2e32:	4e 30       	cpi	r20, 0x0E	; 14
    2e34:	52 07       	cpc	r21, r18
    2e36:	4c f0       	brlt	.+18     	; 0x2e4a <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2e38:	18 16       	cp	r1, r24
    2e3a:	19 06       	cpc	r1, r25
    2e3c:	1c f4       	brge	.+6      	; 0x2e44 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2e3e:	28 e6       	ldi	r18, 0x68	; 104
    2e40:	31 e0       	ldi	r19, 0x01	; 1
    2e42:	18 c0       	rjmp	.+48     	; 0x2e74 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2e44:	88 e6       	ldi	r24, 0x68	; 104
    2e46:	91 e0       	ldi	r25, 0x01	; 1
    2e48:	0b c0       	rjmp	.+22     	; 0x2e60 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2e4a:	44 3b       	cpi	r20, 0xB4	; 180
    2e4c:	51 05       	cpc	r21, r1
    2e4e:	1c f4       	brge	.+6      	; 0x2e56 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2e50:	4a 35       	cpi	r20, 0x5A	; 90
    2e52:	51 05       	cpc	r21, r1
    2e54:	b4 f0       	brlt	.+44     	; 0x2e82 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2e56:	18 16       	cp	r1, r24
    2e58:	19 06       	cpc	r1, r25
    2e5a:	54 f4       	brge	.+20     	; 0x2e70 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2e5c:	84 eb       	ldi	r24, 0xB4	; 180
    2e5e:	90 e0       	ldi	r25, 0x00	; 0
    2e60:	84 1b       	sub	r24, r20
    2e62:	95 0b       	sbc	r25, r21
    2e64:	95 95       	asr	r25
    2e66:	87 95       	ror	r24
    2e68:	95 95       	asr	r25
    2e6a:	87 95       	ror	r24
    2e6c:	49 96       	adiw	r24, 0x19	; 25
    2e6e:	1c c0       	rjmp	.+56     	; 0x2ea8 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2e70:	24 eb       	ldi	r18, 0xB4	; 180
    2e72:	30 e0       	ldi	r19, 0x00	; 0
    2e74:	24 1b       	sub	r18, r20
    2e76:	35 0b       	sbc	r19, r21
    2e78:	35 95       	asr	r19
    2e7a:	27 95       	ror	r18
    2e7c:	35 95       	asr	r19
    2e7e:	27 95       	ror	r18
    2e80:	0f c0       	rjmp	.+30     	; 0x2ea0 <start_vertical_speed_control_left+0x9e>
    2e82:	9a 01       	movw	r18, r20
    2e84:	35 95       	asr	r19
    2e86:	27 95       	ror	r18
    2e88:	35 95       	asr	r19
    2e8a:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2e8c:	18 16       	cp	r1, r24
    2e8e:	19 06       	cpc	r1, r25
    2e90:	3c f4       	brge	.+14     	; 0x2ea0 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2e92:	27 5e       	subi	r18, 0xE7	; 231
    2e94:	3f 4f       	sbci	r19, 0xFF	; 255
    2e96:	30 93 04 02 	sts	0x0204, r19
    2e9a:	20 93 03 02 	sts	0x0203, r18
    2e9e:	08 c0       	rjmp	.+16     	; 0x2eb0 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2ea0:	89 e1       	ldi	r24, 0x19	; 25
    2ea2:	90 e0       	ldi	r25, 0x00	; 0
    2ea4:	82 1b       	sub	r24, r18
    2ea6:	93 0b       	sbc	r25, r19
    2ea8:	90 93 04 02 	sts	0x0204, r25
    2eac:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2eb0:	e0 91 43 05 	lds	r30, 0x0543
    2eb4:	f0 91 44 05 	lds	r31, 0x0544
    2eb8:	f0 93 5e 05 	sts	0x055E, r31
    2ebc:	e0 93 5d 05 	sts	0x055D, r30
	if(*pwm_left >= 0) {
    2ec0:	8d 91       	ld	r24, X+
    2ec2:	9c 91       	ld	r25, X
    2ec4:	11 97       	sbiw	r26, 0x01	; 1
    2ec6:	20 91 ef 03 	lds	r18, 0x03EF
    2eca:	30 91 f0 03 	lds	r19, 0x03F0
    2ece:	97 fd       	sbrc	r25, 7
    2ed0:	03 c0       	rjmp	.+6      	; 0x2ed8 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2ed2:	82 1b       	sub	r24, r18
    2ed4:	93 0b       	sbc	r25, r19
    2ed6:	02 c0       	rjmp	.+4      	; 0x2edc <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2ed8:	82 0f       	add	r24, r18
    2eda:	93 1f       	adc	r25, r19
    2edc:	90 93 44 05 	sts	0x0544, r25
    2ee0:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2ee4:	60 91 43 05 	lds	r22, 0x0543
    2ee8:	70 91 44 05 	lds	r23, 0x0544
    2eec:	80 91 ff 03 	lds	r24, 0x03FF
    2ef0:	90 91 00 04 	lds	r25, 0x0400
    2ef4:	86 0f       	add	r24, r22
    2ef6:	97 1f       	adc	r25, r23
    2ef8:	90 93 00 04 	sts	0x0400, r25
    2efc:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f00:	26 e0       	ldi	r18, 0x06	; 6
    2f02:	81 34       	cpi	r24, 0x41	; 65
    2f04:	92 07       	cpc	r25, r18
    2f06:	1c f0       	brlt	.+6      	; 0x2f0e <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f08:	80 e4       	ldi	r24, 0x40	; 64
    2f0a:	96 e0       	ldi	r25, 0x06	; 6
    2f0c:	05 c0       	rjmp	.+10     	; 0x2f18 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f0e:	80 5c       	subi	r24, 0xC0	; 192
    2f10:	99 4f       	sbci	r25, 0xF9	; 249
    2f12:	34 f4       	brge	.+12     	; 0x2f20 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f14:	80 ec       	ldi	r24, 0xC0	; 192
    2f16:	99 ef       	ldi	r25, 0xF9	; 249
    2f18:	90 93 00 04 	sts	0x0400, r25
    2f1c:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f20:	80 91 ff 03 	lds	r24, 0x03FF
    2f24:	90 91 00 04 	lds	r25, 0x0400
    2f28:	ac 01       	movw	r20, r24
    2f2a:	44 0f       	add	r20, r20
    2f2c:	55 1f       	adc	r21, r21
    2f2e:	48 0f       	add	r20, r24
    2f30:	59 1f       	adc	r21, r25
    2f32:	cb 01       	movw	r24, r22
    2f34:	88 0f       	add	r24, r24
    2f36:	99 1f       	adc	r25, r25
    2f38:	9b 01       	movw	r18, r22
    2f3a:	22 0f       	add	r18, r18
    2f3c:	33 1f       	adc	r19, r19
    2f3e:	22 0f       	add	r18, r18
    2f40:	33 1f       	adc	r19, r19
    2f42:	22 0f       	add	r18, r18
    2f44:	33 1f       	adc	r19, r19
    2f46:	82 0f       	add	r24, r18
    2f48:	93 1f       	adc	r25, r19
    2f4a:	48 0f       	add	r20, r24
    2f4c:	59 1f       	adc	r21, r25
    2f4e:	e6 1b       	sub	r30, r22
    2f50:	f7 0b       	sbc	r31, r23
    2f52:	ee 0f       	add	r30, r30
    2f54:	ff 1f       	adc	r31, r31
    2f56:	4e 0f       	add	r20, r30
    2f58:	5f 1f       	adc	r21, r31
    2f5a:	2d 91       	ld	r18, X+
    2f5c:	3c 91       	ld	r19, X
    2f5e:	11 97       	sbiw	r26, 0x01	; 1
    2f60:	80 91 03 02 	lds	r24, 0x0203
    2f64:	90 91 04 02 	lds	r25, 0x0204
    2f68:	bc 01       	movw	r22, r24
    2f6a:	26 9f       	mul	r18, r22
    2f6c:	c0 01       	movw	r24, r0
    2f6e:	27 9f       	mul	r18, r23
    2f70:	90 0d       	add	r25, r0
    2f72:	36 9f       	mul	r19, r22
    2f74:	90 0d       	add	r25, r0
    2f76:	11 24       	eor	r1, r1
    2f78:	48 0f       	add	r20, r24
    2f7a:	59 1f       	adc	r21, r25
    2f7c:	50 93 fe 03 	sts	0x03FE, r21
    2f80:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2f84:	57 ff       	sbrs	r21, 7
    2f86:	0f c0       	rjmp	.+30     	; 0x2fa6 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2f88:	11 96       	adiw	r26, 0x01	; 1
    2f8a:	8c 91       	ld	r24, X
    2f8c:	11 97       	sbiw	r26, 0x01	; 1
    2f8e:	99 27       	eor	r25, r25
    2f90:	87 fd       	sbrc	r24, 7
    2f92:	90 95       	com	r25
    2f94:	99 0f       	add	r25, r25
    2f96:	88 0b       	sbc	r24, r24
    2f98:	98 2f       	mov	r25, r24
    2f9a:	84 23       	and	r24, r20
    2f9c:	95 23       	and	r25, r21
    2f9e:	90 93 fe 03 	sts	0x03FE, r25
    2fa2:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    2fa6:	80 91 fd 03 	lds	r24, 0x03FD
    2faa:	90 91 fe 03 	lds	r25, 0x03FE
    2fae:	18 16       	cp	r1, r24
    2fb0:	19 06       	cpc	r1, r25
    2fb2:	4c f4       	brge	.+18     	; 0x2fc6 <start_vertical_speed_control_left+0x1c4>
    2fb4:	8d 91       	ld	r24, X+
    2fb6:	9c 91       	ld	r25, X
    2fb8:	11 97       	sbiw	r26, 0x01	; 1
    2fba:	97 ff       	sbrs	r25, 7
    2fbc:	04 c0       	rjmp	.+8      	; 0x2fc6 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    2fbe:	10 92 fe 03 	sts	0x03FE, r1
    2fc2:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    2fc6:	80 91 fd 03 	lds	r24, 0x03FD
    2fca:	90 91 fe 03 	lds	r25, 0x03FE
    2fce:	81 5c       	subi	r24, 0xC1	; 193
    2fd0:	9d 45       	sbci	r25, 0x5D	; 93
    2fd2:	34 f0       	brlt	.+12     	; 0x2fe0 <start_vertical_speed_control_left+0x1de>
    2fd4:	80 ec       	ldi	r24, 0xC0	; 192
    2fd6:	9d e5       	ldi	r25, 0x5D	; 93
    2fd8:	90 93 fe 03 	sts	0x03FE, r25
    2fdc:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    2fe0:	80 91 fd 03 	lds	r24, 0x03FD
    2fe4:	90 91 fe 03 	lds	r25, 0x03FE
    2fe8:	80 54       	subi	r24, 0x40	; 64
    2fea:	92 4a       	sbci	r25, 0xA2	; 162
    2fec:	34 f4       	brge	.+12     	; 0x2ffa <start_vertical_speed_control_left+0x1f8>
    2fee:	80 e4       	ldi	r24, 0x40	; 64
    2ff0:	92 ea       	ldi	r25, 0xA2	; 162
    2ff2:	90 93 fe 03 	sts	0x03FE, r25
    2ff6:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    2ffa:	80 91 fd 03 	lds	r24, 0x03FD
    2ffe:	90 91 fe 03 	lds	r25, 0x03FE
    3002:	24 e0       	ldi	r18, 0x04	; 4
    3004:	95 95       	asr	r25
    3006:	87 95       	ror	r24
    3008:	2a 95       	dec	r18
    300a:	e1 f7       	brne	.-8      	; 0x3004 <start_vertical_speed_control_left+0x202>
    300c:	11 96       	adiw	r26, 0x01	; 1
    300e:	9c 93       	st	X, r25
    3010:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3012:	81 50       	subi	r24, 0x01	; 1
    3014:	92 40       	sbci	r25, 0x02	; 2
    3016:	2c f0       	brlt	.+10     	; 0x3022 <start_vertical_speed_control_left+0x220>
    3018:	80 e0       	ldi	r24, 0x00	; 0
    301a:	92 e0       	ldi	r25, 0x02	; 2
    301c:	11 96       	adiw	r26, 0x01	; 1
    301e:	9c 93       	st	X, r25
    3020:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3022:	8d 91       	ld	r24, X+
    3024:	9c 91       	ld	r25, X
    3026:	11 97       	sbiw	r26, 0x01	; 1
    3028:	80 50       	subi	r24, 0x00	; 0
    302a:	9e 4f       	sbci	r25, 0xFE	; 254
    302c:	24 f4       	brge	.+8      	; 0x3036 <start_vertical_speed_control_left+0x234>
    302e:	80 e0       	ldi	r24, 0x00	; 0
    3030:	9e ef       	ldi	r25, 0xFE	; 254
    3032:	8d 93       	st	X+, r24
    3034:	9c 93       	st	X, r25
    3036:	08 95       	ret

00003038 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    3038:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    303a:	8d 91       	ld	r24, X+
    303c:	9c 91       	ld	r25, X
    303e:	11 97       	sbiw	r26, 0x01	; 1
    3040:	00 97       	sbiw	r24, 0x00	; 0
    3042:	69 f4       	brne	.+26     	; 0x305e <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3044:	10 92 02 04 	sts	0x0402, r1
    3048:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    304c:	10 92 6d 05 	sts	0x056D, r1
    3050:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    3054:	10 92 46 05 	sts	0x0546, r1
    3058:	10 92 45 05 	sts	0x0545, r1
    305c:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    305e:	40 91 2d 05 	lds	r20, 0x052D
    3062:	50 91 2e 05 	lds	r21, 0x052E
    3066:	21 e0       	ldi	r18, 0x01	; 1
    3068:	4e 30       	cpi	r20, 0x0E	; 14
    306a:	52 07       	cpc	r21, r18
    306c:	4c f0       	brlt	.+18     	; 0x3080 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    306e:	18 16       	cp	r1, r24
    3070:	19 06       	cpc	r1, r25
    3072:	1c f4       	brge	.+6      	; 0x307a <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    3074:	28 e6       	ldi	r18, 0x68	; 104
    3076:	31 e0       	ldi	r19, 0x01	; 1
    3078:	18 c0       	rjmp	.+48     	; 0x30aa <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    307a:	88 e6       	ldi	r24, 0x68	; 104
    307c:	91 e0       	ldi	r25, 0x01	; 1
    307e:	0b c0       	rjmp	.+22     	; 0x3096 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    3080:	44 3b       	cpi	r20, 0xB4	; 180
    3082:	51 05       	cpc	r21, r1
    3084:	1c f4       	brge	.+6      	; 0x308c <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    3086:	4a 35       	cpi	r20, 0x5A	; 90
    3088:	51 05       	cpc	r21, r1
    308a:	b4 f0       	brlt	.+44     	; 0x30b8 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    308c:	18 16       	cp	r1, r24
    308e:	19 06       	cpc	r1, r25
    3090:	54 f4       	brge	.+20     	; 0x30a6 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    3092:	84 eb       	ldi	r24, 0xB4	; 180
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	84 1b       	sub	r24, r20
    3098:	95 0b       	sbc	r25, r21
    309a:	95 95       	asr	r25
    309c:	87 95       	ror	r24
    309e:	95 95       	asr	r25
    30a0:	87 95       	ror	r24
    30a2:	49 96       	adiw	r24, 0x19	; 25
    30a4:	1c c0       	rjmp	.+56     	; 0x30de <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    30a6:	24 eb       	ldi	r18, 0xB4	; 180
    30a8:	30 e0       	ldi	r19, 0x00	; 0
    30aa:	24 1b       	sub	r18, r20
    30ac:	35 0b       	sbc	r19, r21
    30ae:	35 95       	asr	r19
    30b0:	27 95       	ror	r18
    30b2:	35 95       	asr	r19
    30b4:	27 95       	ror	r18
    30b6:	0f c0       	rjmp	.+30     	; 0x30d6 <start_vertical_speed_control_right+0x9e>
    30b8:	9a 01       	movw	r18, r20
    30ba:	35 95       	asr	r19
    30bc:	27 95       	ror	r18
    30be:	35 95       	asr	r19
    30c0:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    30c2:	18 16       	cp	r1, r24
    30c4:	19 06       	cpc	r1, r25
    30c6:	3c f4       	brge	.+14     	; 0x30d6 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    30c8:	27 5e       	subi	r18, 0xE7	; 231
    30ca:	3f 4f       	sbci	r19, 0xFF	; 255
    30cc:	30 93 06 02 	sts	0x0206, r19
    30d0:	20 93 05 02 	sts	0x0205, r18
    30d4:	08 c0       	rjmp	.+16     	; 0x30e6 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    30d6:	89 e1       	ldi	r24, 0x19	; 25
    30d8:	90 e0       	ldi	r25, 0x00	; 0
    30da:	82 1b       	sub	r24, r18
    30dc:	93 0b       	sbc	r25, r19
    30de:	90 93 06 02 	sts	0x0206, r25
    30e2:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    30e6:	e0 91 6c 05 	lds	r30, 0x056C
    30ea:	f0 91 6d 05 	lds	r31, 0x056D
    30ee:	f0 93 46 05 	sts	0x0546, r31
    30f2:	e0 93 45 05 	sts	0x0545, r30
	if(*pwm_right >= 0) {
    30f6:	8d 91       	ld	r24, X+
    30f8:	9c 91       	ld	r25, X
    30fa:	11 97       	sbiw	r26, 0x01	; 1
    30fc:	20 91 f1 03 	lds	r18, 0x03F1
    3100:	30 91 f2 03 	lds	r19, 0x03F2
    3104:	97 fd       	sbrc	r25, 7
    3106:	03 c0       	rjmp	.+6      	; 0x310e <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3108:	82 1b       	sub	r24, r18
    310a:	93 0b       	sbc	r25, r19
    310c:	02 c0       	rjmp	.+4      	; 0x3112 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    310e:	82 0f       	add	r24, r18
    3110:	93 1f       	adc	r25, r19
    3112:	90 93 6d 05 	sts	0x056D, r25
    3116:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    311a:	60 91 6c 05 	lds	r22, 0x056C
    311e:	70 91 6d 05 	lds	r23, 0x056D
    3122:	80 91 01 04 	lds	r24, 0x0401
    3126:	90 91 02 04 	lds	r25, 0x0402
    312a:	86 0f       	add	r24, r22
    312c:	97 1f       	adc	r25, r23
    312e:	90 93 02 04 	sts	0x0402, r25
    3132:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    3136:	26 e0       	ldi	r18, 0x06	; 6
    3138:	81 34       	cpi	r24, 0x41	; 65
    313a:	92 07       	cpc	r25, r18
    313c:	1c f0       	brlt	.+6      	; 0x3144 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    313e:	80 e4       	ldi	r24, 0x40	; 64
    3140:	96 e0       	ldi	r25, 0x06	; 6
    3142:	05 c0       	rjmp	.+10     	; 0x314e <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    3144:	80 5c       	subi	r24, 0xC0	; 192
    3146:	99 4f       	sbci	r25, 0xF9	; 249
    3148:	34 f4       	brge	.+12     	; 0x3156 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    314a:	80 ec       	ldi	r24, 0xC0	; 192
    314c:	99 ef       	ldi	r25, 0xF9	; 249
    314e:	90 93 02 04 	sts	0x0402, r25
    3152:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    3156:	80 91 01 04 	lds	r24, 0x0401
    315a:	90 91 02 04 	lds	r25, 0x0402
    315e:	ac 01       	movw	r20, r24
    3160:	44 0f       	add	r20, r20
    3162:	55 1f       	adc	r21, r21
    3164:	48 0f       	add	r20, r24
    3166:	59 1f       	adc	r21, r25
    3168:	cb 01       	movw	r24, r22
    316a:	88 0f       	add	r24, r24
    316c:	99 1f       	adc	r25, r25
    316e:	9b 01       	movw	r18, r22
    3170:	22 0f       	add	r18, r18
    3172:	33 1f       	adc	r19, r19
    3174:	22 0f       	add	r18, r18
    3176:	33 1f       	adc	r19, r19
    3178:	22 0f       	add	r18, r18
    317a:	33 1f       	adc	r19, r19
    317c:	82 0f       	add	r24, r18
    317e:	93 1f       	adc	r25, r19
    3180:	48 0f       	add	r20, r24
    3182:	59 1f       	adc	r21, r25
    3184:	e6 1b       	sub	r30, r22
    3186:	f7 0b       	sbc	r31, r23
    3188:	ee 0f       	add	r30, r30
    318a:	ff 1f       	adc	r31, r31
    318c:	4e 0f       	add	r20, r30
    318e:	5f 1f       	adc	r21, r31
    3190:	2d 91       	ld	r18, X+
    3192:	3c 91       	ld	r19, X
    3194:	11 97       	sbiw	r26, 0x01	; 1
    3196:	80 91 05 02 	lds	r24, 0x0205
    319a:	90 91 06 02 	lds	r25, 0x0206
    319e:	bc 01       	movw	r22, r24
    31a0:	26 9f       	mul	r18, r22
    31a2:	c0 01       	movw	r24, r0
    31a4:	27 9f       	mul	r18, r23
    31a6:	90 0d       	add	r25, r0
    31a8:	36 9f       	mul	r19, r22
    31aa:	90 0d       	add	r25, r0
    31ac:	11 24       	eor	r1, r1
    31ae:	48 0f       	add	r20, r24
    31b0:	59 1f       	adc	r21, r25
    31b2:	50 93 fc 03 	sts	0x03FC, r21
    31b6:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    31ba:	57 ff       	sbrs	r21, 7
    31bc:	0f c0       	rjmp	.+30     	; 0x31dc <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    31be:	11 96       	adiw	r26, 0x01	; 1
    31c0:	8c 91       	ld	r24, X
    31c2:	11 97       	sbiw	r26, 0x01	; 1
    31c4:	99 27       	eor	r25, r25
    31c6:	87 fd       	sbrc	r24, 7
    31c8:	90 95       	com	r25
    31ca:	99 0f       	add	r25, r25
    31cc:	88 0b       	sbc	r24, r24
    31ce:	98 2f       	mov	r25, r24
    31d0:	84 23       	and	r24, r20
    31d2:	95 23       	and	r25, r21
    31d4:	90 93 fc 03 	sts	0x03FC, r25
    31d8:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    31dc:	80 91 fb 03 	lds	r24, 0x03FB
    31e0:	90 91 fc 03 	lds	r25, 0x03FC
    31e4:	18 16       	cp	r1, r24
    31e6:	19 06       	cpc	r1, r25
    31e8:	4c f4       	brge	.+18     	; 0x31fc <start_vertical_speed_control_right+0x1c4>
    31ea:	8d 91       	ld	r24, X+
    31ec:	9c 91       	ld	r25, X
    31ee:	11 97       	sbiw	r26, 0x01	; 1
    31f0:	97 ff       	sbrs	r25, 7
    31f2:	04 c0       	rjmp	.+8      	; 0x31fc <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    31f4:	10 92 fc 03 	sts	0x03FC, r1
    31f8:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    31fc:	80 91 fb 03 	lds	r24, 0x03FB
    3200:	90 91 fc 03 	lds	r25, 0x03FC
    3204:	81 5c       	subi	r24, 0xC1	; 193
    3206:	9d 45       	sbci	r25, 0x5D	; 93
    3208:	34 f0       	brlt	.+12     	; 0x3216 <start_vertical_speed_control_right+0x1de>
    320a:	80 ec       	ldi	r24, 0xC0	; 192
    320c:	9d e5       	ldi	r25, 0x5D	; 93
    320e:	90 93 fc 03 	sts	0x03FC, r25
    3212:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3216:	80 91 fb 03 	lds	r24, 0x03FB
    321a:	90 91 fc 03 	lds	r25, 0x03FC
    321e:	80 54       	subi	r24, 0x40	; 64
    3220:	92 4a       	sbci	r25, 0xA2	; 162
    3222:	34 f4       	brge	.+12     	; 0x3230 <start_vertical_speed_control_right+0x1f8>
    3224:	80 e4       	ldi	r24, 0x40	; 64
    3226:	92 ea       	ldi	r25, 0xA2	; 162
    3228:	90 93 fc 03 	sts	0x03FC, r25
    322c:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3230:	80 91 fb 03 	lds	r24, 0x03FB
    3234:	90 91 fc 03 	lds	r25, 0x03FC
    3238:	74 e0       	ldi	r23, 0x04	; 4
    323a:	95 95       	asr	r25
    323c:	87 95       	ror	r24
    323e:	7a 95       	dec	r23
    3240:	e1 f7       	brne	.-8      	; 0x323a <start_vertical_speed_control_right+0x202>
    3242:	11 96       	adiw	r26, 0x01	; 1
    3244:	9c 93       	st	X, r25
    3246:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3248:	81 50       	subi	r24, 0x01	; 1
    324a:	92 40       	sbci	r25, 0x02	; 2
    324c:	2c f0       	brlt	.+10     	; 0x3258 <start_vertical_speed_control_right+0x220>
    324e:	80 e0       	ldi	r24, 0x00	; 0
    3250:	92 e0       	ldi	r25, 0x02	; 2
    3252:	11 96       	adiw	r26, 0x01	; 1
    3254:	9c 93       	st	X, r25
    3256:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3258:	8d 91       	ld	r24, X+
    325a:	9c 91       	ld	r25, X
    325c:	11 97       	sbiw	r26, 0x01	; 1
    325e:	80 50       	subi	r24, 0x00	; 0
    3260:	9e 4f       	sbci	r25, 0xFE	; 254
    3262:	24 f4       	brge	.+8      	; 0x326c <start_vertical_speed_control_right+0x234>
    3264:	80 e0       	ldi	r24, 0x00	; 0
    3266:	9e ef       	ldi	r25, 0xFE	; 254
    3268:	8d 93       	st	X+, r24
    326a:	9c 93       	st	X, r25
    326c:	08 95       	ret

0000326e <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    326e:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3270:	80 81       	ld	r24, Z
    3272:	91 81       	ldd	r25, Z+1	; 0x01
    3274:	89 2b       	or	r24, r25
    3276:	69 f4       	brne	.+26     	; 0x3292 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3278:	10 92 02 04 	sts	0x0402, r1
    327c:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    3280:	10 92 6d 05 	sts	0x056D, r1
    3284:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    3288:	10 92 46 05 	sts	0x0546, r1
    328c:	10 92 45 05 	sts	0x0545, r1
    3290:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3292:	60 91 6c 05 	lds	r22, 0x056C
    3296:	70 91 6d 05 	lds	r23, 0x056D
    329a:	70 93 46 05 	sts	0x0546, r23
    329e:	60 93 45 05 	sts	0x0545, r22
	if(*pwm_right >= 0) {
    32a2:	80 81       	ld	r24, Z
    32a4:	91 81       	ldd	r25, Z+1	; 0x01
    32a6:	40 91 f1 03 	lds	r20, 0x03F1
    32aa:	50 91 f2 03 	lds	r21, 0x03F2
    32ae:	97 fd       	sbrc	r25, 7
    32b0:	03 c0       	rjmp	.+6      	; 0x32b8 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    32b2:	84 1b       	sub	r24, r20
    32b4:	95 0b       	sbc	r25, r21
    32b6:	02 c0       	rjmp	.+4      	; 0x32bc <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    32b8:	84 0f       	add	r24, r20
    32ba:	95 1f       	adc	r25, r21
    32bc:	90 93 6d 05 	sts	0x056D, r25
    32c0:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    32c4:	20 91 6c 05 	lds	r18, 0x056C
    32c8:	30 91 6d 05 	lds	r19, 0x056D
    32cc:	80 91 01 04 	lds	r24, 0x0401
    32d0:	90 91 02 04 	lds	r25, 0x0402
    32d4:	82 0f       	add	r24, r18
    32d6:	93 1f       	adc	r25, r19
    32d8:	90 93 02 04 	sts	0x0402, r25
    32dc:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    32e0:	46 e0       	ldi	r20, 0x06	; 6
    32e2:	81 34       	cpi	r24, 0x41	; 65
    32e4:	94 07       	cpc	r25, r20
    32e6:	1c f0       	brlt	.+6      	; 0x32ee <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    32e8:	80 e4       	ldi	r24, 0x40	; 64
    32ea:	96 e0       	ldi	r25, 0x06	; 6
    32ec:	05 c0       	rjmp	.+10     	; 0x32f8 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    32ee:	80 5c       	subi	r24, 0xC0	; 192
    32f0:	99 4f       	sbci	r25, 0xF9	; 249
    32f2:	34 f4       	brge	.+12     	; 0x3300 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    32f4:	80 ec       	ldi	r24, 0xC0	; 192
    32f6:	99 ef       	ldi	r25, 0xF9	; 249
    32f8:	90 93 02 04 	sts	0x0402, r25
    32fc:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    3300:	40 91 01 04 	lds	r20, 0x0401
    3304:	50 91 02 04 	lds	r21, 0x0402
    3308:	44 0f       	add	r20, r20
    330a:	55 1f       	adc	r21, r21
    330c:	89 e1       	ldi	r24, 0x19	; 25
    330e:	90 e0       	ldi	r25, 0x00	; 0
    3310:	dc 01       	movw	r26, r24
    3312:	2a 9f       	mul	r18, r26
    3314:	c0 01       	movw	r24, r0
    3316:	2b 9f       	mul	r18, r27
    3318:	90 0d       	add	r25, r0
    331a:	3a 9f       	mul	r19, r26
    331c:	90 0d       	add	r25, r0
    331e:	11 24       	eor	r1, r1
    3320:	48 0f       	add	r20, r24
    3322:	59 1f       	adc	r21, r25
    3324:	cb 01       	movw	r24, r22
    3326:	82 1b       	sub	r24, r18
    3328:	93 0b       	sbc	r25, r19
    332a:	9c 01       	movw	r18, r24
    332c:	88 0f       	add	r24, r24
    332e:	99 1f       	adc	r25, r25
    3330:	82 0f       	add	r24, r18
    3332:	93 1f       	adc	r25, r19
    3334:	48 0f       	add	r20, r24
    3336:	59 1f       	adc	r21, r25
    3338:	80 81       	ld	r24, Z
    333a:	91 81       	ldd	r25, Z+1	; 0x01
    333c:	b3 e0       	ldi	r27, 0x03	; 3
    333e:	88 0f       	add	r24, r24
    3340:	99 1f       	adc	r25, r25
    3342:	ba 95       	dec	r27
    3344:	e1 f7       	brne	.-8      	; 0x333e <start_horizontal_speed_control_right+0xd0>
    3346:	48 0f       	add	r20, r24
    3348:	59 1f       	adc	r21, r25
    334a:	50 93 fc 03 	sts	0x03FC, r21
    334e:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3352:	57 ff       	sbrs	r21, 7
    3354:	0d c0       	rjmp	.+26     	; 0x3370 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    3356:	81 81       	ldd	r24, Z+1	; 0x01
    3358:	99 27       	eor	r25, r25
    335a:	87 fd       	sbrc	r24, 7
    335c:	90 95       	com	r25
    335e:	99 0f       	add	r25, r25
    3360:	88 0b       	sbc	r24, r24
    3362:	98 2f       	mov	r25, r24
    3364:	84 23       	and	r24, r20
    3366:	95 23       	and	r25, r21
    3368:	90 93 fc 03 	sts	0x03FC, r25
    336c:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3370:	80 91 fb 03 	lds	r24, 0x03FB
    3374:	90 91 fc 03 	lds	r25, 0x03FC
    3378:	18 16       	cp	r1, r24
    337a:	19 06       	cpc	r1, r25
    337c:	44 f4       	brge	.+16     	; 0x338e <start_horizontal_speed_control_right+0x120>
    337e:	80 81       	ld	r24, Z
    3380:	91 81       	ldd	r25, Z+1	; 0x01
    3382:	97 ff       	sbrs	r25, 7
    3384:	04 c0       	rjmp	.+8      	; 0x338e <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    3386:	10 92 fc 03 	sts	0x03FC, r1
    338a:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    338e:	80 91 fb 03 	lds	r24, 0x03FB
    3392:	90 91 fc 03 	lds	r25, 0x03FC
    3396:	81 5c       	subi	r24, 0xC1	; 193
    3398:	9d 45       	sbci	r25, 0x5D	; 93
    339a:	34 f0       	brlt	.+12     	; 0x33a8 <start_horizontal_speed_control_right+0x13a>
    339c:	80 ec       	ldi	r24, 0xC0	; 192
    339e:	9d e5       	ldi	r25, 0x5D	; 93
    33a0:	90 93 fc 03 	sts	0x03FC, r25
    33a4:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    33a8:	80 91 fb 03 	lds	r24, 0x03FB
    33ac:	90 91 fc 03 	lds	r25, 0x03FC
    33b0:	80 54       	subi	r24, 0x40	; 64
    33b2:	92 4a       	sbci	r25, 0xA2	; 162
    33b4:	34 f4       	brge	.+12     	; 0x33c2 <start_horizontal_speed_control_right+0x154>
    33b6:	80 e4       	ldi	r24, 0x40	; 64
    33b8:	92 ea       	ldi	r25, 0xA2	; 162
    33ba:	90 93 fc 03 	sts	0x03FC, r25
    33be:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    33c2:	80 91 fb 03 	lds	r24, 0x03FB
    33c6:	90 91 fc 03 	lds	r25, 0x03FC
    33ca:	74 e0       	ldi	r23, 0x04	; 4
    33cc:	95 95       	asr	r25
    33ce:	87 95       	ror	r24
    33d0:	7a 95       	dec	r23
    33d2:	e1 f7       	brne	.-8      	; 0x33cc <start_horizontal_speed_control_right+0x15e>
    33d4:	91 83       	std	Z+1, r25	; 0x01
    33d6:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    33d8:	18 16       	cp	r1, r24
    33da:	19 06       	cpc	r1, r25
    33dc:	14 f4       	brge	.+4      	; 0x33e2 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    33de:	4e 96       	adiw	r24, 0x1e	; 30
    33e0:	03 c0       	rjmp	.+6      	; 0x33e8 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    33e2:	00 97       	sbiw	r24, 0x00	; 0
    33e4:	19 f0       	breq	.+6      	; 0x33ec <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    33e6:	4e 97       	sbiw	r24, 0x1e	; 30
    33e8:	91 83       	std	Z+1, r25	; 0x01
    33ea:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    33ec:	80 81       	ld	r24, Z
    33ee:	91 81       	ldd	r25, Z+1	; 0x01
    33f0:	81 50       	subi	r24, 0x01	; 1
    33f2:	92 40       	sbci	r25, 0x02	; 2
    33f4:	24 f0       	brlt	.+8      	; 0x33fe <start_horizontal_speed_control_right+0x190>
    33f6:	80 e0       	ldi	r24, 0x00	; 0
    33f8:	92 e0       	ldi	r25, 0x02	; 2
    33fa:	91 83       	std	Z+1, r25	; 0x01
    33fc:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    33fe:	80 81       	ld	r24, Z
    3400:	91 81       	ldd	r25, Z+1	; 0x01
    3402:	80 50       	subi	r24, 0x00	; 0
    3404:	9e 4f       	sbci	r25, 0xFE	; 254
    3406:	24 f4       	brge	.+8      	; 0x3410 <start_horizontal_speed_control_right+0x1a2>
    3408:	80 e0       	ldi	r24, 0x00	; 0
    340a:	9e ef       	ldi	r25, 0xFE	; 254
    340c:	91 83       	std	Z+1, r25	; 0x01
    340e:	80 83       	st	Z, r24
    3410:	08 95       	ret

00003412 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3412:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3414:	80 81       	ld	r24, Z
    3416:	91 81       	ldd	r25, Z+1	; 0x01
    3418:	89 2b       	or	r24, r25
    341a:	69 f4       	brne	.+26     	; 0x3436 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    341c:	10 92 00 04 	sts	0x0400, r1
    3420:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    3424:	10 92 44 05 	sts	0x0544, r1
    3428:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    342c:	10 92 5e 05 	sts	0x055E, r1
    3430:	10 92 5d 05 	sts	0x055D, r1
    3434:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    3436:	60 91 43 05 	lds	r22, 0x0543
    343a:	70 91 44 05 	lds	r23, 0x0544
    343e:	70 93 5e 05 	sts	0x055E, r23
    3442:	60 93 5d 05 	sts	0x055D, r22
	if(*pwm_left >= 0) {
    3446:	80 81       	ld	r24, Z
    3448:	91 81       	ldd	r25, Z+1	; 0x01
    344a:	40 91 ef 03 	lds	r20, 0x03EF
    344e:	50 91 f0 03 	lds	r21, 0x03F0
    3452:	97 fd       	sbrc	r25, 7
    3454:	03 c0       	rjmp	.+6      	; 0x345c <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    3456:	84 1b       	sub	r24, r20
    3458:	95 0b       	sbc	r25, r21
    345a:	02 c0       	rjmp	.+4      	; 0x3460 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    345c:	84 0f       	add	r24, r20
    345e:	95 1f       	adc	r25, r21
    3460:	90 93 44 05 	sts	0x0544, r25
    3464:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    3468:	20 91 43 05 	lds	r18, 0x0543
    346c:	30 91 44 05 	lds	r19, 0x0544
    3470:	80 91 ff 03 	lds	r24, 0x03FF
    3474:	90 91 00 04 	lds	r25, 0x0400
    3478:	82 0f       	add	r24, r18
    347a:	93 1f       	adc	r25, r19
    347c:	90 93 00 04 	sts	0x0400, r25
    3480:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    3484:	46 e0       	ldi	r20, 0x06	; 6
    3486:	81 34       	cpi	r24, 0x41	; 65
    3488:	94 07       	cpc	r25, r20
    348a:	1c f0       	brlt	.+6      	; 0x3492 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    348c:	80 e4       	ldi	r24, 0x40	; 64
    348e:	96 e0       	ldi	r25, 0x06	; 6
    3490:	05 c0       	rjmp	.+10     	; 0x349c <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    3492:	80 5c       	subi	r24, 0xC0	; 192
    3494:	99 4f       	sbci	r25, 0xF9	; 249
    3496:	34 f4       	brge	.+12     	; 0x34a4 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    3498:	80 ec       	ldi	r24, 0xC0	; 192
    349a:	99 ef       	ldi	r25, 0xF9	; 249
    349c:	90 93 00 04 	sts	0x0400, r25
    34a0:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    34a4:	40 91 ff 03 	lds	r20, 0x03FF
    34a8:	50 91 00 04 	lds	r21, 0x0400
    34ac:	44 0f       	add	r20, r20
    34ae:	55 1f       	adc	r21, r21
    34b0:	89 e1       	ldi	r24, 0x19	; 25
    34b2:	90 e0       	ldi	r25, 0x00	; 0
    34b4:	dc 01       	movw	r26, r24
    34b6:	2a 9f       	mul	r18, r26
    34b8:	c0 01       	movw	r24, r0
    34ba:	2b 9f       	mul	r18, r27
    34bc:	90 0d       	add	r25, r0
    34be:	3a 9f       	mul	r19, r26
    34c0:	90 0d       	add	r25, r0
    34c2:	11 24       	eor	r1, r1
    34c4:	48 0f       	add	r20, r24
    34c6:	59 1f       	adc	r21, r25
    34c8:	cb 01       	movw	r24, r22
    34ca:	82 1b       	sub	r24, r18
    34cc:	93 0b       	sbc	r25, r19
    34ce:	9c 01       	movw	r18, r24
    34d0:	88 0f       	add	r24, r24
    34d2:	99 1f       	adc	r25, r25
    34d4:	82 0f       	add	r24, r18
    34d6:	93 1f       	adc	r25, r19
    34d8:	48 0f       	add	r20, r24
    34da:	59 1f       	adc	r21, r25
    34dc:	80 81       	ld	r24, Z
    34de:	91 81       	ldd	r25, Z+1	; 0x01
    34e0:	33 e0       	ldi	r19, 0x03	; 3
    34e2:	88 0f       	add	r24, r24
    34e4:	99 1f       	adc	r25, r25
    34e6:	3a 95       	dec	r19
    34e8:	e1 f7       	brne	.-8      	; 0x34e2 <start_horizontal_speed_control_left+0xd0>
    34ea:	48 0f       	add	r20, r24
    34ec:	59 1f       	adc	r21, r25
    34ee:	50 93 fe 03 	sts	0x03FE, r21
    34f2:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    34f6:	57 ff       	sbrs	r21, 7
    34f8:	0d c0       	rjmp	.+26     	; 0x3514 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    34fa:	81 81       	ldd	r24, Z+1	; 0x01
    34fc:	99 27       	eor	r25, r25
    34fe:	87 fd       	sbrc	r24, 7
    3500:	90 95       	com	r25
    3502:	99 0f       	add	r25, r25
    3504:	88 0b       	sbc	r24, r24
    3506:	98 2f       	mov	r25, r24
    3508:	84 23       	and	r24, r20
    350a:	95 23       	and	r25, r21
    350c:	90 93 fe 03 	sts	0x03FE, r25
    3510:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3514:	80 91 fd 03 	lds	r24, 0x03FD
    3518:	90 91 fe 03 	lds	r25, 0x03FE
    351c:	18 16       	cp	r1, r24
    351e:	19 06       	cpc	r1, r25
    3520:	44 f4       	brge	.+16     	; 0x3532 <start_horizontal_speed_control_left+0x120>
    3522:	80 81       	ld	r24, Z
    3524:	91 81       	ldd	r25, Z+1	; 0x01
    3526:	97 ff       	sbrs	r25, 7
    3528:	04 c0       	rjmp	.+8      	; 0x3532 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    352a:	10 92 fe 03 	sts	0x03FE, r1
    352e:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3532:	80 91 fd 03 	lds	r24, 0x03FD
    3536:	90 91 fe 03 	lds	r25, 0x03FE
    353a:	81 5c       	subi	r24, 0xC1	; 193
    353c:	9d 45       	sbci	r25, 0x5D	; 93
    353e:	34 f0       	brlt	.+12     	; 0x354c <start_horizontal_speed_control_left+0x13a>
    3540:	80 ec       	ldi	r24, 0xC0	; 192
    3542:	9d e5       	ldi	r25, 0x5D	; 93
    3544:	90 93 fe 03 	sts	0x03FE, r25
    3548:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    354c:	80 91 fd 03 	lds	r24, 0x03FD
    3550:	90 91 fe 03 	lds	r25, 0x03FE
    3554:	80 54       	subi	r24, 0x40	; 64
    3556:	92 4a       	sbci	r25, 0xA2	; 162
    3558:	34 f4       	brge	.+12     	; 0x3566 <start_horizontal_speed_control_left+0x154>
    355a:	80 e4       	ldi	r24, 0x40	; 64
    355c:	92 ea       	ldi	r25, 0xA2	; 162
    355e:	90 93 fe 03 	sts	0x03FE, r25
    3562:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3566:	80 91 fd 03 	lds	r24, 0x03FD
    356a:	90 91 fe 03 	lds	r25, 0x03FE
    356e:	b4 e0       	ldi	r27, 0x04	; 4
    3570:	95 95       	asr	r25
    3572:	87 95       	ror	r24
    3574:	ba 95       	dec	r27
    3576:	e1 f7       	brne	.-8      	; 0x3570 <start_horizontal_speed_control_left+0x15e>
    3578:	91 83       	std	Z+1, r25	; 0x01
    357a:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    357c:	18 16       	cp	r1, r24
    357e:	19 06       	cpc	r1, r25
    3580:	14 f4       	brge	.+4      	; 0x3586 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    3582:	4e 96       	adiw	r24, 0x1e	; 30
    3584:	03 c0       	rjmp	.+6      	; 0x358c <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    3586:	00 97       	sbiw	r24, 0x00	; 0
    3588:	19 f0       	breq	.+6      	; 0x3590 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    358a:	4e 97       	sbiw	r24, 0x1e	; 30
    358c:	91 83       	std	Z+1, r25	; 0x01
    358e:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3590:	80 81       	ld	r24, Z
    3592:	91 81       	ldd	r25, Z+1	; 0x01
    3594:	81 50       	subi	r24, 0x01	; 1
    3596:	92 40       	sbci	r25, 0x02	; 2
    3598:	24 f0       	brlt	.+8      	; 0x35a2 <start_horizontal_speed_control_left+0x190>
    359a:	80 e0       	ldi	r24, 0x00	; 0
    359c:	92 e0       	ldi	r25, 0x02	; 2
    359e:	91 83       	std	Z+1, r25	; 0x01
    35a0:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    35a2:	80 81       	ld	r24, Z
    35a4:	91 81       	ldd	r25, Z+1	; 0x01
    35a6:	80 50       	subi	r24, 0x00	; 0
    35a8:	9e 4f       	sbci	r25, 0xFE	; 254
    35aa:	24 f4       	brge	.+8      	; 0x35b4 <start_horizontal_speed_control_left+0x1a2>
    35ac:	80 e0       	ldi	r24, 0x00	; 0
    35ae:	9e ef       	ldi	r25, 0xFE	; 254
    35b0:	91 83       	std	Z+1, r25	; 0x01
    35b2:	80 83       	st	Z, r24
    35b4:	08 95       	ret

000035b6 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    35b6:	20 91 0e 04 	lds	r18, 0x040E
    35ba:	80 e0       	ldi	r24, 0x00	; 0
    35bc:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    35be:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    35c0:	37 e2       	ldi	r19, 0x27	; 39
    35c2:	80 31       	cpi	r24, 0x10	; 16
    35c4:	93 07       	cpc	r25, r19
    35c6:	08 f0       	brcs	.+2      	; 0x35ca <SPI_WAIT+0x14>
    35c8:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    35ca:	0d b4       	in	r0, 0x2d	; 45
    35cc:	07 fe       	sbrs	r0, 7
    35ce:	f7 cf       	rjmp	.-18     	; 0x35be <SPI_WAIT+0x8>
    35d0:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    35d4:	08 95       	ret

000035d6 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    35d6:	84 b1       	in	r24, 0x04	; 4
    35d8:	80 7f       	andi	r24, 0xF0	; 240
    35da:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    35dc:	84 b1       	in	r24, 0x04	; 4
    35de:	87 60       	ori	r24, 0x07	; 7
    35e0:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    35e2:	80 e5       	ldi	r24, 0x50	; 80
    35e4:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    35e6:	8d b5       	in	r24, 0x2d	; 45
    35e8:	81 60       	ori	r24, 0x01	; 1
    35ea:	8d bd       	out	0x2d, r24	; 45

}
    35ec:	08 95       	ret

000035ee <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    35ee:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    35f0:	1d bc       	out	0x2d, r1	; 45
}
    35f2:	08 95       	ret

000035f4 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    35f4:	df 92       	push	r13
    35f6:	ef 92       	push	r14
    35f8:	ff 92       	push	r15
    35fa:	0f 93       	push	r16
    35fc:	1f 93       	push	r17
    35fe:	cf 93       	push	r28
    3600:	df 93       	push	r29
    3602:	7c 01       	movw	r14, r24
    3604:	d4 2e       	mov	r13, r20
    3606:	8b 01       	movw	r16, r22
    3608:	c0 e0       	ldi	r28, 0x00	; 0
    360a:	d0 e0       	ldi	r29, 0x00	; 0
    360c:	10 c0       	rjmp	.+32     	; 0x362e <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    360e:	f7 01       	movw	r30, r14
    3610:	ec 0f       	add	r30, r28
    3612:	fd 1f       	adc	r31, r29
    3614:	80 81       	ld	r24, Z
    3616:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3618:	0e 94 db 1a 	call	0x35b6	; 0x35b6 <SPI_WAIT>
		  if(spiCommError) {
    361c:	80 91 0e 04 	lds	r24, 0x040E
    3620:	88 23       	and	r24, r24
    3622:	39 f4       	brne	.+14     	; 0x3632 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3624:	8e b5       	in	r24, 0x2e	; 46
    3626:	f8 01       	movw	r30, r16
    3628:	81 93       	st	Z+, r24
    362a:	8f 01       	movw	r16, r30
    362c:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    362e:	cd 15       	cp	r28, r13
    3630:	70 f3       	brcs	.-36     	; 0x360e <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3632:	df 91       	pop	r29
    3634:	cf 91       	pop	r28
    3636:	1f 91       	pop	r17
    3638:	0f 91       	pop	r16
    363a:	ff 90       	pop	r15
    363c:	ef 90       	pop	r14
    363e:	df 90       	pop	r13
    3640:	08 95       	ret

00003642 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3642:	0f 93       	push	r16
    3644:	1f 93       	push	r17
    3646:	cf 93       	push	r28
    3648:	df 93       	push	r29
    364a:	06 2f       	mov	r16, r22
    364c:	ec 01       	movw	r28, r24
    364e:	10 e0       	ldi	r17, 0x00	; 0
    3650:	09 c0       	rjmp	.+18     	; 0x3664 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3652:	89 91       	ld	r24, Y+
    3654:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3656:	0e 94 db 1a 	call	0x35b6	; 0x35b6 <SPI_WAIT>
		  if(spiCommError) {
    365a:	80 91 0e 04 	lds	r24, 0x040E
    365e:	88 23       	and	r24, r24
    3660:	19 f4       	brne	.+6      	; 0x3668 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3662:	1f 5f       	subi	r17, 0xFF	; 255
    3664:	10 17       	cp	r17, r16
    3666:	a8 f3       	brcs	.-22     	; 0x3652 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    3668:	df 91       	pop	r29
    366a:	cf 91       	pop	r28
    366c:	1f 91       	pop	r17
    366e:	0f 91       	pop	r16
    3670:	08 95       	ret

00003672 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    3672:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    3674:	0e 94 db 1a 	call	0x35b6	; 0x35b6 <SPI_WAIT>
    return SPDR;
    3678:	8e b5       	in	r24, 0x2e	; 46
}
    367a:	08 95       	ret

0000367c <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    367c:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    3680:	10 92 bc 00 	sts	0x00BC, r1
}
    3684:	08 95       	ret

00003686 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    3686:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    3688:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    368a:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    368e:	81 e0       	ldi	r24, 0x01	; 1
    3690:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3694:	08 95       	ret

00003696 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    3696:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3698:	84 ea       	ldi	r24, 0xA4	; 164
    369a:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    369e:	80 91 bc 00 	lds	r24, 0x00BC
    36a2:	87 ff       	sbrs	r24, 7
    36a4:	fc cf       	rjmp	.-8      	; 0x369e <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36a6:	80 91 b9 00 	lds	r24, 0x00B9
    36aa:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    36ac:	88 30       	cpi	r24, 0x08	; 8
    36ae:	21 f0       	breq	.+8      	; 0x36b8 <i2c_start+0x22>
    36b0:	80 31       	cpi	r24, 0x10	; 16
    36b2:	11 f0       	breq	.+4      	; 0x36b8 <i2c_start+0x22>
    36b4:	81 e0       	ldi	r24, 0x01	; 1
    36b6:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    36b8:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    36bc:	84 e8       	ldi	r24, 0x84	; 132
    36be:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    36c2:	80 91 bc 00 	lds	r24, 0x00BC
    36c6:	87 ff       	sbrs	r24, 7
    36c8:	fc cf       	rjmp	.-8      	; 0x36c2 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36ca:	90 91 b9 00 	lds	r25, 0x00B9
    36ce:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    36d0:	98 31       	cpi	r25, 0x18	; 24
    36d2:	11 f4       	brne	.+4      	; 0x36d8 <i2c_start+0x42>
    36d4:	80 e0       	ldi	r24, 0x00	; 0
    36d6:	08 95       	ret
    36d8:	80 e0       	ldi	r24, 0x00	; 0
    36da:	90 34       	cpi	r25, 0x40	; 64
    36dc:	09 f0       	breq	.+2      	; 0x36e0 <i2c_start+0x4a>
    36de:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    36e0:	08 95       	ret

000036e2 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    36e2:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36e4:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    36e6:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    36e8:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36ea:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    36ee:	80 91 bc 00 	lds	r24, 0x00BC
    36f2:	87 ff       	sbrs	r24, 7
    36f4:	fc cf       	rjmp	.-8      	; 0x36ee <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    36f6:	80 91 b9 00 	lds	r24, 0x00B9
    36fa:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    36fc:	88 30       	cpi	r24, 0x08	; 8
    36fe:	11 f0       	breq	.+4      	; 0x3704 <i2c_start_wait+0x22>
    3700:	80 31       	cpi	r24, 0x10	; 16
    3702:	99 f7       	brne	.-26     	; 0x36ea <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3704:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3708:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    370c:	80 91 bc 00 	lds	r24, 0x00BC
    3710:	87 ff       	sbrs	r24, 7
    3712:	fc cf       	rjmp	.-8      	; 0x370c <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3714:	80 91 b9 00 	lds	r24, 0x00B9
    3718:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    371a:	80 32       	cpi	r24, 0x20	; 32
    371c:	11 f0       	breq	.+4      	; 0x3722 <i2c_start_wait+0x40>
    371e:	88 35       	cpi	r24, 0x58	; 88
    3720:	39 f4       	brne	.+14     	; 0x3730 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3722:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    3726:	80 91 bc 00 	lds	r24, 0x00BC
    372a:	84 fd       	sbrc	r24, 4
    372c:	fc cf       	rjmp	.-8      	; 0x3726 <i2c_start_wait+0x44>
    372e:	dd cf       	rjmp	.-70     	; 0x36ea <i2c_start_wait+0x8>
    3730:	08 95       	ret

00003732 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3732:	0e 94 4b 1b 	call	0x3696	; 0x3696 <i2c_start>

}/* i2c_rep_start */
    3736:	08 95       	ret

00003738 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3738:	84 e9       	ldi	r24, 0x94	; 148
    373a:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    373e:	80 91 bc 00 	lds	r24, 0x00BC
    3742:	84 fd       	sbrc	r24, 4
    3744:	fc cf       	rjmp	.-8      	; 0x373e <i2c_stop+0x6>

}/* i2c_stop */
    3746:	08 95       	ret

00003748 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    3748:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    374c:	84 e8       	ldi	r24, 0x84	; 132
    374e:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3752:	80 91 bc 00 	lds	r24, 0x00BC
    3756:	87 ff       	sbrs	r24, 7
    3758:	fc cf       	rjmp	.-8      	; 0x3752 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    375a:	80 91 b9 00 	lds	r24, 0x00B9
    375e:	90 e0       	ldi	r25, 0x00	; 0
    3760:	88 7f       	andi	r24, 0xF8	; 248
    3762:	88 32       	cpi	r24, 0x28	; 40
    3764:	09 f0       	breq	.+2      	; 0x3768 <i2c_write+0x20>
    3766:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    3768:	89 2f       	mov	r24, r25
    376a:	08 95       	ret

0000376c <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    376c:	84 ec       	ldi	r24, 0xC4	; 196
    376e:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    3772:	80 91 bc 00 	lds	r24, 0x00BC
    3776:	87 ff       	sbrs	r24, 7
    3778:	fc cf       	rjmp	.-8      	; 0x3772 <i2c_readAck+0x6>

    return TWDR;
    377a:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    377e:	08 95       	ret

00003780 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    3780:	84 e8       	ldi	r24, 0x84	; 132
    3782:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    3786:	80 91 bc 00 	lds	r24, 0x00BC
    378a:	87 ff       	sbrs	r24, 7
    378c:	fc cf       	rjmp	.-8      	; 0x3786 <i2c_readNak+0x6>
	
    return TWDR;
    378e:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    3792:	08 95       	ret

00003794 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3794:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    3798:	80 e1       	ldi	r24, 0x10	; 16
    379a:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    379e:	e0 ec       	ldi	r30, 0xC0	; 192
    37a0:	f0 e0       	ldi	r31, 0x00	; 0
    37a2:	80 81       	ld	r24, Z
    37a4:	82 60       	ori	r24, 0x02	; 2
    37a6:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    37a8:	e1 ec       	ldi	r30, 0xC1	; 193
    37aa:	f0 e0       	ldi	r31, 0x00	; 0
    37ac:	80 81       	ld	r24, Z
    37ae:	88 69       	ori	r24, 0x98	; 152
    37b0:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    37b2:	e2 ec       	ldi	r30, 0xC2	; 194
    37b4:	f0 e0       	ldi	r31, 0x00	; 0
    37b6:	80 81       	ld	r24, Z
    37b8:	86 60       	ori	r24, 0x06	; 6
    37ba:	80 83       	st	Z, r24



}
    37bc:	08 95       	ret

000037be <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    37be:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    37c2:	80 e1       	ldi	r24, 0x10	; 16
    37c4:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    37c8:	e8 ec       	ldi	r30, 0xC8	; 200
    37ca:	f0 e0       	ldi	r31, 0x00	; 0
    37cc:	80 81       	ld	r24, Z
    37ce:	82 60       	ori	r24, 0x02	; 2
    37d0:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    37d2:	e9 ec       	ldi	r30, 0xC9	; 201
    37d4:	f0 e0       	ldi	r31, 0x00	; 0
    37d6:	80 81       	ld	r24, Z
    37d8:	88 61       	ori	r24, 0x18	; 24
    37da:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    37dc:	ea ec       	ldi	r30, 0xCA	; 202
    37de:	f0 e0       	ldi	r31, 0x00	; 0
    37e0:	80 81       	ld	r24, Z
    37e2:	86 60       	ori	r24, 0x06	; 6
    37e4:	80 83       	st	Z, r24

}
    37e6:	08 95       	ret

000037e8 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    37e8:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    37ec:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    37f0:	10 92 c2 00 	sts	0x00C2, r1

}
    37f4:	08 95       	ret

000037f6 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    37f6:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    37f8:	80 91 c0 00 	lds	r24, 0x00C0
    37fc:	85 ff       	sbrs	r24, 5
    37fe:	fc cf       	rjmp	.-8      	; 0x37f8 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3800:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3804:	66 23       	and	r22, r22
    3806:	21 f0       	breq	.+8      	; 0x3810 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3808:	80 91 c0 00 	lds	r24, 0x00C0
    380c:	86 ff       	sbrs	r24, 6
    380e:	fc cf       	rjmp	.-8      	; 0x3808 <usart0Transmit+0x12>
    3810:	08 95       	ret

00003812 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3812:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3814:	80 91 c8 00 	lds	r24, 0x00C8
    3818:	85 ff       	sbrs	r24, 5
    381a:	fc cf       	rjmp	.-8      	; 0x3814 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    381c:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3820:	66 23       	and	r22, r22
    3822:	21 f0       	breq	.+8      	; 0x382c <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3824:	80 91 c8 00 	lds	r24, 0x00C8
    3828:	86 ff       	sbrs	r24, 6
    382a:	fc cf       	rjmp	.-8      	; 0x3824 <usart1Transmit+0x12>
    382c:	08 95       	ret

0000382e <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    382e:	80 91 c0 00 	lds	r24, 0x00C0
    3832:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    3834:	88 1f       	adc	r24, r24
    3836:	88 27       	eor	r24, r24
    3838:	88 1f       	adc	r24, r24
    383a:	08 95       	ret

0000383c <usart0Receive>:

unsigned char usart0Receive() {
    383c:	20 e0       	ldi	r18, 0x00	; 0
    383e:	30 e0       	ldi	r19, 0x00	; 0
    3840:	05 c0       	rjmp	.+10     	; 0x384c <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3842:	81 e0       	ldi	r24, 0x01	; 1
    3844:	80 93 11 04 	sts	0x0411, r24
    3848:	80 e0       	ldi	r24, 0x00	; 0
    384a:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    384c:	80 91 c0 00 	lds	r24, 0x00C0
    3850:	87 ff       	sbrs	r24, 7
    3852:	03 c0       	rjmp	.+6      	; 0x385a <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    3854:	80 91 c6 00 	lds	r24, 0x00C6

}
    3858:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    385a:	2f 5f       	subi	r18, 0xFF	; 255
    385c:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    385e:	27 39       	cpi	r18, 0x97	; 151
    3860:	31 05       	cpc	r19, r1
    3862:	a1 f7       	brne	.-24     	; 0x384c <usart0Receive+0x10>
    3864:	ee cf       	rjmp	.-36     	; 0x3842 <usart0Receive+0x6>

00003866 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    3866:	1f 92       	push	r1
    3868:	0f 92       	push	r0
    386a:	0f b6       	in	r0, 0x3f	; 63
    386c:	0f 92       	push	r0
    386e:	0b b6       	in	r0, 0x3b	; 59
    3870:	0f 92       	push	r0
    3872:	11 24       	eor	r1, r1
    3874:	2f 93       	push	r18
    3876:	8f 93       	push	r24
    3878:	9f 93       	push	r25
    387a:	ef 93       	push	r30
    387c:	ff 93       	push	r31
	byteCount++;
    387e:	80 91 12 04 	lds	r24, 0x0412
    3882:	90 91 13 04 	lds	r25, 0x0413
    3886:	01 96       	adiw	r24, 0x01	; 1
    3888:	90 93 13 04 	sts	0x0413, r25
    388c:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3890:	81 50       	subi	r24, 0x01	; 1
    3892:	91 40       	sbci	r25, 0x01	; 1
    3894:	60 f4       	brcc	.+24     	; 0x38ae <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    3896:	80 91 14 05 	lds	r24, 0x0514
    389a:	90 91 c6 00 	lds	r25, 0x00C6
    389e:	e8 2f       	mov	r30, r24
    38a0:	f0 e0       	ldi	r31, 0x00	; 0
    38a2:	ec 5e       	subi	r30, 0xEC	; 236
    38a4:	fb 4f       	sbci	r31, 0xFB	; 251
    38a6:	90 83       	st	Z, r25
		nextByteIndex++;
    38a8:	8f 5f       	subi	r24, 0xFF	; 255
    38aa:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    38ae:	ff 91       	pop	r31
    38b0:	ef 91       	pop	r30
    38b2:	9f 91       	pop	r25
    38b4:	8f 91       	pop	r24
    38b6:	2f 91       	pop	r18
    38b8:	0f 90       	pop	r0
    38ba:	0b be       	out	0x3b, r0	; 59
    38bc:	0f 90       	pop	r0
    38be:	0f be       	out	0x3f, r0	; 63
    38c0:	0f 90       	pop	r0
    38c2:	1f 90       	pop	r1
    38c4:	18 95       	reti

000038c6 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    38c6:	86 b1       	in	r24, 0x06	; 6
    38c8:	46 b1       	in	r20, 0x06	; 6
    38ca:	26 b1       	in	r18, 0x06	; 6
    38cc:	66 b1       	in	r22, 0x06	; 6
    38ce:	30 e0       	ldi	r19, 0x00	; 0
    38d0:	28 70       	andi	r18, 0x08	; 8
    38d2:	30 70       	andi	r19, 0x00	; 0
    38d4:	f3 e0       	ldi	r31, 0x03	; 3
    38d6:	35 95       	asr	r19
    38d8:	27 95       	ror	r18
    38da:	fa 95       	dec	r31
    38dc:	e1 f7       	brne	.-8      	; 0x38d6 <getSelector+0x10>
    38de:	22 0f       	add	r18, r18
    38e0:	33 1f       	adc	r19, r19
    38e2:	50 e0       	ldi	r21, 0x00	; 0
    38e4:	44 70       	andi	r20, 0x04	; 4
    38e6:	50 70       	andi	r21, 0x00	; 0
    38e8:	55 95       	asr	r21
    38ea:	47 95       	ror	r20
    38ec:	55 95       	asr	r21
    38ee:	47 95       	ror	r20
    38f0:	24 0f       	add	r18, r20
    38f2:	35 1f       	adc	r19, r21
    38f4:	22 0f       	add	r18, r18
    38f6:	33 1f       	adc	r19, r19
    38f8:	70 e0       	ldi	r23, 0x00	; 0
    38fa:	62 70       	andi	r22, 0x02	; 2
    38fc:	70 70       	andi	r23, 0x00	; 0
    38fe:	75 95       	asr	r23
    3900:	67 95       	ror	r22
    3902:	26 0f       	add	r18, r22
    3904:	37 1f       	adc	r19, r23
    3906:	22 0f       	add	r18, r18
    3908:	33 1f       	adc	r19, r19
    390a:	81 70       	andi	r24, 0x01	; 1
}
    390c:	82 0f       	add	r24, r18
    390e:	08 95       	ret

00003910 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3910:	1f 92       	push	r1
    3912:	0f 92       	push	r0
    3914:	0f b6       	in	r0, 0x3f	; 63
    3916:	0f 92       	push	r0
    3918:	11 24       	eor	r1, r1

}
    391a:	0f 90       	pop	r0
    391c:	0f be       	out	0x3f, r0	; 63
    391e:	0f 90       	pop	r0
    3920:	1f 90       	pop	r1
    3922:	18 95       	reti

00003924 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3924:	60 91 36 05 	lds	r22, 0x0536
    3928:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    392c:	80 91 38 05 	lds	r24, 0x0538
    3930:	90 91 39 05 	lds	r25, 0x0539
    3934:	08 95       	ret

00003936 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    3936:	81 e0       	ldi	r24, 0x01	; 1
    3938:	80 93 c5 03 	sts	0x03C5, r24
}
    393c:	08 95       	ret

0000393e <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    393e:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    3940:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3942:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    3944:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    3948:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    394c:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    3950:	8e ef       	ldi	r24, 0xFE	; 254
    3952:	9f e0       	ldi	r25, 0x0F	; 15
    3954:	0e 94 46 23 	call	0x468c	; 0x468c <__eerd_word_m2560>
    3958:	90 93 0c 04 	sts	0x040C, r25
    395c:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    3960:	8d ef       	ldi	r24, 0xFD	; 253
    3962:	9f e0       	ldi	r25, 0x0F	; 15
    3964:	0e 94 3e 23 	call	0x467c	; 0x467c <__eerd_byte_m2560>
    3968:	98 2f       	mov	r25, r24
    396a:	80 93 42 05 	sts	0x0542, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    396e:	81 50       	subi	r24, 0x01	; 1
    3970:	8e 3f       	cpi	r24, 0xFE	; 254
    3972:	18 f4       	brcc	.+6      	; 0x397a <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    3974:	90 93 66 00 	sts	0x0066, r25
    3978:	08 c0       	rjmp	.+16     	; 0x398a <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    397a:	60 91 66 00 	lds	r22, 0x0066
    397e:	60 93 42 05 	sts	0x0542, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    3982:	8d ef       	ldi	r24, 0xFD	; 253
    3984:	9f e0       	ldi	r25, 0x0F	; 15
    3986:	0e 94 4c 23 	call	0x4698	; 0x4698 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    398a:	20 91 0b 04 	lds	r18, 0x040B
    398e:	30 91 0c 04 	lds	r19, 0x040C
    3992:	c9 01       	movw	r24, r18
    3994:	81 58       	subi	r24, 0x81	; 129
    3996:	9c 40       	sbci	r25, 0x0C	; 12
    3998:	03 97       	sbiw	r24, 0x03	; 3
    399a:	10 f4       	brcc	.+4      	; 0x39a0 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    399c:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    39a0:	8c e0       	ldi	r24, 0x0C	; 12
    39a2:	20 38       	cpi	r18, 0x80	; 128
    39a4:	38 07       	cpc	r19, r24
    39a6:	11 f4       	brne	.+4      	; 0x39ac <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    39a8:	81 e0       	ldi	r24, 0x01	; 1
    39aa:	04 c0       	rjmp	.+8      	; 0x39b4 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    39ac:	24 58       	subi	r18, 0x84	; 132
    39ae:	3c 40       	sbci	r19, 0x0C	; 12
    39b0:	18 f0       	brcs	.+6      	; 0x39b8 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    39b2:	82 e0       	ldi	r24, 0x02	; 2
    39b4:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    39b8:	0e 94 41 12 	call	0x2482	; 0x2482 <initPortsIO>
	initAdc();
    39bc:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <initAdc>
	initMotors();
    39c0:	0e 94 f7 0d 	call	0x1bee	; 0x1bee <initMotors>
	initRGBleds();
    39c4:	0e 94 63 08 	call	0x10c6	; 0x10c6 <initRGBleds>
	initSPI();
    39c8:	0e 94 eb 1a 	call	0x35d6	; 0x35d6 <initSPI>
	mirf_init();
    39cc:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <mirf_init>
	if(spiCommError==0) {
    39d0:	80 91 0e 04 	lds	r24, 0x040E
    39d4:	88 23       	and	r24, r24
    39d6:	29 f4       	brne	.+10     	; 0x39e2 <initPeripherals+0xa4>
		rfFlags |= 1;
    39d8:	80 91 0d 04 	lds	r24, 0x040D
    39dc:	81 60       	ori	r24, 0x01	; 1
    39de:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    39e2:	0e 94 ca 1b 	call	0x3794	; 0x3794 <initUsart0>
	initAccelerometer();
    39e6:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <initAccelerometer>
	init_ir_remote_control();
    39ea:	0e 94 4d 05 	call	0xa9a	; 0xa9a <init_ir_remote_control>

	sei();			// enable global interrupts
    39ee:	78 94       	sei

	
}
    39f0:	08 95       	ret

000039f2 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    39f2:	cf 93       	push	r28
    39f4:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    39f6:	9e e1       	ldi	r25, 0x1E	; 30
    39f8:	89 9f       	mul	r24, r25
    39fa:	e0 01       	movw	r28, r0
    39fc:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    39fe:	80 91 68 00 	lds	r24, 0x0068
    3a02:	8d 7f       	andi	r24, 0xFD	; 253
    3a04:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a08:	80 91 6c 00 	lds	r24, 0x006C
    3a0c:	8f 77       	andi	r24, 0x7F	; 127
    3a0e:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a12:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a14:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a18:	80 91 7a 00 	lds	r24, 0x007A
    3a1c:	80 61       	ori	r24, 0x10	; 16
    3a1e:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a22:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a26:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a2a:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a2e:	88 b3       	in	r24, 0x18	; 24
    3a30:	87 60       	ori	r24, 0x07	; 7
    3a32:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3a34:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3a38:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3a3c:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3a40:	89 b3       	in	r24, 0x19	; 25
    3a42:	87 60       	ori	r24, 0x07	; 7
    3a44:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3a46:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3a4a:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3a4e:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <closeUsart>
	closeSPI();
    3a52:	0e 94 f7 1a 	call	0x35ee	; 0x35ee <closeSPI>
	i2c_close();
    3a56:	0e 94 3e 1b 	call	0x367c	; 0x367c <i2c_close>

	// set port pins
	initPortsIO();
    3a5a:	0e 94 41 12 	call	0x2482	; 0x2482 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3a5e:	83 b7       	in	r24, 0x33	; 51
    3a60:	8f 60       	ori	r24, 0x0F	; 15
    3a62:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3a64:	81 e0       	ldi	r24, 0x01	; 1
    3a66:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3a6a:	80 91 b0 00 	lds	r24, 0x00B0
    3a6e:	8d 7f       	andi	r24, 0xFD	; 253
    3a70:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3a74:	80 91 b1 00 	lds	r24, 0x00B1
    3a78:	87 60       	ori	r24, 0x07	; 7
    3a7a:	80 93 b1 00 	sts	0x00B1, r24
    3a7e:	02 c0       	rjmp	.+4      	; 0x3a84 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3a80:	88 95       	sleep
		pause--;
    3a82:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3a84:	20 97       	sbiw	r28, 0x00	; 0
    3a86:	e1 f7       	brne	.-8      	; 0x3a80 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3a88:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3a8a:	80 91 b1 00 	lds	r24, 0x00B1
    3a8e:	88 7f       	andi	r24, 0xF8	; 248
    3a90:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3a94:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3a98:	80 91 b0 00 	lds	r24, 0x00B0
    3a9c:	82 60       	ori	r24, 0x02	; 2
    3a9e:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3aa2:	8f ef       	ldi	r24, 0xFF	; 255
    3aa4:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3aa8:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3aac:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3ab0:	10 92 f4 03 	sts	0x03F4, r1
    3ab4:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3ab8:	10 92 f6 03 	sts	0x03F6, r1
    3abc:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3ac0:	0e 94 9f 1c 	call	0x393e	; 0x393e <initPeripherals>

}
    3ac4:	df 91       	pop	r29
    3ac6:	cf 91       	pop	r28
    3ac8:	08 95       	ret

00003aca <__mulsf3>:
    3aca:	a0 e2       	ldi	r26, 0x20	; 32
    3acc:	b0 e0       	ldi	r27, 0x00	; 0
    3ace:	eb e6       	ldi	r30, 0x6B	; 107
    3ad0:	fd e1       	ldi	r31, 0x1D	; 29
    3ad2:	0c 94 f3 20 	jmp	0x41e6	; 0x41e6 <__prologue_saves__>
    3ad6:	69 83       	std	Y+1, r22	; 0x01
    3ad8:	7a 83       	std	Y+2, r23	; 0x02
    3ada:	8b 83       	std	Y+3, r24	; 0x03
    3adc:	9c 83       	std	Y+4, r25	; 0x04
    3ade:	2d 83       	std	Y+5, r18	; 0x05
    3ae0:	3e 83       	std	Y+6, r19	; 0x06
    3ae2:	4f 83       	std	Y+7, r20	; 0x07
    3ae4:	58 87       	std	Y+8, r21	; 0x08
    3ae6:	ce 01       	movw	r24, r28
    3ae8:	01 96       	adiw	r24, 0x01	; 1
    3aea:	be 01       	movw	r22, r28
    3aec:	67 5f       	subi	r22, 0xF7	; 247
    3aee:	7f 4f       	sbci	r23, 0xFF	; 255
    3af0:	0e 94 35 20 	call	0x406a	; 0x406a <__unpack_f>
    3af4:	ce 01       	movw	r24, r28
    3af6:	05 96       	adiw	r24, 0x05	; 5
    3af8:	be 01       	movw	r22, r28
    3afa:	6f 5e       	subi	r22, 0xEF	; 239
    3afc:	7f 4f       	sbci	r23, 0xFF	; 255
    3afe:	0e 94 35 20 	call	0x406a	; 0x406a <__unpack_f>
    3b02:	99 85       	ldd	r25, Y+9	; 0x09
    3b04:	92 30       	cpi	r25, 0x02	; 2
    3b06:	88 f0       	brcs	.+34     	; 0x3b2a <__mulsf3+0x60>
    3b08:	89 89       	ldd	r24, Y+17	; 0x11
    3b0a:	82 30       	cpi	r24, 0x02	; 2
    3b0c:	c8 f0       	brcs	.+50     	; 0x3b40 <__mulsf3+0x76>
    3b0e:	94 30       	cpi	r25, 0x04	; 4
    3b10:	19 f4       	brne	.+6      	; 0x3b18 <__mulsf3+0x4e>
    3b12:	82 30       	cpi	r24, 0x02	; 2
    3b14:	51 f4       	brne	.+20     	; 0x3b2a <__mulsf3+0x60>
    3b16:	04 c0       	rjmp	.+8      	; 0x3b20 <__mulsf3+0x56>
    3b18:	84 30       	cpi	r24, 0x04	; 4
    3b1a:	29 f4       	brne	.+10     	; 0x3b26 <__mulsf3+0x5c>
    3b1c:	92 30       	cpi	r25, 0x02	; 2
    3b1e:	81 f4       	brne	.+32     	; 0x3b40 <__mulsf3+0x76>
    3b20:	87 e1       	ldi	r24, 0x17	; 23
    3b22:	92 e0       	ldi	r25, 0x02	; 2
    3b24:	c6 c0       	rjmp	.+396    	; 0x3cb2 <__mulsf3+0x1e8>
    3b26:	92 30       	cpi	r25, 0x02	; 2
    3b28:	49 f4       	brne	.+18     	; 0x3b3c <__mulsf3+0x72>
    3b2a:	20 e0       	ldi	r18, 0x00	; 0
    3b2c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b2e:	8a 89       	ldd	r24, Y+18	; 0x12
    3b30:	98 13       	cpse	r25, r24
    3b32:	21 e0       	ldi	r18, 0x01	; 1
    3b34:	2a 87       	std	Y+10, r18	; 0x0a
    3b36:	ce 01       	movw	r24, r28
    3b38:	09 96       	adiw	r24, 0x09	; 9
    3b3a:	bb c0       	rjmp	.+374    	; 0x3cb2 <__mulsf3+0x1e8>
    3b3c:	82 30       	cpi	r24, 0x02	; 2
    3b3e:	49 f4       	brne	.+18     	; 0x3b52 <__mulsf3+0x88>
    3b40:	20 e0       	ldi	r18, 0x00	; 0
    3b42:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b44:	8a 89       	ldd	r24, Y+18	; 0x12
    3b46:	98 13       	cpse	r25, r24
    3b48:	21 e0       	ldi	r18, 0x01	; 1
    3b4a:	2a 8b       	std	Y+18, r18	; 0x12
    3b4c:	ce 01       	movw	r24, r28
    3b4e:	41 96       	adiw	r24, 0x11	; 17
    3b50:	b0 c0       	rjmp	.+352    	; 0x3cb2 <__mulsf3+0x1e8>
    3b52:	2d 84       	ldd	r2, Y+13	; 0x0d
    3b54:	3e 84       	ldd	r3, Y+14	; 0x0e
    3b56:	4f 84       	ldd	r4, Y+15	; 0x0f
    3b58:	58 88       	ldd	r5, Y+16	; 0x10
    3b5a:	6d 88       	ldd	r6, Y+21	; 0x15
    3b5c:	7e 88       	ldd	r7, Y+22	; 0x16
    3b5e:	8f 88       	ldd	r8, Y+23	; 0x17
    3b60:	98 8c       	ldd	r9, Y+24	; 0x18
    3b62:	ee 24       	eor	r14, r14
    3b64:	ff 24       	eor	r15, r15
    3b66:	87 01       	movw	r16, r14
    3b68:	aa 24       	eor	r10, r10
    3b6a:	bb 24       	eor	r11, r11
    3b6c:	65 01       	movw	r12, r10
    3b6e:	40 e0       	ldi	r20, 0x00	; 0
    3b70:	50 e0       	ldi	r21, 0x00	; 0
    3b72:	60 e0       	ldi	r22, 0x00	; 0
    3b74:	70 e0       	ldi	r23, 0x00	; 0
    3b76:	e0 e0       	ldi	r30, 0x00	; 0
    3b78:	f0 e0       	ldi	r31, 0x00	; 0
    3b7a:	c1 01       	movw	r24, r2
    3b7c:	81 70       	andi	r24, 0x01	; 1
    3b7e:	90 70       	andi	r25, 0x00	; 0
    3b80:	89 2b       	or	r24, r25
    3b82:	e9 f0       	breq	.+58     	; 0x3bbe <__mulsf3+0xf4>
    3b84:	e6 0c       	add	r14, r6
    3b86:	f7 1c       	adc	r15, r7
    3b88:	08 1d       	adc	r16, r8
    3b8a:	19 1d       	adc	r17, r9
    3b8c:	9a 01       	movw	r18, r20
    3b8e:	ab 01       	movw	r20, r22
    3b90:	2a 0d       	add	r18, r10
    3b92:	3b 1d       	adc	r19, r11
    3b94:	4c 1d       	adc	r20, r12
    3b96:	5d 1d       	adc	r21, r13
    3b98:	80 e0       	ldi	r24, 0x00	; 0
    3b9a:	90 e0       	ldi	r25, 0x00	; 0
    3b9c:	a0 e0       	ldi	r26, 0x00	; 0
    3b9e:	b0 e0       	ldi	r27, 0x00	; 0
    3ba0:	e6 14       	cp	r14, r6
    3ba2:	f7 04       	cpc	r15, r7
    3ba4:	08 05       	cpc	r16, r8
    3ba6:	19 05       	cpc	r17, r9
    3ba8:	20 f4       	brcc	.+8      	; 0x3bb2 <__mulsf3+0xe8>
    3baa:	81 e0       	ldi	r24, 0x01	; 1
    3bac:	90 e0       	ldi	r25, 0x00	; 0
    3bae:	a0 e0       	ldi	r26, 0x00	; 0
    3bb0:	b0 e0       	ldi	r27, 0x00	; 0
    3bb2:	ba 01       	movw	r22, r20
    3bb4:	a9 01       	movw	r20, r18
    3bb6:	48 0f       	add	r20, r24
    3bb8:	59 1f       	adc	r21, r25
    3bba:	6a 1f       	adc	r22, r26
    3bbc:	7b 1f       	adc	r23, r27
    3bbe:	aa 0c       	add	r10, r10
    3bc0:	bb 1c       	adc	r11, r11
    3bc2:	cc 1c       	adc	r12, r12
    3bc4:	dd 1c       	adc	r13, r13
    3bc6:	97 fe       	sbrs	r9, 7
    3bc8:	08 c0       	rjmp	.+16     	; 0x3bda <__mulsf3+0x110>
    3bca:	81 e0       	ldi	r24, 0x01	; 1
    3bcc:	90 e0       	ldi	r25, 0x00	; 0
    3bce:	a0 e0       	ldi	r26, 0x00	; 0
    3bd0:	b0 e0       	ldi	r27, 0x00	; 0
    3bd2:	a8 2a       	or	r10, r24
    3bd4:	b9 2a       	or	r11, r25
    3bd6:	ca 2a       	or	r12, r26
    3bd8:	db 2a       	or	r13, r27
    3bda:	31 96       	adiw	r30, 0x01	; 1
    3bdc:	e0 32       	cpi	r30, 0x20	; 32
    3bde:	f1 05       	cpc	r31, r1
    3be0:	49 f0       	breq	.+18     	; 0x3bf4 <__mulsf3+0x12a>
    3be2:	66 0c       	add	r6, r6
    3be4:	77 1c       	adc	r7, r7
    3be6:	88 1c       	adc	r8, r8
    3be8:	99 1c       	adc	r9, r9
    3bea:	56 94       	lsr	r5
    3bec:	47 94       	ror	r4
    3bee:	37 94       	ror	r3
    3bf0:	27 94       	ror	r2
    3bf2:	c3 cf       	rjmp	.-122    	; 0x3b7a <__mulsf3+0xb0>
    3bf4:	fa 85       	ldd	r31, Y+10	; 0x0a
    3bf6:	ea 89       	ldd	r30, Y+18	; 0x12
    3bf8:	2b 89       	ldd	r18, Y+19	; 0x13
    3bfa:	3c 89       	ldd	r19, Y+20	; 0x14
    3bfc:	8b 85       	ldd	r24, Y+11	; 0x0b
    3bfe:	9c 85       	ldd	r25, Y+12	; 0x0c
    3c00:	28 0f       	add	r18, r24
    3c02:	39 1f       	adc	r19, r25
    3c04:	2e 5f       	subi	r18, 0xFE	; 254
    3c06:	3f 4f       	sbci	r19, 0xFF	; 255
    3c08:	17 c0       	rjmp	.+46     	; 0x3c38 <__mulsf3+0x16e>
    3c0a:	ca 01       	movw	r24, r20
    3c0c:	81 70       	andi	r24, 0x01	; 1
    3c0e:	90 70       	andi	r25, 0x00	; 0
    3c10:	89 2b       	or	r24, r25
    3c12:	61 f0       	breq	.+24     	; 0x3c2c <__mulsf3+0x162>
    3c14:	16 95       	lsr	r17
    3c16:	07 95       	ror	r16
    3c18:	f7 94       	ror	r15
    3c1a:	e7 94       	ror	r14
    3c1c:	80 e0       	ldi	r24, 0x00	; 0
    3c1e:	90 e0       	ldi	r25, 0x00	; 0
    3c20:	a0 e0       	ldi	r26, 0x00	; 0
    3c22:	b0 e8       	ldi	r27, 0x80	; 128
    3c24:	e8 2a       	or	r14, r24
    3c26:	f9 2a       	or	r15, r25
    3c28:	0a 2b       	or	r16, r26
    3c2a:	1b 2b       	or	r17, r27
    3c2c:	76 95       	lsr	r23
    3c2e:	67 95       	ror	r22
    3c30:	57 95       	ror	r21
    3c32:	47 95       	ror	r20
    3c34:	2f 5f       	subi	r18, 0xFF	; 255
    3c36:	3f 4f       	sbci	r19, 0xFF	; 255
    3c38:	77 fd       	sbrc	r23, 7
    3c3a:	e7 cf       	rjmp	.-50     	; 0x3c0a <__mulsf3+0x140>
    3c3c:	0c c0       	rjmp	.+24     	; 0x3c56 <__mulsf3+0x18c>
    3c3e:	44 0f       	add	r20, r20
    3c40:	55 1f       	adc	r21, r21
    3c42:	66 1f       	adc	r22, r22
    3c44:	77 1f       	adc	r23, r23
    3c46:	17 fd       	sbrc	r17, 7
    3c48:	41 60       	ori	r20, 0x01	; 1
    3c4a:	ee 0c       	add	r14, r14
    3c4c:	ff 1c       	adc	r15, r15
    3c4e:	00 1f       	adc	r16, r16
    3c50:	11 1f       	adc	r17, r17
    3c52:	21 50       	subi	r18, 0x01	; 1
    3c54:	30 40       	sbci	r19, 0x00	; 0
    3c56:	40 30       	cpi	r20, 0x00	; 0
    3c58:	90 e0       	ldi	r25, 0x00	; 0
    3c5a:	59 07       	cpc	r21, r25
    3c5c:	90 e0       	ldi	r25, 0x00	; 0
    3c5e:	69 07       	cpc	r22, r25
    3c60:	90 e4       	ldi	r25, 0x40	; 64
    3c62:	79 07       	cpc	r23, r25
    3c64:	60 f3       	brcs	.-40     	; 0x3c3e <__mulsf3+0x174>
    3c66:	2b 8f       	std	Y+27, r18	; 0x1b
    3c68:	3c 8f       	std	Y+28, r19	; 0x1c
    3c6a:	db 01       	movw	r26, r22
    3c6c:	ca 01       	movw	r24, r20
    3c6e:	8f 77       	andi	r24, 0x7F	; 127
    3c70:	90 70       	andi	r25, 0x00	; 0
    3c72:	a0 70       	andi	r26, 0x00	; 0
    3c74:	b0 70       	andi	r27, 0x00	; 0
    3c76:	80 34       	cpi	r24, 0x40	; 64
    3c78:	91 05       	cpc	r25, r1
    3c7a:	a1 05       	cpc	r26, r1
    3c7c:	b1 05       	cpc	r27, r1
    3c7e:	61 f4       	brne	.+24     	; 0x3c98 <__mulsf3+0x1ce>
    3c80:	47 fd       	sbrc	r20, 7
    3c82:	0a c0       	rjmp	.+20     	; 0x3c98 <__mulsf3+0x1ce>
    3c84:	e1 14       	cp	r14, r1
    3c86:	f1 04       	cpc	r15, r1
    3c88:	01 05       	cpc	r16, r1
    3c8a:	11 05       	cpc	r17, r1
    3c8c:	29 f0       	breq	.+10     	; 0x3c98 <__mulsf3+0x1ce>
    3c8e:	40 5c       	subi	r20, 0xC0	; 192
    3c90:	5f 4f       	sbci	r21, 0xFF	; 255
    3c92:	6f 4f       	sbci	r22, 0xFF	; 255
    3c94:	7f 4f       	sbci	r23, 0xFF	; 255
    3c96:	40 78       	andi	r20, 0x80	; 128
    3c98:	1a 8e       	std	Y+26, r1	; 0x1a
    3c9a:	fe 17       	cp	r31, r30
    3c9c:	11 f0       	breq	.+4      	; 0x3ca2 <__mulsf3+0x1d8>
    3c9e:	81 e0       	ldi	r24, 0x01	; 1
    3ca0:	8a 8f       	std	Y+26, r24	; 0x1a
    3ca2:	4d 8f       	std	Y+29, r20	; 0x1d
    3ca4:	5e 8f       	std	Y+30, r21	; 0x1e
    3ca6:	6f 8f       	std	Y+31, r22	; 0x1f
    3ca8:	78 a3       	std	Y+32, r23	; 0x20
    3caa:	83 e0       	ldi	r24, 0x03	; 3
    3cac:	89 8f       	std	Y+25, r24	; 0x19
    3cae:	ce 01       	movw	r24, r28
    3cb0:	49 96       	adiw	r24, 0x19	; 25
    3cb2:	0e 94 60 1f 	call	0x3ec0	; 0x3ec0 <__pack_f>
    3cb6:	a0 96       	adiw	r28, 0x20	; 32
    3cb8:	e2 e1       	ldi	r30, 0x12	; 18
    3cba:	0c 94 0f 21 	jmp	0x421e	; 0x421e <__epilogue_restores__>

00003cbe <__floatsisf>:
    3cbe:	a8 e0       	ldi	r26, 0x08	; 8
    3cc0:	b0 e0       	ldi	r27, 0x00	; 0
    3cc2:	e5 e6       	ldi	r30, 0x65	; 101
    3cc4:	fe e1       	ldi	r31, 0x1E	; 30
    3cc6:	0c 94 fc 20 	jmp	0x41f8	; 0x41f8 <__prologue_saves__+0x12>
    3cca:	9b 01       	movw	r18, r22
    3ccc:	ac 01       	movw	r20, r24
    3cce:	83 e0       	ldi	r24, 0x03	; 3
    3cd0:	89 83       	std	Y+1, r24	; 0x01
    3cd2:	da 01       	movw	r26, r20
    3cd4:	c9 01       	movw	r24, r18
    3cd6:	88 27       	eor	r24, r24
    3cd8:	b7 fd       	sbrc	r27, 7
    3cda:	83 95       	inc	r24
    3cdc:	99 27       	eor	r25, r25
    3cde:	aa 27       	eor	r26, r26
    3ce0:	bb 27       	eor	r27, r27
    3ce2:	b8 2e       	mov	r11, r24
    3ce4:	21 15       	cp	r18, r1
    3ce6:	31 05       	cpc	r19, r1
    3ce8:	41 05       	cpc	r20, r1
    3cea:	51 05       	cpc	r21, r1
    3cec:	19 f4       	brne	.+6      	; 0x3cf4 <__floatsisf+0x36>
    3cee:	82 e0       	ldi	r24, 0x02	; 2
    3cf0:	89 83       	std	Y+1, r24	; 0x01
    3cf2:	3a c0       	rjmp	.+116    	; 0x3d68 <__floatsisf+0xaa>
    3cf4:	88 23       	and	r24, r24
    3cf6:	a9 f0       	breq	.+42     	; 0x3d22 <__floatsisf+0x64>
    3cf8:	20 30       	cpi	r18, 0x00	; 0
    3cfa:	80 e0       	ldi	r24, 0x00	; 0
    3cfc:	38 07       	cpc	r19, r24
    3cfe:	80 e0       	ldi	r24, 0x00	; 0
    3d00:	48 07       	cpc	r20, r24
    3d02:	80 e8       	ldi	r24, 0x80	; 128
    3d04:	58 07       	cpc	r21, r24
    3d06:	29 f4       	brne	.+10     	; 0x3d12 <__floatsisf+0x54>
    3d08:	60 e0       	ldi	r22, 0x00	; 0
    3d0a:	70 e0       	ldi	r23, 0x00	; 0
    3d0c:	80 e0       	ldi	r24, 0x00	; 0
    3d0e:	9f ec       	ldi	r25, 0xCF	; 207
    3d10:	30 c0       	rjmp	.+96     	; 0x3d72 <__floatsisf+0xb4>
    3d12:	ee 24       	eor	r14, r14
    3d14:	ff 24       	eor	r15, r15
    3d16:	87 01       	movw	r16, r14
    3d18:	e2 1a       	sub	r14, r18
    3d1a:	f3 0a       	sbc	r15, r19
    3d1c:	04 0b       	sbc	r16, r20
    3d1e:	15 0b       	sbc	r17, r21
    3d20:	02 c0       	rjmp	.+4      	; 0x3d26 <__floatsisf+0x68>
    3d22:	79 01       	movw	r14, r18
    3d24:	8a 01       	movw	r16, r20
    3d26:	8e e1       	ldi	r24, 0x1E	; 30
    3d28:	c8 2e       	mov	r12, r24
    3d2a:	d1 2c       	mov	r13, r1
    3d2c:	dc 82       	std	Y+4, r13	; 0x04
    3d2e:	cb 82       	std	Y+3, r12	; 0x03
    3d30:	ed 82       	std	Y+5, r14	; 0x05
    3d32:	fe 82       	std	Y+6, r15	; 0x06
    3d34:	0f 83       	std	Y+7, r16	; 0x07
    3d36:	18 87       	std	Y+8, r17	; 0x08
    3d38:	c8 01       	movw	r24, r16
    3d3a:	b7 01       	movw	r22, r14
    3d3c:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <__clzsi2>
    3d40:	01 97       	sbiw	r24, 0x01	; 1
    3d42:	18 16       	cp	r1, r24
    3d44:	19 06       	cpc	r1, r25
    3d46:	84 f4       	brge	.+32     	; 0x3d68 <__floatsisf+0xaa>
    3d48:	08 2e       	mov	r0, r24
    3d4a:	04 c0       	rjmp	.+8      	; 0x3d54 <__floatsisf+0x96>
    3d4c:	ee 0c       	add	r14, r14
    3d4e:	ff 1c       	adc	r15, r15
    3d50:	00 1f       	adc	r16, r16
    3d52:	11 1f       	adc	r17, r17
    3d54:	0a 94       	dec	r0
    3d56:	d2 f7       	brpl	.-12     	; 0x3d4c <__floatsisf+0x8e>
    3d58:	ed 82       	std	Y+5, r14	; 0x05
    3d5a:	fe 82       	std	Y+6, r15	; 0x06
    3d5c:	0f 83       	std	Y+7, r16	; 0x07
    3d5e:	18 87       	std	Y+8, r17	; 0x08
    3d60:	c8 1a       	sub	r12, r24
    3d62:	d9 0a       	sbc	r13, r25
    3d64:	dc 82       	std	Y+4, r13	; 0x04
    3d66:	cb 82       	std	Y+3, r12	; 0x03
    3d68:	ba 82       	std	Y+2, r11	; 0x02
    3d6a:	ce 01       	movw	r24, r28
    3d6c:	01 96       	adiw	r24, 0x01	; 1
    3d6e:	0e 94 60 1f 	call	0x3ec0	; 0x3ec0 <__pack_f>
    3d72:	28 96       	adiw	r28, 0x08	; 8
    3d74:	e9 e0       	ldi	r30, 0x09	; 9
    3d76:	0c 94 18 21 	jmp	0x4230	; 0x4230 <__epilogue_restores__+0x12>

00003d7a <__fixsfsi>:
    3d7a:	ac e0       	ldi	r26, 0x0C	; 12
    3d7c:	b0 e0       	ldi	r27, 0x00	; 0
    3d7e:	e3 ec       	ldi	r30, 0xC3	; 195
    3d80:	fe e1       	ldi	r31, 0x1E	; 30
    3d82:	0c 94 03 21 	jmp	0x4206	; 0x4206 <__prologue_saves__+0x20>
    3d86:	69 83       	std	Y+1, r22	; 0x01
    3d88:	7a 83       	std	Y+2, r23	; 0x02
    3d8a:	8b 83       	std	Y+3, r24	; 0x03
    3d8c:	9c 83       	std	Y+4, r25	; 0x04
    3d8e:	ce 01       	movw	r24, r28
    3d90:	01 96       	adiw	r24, 0x01	; 1
    3d92:	be 01       	movw	r22, r28
    3d94:	6b 5f       	subi	r22, 0xFB	; 251
    3d96:	7f 4f       	sbci	r23, 0xFF	; 255
    3d98:	0e 94 35 20 	call	0x406a	; 0x406a <__unpack_f>
    3d9c:	8d 81       	ldd	r24, Y+5	; 0x05
    3d9e:	82 30       	cpi	r24, 0x02	; 2
    3da0:	61 f1       	breq	.+88     	; 0x3dfa <__fixsfsi+0x80>
    3da2:	82 30       	cpi	r24, 0x02	; 2
    3da4:	50 f1       	brcs	.+84     	; 0x3dfa <__fixsfsi+0x80>
    3da6:	84 30       	cpi	r24, 0x04	; 4
    3da8:	21 f4       	brne	.+8      	; 0x3db2 <__fixsfsi+0x38>
    3daa:	8e 81       	ldd	r24, Y+6	; 0x06
    3dac:	88 23       	and	r24, r24
    3dae:	51 f1       	breq	.+84     	; 0x3e04 <__fixsfsi+0x8a>
    3db0:	2e c0       	rjmp	.+92     	; 0x3e0e <__fixsfsi+0x94>
    3db2:	2f 81       	ldd	r18, Y+7	; 0x07
    3db4:	38 85       	ldd	r19, Y+8	; 0x08
    3db6:	37 fd       	sbrc	r19, 7
    3db8:	20 c0       	rjmp	.+64     	; 0x3dfa <__fixsfsi+0x80>
    3dba:	6e 81       	ldd	r22, Y+6	; 0x06
    3dbc:	2f 31       	cpi	r18, 0x1F	; 31
    3dbe:	31 05       	cpc	r19, r1
    3dc0:	1c f0       	brlt	.+6      	; 0x3dc8 <__fixsfsi+0x4e>
    3dc2:	66 23       	and	r22, r22
    3dc4:	f9 f0       	breq	.+62     	; 0x3e04 <__fixsfsi+0x8a>
    3dc6:	23 c0       	rjmp	.+70     	; 0x3e0e <__fixsfsi+0x94>
    3dc8:	8e e1       	ldi	r24, 0x1E	; 30
    3dca:	90 e0       	ldi	r25, 0x00	; 0
    3dcc:	82 1b       	sub	r24, r18
    3dce:	93 0b       	sbc	r25, r19
    3dd0:	29 85       	ldd	r18, Y+9	; 0x09
    3dd2:	3a 85       	ldd	r19, Y+10	; 0x0a
    3dd4:	4b 85       	ldd	r20, Y+11	; 0x0b
    3dd6:	5c 85       	ldd	r21, Y+12	; 0x0c
    3dd8:	04 c0       	rjmp	.+8      	; 0x3de2 <__fixsfsi+0x68>
    3dda:	56 95       	lsr	r21
    3ddc:	47 95       	ror	r20
    3dde:	37 95       	ror	r19
    3de0:	27 95       	ror	r18
    3de2:	8a 95       	dec	r24
    3de4:	d2 f7       	brpl	.-12     	; 0x3dda <__fixsfsi+0x60>
    3de6:	66 23       	and	r22, r22
    3de8:	b1 f0       	breq	.+44     	; 0x3e16 <__fixsfsi+0x9c>
    3dea:	50 95       	com	r21
    3dec:	40 95       	com	r20
    3dee:	30 95       	com	r19
    3df0:	21 95       	neg	r18
    3df2:	3f 4f       	sbci	r19, 0xFF	; 255
    3df4:	4f 4f       	sbci	r20, 0xFF	; 255
    3df6:	5f 4f       	sbci	r21, 0xFF	; 255
    3df8:	0e c0       	rjmp	.+28     	; 0x3e16 <__fixsfsi+0x9c>
    3dfa:	20 e0       	ldi	r18, 0x00	; 0
    3dfc:	30 e0       	ldi	r19, 0x00	; 0
    3dfe:	40 e0       	ldi	r20, 0x00	; 0
    3e00:	50 e0       	ldi	r21, 0x00	; 0
    3e02:	09 c0       	rjmp	.+18     	; 0x3e16 <__fixsfsi+0x9c>
    3e04:	2f ef       	ldi	r18, 0xFF	; 255
    3e06:	3f ef       	ldi	r19, 0xFF	; 255
    3e08:	4f ef       	ldi	r20, 0xFF	; 255
    3e0a:	5f e7       	ldi	r21, 0x7F	; 127
    3e0c:	04 c0       	rjmp	.+8      	; 0x3e16 <__fixsfsi+0x9c>
    3e0e:	20 e0       	ldi	r18, 0x00	; 0
    3e10:	30 e0       	ldi	r19, 0x00	; 0
    3e12:	40 e0       	ldi	r20, 0x00	; 0
    3e14:	50 e8       	ldi	r21, 0x80	; 128
    3e16:	b9 01       	movw	r22, r18
    3e18:	ca 01       	movw	r24, r20
    3e1a:	2c 96       	adiw	r28, 0x0c	; 12
    3e1c:	e2 e0       	ldi	r30, 0x02	; 2
    3e1e:	0c 94 1f 21 	jmp	0x423e	; 0x423e <__epilogue_restores__+0x20>

00003e22 <__clzsi2>:
    3e22:	ef 92       	push	r14
    3e24:	ff 92       	push	r15
    3e26:	0f 93       	push	r16
    3e28:	1f 93       	push	r17
    3e2a:	7b 01       	movw	r14, r22
    3e2c:	8c 01       	movw	r16, r24
    3e2e:	80 e0       	ldi	r24, 0x00	; 0
    3e30:	e8 16       	cp	r14, r24
    3e32:	80 e0       	ldi	r24, 0x00	; 0
    3e34:	f8 06       	cpc	r15, r24
    3e36:	81 e0       	ldi	r24, 0x01	; 1
    3e38:	08 07       	cpc	r16, r24
    3e3a:	80 e0       	ldi	r24, 0x00	; 0
    3e3c:	18 07       	cpc	r17, r24
    3e3e:	88 f4       	brcc	.+34     	; 0x3e62 <__clzsi2+0x40>
    3e40:	8f ef       	ldi	r24, 0xFF	; 255
    3e42:	e8 16       	cp	r14, r24
    3e44:	f1 04       	cpc	r15, r1
    3e46:	01 05       	cpc	r16, r1
    3e48:	11 05       	cpc	r17, r1
    3e4a:	31 f0       	breq	.+12     	; 0x3e58 <__clzsi2+0x36>
    3e4c:	28 f0       	brcs	.+10     	; 0x3e58 <__clzsi2+0x36>
    3e4e:	88 e0       	ldi	r24, 0x08	; 8
    3e50:	90 e0       	ldi	r25, 0x00	; 0
    3e52:	a0 e0       	ldi	r26, 0x00	; 0
    3e54:	b0 e0       	ldi	r27, 0x00	; 0
    3e56:	17 c0       	rjmp	.+46     	; 0x3e86 <__clzsi2+0x64>
    3e58:	80 e0       	ldi	r24, 0x00	; 0
    3e5a:	90 e0       	ldi	r25, 0x00	; 0
    3e5c:	a0 e0       	ldi	r26, 0x00	; 0
    3e5e:	b0 e0       	ldi	r27, 0x00	; 0
    3e60:	12 c0       	rjmp	.+36     	; 0x3e86 <__clzsi2+0x64>
    3e62:	80 e0       	ldi	r24, 0x00	; 0
    3e64:	e8 16       	cp	r14, r24
    3e66:	80 e0       	ldi	r24, 0x00	; 0
    3e68:	f8 06       	cpc	r15, r24
    3e6a:	80 e0       	ldi	r24, 0x00	; 0
    3e6c:	08 07       	cpc	r16, r24
    3e6e:	81 e0       	ldi	r24, 0x01	; 1
    3e70:	18 07       	cpc	r17, r24
    3e72:	28 f0       	brcs	.+10     	; 0x3e7e <__clzsi2+0x5c>
    3e74:	88 e1       	ldi	r24, 0x18	; 24
    3e76:	90 e0       	ldi	r25, 0x00	; 0
    3e78:	a0 e0       	ldi	r26, 0x00	; 0
    3e7a:	b0 e0       	ldi	r27, 0x00	; 0
    3e7c:	04 c0       	rjmp	.+8      	; 0x3e86 <__clzsi2+0x64>
    3e7e:	80 e1       	ldi	r24, 0x10	; 16
    3e80:	90 e0       	ldi	r25, 0x00	; 0
    3e82:	a0 e0       	ldi	r26, 0x00	; 0
    3e84:	b0 e0       	ldi	r27, 0x00	; 0
    3e86:	20 e2       	ldi	r18, 0x20	; 32
    3e88:	30 e0       	ldi	r19, 0x00	; 0
    3e8a:	40 e0       	ldi	r20, 0x00	; 0
    3e8c:	50 e0       	ldi	r21, 0x00	; 0
    3e8e:	28 1b       	sub	r18, r24
    3e90:	39 0b       	sbc	r19, r25
    3e92:	4a 0b       	sbc	r20, r26
    3e94:	5b 0b       	sbc	r21, r27
    3e96:	04 c0       	rjmp	.+8      	; 0x3ea0 <__clzsi2+0x7e>
    3e98:	16 95       	lsr	r17
    3e9a:	07 95       	ror	r16
    3e9c:	f7 94       	ror	r15
    3e9e:	e7 94       	ror	r14
    3ea0:	8a 95       	dec	r24
    3ea2:	d2 f7       	brpl	.-12     	; 0x3e98 <__clzsi2+0x76>
    3ea4:	f7 01       	movw	r30, r14
    3ea6:	e1 5e       	subi	r30, 0xE1	; 225
    3ea8:	fd 4f       	sbci	r31, 0xFD	; 253
    3eaa:	80 81       	ld	r24, Z
    3eac:	28 1b       	sub	r18, r24
    3eae:	31 09       	sbc	r19, r1
    3eb0:	41 09       	sbc	r20, r1
    3eb2:	51 09       	sbc	r21, r1
    3eb4:	c9 01       	movw	r24, r18
    3eb6:	1f 91       	pop	r17
    3eb8:	0f 91       	pop	r16
    3eba:	ff 90       	pop	r15
    3ebc:	ef 90       	pop	r14
    3ebe:	08 95       	ret

00003ec0 <__pack_f>:
    3ec0:	df 92       	push	r13
    3ec2:	ef 92       	push	r14
    3ec4:	ff 92       	push	r15
    3ec6:	0f 93       	push	r16
    3ec8:	1f 93       	push	r17
    3eca:	fc 01       	movw	r30, r24
    3ecc:	e4 80       	ldd	r14, Z+4	; 0x04
    3ece:	f5 80       	ldd	r15, Z+5	; 0x05
    3ed0:	06 81       	ldd	r16, Z+6	; 0x06
    3ed2:	17 81       	ldd	r17, Z+7	; 0x07
    3ed4:	d1 80       	ldd	r13, Z+1	; 0x01
    3ed6:	80 81       	ld	r24, Z
    3ed8:	82 30       	cpi	r24, 0x02	; 2
    3eda:	48 f4       	brcc	.+18     	; 0x3eee <__pack_f+0x2e>
    3edc:	80 e0       	ldi	r24, 0x00	; 0
    3ede:	90 e0       	ldi	r25, 0x00	; 0
    3ee0:	a0 e1       	ldi	r26, 0x10	; 16
    3ee2:	b0 e0       	ldi	r27, 0x00	; 0
    3ee4:	e8 2a       	or	r14, r24
    3ee6:	f9 2a       	or	r15, r25
    3ee8:	0a 2b       	or	r16, r26
    3eea:	1b 2b       	or	r17, r27
    3eec:	a5 c0       	rjmp	.+330    	; 0x4038 <__pack_f+0x178>
    3eee:	84 30       	cpi	r24, 0x04	; 4
    3ef0:	09 f4       	brne	.+2      	; 0x3ef4 <__pack_f+0x34>
    3ef2:	9f c0       	rjmp	.+318    	; 0x4032 <__pack_f+0x172>
    3ef4:	82 30       	cpi	r24, 0x02	; 2
    3ef6:	21 f4       	brne	.+8      	; 0x3f00 <__pack_f+0x40>
    3ef8:	ee 24       	eor	r14, r14
    3efa:	ff 24       	eor	r15, r15
    3efc:	87 01       	movw	r16, r14
    3efe:	05 c0       	rjmp	.+10     	; 0x3f0a <__pack_f+0x4a>
    3f00:	e1 14       	cp	r14, r1
    3f02:	f1 04       	cpc	r15, r1
    3f04:	01 05       	cpc	r16, r1
    3f06:	11 05       	cpc	r17, r1
    3f08:	19 f4       	brne	.+6      	; 0x3f10 <__pack_f+0x50>
    3f0a:	e0 e0       	ldi	r30, 0x00	; 0
    3f0c:	f0 e0       	ldi	r31, 0x00	; 0
    3f0e:	96 c0       	rjmp	.+300    	; 0x403c <__pack_f+0x17c>
    3f10:	62 81       	ldd	r22, Z+2	; 0x02
    3f12:	73 81       	ldd	r23, Z+3	; 0x03
    3f14:	9f ef       	ldi	r25, 0xFF	; 255
    3f16:	62 38       	cpi	r22, 0x82	; 130
    3f18:	79 07       	cpc	r23, r25
    3f1a:	0c f0       	brlt	.+2      	; 0x3f1e <__pack_f+0x5e>
    3f1c:	5b c0       	rjmp	.+182    	; 0x3fd4 <__pack_f+0x114>
    3f1e:	22 e8       	ldi	r18, 0x82	; 130
    3f20:	3f ef       	ldi	r19, 0xFF	; 255
    3f22:	26 1b       	sub	r18, r22
    3f24:	37 0b       	sbc	r19, r23
    3f26:	2a 31       	cpi	r18, 0x1A	; 26
    3f28:	31 05       	cpc	r19, r1
    3f2a:	2c f0       	brlt	.+10     	; 0x3f36 <__pack_f+0x76>
    3f2c:	20 e0       	ldi	r18, 0x00	; 0
    3f2e:	30 e0       	ldi	r19, 0x00	; 0
    3f30:	40 e0       	ldi	r20, 0x00	; 0
    3f32:	50 e0       	ldi	r21, 0x00	; 0
    3f34:	2a c0       	rjmp	.+84     	; 0x3f8a <__pack_f+0xca>
    3f36:	b8 01       	movw	r22, r16
    3f38:	a7 01       	movw	r20, r14
    3f3a:	02 2e       	mov	r0, r18
    3f3c:	04 c0       	rjmp	.+8      	; 0x3f46 <__pack_f+0x86>
    3f3e:	76 95       	lsr	r23
    3f40:	67 95       	ror	r22
    3f42:	57 95       	ror	r21
    3f44:	47 95       	ror	r20
    3f46:	0a 94       	dec	r0
    3f48:	d2 f7       	brpl	.-12     	; 0x3f3e <__pack_f+0x7e>
    3f4a:	81 e0       	ldi	r24, 0x01	; 1
    3f4c:	90 e0       	ldi	r25, 0x00	; 0
    3f4e:	a0 e0       	ldi	r26, 0x00	; 0
    3f50:	b0 e0       	ldi	r27, 0x00	; 0
    3f52:	04 c0       	rjmp	.+8      	; 0x3f5c <__pack_f+0x9c>
    3f54:	88 0f       	add	r24, r24
    3f56:	99 1f       	adc	r25, r25
    3f58:	aa 1f       	adc	r26, r26
    3f5a:	bb 1f       	adc	r27, r27
    3f5c:	2a 95       	dec	r18
    3f5e:	d2 f7       	brpl	.-12     	; 0x3f54 <__pack_f+0x94>
    3f60:	01 97       	sbiw	r24, 0x01	; 1
    3f62:	a1 09       	sbc	r26, r1
    3f64:	b1 09       	sbc	r27, r1
    3f66:	8e 21       	and	r24, r14
    3f68:	9f 21       	and	r25, r15
    3f6a:	a0 23       	and	r26, r16
    3f6c:	b1 23       	and	r27, r17
    3f6e:	00 97       	sbiw	r24, 0x00	; 0
    3f70:	a1 05       	cpc	r26, r1
    3f72:	b1 05       	cpc	r27, r1
    3f74:	21 f0       	breq	.+8      	; 0x3f7e <__pack_f+0xbe>
    3f76:	81 e0       	ldi	r24, 0x01	; 1
    3f78:	90 e0       	ldi	r25, 0x00	; 0
    3f7a:	a0 e0       	ldi	r26, 0x00	; 0
    3f7c:	b0 e0       	ldi	r27, 0x00	; 0
    3f7e:	9a 01       	movw	r18, r20
    3f80:	ab 01       	movw	r20, r22
    3f82:	28 2b       	or	r18, r24
    3f84:	39 2b       	or	r19, r25
    3f86:	4a 2b       	or	r20, r26
    3f88:	5b 2b       	or	r21, r27
    3f8a:	da 01       	movw	r26, r20
    3f8c:	c9 01       	movw	r24, r18
    3f8e:	8f 77       	andi	r24, 0x7F	; 127
    3f90:	90 70       	andi	r25, 0x00	; 0
    3f92:	a0 70       	andi	r26, 0x00	; 0
    3f94:	b0 70       	andi	r27, 0x00	; 0
    3f96:	80 34       	cpi	r24, 0x40	; 64
    3f98:	91 05       	cpc	r25, r1
    3f9a:	a1 05       	cpc	r26, r1
    3f9c:	b1 05       	cpc	r27, r1
    3f9e:	39 f4       	brne	.+14     	; 0x3fae <__pack_f+0xee>
    3fa0:	27 ff       	sbrs	r18, 7
    3fa2:	09 c0       	rjmp	.+18     	; 0x3fb6 <__pack_f+0xf6>
    3fa4:	20 5c       	subi	r18, 0xC0	; 192
    3fa6:	3f 4f       	sbci	r19, 0xFF	; 255
    3fa8:	4f 4f       	sbci	r20, 0xFF	; 255
    3faa:	5f 4f       	sbci	r21, 0xFF	; 255
    3fac:	04 c0       	rjmp	.+8      	; 0x3fb6 <__pack_f+0xf6>
    3fae:	21 5c       	subi	r18, 0xC1	; 193
    3fb0:	3f 4f       	sbci	r19, 0xFF	; 255
    3fb2:	4f 4f       	sbci	r20, 0xFF	; 255
    3fb4:	5f 4f       	sbci	r21, 0xFF	; 255
    3fb6:	e0 e0       	ldi	r30, 0x00	; 0
    3fb8:	f0 e0       	ldi	r31, 0x00	; 0
    3fba:	20 30       	cpi	r18, 0x00	; 0
    3fbc:	a0 e0       	ldi	r26, 0x00	; 0
    3fbe:	3a 07       	cpc	r19, r26
    3fc0:	a0 e0       	ldi	r26, 0x00	; 0
    3fc2:	4a 07       	cpc	r20, r26
    3fc4:	a0 e4       	ldi	r26, 0x40	; 64
    3fc6:	5a 07       	cpc	r21, r26
    3fc8:	10 f0       	brcs	.+4      	; 0x3fce <__pack_f+0x10e>
    3fca:	e1 e0       	ldi	r30, 0x01	; 1
    3fcc:	f0 e0       	ldi	r31, 0x00	; 0
    3fce:	79 01       	movw	r14, r18
    3fd0:	8a 01       	movw	r16, r20
    3fd2:	27 c0       	rjmp	.+78     	; 0x4022 <__pack_f+0x162>
    3fd4:	60 38       	cpi	r22, 0x80	; 128
    3fd6:	71 05       	cpc	r23, r1
    3fd8:	64 f5       	brge	.+88     	; 0x4032 <__pack_f+0x172>
    3fda:	fb 01       	movw	r30, r22
    3fdc:	e1 58       	subi	r30, 0x81	; 129
    3fde:	ff 4f       	sbci	r31, 0xFF	; 255
    3fe0:	d8 01       	movw	r26, r16
    3fe2:	c7 01       	movw	r24, r14
    3fe4:	8f 77       	andi	r24, 0x7F	; 127
    3fe6:	90 70       	andi	r25, 0x00	; 0
    3fe8:	a0 70       	andi	r26, 0x00	; 0
    3fea:	b0 70       	andi	r27, 0x00	; 0
    3fec:	80 34       	cpi	r24, 0x40	; 64
    3fee:	91 05       	cpc	r25, r1
    3ff0:	a1 05       	cpc	r26, r1
    3ff2:	b1 05       	cpc	r27, r1
    3ff4:	39 f4       	brne	.+14     	; 0x4004 <__pack_f+0x144>
    3ff6:	e7 fe       	sbrs	r14, 7
    3ff8:	0d c0       	rjmp	.+26     	; 0x4014 <__pack_f+0x154>
    3ffa:	80 e4       	ldi	r24, 0x40	; 64
    3ffc:	90 e0       	ldi	r25, 0x00	; 0
    3ffe:	a0 e0       	ldi	r26, 0x00	; 0
    4000:	b0 e0       	ldi	r27, 0x00	; 0
    4002:	04 c0       	rjmp	.+8      	; 0x400c <__pack_f+0x14c>
    4004:	8f e3       	ldi	r24, 0x3F	; 63
    4006:	90 e0       	ldi	r25, 0x00	; 0
    4008:	a0 e0       	ldi	r26, 0x00	; 0
    400a:	b0 e0       	ldi	r27, 0x00	; 0
    400c:	e8 0e       	add	r14, r24
    400e:	f9 1e       	adc	r15, r25
    4010:	0a 1f       	adc	r16, r26
    4012:	1b 1f       	adc	r17, r27
    4014:	17 ff       	sbrs	r17, 7
    4016:	05 c0       	rjmp	.+10     	; 0x4022 <__pack_f+0x162>
    4018:	16 95       	lsr	r17
    401a:	07 95       	ror	r16
    401c:	f7 94       	ror	r15
    401e:	e7 94       	ror	r14
    4020:	31 96       	adiw	r30, 0x01	; 1
    4022:	87 e0       	ldi	r24, 0x07	; 7
    4024:	16 95       	lsr	r17
    4026:	07 95       	ror	r16
    4028:	f7 94       	ror	r15
    402a:	e7 94       	ror	r14
    402c:	8a 95       	dec	r24
    402e:	d1 f7       	brne	.-12     	; 0x4024 <__pack_f+0x164>
    4030:	05 c0       	rjmp	.+10     	; 0x403c <__pack_f+0x17c>
    4032:	ee 24       	eor	r14, r14
    4034:	ff 24       	eor	r15, r15
    4036:	87 01       	movw	r16, r14
    4038:	ef ef       	ldi	r30, 0xFF	; 255
    403a:	f0 e0       	ldi	r31, 0x00	; 0
    403c:	6e 2f       	mov	r22, r30
    403e:	67 95       	ror	r22
    4040:	66 27       	eor	r22, r22
    4042:	67 95       	ror	r22
    4044:	90 2f       	mov	r25, r16
    4046:	9f 77       	andi	r25, 0x7F	; 127
    4048:	d7 94       	ror	r13
    404a:	dd 24       	eor	r13, r13
    404c:	d7 94       	ror	r13
    404e:	8e 2f       	mov	r24, r30
    4050:	86 95       	lsr	r24
    4052:	49 2f       	mov	r20, r25
    4054:	46 2b       	or	r20, r22
    4056:	58 2f       	mov	r21, r24
    4058:	5d 29       	or	r21, r13
    405a:	b7 01       	movw	r22, r14
    405c:	ca 01       	movw	r24, r20
    405e:	1f 91       	pop	r17
    4060:	0f 91       	pop	r16
    4062:	ff 90       	pop	r15
    4064:	ef 90       	pop	r14
    4066:	df 90       	pop	r13
    4068:	08 95       	ret

0000406a <__unpack_f>:
    406a:	fc 01       	movw	r30, r24
    406c:	db 01       	movw	r26, r22
    406e:	40 81       	ld	r20, Z
    4070:	51 81       	ldd	r21, Z+1	; 0x01
    4072:	22 81       	ldd	r18, Z+2	; 0x02
    4074:	62 2f       	mov	r22, r18
    4076:	6f 77       	andi	r22, 0x7F	; 127
    4078:	70 e0       	ldi	r23, 0x00	; 0
    407a:	22 1f       	adc	r18, r18
    407c:	22 27       	eor	r18, r18
    407e:	22 1f       	adc	r18, r18
    4080:	93 81       	ldd	r25, Z+3	; 0x03
    4082:	89 2f       	mov	r24, r25
    4084:	88 0f       	add	r24, r24
    4086:	82 2b       	or	r24, r18
    4088:	28 2f       	mov	r18, r24
    408a:	30 e0       	ldi	r19, 0x00	; 0
    408c:	99 1f       	adc	r25, r25
    408e:	99 27       	eor	r25, r25
    4090:	99 1f       	adc	r25, r25
    4092:	11 96       	adiw	r26, 0x01	; 1
    4094:	9c 93       	st	X, r25
    4096:	11 97       	sbiw	r26, 0x01	; 1
    4098:	21 15       	cp	r18, r1
    409a:	31 05       	cpc	r19, r1
    409c:	a9 f5       	brne	.+106    	; 0x4108 <__unpack_f+0x9e>
    409e:	41 15       	cp	r20, r1
    40a0:	51 05       	cpc	r21, r1
    40a2:	61 05       	cpc	r22, r1
    40a4:	71 05       	cpc	r23, r1
    40a6:	11 f4       	brne	.+4      	; 0x40ac <__unpack_f+0x42>
    40a8:	82 e0       	ldi	r24, 0x02	; 2
    40aa:	37 c0       	rjmp	.+110    	; 0x411a <__unpack_f+0xb0>
    40ac:	82 e8       	ldi	r24, 0x82	; 130
    40ae:	9f ef       	ldi	r25, 0xFF	; 255
    40b0:	13 96       	adiw	r26, 0x03	; 3
    40b2:	9c 93       	st	X, r25
    40b4:	8e 93       	st	-X, r24
    40b6:	12 97       	sbiw	r26, 0x02	; 2
    40b8:	9a 01       	movw	r18, r20
    40ba:	ab 01       	movw	r20, r22
    40bc:	67 e0       	ldi	r22, 0x07	; 7
    40be:	22 0f       	add	r18, r18
    40c0:	33 1f       	adc	r19, r19
    40c2:	44 1f       	adc	r20, r20
    40c4:	55 1f       	adc	r21, r21
    40c6:	6a 95       	dec	r22
    40c8:	d1 f7       	brne	.-12     	; 0x40be <__unpack_f+0x54>
    40ca:	83 e0       	ldi	r24, 0x03	; 3
    40cc:	8c 93       	st	X, r24
    40ce:	0d c0       	rjmp	.+26     	; 0x40ea <__unpack_f+0x80>
    40d0:	22 0f       	add	r18, r18
    40d2:	33 1f       	adc	r19, r19
    40d4:	44 1f       	adc	r20, r20
    40d6:	55 1f       	adc	r21, r21
    40d8:	12 96       	adiw	r26, 0x02	; 2
    40da:	8d 91       	ld	r24, X+
    40dc:	9c 91       	ld	r25, X
    40de:	13 97       	sbiw	r26, 0x03	; 3
    40e0:	01 97       	sbiw	r24, 0x01	; 1
    40e2:	13 96       	adiw	r26, 0x03	; 3
    40e4:	9c 93       	st	X, r25
    40e6:	8e 93       	st	-X, r24
    40e8:	12 97       	sbiw	r26, 0x02	; 2
    40ea:	20 30       	cpi	r18, 0x00	; 0
    40ec:	80 e0       	ldi	r24, 0x00	; 0
    40ee:	38 07       	cpc	r19, r24
    40f0:	80 e0       	ldi	r24, 0x00	; 0
    40f2:	48 07       	cpc	r20, r24
    40f4:	80 e4       	ldi	r24, 0x40	; 64
    40f6:	58 07       	cpc	r21, r24
    40f8:	58 f3       	brcs	.-42     	; 0x40d0 <__unpack_f+0x66>
    40fa:	14 96       	adiw	r26, 0x04	; 4
    40fc:	2d 93       	st	X+, r18
    40fe:	3d 93       	st	X+, r19
    4100:	4d 93       	st	X+, r20
    4102:	5c 93       	st	X, r21
    4104:	17 97       	sbiw	r26, 0x07	; 7
    4106:	08 95       	ret
    4108:	2f 3f       	cpi	r18, 0xFF	; 255
    410a:	31 05       	cpc	r19, r1
    410c:	79 f4       	brne	.+30     	; 0x412c <__unpack_f+0xc2>
    410e:	41 15       	cp	r20, r1
    4110:	51 05       	cpc	r21, r1
    4112:	61 05       	cpc	r22, r1
    4114:	71 05       	cpc	r23, r1
    4116:	19 f4       	brne	.+6      	; 0x411e <__unpack_f+0xb4>
    4118:	84 e0       	ldi	r24, 0x04	; 4
    411a:	8c 93       	st	X, r24
    411c:	08 95       	ret
    411e:	64 ff       	sbrs	r22, 4
    4120:	03 c0       	rjmp	.+6      	; 0x4128 <__unpack_f+0xbe>
    4122:	81 e0       	ldi	r24, 0x01	; 1
    4124:	8c 93       	st	X, r24
    4126:	12 c0       	rjmp	.+36     	; 0x414c <__unpack_f+0xe2>
    4128:	1c 92       	st	X, r1
    412a:	10 c0       	rjmp	.+32     	; 0x414c <__unpack_f+0xe2>
    412c:	2f 57       	subi	r18, 0x7F	; 127
    412e:	30 40       	sbci	r19, 0x00	; 0
    4130:	13 96       	adiw	r26, 0x03	; 3
    4132:	3c 93       	st	X, r19
    4134:	2e 93       	st	-X, r18
    4136:	12 97       	sbiw	r26, 0x02	; 2
    4138:	83 e0       	ldi	r24, 0x03	; 3
    413a:	8c 93       	st	X, r24
    413c:	87 e0       	ldi	r24, 0x07	; 7
    413e:	44 0f       	add	r20, r20
    4140:	55 1f       	adc	r21, r21
    4142:	66 1f       	adc	r22, r22
    4144:	77 1f       	adc	r23, r23
    4146:	8a 95       	dec	r24
    4148:	d1 f7       	brne	.-12     	; 0x413e <__unpack_f+0xd4>
    414a:	70 64       	ori	r23, 0x40	; 64
    414c:	14 96       	adiw	r26, 0x04	; 4
    414e:	4d 93       	st	X+, r20
    4150:	5d 93       	st	X+, r21
    4152:	6d 93       	st	X+, r22
    4154:	7c 93       	st	X, r23
    4156:	17 97       	sbiw	r26, 0x07	; 7
    4158:	08 95       	ret

0000415a <__mulsi3>:
    415a:	62 9f       	mul	r22, r18
    415c:	d0 01       	movw	r26, r0
    415e:	73 9f       	mul	r23, r19
    4160:	f0 01       	movw	r30, r0
    4162:	82 9f       	mul	r24, r18
    4164:	e0 0d       	add	r30, r0
    4166:	f1 1d       	adc	r31, r1
    4168:	64 9f       	mul	r22, r20
    416a:	e0 0d       	add	r30, r0
    416c:	f1 1d       	adc	r31, r1
    416e:	92 9f       	mul	r25, r18
    4170:	f0 0d       	add	r31, r0
    4172:	83 9f       	mul	r24, r19
    4174:	f0 0d       	add	r31, r0
    4176:	74 9f       	mul	r23, r20
    4178:	f0 0d       	add	r31, r0
    417a:	65 9f       	mul	r22, r21
    417c:	f0 0d       	add	r31, r0
    417e:	99 27       	eor	r25, r25
    4180:	72 9f       	mul	r23, r18
    4182:	b0 0d       	add	r27, r0
    4184:	e1 1d       	adc	r30, r1
    4186:	f9 1f       	adc	r31, r25
    4188:	63 9f       	mul	r22, r19
    418a:	b0 0d       	add	r27, r0
    418c:	e1 1d       	adc	r30, r1
    418e:	f9 1f       	adc	r31, r25
    4190:	bd 01       	movw	r22, r26
    4192:	cf 01       	movw	r24, r30
    4194:	11 24       	eor	r1, r1
    4196:	08 95       	ret

00004198 <__udivmodhi4>:
    4198:	aa 1b       	sub	r26, r26
    419a:	bb 1b       	sub	r27, r27
    419c:	51 e1       	ldi	r21, 0x11	; 17
    419e:	07 c0       	rjmp	.+14     	; 0x41ae <__udivmodhi4_ep>

000041a0 <__udivmodhi4_loop>:
    41a0:	aa 1f       	adc	r26, r26
    41a2:	bb 1f       	adc	r27, r27
    41a4:	a6 17       	cp	r26, r22
    41a6:	b7 07       	cpc	r27, r23
    41a8:	10 f0       	brcs	.+4      	; 0x41ae <__udivmodhi4_ep>
    41aa:	a6 1b       	sub	r26, r22
    41ac:	b7 0b       	sbc	r27, r23

000041ae <__udivmodhi4_ep>:
    41ae:	88 1f       	adc	r24, r24
    41b0:	99 1f       	adc	r25, r25
    41b2:	5a 95       	dec	r21
    41b4:	a9 f7       	brne	.-22     	; 0x41a0 <__udivmodhi4_loop>
    41b6:	80 95       	com	r24
    41b8:	90 95       	com	r25
    41ba:	bc 01       	movw	r22, r24
    41bc:	cd 01       	movw	r24, r26
    41be:	08 95       	ret

000041c0 <__divmodhi4>:
    41c0:	97 fb       	bst	r25, 7
    41c2:	09 2e       	mov	r0, r25
    41c4:	07 26       	eor	r0, r23
    41c6:	0a d0       	rcall	.+20     	; 0x41dc <__divmodhi4_neg1>
    41c8:	77 fd       	sbrc	r23, 7
    41ca:	04 d0       	rcall	.+8      	; 0x41d4 <__divmodhi4_neg2>
    41cc:	e5 df       	rcall	.-54     	; 0x4198 <__udivmodhi4>
    41ce:	06 d0       	rcall	.+12     	; 0x41dc <__divmodhi4_neg1>
    41d0:	00 20       	and	r0, r0
    41d2:	1a f4       	brpl	.+6      	; 0x41da <__divmodhi4_exit>

000041d4 <__divmodhi4_neg2>:
    41d4:	70 95       	com	r23
    41d6:	61 95       	neg	r22
    41d8:	7f 4f       	sbci	r23, 0xFF	; 255

000041da <__divmodhi4_exit>:
    41da:	08 95       	ret

000041dc <__divmodhi4_neg1>:
    41dc:	f6 f7       	brtc	.-4      	; 0x41da <__divmodhi4_exit>
    41de:	90 95       	com	r25
    41e0:	81 95       	neg	r24
    41e2:	9f 4f       	sbci	r25, 0xFF	; 255
    41e4:	08 95       	ret

000041e6 <__prologue_saves__>:
    41e6:	2f 92       	push	r2
    41e8:	3f 92       	push	r3
    41ea:	4f 92       	push	r4
    41ec:	5f 92       	push	r5
    41ee:	6f 92       	push	r6
    41f0:	7f 92       	push	r7
    41f2:	8f 92       	push	r8
    41f4:	9f 92       	push	r9
    41f6:	af 92       	push	r10
    41f8:	bf 92       	push	r11
    41fa:	cf 92       	push	r12
    41fc:	df 92       	push	r13
    41fe:	ef 92       	push	r14
    4200:	ff 92       	push	r15
    4202:	0f 93       	push	r16
    4204:	1f 93       	push	r17
    4206:	cf 93       	push	r28
    4208:	df 93       	push	r29
    420a:	cd b7       	in	r28, 0x3d	; 61
    420c:	de b7       	in	r29, 0x3e	; 62
    420e:	ca 1b       	sub	r28, r26
    4210:	db 0b       	sbc	r29, r27
    4212:	0f b6       	in	r0, 0x3f	; 63
    4214:	f8 94       	cli
    4216:	de bf       	out	0x3e, r29	; 62
    4218:	0f be       	out	0x3f, r0	; 63
    421a:	cd bf       	out	0x3d, r28	; 61
    421c:	19 94       	eijmp

0000421e <__epilogue_restores__>:
    421e:	2a 88       	ldd	r2, Y+18	; 0x12
    4220:	39 88       	ldd	r3, Y+17	; 0x11
    4222:	48 88       	ldd	r4, Y+16	; 0x10
    4224:	5f 84       	ldd	r5, Y+15	; 0x0f
    4226:	6e 84       	ldd	r6, Y+14	; 0x0e
    4228:	7d 84       	ldd	r7, Y+13	; 0x0d
    422a:	8c 84       	ldd	r8, Y+12	; 0x0c
    422c:	9b 84       	ldd	r9, Y+11	; 0x0b
    422e:	aa 84       	ldd	r10, Y+10	; 0x0a
    4230:	b9 84       	ldd	r11, Y+9	; 0x09
    4232:	c8 84       	ldd	r12, Y+8	; 0x08
    4234:	df 80       	ldd	r13, Y+7	; 0x07
    4236:	ee 80       	ldd	r14, Y+6	; 0x06
    4238:	fd 80       	ldd	r15, Y+5	; 0x05
    423a:	0c 81       	ldd	r16, Y+4	; 0x04
    423c:	1b 81       	ldd	r17, Y+3	; 0x03
    423e:	aa 81       	ldd	r26, Y+2	; 0x02
    4240:	b9 81       	ldd	r27, Y+1	; 0x01
    4242:	ce 0f       	add	r28, r30
    4244:	d1 1d       	adc	r29, r1
    4246:	0f b6       	in	r0, 0x3f	; 63
    4248:	f8 94       	cli
    424a:	de bf       	out	0x3e, r29	; 62
    424c:	0f be       	out	0x3f, r0	; 63
    424e:	cd bf       	out	0x3d, r28	; 61
    4250:	ed 01       	movw	r28, r26
    4252:	08 95       	ret

00004254 <do_rand>:
    4254:	af 92       	push	r10
    4256:	bf 92       	push	r11
    4258:	cf 92       	push	r12
    425a:	df 92       	push	r13
    425c:	ef 92       	push	r14
    425e:	ff 92       	push	r15
    4260:	0f 93       	push	r16
    4262:	1f 93       	push	r17
    4264:	cf 93       	push	r28
    4266:	df 93       	push	r29
    4268:	ec 01       	movw	r28, r24
    426a:	a8 80       	ld	r10, Y
    426c:	b9 80       	ldd	r11, Y+1	; 0x01
    426e:	ca 80       	ldd	r12, Y+2	; 0x02
    4270:	db 80       	ldd	r13, Y+3	; 0x03
    4272:	a1 14       	cp	r10, r1
    4274:	b1 04       	cpc	r11, r1
    4276:	c1 04       	cpc	r12, r1
    4278:	d1 04       	cpc	r13, r1
    427a:	41 f4       	brne	.+16     	; 0x428c <do_rand+0x38>
    427c:	84 e2       	ldi	r24, 0x24	; 36
    427e:	a8 2e       	mov	r10, r24
    4280:	89 ed       	ldi	r24, 0xD9	; 217
    4282:	b8 2e       	mov	r11, r24
    4284:	8b e5       	ldi	r24, 0x5B	; 91
    4286:	c8 2e       	mov	r12, r24
    4288:	87 e0       	ldi	r24, 0x07	; 7
    428a:	d8 2e       	mov	r13, r24
    428c:	c6 01       	movw	r24, r12
    428e:	b5 01       	movw	r22, r10
    4290:	2d e1       	ldi	r18, 0x1D	; 29
    4292:	33 ef       	ldi	r19, 0xF3	; 243
    4294:	41 e0       	ldi	r20, 0x01	; 1
    4296:	50 e0       	ldi	r21, 0x00	; 0
    4298:	0e 94 d1 23 	call	0x47a2	; 0x47a2 <__divmodsi4>
    429c:	27 ea       	ldi	r18, 0xA7	; 167
    429e:	31 e4       	ldi	r19, 0x41	; 65
    42a0:	40 e0       	ldi	r20, 0x00	; 0
    42a2:	50 e0       	ldi	r21, 0x00	; 0
    42a4:	0e 94 ad 20 	call	0x415a	; 0x415a <__mulsi3>
    42a8:	7b 01       	movw	r14, r22
    42aa:	8c 01       	movw	r16, r24
    42ac:	c6 01       	movw	r24, r12
    42ae:	b5 01       	movw	r22, r10
    42b0:	2d e1       	ldi	r18, 0x1D	; 29
    42b2:	33 ef       	ldi	r19, 0xF3	; 243
    42b4:	41 e0       	ldi	r20, 0x01	; 1
    42b6:	50 e0       	ldi	r21, 0x00	; 0
    42b8:	0e 94 d1 23 	call	0x47a2	; 0x47a2 <__divmodsi4>
    42bc:	ca 01       	movw	r24, r20
    42be:	b9 01       	movw	r22, r18
    42c0:	2c ee       	ldi	r18, 0xEC	; 236
    42c2:	34 ef       	ldi	r19, 0xF4	; 244
    42c4:	4f ef       	ldi	r20, 0xFF	; 255
    42c6:	5f ef       	ldi	r21, 0xFF	; 255
    42c8:	0e 94 ad 20 	call	0x415a	; 0x415a <__mulsi3>
    42cc:	6e 0d       	add	r22, r14
    42ce:	7f 1d       	adc	r23, r15
    42d0:	80 1f       	adc	r24, r16
    42d2:	91 1f       	adc	r25, r17
    42d4:	97 ff       	sbrs	r25, 7
    42d6:	04 c0       	rjmp	.+8      	; 0x42e0 <do_rand+0x8c>
    42d8:	61 50       	subi	r22, 0x01	; 1
    42da:	70 40       	sbci	r23, 0x00	; 0
    42dc:	80 40       	sbci	r24, 0x00	; 0
    42de:	90 48       	sbci	r25, 0x80	; 128
    42e0:	68 83       	st	Y, r22
    42e2:	79 83       	std	Y+1, r23	; 0x01
    42e4:	8a 83       	std	Y+2, r24	; 0x02
    42e6:	9b 83       	std	Y+3, r25	; 0x03
    42e8:	9b 01       	movw	r18, r22
    42ea:	3f 77       	andi	r19, 0x7F	; 127
    42ec:	c9 01       	movw	r24, r18
    42ee:	df 91       	pop	r29
    42f0:	cf 91       	pop	r28
    42f2:	1f 91       	pop	r17
    42f4:	0f 91       	pop	r16
    42f6:	ff 90       	pop	r15
    42f8:	ef 90       	pop	r14
    42fa:	df 90       	pop	r13
    42fc:	cf 90       	pop	r12
    42fe:	bf 90       	pop	r11
    4300:	af 90       	pop	r10
    4302:	08 95       	ret

00004304 <rand_r>:
    4304:	0e 94 2a 21 	call	0x4254	; 0x4254 <do_rand>
    4308:	08 95       	ret

0000430a <rand>:
    430a:	8f e1       	ldi	r24, 0x1F	; 31
    430c:	93 e0       	ldi	r25, 0x03	; 3
    430e:	0e 94 2a 21 	call	0x4254	; 0x4254 <do_rand>
    4312:	08 95       	ret

00004314 <srand>:
    4314:	a0 e0       	ldi	r26, 0x00	; 0
    4316:	b0 e0       	ldi	r27, 0x00	; 0
    4318:	80 93 1f 03 	sts	0x031F, r24
    431c:	90 93 20 03 	sts	0x0320, r25
    4320:	a0 93 21 03 	sts	0x0321, r26
    4324:	b0 93 22 03 	sts	0x0322, r27
    4328:	08 95       	ret
    432a:	f5 d0       	rcall	.+490    	; 0x4516 <__fp_pscA>
    432c:	58 f0       	brcs	.+22     	; 0x4344 <srand+0x30>
    432e:	80 e8       	ldi	r24, 0x80	; 128
    4330:	91 e0       	ldi	r25, 0x01	; 1
    4332:	09 f4       	brne	.+2      	; 0x4336 <srand+0x22>
    4334:	9e ef       	ldi	r25, 0xFE	; 254
    4336:	f6 d0       	rcall	.+492    	; 0x4524 <__fp_pscB>
    4338:	28 f0       	brcs	.+10     	; 0x4344 <srand+0x30>
    433a:	40 e8       	ldi	r20, 0x80	; 128
    433c:	51 e0       	ldi	r21, 0x01	; 1
    433e:	59 f4       	brne	.+22     	; 0x4356 <atan2+0xe>
    4340:	5e ef       	ldi	r21, 0xFE	; 254
    4342:	09 c0       	rjmp	.+18     	; 0x4356 <atan2+0xe>
    4344:	c0 c0       	rjmp	.+384    	; 0x44c6 <__fp_nan>
    4346:	28 c1       	rjmp	.+592    	; 0x4598 <__fp_zero>

00004348 <atan2>:
    4348:	e9 2f       	mov	r30, r25
    434a:	e0 78       	andi	r30, 0x80	; 128
    434c:	03 d1       	rcall	.+518    	; 0x4554 <__fp_split3>
    434e:	68 f3       	brcs	.-38     	; 0x432a <srand+0x16>
    4350:	09 2e       	mov	r0, r25
    4352:	05 2a       	or	r0, r21
    4354:	c1 f3       	breq	.-16     	; 0x4346 <srand+0x32>
    4356:	26 17       	cp	r18, r22
    4358:	37 07       	cpc	r19, r23
    435a:	48 07       	cpc	r20, r24
    435c:	59 07       	cpc	r21, r25
    435e:	38 f0       	brcs	.+14     	; 0x436e <atan2+0x26>
    4360:	0e 2e       	mov	r0, r30
    4362:	07 f8       	bld	r0, 7
    4364:	e0 25       	eor	r30, r0
    4366:	69 f0       	breq	.+26     	; 0x4382 <atan2+0x3a>
    4368:	e0 25       	eor	r30, r0
    436a:	e0 64       	ori	r30, 0x40	; 64
    436c:	0a c0       	rjmp	.+20     	; 0x4382 <atan2+0x3a>
    436e:	ef 63       	ori	r30, 0x3F	; 63
    4370:	07 f8       	bld	r0, 7
    4372:	00 94       	com	r0
    4374:	07 fa       	bst	r0, 7
    4376:	db 01       	movw	r26, r22
    4378:	b9 01       	movw	r22, r18
    437a:	9d 01       	movw	r18, r26
    437c:	dc 01       	movw	r26, r24
    437e:	ca 01       	movw	r24, r20
    4380:	ad 01       	movw	r20, r26
    4382:	ef 93       	push	r30
    4384:	41 d0       	rcall	.+130    	; 0x4408 <__divsf3_pse>
    4386:	d5 d0       	rcall	.+426    	; 0x4532 <__fp_round>
    4388:	0a d0       	rcall	.+20     	; 0x439e <atan>
    438a:	5f 91       	pop	r21
    438c:	55 23       	and	r21, r21
    438e:	31 f0       	breq	.+12     	; 0x439c <atan2+0x54>
    4390:	2b ed       	ldi	r18, 0xDB	; 219
    4392:	3f e0       	ldi	r19, 0x0F	; 15
    4394:	49 e4       	ldi	r20, 0x49	; 73
    4396:	50 fd       	sbrc	r21, 0
    4398:	49 ec       	ldi	r20, 0xC9	; 201
    439a:	8d c1       	rjmp	.+794    	; 0x46b6 <__addsf3>
    439c:	08 95       	ret

0000439e <atan>:
    439e:	df 93       	push	r29
    43a0:	dd 27       	eor	r29, r29
    43a2:	b9 2f       	mov	r27, r25
    43a4:	bf 77       	andi	r27, 0x7F	; 127
    43a6:	40 e8       	ldi	r20, 0x80	; 128
    43a8:	5f e3       	ldi	r21, 0x3F	; 63
    43aa:	16 16       	cp	r1, r22
    43ac:	17 06       	cpc	r1, r23
    43ae:	48 07       	cpc	r20, r24
    43b0:	5b 07       	cpc	r21, r27
    43b2:	10 f4       	brcc	.+4      	; 0x43b8 <atan+0x1a>
    43b4:	d9 2f       	mov	r29, r25
    43b6:	f7 d0       	rcall	.+494    	; 0x45a6 <inverse>
    43b8:	9f 93       	push	r25
    43ba:	8f 93       	push	r24
    43bc:	7f 93       	push	r23
    43be:	6f 93       	push	r22
    43c0:	5a d1       	rcall	.+692    	; 0x4676 <square>
    43c2:	ee e4       	ldi	r30, 0x4E	; 78
    43c4:	f1 e0       	ldi	r31, 0x01	; 1
    43c6:	82 d0       	rcall	.+260    	; 0x44cc <__fp_powser>
    43c8:	b4 d0       	rcall	.+360    	; 0x4532 <__fp_round>
    43ca:	2f 91       	pop	r18
    43cc:	3f 91       	pop	r19
    43ce:	4f 91       	pop	r20
    43d0:	5f 91       	pop	r21
    43d2:	fa d0       	rcall	.+500    	; 0x45c8 <__mulsf3x>
    43d4:	dd 23       	and	r29, r29
    43d6:	49 f0       	breq	.+18     	; 0x43ea <atan+0x4c>
    43d8:	90 58       	subi	r25, 0x80	; 128
    43da:	a2 ea       	ldi	r26, 0xA2	; 162
    43dc:	2a ed       	ldi	r18, 0xDA	; 218
    43de:	3f e0       	ldi	r19, 0x0F	; 15
    43e0:	49 ec       	ldi	r20, 0xC9	; 201
    43e2:	5f e3       	ldi	r21, 0x3F	; 63
    43e4:	d0 78       	andi	r29, 0x80	; 128
    43e6:	5d 27       	eor	r21, r29
    43e8:	77 d1       	rcall	.+750    	; 0x46d8 <__addsf3x>
    43ea:	df 91       	pop	r29
    43ec:	a2 c0       	rjmp	.+324    	; 0x4532 <__fp_round>
    43ee:	9a d0       	rcall	.+308    	; 0x4524 <__fp_pscB>
    43f0:	40 f0       	brcs	.+16     	; 0x4402 <atan+0x64>
    43f2:	91 d0       	rcall	.+290    	; 0x4516 <__fp_pscA>
    43f4:	30 f0       	brcs	.+12     	; 0x4402 <atan+0x64>
    43f6:	21 f4       	brne	.+8      	; 0x4400 <atan+0x62>
    43f8:	5f 3f       	cpi	r21, 0xFF	; 255
    43fa:	19 f0       	breq	.+6      	; 0x4402 <atan+0x64>
    43fc:	5e c0       	rjmp	.+188    	; 0x44ba <__fp_inf>
    43fe:	51 11       	cpse	r21, r1
    4400:	cc c0       	rjmp	.+408    	; 0x459a <__fp_szero>
    4402:	61 c0       	rjmp	.+194    	; 0x44c6 <__fp_nan>

00004404 <__divsf3x>:
    4404:	a7 d0       	rcall	.+334    	; 0x4554 <__fp_split3>
    4406:	98 f3       	brcs	.-26     	; 0x43ee <atan+0x50>

00004408 <__divsf3_pse>:
    4408:	99 23       	and	r25, r25
    440a:	c9 f3       	breq	.-14     	; 0x43fe <atan+0x60>
    440c:	55 23       	and	r21, r21
    440e:	b1 f3       	breq	.-20     	; 0x43fc <atan+0x5e>
    4410:	95 1b       	sub	r25, r21
    4412:	55 0b       	sbc	r21, r21
    4414:	bb 27       	eor	r27, r27
    4416:	aa 27       	eor	r26, r26
    4418:	62 17       	cp	r22, r18
    441a:	73 07       	cpc	r23, r19
    441c:	84 07       	cpc	r24, r20
    441e:	38 f0       	brcs	.+14     	; 0x442e <__divsf3_pse+0x26>
    4420:	9f 5f       	subi	r25, 0xFF	; 255
    4422:	5f 4f       	sbci	r21, 0xFF	; 255
    4424:	22 0f       	add	r18, r18
    4426:	33 1f       	adc	r19, r19
    4428:	44 1f       	adc	r20, r20
    442a:	aa 1f       	adc	r26, r26
    442c:	a9 f3       	breq	.-22     	; 0x4418 <__divsf3_pse+0x10>
    442e:	33 d0       	rcall	.+102    	; 0x4496 <__divsf3_pse+0x8e>
    4430:	0e 2e       	mov	r0, r30
    4432:	3a f0       	brmi	.+14     	; 0x4442 <__divsf3_pse+0x3a>
    4434:	e0 e8       	ldi	r30, 0x80	; 128
    4436:	30 d0       	rcall	.+96     	; 0x4498 <__divsf3_pse+0x90>
    4438:	91 50       	subi	r25, 0x01	; 1
    443a:	50 40       	sbci	r21, 0x00	; 0
    443c:	e6 95       	lsr	r30
    443e:	00 1c       	adc	r0, r0
    4440:	ca f7       	brpl	.-14     	; 0x4434 <__divsf3_pse+0x2c>
    4442:	29 d0       	rcall	.+82     	; 0x4496 <__divsf3_pse+0x8e>
    4444:	fe 2f       	mov	r31, r30
    4446:	27 d0       	rcall	.+78     	; 0x4496 <__divsf3_pse+0x8e>
    4448:	66 0f       	add	r22, r22
    444a:	77 1f       	adc	r23, r23
    444c:	88 1f       	adc	r24, r24
    444e:	bb 1f       	adc	r27, r27
    4450:	26 17       	cp	r18, r22
    4452:	37 07       	cpc	r19, r23
    4454:	48 07       	cpc	r20, r24
    4456:	ab 07       	cpc	r26, r27
    4458:	b0 e8       	ldi	r27, 0x80	; 128
    445a:	09 f0       	breq	.+2      	; 0x445e <__divsf3_pse+0x56>
    445c:	bb 0b       	sbc	r27, r27
    445e:	80 2d       	mov	r24, r0
    4460:	bf 01       	movw	r22, r30
    4462:	ff 27       	eor	r31, r31
    4464:	93 58       	subi	r25, 0x83	; 131
    4466:	5f 4f       	sbci	r21, 0xFF	; 255
    4468:	2a f0       	brmi	.+10     	; 0x4474 <__divsf3_pse+0x6c>
    446a:	9e 3f       	cpi	r25, 0xFE	; 254
    446c:	51 05       	cpc	r21, r1
    446e:	68 f0       	brcs	.+26     	; 0x448a <__divsf3_pse+0x82>
    4470:	24 c0       	rjmp	.+72     	; 0x44ba <__fp_inf>
    4472:	93 c0       	rjmp	.+294    	; 0x459a <__fp_szero>
    4474:	5f 3f       	cpi	r21, 0xFF	; 255
    4476:	ec f3       	brlt	.-6      	; 0x4472 <__divsf3_pse+0x6a>
    4478:	98 3e       	cpi	r25, 0xE8	; 232
    447a:	dc f3       	brlt	.-10     	; 0x4472 <__divsf3_pse+0x6a>
    447c:	86 95       	lsr	r24
    447e:	77 95       	ror	r23
    4480:	67 95       	ror	r22
    4482:	b7 95       	ror	r27
    4484:	f7 95       	ror	r31
    4486:	9f 5f       	subi	r25, 0xFF	; 255
    4488:	c9 f7       	brne	.-14     	; 0x447c <__divsf3_pse+0x74>
    448a:	88 0f       	add	r24, r24
    448c:	91 1d       	adc	r25, r1
    448e:	96 95       	lsr	r25
    4490:	87 95       	ror	r24
    4492:	97 f9       	bld	r25, 7
    4494:	08 95       	ret
    4496:	e1 e0       	ldi	r30, 0x01	; 1
    4498:	66 0f       	add	r22, r22
    449a:	77 1f       	adc	r23, r23
    449c:	88 1f       	adc	r24, r24
    449e:	bb 1f       	adc	r27, r27
    44a0:	62 17       	cp	r22, r18
    44a2:	73 07       	cpc	r23, r19
    44a4:	84 07       	cpc	r24, r20
    44a6:	ba 07       	cpc	r27, r26
    44a8:	20 f0       	brcs	.+8      	; 0x44b2 <__divsf3_pse+0xaa>
    44aa:	62 1b       	sub	r22, r18
    44ac:	73 0b       	sbc	r23, r19
    44ae:	84 0b       	sbc	r24, r20
    44b0:	ba 0b       	sbc	r27, r26
    44b2:	ee 1f       	adc	r30, r30
    44b4:	88 f7       	brcc	.-30     	; 0x4498 <__divsf3_pse+0x90>
    44b6:	e0 95       	com	r30
    44b8:	08 95       	ret

000044ba <__fp_inf>:
    44ba:	97 f9       	bld	r25, 7
    44bc:	9f 67       	ori	r25, 0x7F	; 127
    44be:	80 e8       	ldi	r24, 0x80	; 128
    44c0:	70 e0       	ldi	r23, 0x00	; 0
    44c2:	60 e0       	ldi	r22, 0x00	; 0
    44c4:	08 95       	ret

000044c6 <__fp_nan>:
    44c6:	9f ef       	ldi	r25, 0xFF	; 255
    44c8:	80 ec       	ldi	r24, 0xC0	; 192
    44ca:	08 95       	ret

000044cc <__fp_powser>:
    44cc:	df 93       	push	r29
    44ce:	cf 93       	push	r28
    44d0:	1f 93       	push	r17
    44d2:	0f 93       	push	r16
    44d4:	ff 92       	push	r15
    44d6:	ef 92       	push	r14
    44d8:	df 92       	push	r13
    44da:	7b 01       	movw	r14, r22
    44dc:	8c 01       	movw	r16, r24
    44de:	68 94       	set
    44e0:	05 c0       	rjmp	.+10     	; 0x44ec <__fp_powser+0x20>
    44e2:	da 2e       	mov	r13, r26
    44e4:	ef 01       	movw	r28, r30
    44e6:	70 d0       	rcall	.+224    	; 0x45c8 <__mulsf3x>
    44e8:	fe 01       	movw	r30, r28
    44ea:	e8 94       	clt
    44ec:	a5 91       	lpm	r26, Z+
    44ee:	25 91       	lpm	r18, Z+
    44f0:	35 91       	lpm	r19, Z+
    44f2:	45 91       	lpm	r20, Z+
    44f4:	55 91       	lpm	r21, Z+
    44f6:	ae f3       	brts	.-22     	; 0x44e2 <__fp_powser+0x16>
    44f8:	ef 01       	movw	r28, r30
    44fa:	ee d0       	rcall	.+476    	; 0x46d8 <__addsf3x>
    44fc:	fe 01       	movw	r30, r28
    44fe:	97 01       	movw	r18, r14
    4500:	a8 01       	movw	r20, r16
    4502:	da 94       	dec	r13
    4504:	79 f7       	brne	.-34     	; 0x44e4 <__fp_powser+0x18>
    4506:	df 90       	pop	r13
    4508:	ef 90       	pop	r14
    450a:	ff 90       	pop	r15
    450c:	0f 91       	pop	r16
    450e:	1f 91       	pop	r17
    4510:	cf 91       	pop	r28
    4512:	df 91       	pop	r29
    4514:	08 95       	ret

00004516 <__fp_pscA>:
    4516:	00 24       	eor	r0, r0
    4518:	0a 94       	dec	r0
    451a:	16 16       	cp	r1, r22
    451c:	17 06       	cpc	r1, r23
    451e:	18 06       	cpc	r1, r24
    4520:	09 06       	cpc	r0, r25
    4522:	08 95       	ret

00004524 <__fp_pscB>:
    4524:	00 24       	eor	r0, r0
    4526:	0a 94       	dec	r0
    4528:	12 16       	cp	r1, r18
    452a:	13 06       	cpc	r1, r19
    452c:	14 06       	cpc	r1, r20
    452e:	05 06       	cpc	r0, r21
    4530:	08 95       	ret

00004532 <__fp_round>:
    4532:	09 2e       	mov	r0, r25
    4534:	03 94       	inc	r0
    4536:	00 0c       	add	r0, r0
    4538:	11 f4       	brne	.+4      	; 0x453e <__fp_round+0xc>
    453a:	88 23       	and	r24, r24
    453c:	52 f0       	brmi	.+20     	; 0x4552 <__fp_round+0x20>
    453e:	bb 0f       	add	r27, r27
    4540:	40 f4       	brcc	.+16     	; 0x4552 <__fp_round+0x20>
    4542:	bf 2b       	or	r27, r31
    4544:	11 f4       	brne	.+4      	; 0x454a <__fp_round+0x18>
    4546:	60 ff       	sbrs	r22, 0
    4548:	04 c0       	rjmp	.+8      	; 0x4552 <__fp_round+0x20>
    454a:	6f 5f       	subi	r22, 0xFF	; 255
    454c:	7f 4f       	sbci	r23, 0xFF	; 255
    454e:	8f 4f       	sbci	r24, 0xFF	; 255
    4550:	9f 4f       	sbci	r25, 0xFF	; 255
    4552:	08 95       	ret

00004554 <__fp_split3>:
    4554:	57 fd       	sbrc	r21, 7
    4556:	90 58       	subi	r25, 0x80	; 128
    4558:	44 0f       	add	r20, r20
    455a:	55 1f       	adc	r21, r21
    455c:	59 f0       	breq	.+22     	; 0x4574 <__fp_splitA+0x10>
    455e:	5f 3f       	cpi	r21, 0xFF	; 255
    4560:	71 f0       	breq	.+28     	; 0x457e <__fp_splitA+0x1a>
    4562:	47 95       	ror	r20

00004564 <__fp_splitA>:
    4564:	88 0f       	add	r24, r24
    4566:	97 fb       	bst	r25, 7
    4568:	99 1f       	adc	r25, r25
    456a:	61 f0       	breq	.+24     	; 0x4584 <__fp_splitA+0x20>
    456c:	9f 3f       	cpi	r25, 0xFF	; 255
    456e:	79 f0       	breq	.+30     	; 0x458e <__fp_splitA+0x2a>
    4570:	87 95       	ror	r24
    4572:	08 95       	ret
    4574:	12 16       	cp	r1, r18
    4576:	13 06       	cpc	r1, r19
    4578:	14 06       	cpc	r1, r20
    457a:	55 1f       	adc	r21, r21
    457c:	f2 cf       	rjmp	.-28     	; 0x4562 <__fp_split3+0xe>
    457e:	46 95       	lsr	r20
    4580:	f1 df       	rcall	.-30     	; 0x4564 <__fp_splitA>
    4582:	08 c0       	rjmp	.+16     	; 0x4594 <__fp_splitA+0x30>
    4584:	16 16       	cp	r1, r22
    4586:	17 06       	cpc	r1, r23
    4588:	18 06       	cpc	r1, r24
    458a:	99 1f       	adc	r25, r25
    458c:	f1 cf       	rjmp	.-30     	; 0x4570 <__fp_splitA+0xc>
    458e:	86 95       	lsr	r24
    4590:	71 05       	cpc	r23, r1
    4592:	61 05       	cpc	r22, r1
    4594:	08 94       	sec
    4596:	08 95       	ret

00004598 <__fp_zero>:
    4598:	e8 94       	clt

0000459a <__fp_szero>:
    459a:	bb 27       	eor	r27, r27
    459c:	66 27       	eor	r22, r22
    459e:	77 27       	eor	r23, r23
    45a0:	cb 01       	movw	r24, r22
    45a2:	97 f9       	bld	r25, 7
    45a4:	08 95       	ret

000045a6 <inverse>:
    45a6:	9b 01       	movw	r18, r22
    45a8:	ac 01       	movw	r20, r24
    45aa:	60 e0       	ldi	r22, 0x00	; 0
    45ac:	70 e0       	ldi	r23, 0x00	; 0
    45ae:	80 e8       	ldi	r24, 0x80	; 128
    45b0:	9f e3       	ldi	r25, 0x3F	; 63
    45b2:	e5 c0       	rjmp	.+458    	; 0x477e <__divsf3>
    45b4:	b0 df       	rcall	.-160    	; 0x4516 <__fp_pscA>
    45b6:	28 f0       	brcs	.+10     	; 0x45c2 <inverse+0x1c>
    45b8:	b5 df       	rcall	.-150    	; 0x4524 <__fp_pscB>
    45ba:	18 f0       	brcs	.+6      	; 0x45c2 <inverse+0x1c>
    45bc:	95 23       	and	r25, r21
    45be:	09 f0       	breq	.+2      	; 0x45c2 <inverse+0x1c>
    45c0:	7c cf       	rjmp	.-264    	; 0x44ba <__fp_inf>
    45c2:	81 cf       	rjmp	.-254    	; 0x44c6 <__fp_nan>
    45c4:	11 24       	eor	r1, r1
    45c6:	e9 cf       	rjmp	.-46     	; 0x459a <__fp_szero>

000045c8 <__mulsf3x>:
    45c8:	c5 df       	rcall	.-118    	; 0x4554 <__fp_split3>
    45ca:	a0 f3       	brcs	.-24     	; 0x45b4 <inverse+0xe>

000045cc <__mulsf3_pse>:
    45cc:	95 9f       	mul	r25, r21
    45ce:	d1 f3       	breq	.-12     	; 0x45c4 <inverse+0x1e>
    45d0:	95 0f       	add	r25, r21
    45d2:	50 e0       	ldi	r21, 0x00	; 0
    45d4:	55 1f       	adc	r21, r21
    45d6:	62 9f       	mul	r22, r18
    45d8:	f0 01       	movw	r30, r0
    45da:	72 9f       	mul	r23, r18
    45dc:	bb 27       	eor	r27, r27
    45de:	f0 0d       	add	r31, r0
    45e0:	b1 1d       	adc	r27, r1
    45e2:	63 9f       	mul	r22, r19
    45e4:	aa 27       	eor	r26, r26
    45e6:	f0 0d       	add	r31, r0
    45e8:	b1 1d       	adc	r27, r1
    45ea:	aa 1f       	adc	r26, r26
    45ec:	64 9f       	mul	r22, r20
    45ee:	66 27       	eor	r22, r22
    45f0:	b0 0d       	add	r27, r0
    45f2:	a1 1d       	adc	r26, r1
    45f4:	66 1f       	adc	r22, r22
    45f6:	82 9f       	mul	r24, r18
    45f8:	22 27       	eor	r18, r18
    45fa:	b0 0d       	add	r27, r0
    45fc:	a1 1d       	adc	r26, r1
    45fe:	62 1f       	adc	r22, r18
    4600:	73 9f       	mul	r23, r19
    4602:	b0 0d       	add	r27, r0
    4604:	a1 1d       	adc	r26, r1
    4606:	62 1f       	adc	r22, r18
    4608:	83 9f       	mul	r24, r19
    460a:	a0 0d       	add	r26, r0
    460c:	61 1d       	adc	r22, r1
    460e:	22 1f       	adc	r18, r18
    4610:	74 9f       	mul	r23, r20
    4612:	33 27       	eor	r19, r19
    4614:	a0 0d       	add	r26, r0
    4616:	61 1d       	adc	r22, r1
    4618:	23 1f       	adc	r18, r19
    461a:	84 9f       	mul	r24, r20
    461c:	60 0d       	add	r22, r0
    461e:	21 1d       	adc	r18, r1
    4620:	82 2f       	mov	r24, r18
    4622:	76 2f       	mov	r23, r22
    4624:	6a 2f       	mov	r22, r26
    4626:	11 24       	eor	r1, r1
    4628:	9f 57       	subi	r25, 0x7F	; 127
    462a:	50 40       	sbci	r21, 0x00	; 0
    462c:	8a f0       	brmi	.+34     	; 0x4650 <__mulsf3_pse+0x84>
    462e:	e1 f0       	breq	.+56     	; 0x4668 <__mulsf3_pse+0x9c>
    4630:	88 23       	and	r24, r24
    4632:	4a f0       	brmi	.+18     	; 0x4646 <__mulsf3_pse+0x7a>
    4634:	ee 0f       	add	r30, r30
    4636:	ff 1f       	adc	r31, r31
    4638:	bb 1f       	adc	r27, r27
    463a:	66 1f       	adc	r22, r22
    463c:	77 1f       	adc	r23, r23
    463e:	88 1f       	adc	r24, r24
    4640:	91 50       	subi	r25, 0x01	; 1
    4642:	50 40       	sbci	r21, 0x00	; 0
    4644:	a9 f7       	brne	.-22     	; 0x4630 <__mulsf3_pse+0x64>
    4646:	9e 3f       	cpi	r25, 0xFE	; 254
    4648:	51 05       	cpc	r21, r1
    464a:	70 f0       	brcs	.+28     	; 0x4668 <__mulsf3_pse+0x9c>
    464c:	36 cf       	rjmp	.-404    	; 0x44ba <__fp_inf>
    464e:	a5 cf       	rjmp	.-182    	; 0x459a <__fp_szero>
    4650:	5f 3f       	cpi	r21, 0xFF	; 255
    4652:	ec f3       	brlt	.-6      	; 0x464e <__mulsf3_pse+0x82>
    4654:	98 3e       	cpi	r25, 0xE8	; 232
    4656:	dc f3       	brlt	.-10     	; 0x464e <__mulsf3_pse+0x82>
    4658:	86 95       	lsr	r24
    465a:	77 95       	ror	r23
    465c:	67 95       	ror	r22
    465e:	b7 95       	ror	r27
    4660:	f7 95       	ror	r31
    4662:	e7 95       	ror	r30
    4664:	9f 5f       	subi	r25, 0xFF	; 255
    4666:	c1 f7       	brne	.-16     	; 0x4658 <__mulsf3_pse+0x8c>
    4668:	fe 2b       	or	r31, r30
    466a:	88 0f       	add	r24, r24
    466c:	91 1d       	adc	r25, r1
    466e:	96 95       	lsr	r25
    4670:	87 95       	ror	r24
    4672:	97 f9       	bld	r25, 7
    4674:	08 95       	ret

00004676 <square>:
    4676:	9b 01       	movw	r18, r22
    4678:	ac 01       	movw	r20, r24
    467a:	27 ca       	rjmp	.-2994   	; 0x3aca <__mulsf3>

0000467c <__eerd_byte_m2560>:
    467c:	f9 99       	sbic	0x1f, 1	; 31
    467e:	fe cf       	rjmp	.-4      	; 0x467c <__eerd_byte_m2560>
    4680:	92 bd       	out	0x22, r25	; 34
    4682:	81 bd       	out	0x21, r24	; 33
    4684:	f8 9a       	sbi	0x1f, 0	; 31
    4686:	99 27       	eor	r25, r25
    4688:	80 b5       	in	r24, 0x20	; 32
    468a:	08 95       	ret

0000468c <__eerd_word_m2560>:
    468c:	a8 e1       	ldi	r26, 0x18	; 24
    468e:	b0 e0       	ldi	r27, 0x00	; 0
    4690:	42 e0       	ldi	r20, 0x02	; 2
    4692:	50 e0       	ldi	r21, 0x00	; 0
    4694:	0c 94 c3 23 	jmp	0x4786	; 0x4786 <__eerd_blraw_m2560>

00004698 <__eewr_byte_m2560>:
    4698:	26 2f       	mov	r18, r22

0000469a <__eewr_r18_m2560>:
    469a:	f9 99       	sbic	0x1f, 1	; 31
    469c:	fe cf       	rjmp	.-4      	; 0x469a <__eewr_r18_m2560>
    469e:	1f ba       	out	0x1f, r1	; 31
    46a0:	92 bd       	out	0x22, r25	; 34
    46a2:	81 bd       	out	0x21, r24	; 33
    46a4:	20 bd       	out	0x20, r18	; 32
    46a6:	0f b6       	in	r0, 0x3f	; 63
    46a8:	f8 94       	cli
    46aa:	fa 9a       	sbi	0x1f, 2	; 31
    46ac:	f9 9a       	sbi	0x1f, 1	; 31
    46ae:	0f be       	out	0x3f, r0	; 63
    46b0:	01 96       	adiw	r24, 0x01	; 1
    46b2:	08 95       	ret

000046b4 <__subsf3>:
    46b4:	50 58       	subi	r21, 0x80	; 128

000046b6 <__addsf3>:
    46b6:	bb 27       	eor	r27, r27
    46b8:	aa 27       	eor	r26, r26
    46ba:	0e d0       	rcall	.+28     	; 0x46d8 <__addsf3x>
    46bc:	3a cf       	rjmp	.-396    	; 0x4532 <__fp_round>
    46be:	2b df       	rcall	.-426    	; 0x4516 <__fp_pscA>
    46c0:	30 f0       	brcs	.+12     	; 0x46ce <__addsf3+0x18>
    46c2:	30 df       	rcall	.-416    	; 0x4524 <__fp_pscB>
    46c4:	20 f0       	brcs	.+8      	; 0x46ce <__addsf3+0x18>
    46c6:	31 f4       	brne	.+12     	; 0x46d4 <__addsf3+0x1e>
    46c8:	9f 3f       	cpi	r25, 0xFF	; 255
    46ca:	11 f4       	brne	.+4      	; 0x46d0 <__addsf3+0x1a>
    46cc:	1e f4       	brtc	.+6      	; 0x46d4 <__addsf3+0x1e>
    46ce:	fb ce       	rjmp	.-522    	; 0x44c6 <__fp_nan>
    46d0:	0e f4       	brtc	.+2      	; 0x46d4 <__addsf3+0x1e>
    46d2:	e0 95       	com	r30
    46d4:	e7 fb       	bst	r30, 7
    46d6:	f1 ce       	rjmp	.-542    	; 0x44ba <__fp_inf>

000046d8 <__addsf3x>:
    46d8:	e9 2f       	mov	r30, r25
    46da:	3c df       	rcall	.-392    	; 0x4554 <__fp_split3>
    46dc:	80 f3       	brcs	.-32     	; 0x46be <__addsf3+0x8>
    46de:	ba 17       	cp	r27, r26
    46e0:	62 07       	cpc	r22, r18
    46e2:	73 07       	cpc	r23, r19
    46e4:	84 07       	cpc	r24, r20
    46e6:	95 07       	cpc	r25, r21
    46e8:	18 f0       	brcs	.+6      	; 0x46f0 <__addsf3x+0x18>
    46ea:	71 f4       	brne	.+28     	; 0x4708 <__addsf3x+0x30>
    46ec:	9e f5       	brtc	.+102    	; 0x4754 <__addsf3x+0x7c>
    46ee:	54 cf       	rjmp	.-344    	; 0x4598 <__fp_zero>
    46f0:	0e f4       	brtc	.+2      	; 0x46f4 <__addsf3x+0x1c>
    46f2:	e0 95       	com	r30
    46f4:	0b 2e       	mov	r0, r27
    46f6:	ba 2f       	mov	r27, r26
    46f8:	a0 2d       	mov	r26, r0
    46fa:	0b 01       	movw	r0, r22
    46fc:	b9 01       	movw	r22, r18
    46fe:	90 01       	movw	r18, r0
    4700:	0c 01       	movw	r0, r24
    4702:	ca 01       	movw	r24, r20
    4704:	a0 01       	movw	r20, r0
    4706:	11 24       	eor	r1, r1
    4708:	ff 27       	eor	r31, r31
    470a:	59 1b       	sub	r21, r25
    470c:	99 f0       	breq	.+38     	; 0x4734 <__addsf3x+0x5c>
    470e:	59 3f       	cpi	r21, 0xF9	; 249
    4710:	50 f4       	brcc	.+20     	; 0x4726 <__addsf3x+0x4e>
    4712:	50 3e       	cpi	r21, 0xE0	; 224
    4714:	68 f1       	brcs	.+90     	; 0x4770 <__addsf3x+0x98>
    4716:	1a 16       	cp	r1, r26
    4718:	f0 40       	sbci	r31, 0x00	; 0
    471a:	a2 2f       	mov	r26, r18
    471c:	23 2f       	mov	r18, r19
    471e:	34 2f       	mov	r19, r20
    4720:	44 27       	eor	r20, r20
    4722:	58 5f       	subi	r21, 0xF8	; 248
    4724:	f3 cf       	rjmp	.-26     	; 0x470c <__addsf3x+0x34>
    4726:	46 95       	lsr	r20
    4728:	37 95       	ror	r19
    472a:	27 95       	ror	r18
    472c:	a7 95       	ror	r26
    472e:	f0 40       	sbci	r31, 0x00	; 0
    4730:	53 95       	inc	r21
    4732:	c9 f7       	brne	.-14     	; 0x4726 <__addsf3x+0x4e>
    4734:	7e f4       	brtc	.+30     	; 0x4754 <__addsf3x+0x7c>
    4736:	1f 16       	cp	r1, r31
    4738:	ba 0b       	sbc	r27, r26
    473a:	62 0b       	sbc	r22, r18
    473c:	73 0b       	sbc	r23, r19
    473e:	84 0b       	sbc	r24, r20
    4740:	ba f0       	brmi	.+46     	; 0x4770 <__addsf3x+0x98>
    4742:	91 50       	subi	r25, 0x01	; 1
    4744:	a1 f0       	breq	.+40     	; 0x476e <__addsf3x+0x96>
    4746:	ff 0f       	add	r31, r31
    4748:	bb 1f       	adc	r27, r27
    474a:	66 1f       	adc	r22, r22
    474c:	77 1f       	adc	r23, r23
    474e:	88 1f       	adc	r24, r24
    4750:	c2 f7       	brpl	.-16     	; 0x4742 <__addsf3x+0x6a>
    4752:	0e c0       	rjmp	.+28     	; 0x4770 <__addsf3x+0x98>
    4754:	ba 0f       	add	r27, r26
    4756:	62 1f       	adc	r22, r18
    4758:	73 1f       	adc	r23, r19
    475a:	84 1f       	adc	r24, r20
    475c:	48 f4       	brcc	.+18     	; 0x4770 <__addsf3x+0x98>
    475e:	87 95       	ror	r24
    4760:	77 95       	ror	r23
    4762:	67 95       	ror	r22
    4764:	b7 95       	ror	r27
    4766:	f7 95       	ror	r31
    4768:	9e 3f       	cpi	r25, 0xFE	; 254
    476a:	08 f0       	brcs	.+2      	; 0x476e <__addsf3x+0x96>
    476c:	b3 cf       	rjmp	.-154    	; 0x46d4 <__addsf3+0x1e>
    476e:	93 95       	inc	r25
    4770:	88 0f       	add	r24, r24
    4772:	08 f0       	brcs	.+2      	; 0x4776 <__addsf3x+0x9e>
    4774:	99 27       	eor	r25, r25
    4776:	ee 0f       	add	r30, r30
    4778:	97 95       	ror	r25
    477a:	87 95       	ror	r24
    477c:	08 95       	ret

0000477e <__divsf3>:
    477e:	42 de       	rcall	.-892    	; 0x4404 <__divsf3x>
    4780:	d8 ce       	rjmp	.-592    	; 0x4532 <__fp_round>

00004782 <__eerd_block_m2560>:
    4782:	dc 01       	movw	r26, r24
    4784:	cb 01       	movw	r24, r22

00004786 <__eerd_blraw_m2560>:
    4786:	fc 01       	movw	r30, r24
    4788:	f9 99       	sbic	0x1f, 1	; 31
    478a:	fe cf       	rjmp	.-4      	; 0x4788 <__eerd_blraw_m2560+0x2>
    478c:	06 c0       	rjmp	.+12     	; 0x479a <__eerd_blraw_m2560+0x14>
    478e:	f2 bd       	out	0x22, r31	; 34
    4790:	e1 bd       	out	0x21, r30	; 33
    4792:	f8 9a       	sbi	0x1f, 0	; 31
    4794:	31 96       	adiw	r30, 0x01	; 1
    4796:	00 b4       	in	r0, 0x20	; 32
    4798:	0d 92       	st	X+, r0
    479a:	41 50       	subi	r20, 0x01	; 1
    479c:	50 40       	sbci	r21, 0x00	; 0
    479e:	b8 f7       	brcc	.-18     	; 0x478e <__eerd_blraw_m2560+0x8>
    47a0:	08 95       	ret

000047a2 <__divmodsi4>:
    47a2:	97 fb       	bst	r25, 7
    47a4:	09 2e       	mov	r0, r25
    47a6:	05 26       	eor	r0, r21
    47a8:	0e d0       	rcall	.+28     	; 0x47c6 <__divmodsi4_neg1>
    47aa:	57 fd       	sbrc	r21, 7
    47ac:	04 d0       	rcall	.+8      	; 0x47b6 <__divmodsi4_neg2>
    47ae:	14 d0       	rcall	.+40     	; 0x47d8 <__udivmodsi4>
    47b0:	0a d0       	rcall	.+20     	; 0x47c6 <__divmodsi4_neg1>
    47b2:	00 1c       	adc	r0, r0
    47b4:	38 f4       	brcc	.+14     	; 0x47c4 <__divmodsi4_exit>

000047b6 <__divmodsi4_neg2>:
    47b6:	50 95       	com	r21
    47b8:	40 95       	com	r20
    47ba:	30 95       	com	r19
    47bc:	21 95       	neg	r18
    47be:	3f 4f       	sbci	r19, 0xFF	; 255
    47c0:	4f 4f       	sbci	r20, 0xFF	; 255
    47c2:	5f 4f       	sbci	r21, 0xFF	; 255

000047c4 <__divmodsi4_exit>:
    47c4:	08 95       	ret

000047c6 <__divmodsi4_neg1>:
    47c6:	f6 f7       	brtc	.-4      	; 0x47c4 <__divmodsi4_exit>
    47c8:	90 95       	com	r25
    47ca:	80 95       	com	r24
    47cc:	70 95       	com	r23
    47ce:	61 95       	neg	r22
    47d0:	7f 4f       	sbci	r23, 0xFF	; 255
    47d2:	8f 4f       	sbci	r24, 0xFF	; 255
    47d4:	9f 4f       	sbci	r25, 0xFF	; 255
    47d6:	08 95       	ret

000047d8 <__udivmodsi4>:
    47d8:	a1 e2       	ldi	r26, 0x21	; 33
    47da:	1a 2e       	mov	r1, r26
    47dc:	aa 1b       	sub	r26, r26
    47de:	bb 1b       	sub	r27, r27
    47e0:	fd 01       	movw	r30, r26
    47e2:	0d c0       	rjmp	.+26     	; 0x47fe <__udivmodsi4_ep>

000047e4 <__udivmodsi4_loop>:
    47e4:	aa 1f       	adc	r26, r26
    47e6:	bb 1f       	adc	r27, r27
    47e8:	ee 1f       	adc	r30, r30
    47ea:	ff 1f       	adc	r31, r31
    47ec:	a2 17       	cp	r26, r18
    47ee:	b3 07       	cpc	r27, r19
    47f0:	e4 07       	cpc	r30, r20
    47f2:	f5 07       	cpc	r31, r21
    47f4:	20 f0       	brcs	.+8      	; 0x47fe <__udivmodsi4_ep>
    47f6:	a2 1b       	sub	r26, r18
    47f8:	b3 0b       	sbc	r27, r19
    47fa:	e4 0b       	sbc	r30, r20
    47fc:	f5 0b       	sbc	r31, r21

000047fe <__udivmodsi4_ep>:
    47fe:	66 1f       	adc	r22, r22
    4800:	77 1f       	adc	r23, r23
    4802:	88 1f       	adc	r24, r24
    4804:	99 1f       	adc	r25, r25
    4806:	1a 94       	dec	r1
    4808:	69 f7       	brne	.-38     	; 0x47e4 <__udivmodsi4_loop>
    480a:	60 95       	com	r22
    480c:	70 95       	com	r23
    480e:	80 95       	com	r24
    4810:	90 95       	com	r25
    4812:	9b 01       	movw	r18, r22
    4814:	ac 01       	movw	r20, r24
    4816:	bd 01       	movw	r22, r26
    4818:	cf 01       	movw	r24, r30
    481a:	08 95       	ret

0000481c <_exit>:
    481c:	f8 94       	cli

0000481e <__stop_program>:
    481e:	ff cf       	rjmp	.-2      	; 0x481e <__stop_program>
