

================================================================
== Vitis HLS Report for 'consumer'
================================================================
* Date:           Fri Jan  9 14:22:47 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.665 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n = muxlogic"   --->   Operation 4 'muxlogic' 'muxLogicCE_to_n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.57ns)   --->   "%n = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %nRows_assign" [./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 5 'read' 'n' <Predicate = true> <Delay = 0.57> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [2/2] (1.06ns)   --->   "%call_ln13 = call void @consumer_Pipeline_VITIS_LOOP_15_1, i32 %n, i512 %dualInfeasRay_SVfifo_i" [./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 7 'call' 'call_ln13' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows_assign, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/2] (1.44ns)   --->   "%call_ln13 = call void @consumer_Pipeline_VITIS_LOOP_15_1, i32 %n, i512 %dualInfeasRay_SVfifo_i" [./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 10 'call' 'call_ln13' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 11 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.577ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_n') [4]  (0.000 ns)
	fifo read operation ('n', ./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) on port 'nRows_assign' (./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) [5]  (0.577 ns)

 <State 2>: 1.061ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln13', ./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) to 'consumer_Pipeline_VITIS_LOOP_15_1' [8]  (1.061 ns)

 <State 3>: 1.443ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln13', ./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) to 'consumer_Pipeline_VITIS_LOOP_15_1' [8]  (1.443 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
