<stg><name>mmult</name>


<trans_list>

<trans id="1520" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="72" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="73" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="73" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="76" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="78" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="144" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="213" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %Output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Output_r

]]></Node>
<StgValue><ssdm name="Output_read"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14 %Input_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Input_2

]]></Node>
<StgValue><ssdm name="Input_2_read"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %Input_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Input_1

]]></Node>
<StgValue><ssdm name="Input_1_read"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:16 %Buffer_1 = alloca i64

]]></Node>
<StgValue><ssdm name="Buffer_1"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:17 %Buffer_2 = alloca i64

]]></Node>
<StgValue><ssdm name="Buffer_2"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %Input_1_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %trunc_ln12_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %Input_2_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="58">
<![CDATA[
:19 %sext_ln12 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:20 %aximm1_addr = getelementptr i512 %aximm1, i64 %sext_ln12

]]></Node>
<StgValue><ssdm name="aximm1_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="58">
<![CDATA[
:23 %sext_ln12_1 = sext i58 %trunc_ln12_1

]]></Node>
<StgValue><ssdm name="sext_ln12_1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:24 %aximm2_addr = getelementptr i512 %aximm2, i64 %sext_ln12_1

]]></Node>
<StgValue><ssdm name="aximm2_addr"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="226" st_id="3" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="228" st_id="4" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="230" st_id="5" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="232" st_id="6" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="234" st_id="7" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="236" st_id="8" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="238" st_id="9" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="240" st_id="10" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="242" st_id="11" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="244" st_id="12" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="246" st_id="13" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="248" st_id="14" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="250" st_id="15" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="252" st_id="16" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="254" st_id="17" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="256" st_id="18" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="258" st_id="19" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="260" st_id="20" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="262" st_id="21" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="264" st_id="22" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="266" st_id="23" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="268" st_id="24" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="270" st_id="25" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="272" st_id="26" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="274" st_id="27" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="276" st_id="28" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="278" st_id="29" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="280" st_id="30" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="282" st_id="31" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="286" st_id="33" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="288" st_id="34" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="290" st_id="35" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="292" st_id="36" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="294" st_id="37" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="296" st_id="38" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="297" st_id="38" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="298" st_id="39" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="299" st_id="39" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="300" st_id="40" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="302" st_id="41" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="303" st_id="41" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="304" st_id="42" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="305" st_id="42" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="306" st_id="43" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="308" st_id="44" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="309" st_id="44" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="310" st_id="45" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="311" st_id="45" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="312" st_id="46" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="313" st_id="46" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="314" st_id="47" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="316" st_id="48" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="317" st_id="48" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="318" st_id="49" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="319" st_id="49" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="320" st_id="50" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="321" st_id="50" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="322" st_id="51" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="323" st_id="51" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="324" st_id="52" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="325" st_id="52" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="326" st_id="53" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="327" st_id="53" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="328" st_id="54" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="329" st_id="54" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="330" st_id="55" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="331" st_id="55" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="332" st_id="56" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="333" st_id="56" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="334" st_id="57" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="335" st_id="57" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="336" st_id="58" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="337" st_id="58" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="338" st_id="59" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="339" st_id="59" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="340" st_id="60" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="341" st_id="60" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="342" st_id="61" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="343" st_id="61" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="344" st_id="62" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="345" st_id="62" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="346" st_id="63" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="347" st_id="63" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="348" st_id="64" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="349" st_id="64" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="350" st_id="65" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="351" st_id="65" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="352" st_id="66" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="353" st_id="66" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="354" st_id="67" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="355" st_id="67" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="356" st_id="68" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="357" st_id="68" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="358" st_id="69" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="359" st_id="69" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="360" st_id="70" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="361" st_id="70" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="362" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="363" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_3, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="364" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %aximm1, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="365" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %aximm1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="366" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %aximm2, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="367" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %aximm2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="368" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_1, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_11, void @empty_0, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="369" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_1, void @empty_2, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="370" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_2, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_11, void @empty_8, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="371" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_2, void @empty_2, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="372" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Output_r, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_11, void @empty_12, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="373" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Output_r, void @empty_2, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="374" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_11, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="375" st_id="71" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="376" st_id="71" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="377" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="378" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln12, void, i7, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="379" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="7">
<![CDATA[
:1 %trunc_ln14 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="380" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2 %tmp_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln14, i6

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="381" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln12 = icmp_eq  i7 %i, i7

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="382" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="383" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %add_ln12 = add i7, i7 %i

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="384" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln12 = br i1 %icmp_ln12, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="385" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="386" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.split6:1 %br_ln13 = br void %bb27

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="387" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %Output_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="388" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
bb27:0 %j = phi i7 %add_ln13, void, i7, void %.split6

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="389" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="480" op_0_bw="480" op_1_bw="0" op_2_bw="480" op_3_bw="0">
<![CDATA[
bb27:1 %shiftreg32 = phi i480 %trunc_ln15_1, void, i480, void %.split6

]]></Node>
<StgValue><ssdm name="shiftreg32"/></StgValue>
</operation>

<operation id="390" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="480" op_0_bw="480" op_1_bw="0" op_2_bw="480" op_3_bw="0">
<![CDATA[
bb27:2 %shiftreg34 = phi i480 %trunc_ln15_2, void, i480, void %.split6

]]></Node>
<StgValue><ssdm name="shiftreg34"/></StgValue>
</operation>

<operation id="391" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="480">
<![CDATA[
bb27:3 %zext_ln13 = zext i480 %shiftreg34

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="392" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="480">
<![CDATA[
bb27:4 %zext_ln13_1 = zext i480 %shiftreg32

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="393" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="7">
<![CDATA[
bb27:5 %zext_ln14 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="394" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb27:6 %add_ln14 = add i12 %zext_ln14, i12 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="395" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
bb27:7 %zext_ln14_1 = zext i12 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="396" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb27:8 %Buffer_1_addr = getelementptr i32 %Buffer_1, i64, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="Buffer_1_addr"/></StgValue>
</operation>

<operation id="397" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb27:9 %Buffer_2_addr = getelementptr i32 %Buffer_2, i64, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="Buffer_2_addr"/></StgValue>
</operation>

<operation id="398" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="7">
<![CDATA[
bb27:10 %trunc_ln13 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="399" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb27:11 %icmp_ln13 = icmp_eq  i7 %j, i7

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="400" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb27:12 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="401" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb27:13 %add_ln13 = add i7, i7 %j

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="402" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb27:14 %br_ln13 = br i1 %icmp_ln13, void %bb27.split, void

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="403" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb27.split:0 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="404" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb27.split:1 %icmp_ln14 = icmp_eq  i4 %trunc_ln13, i4

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="405" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb27.split:2 %br_ln14 = br i1 %icmp_ln14, void, void

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="406" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="480">
<![CDATA[
:0 %trunc_ln14_2 = trunc i480 %shiftreg32

]]></Node>
<StgValue><ssdm name="trunc_ln14_2"/></StgValue>
</operation>

<operation id="407" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln14_1 = bitcast i32 %trunc_ln14_2

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="408" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:2 %store_ln14 = store i32 %bitcast_ln14_1, i12 %Buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="409" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="410" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="411" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:0 %aximm1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm1_addr, i1 %empty

]]></Node>
<StgValue><ssdm name="aximm1_addr_read"/></StgValue>
</operation>

<operation id="412" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="512">
<![CDATA[
:1 %trunc_ln14_1 = trunc i512 %aximm1_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="413" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:4 %aximm2_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm2_addr, i1 %empty_22

]]></Node>
<StgValue><ssdm name="aximm2_addr_read"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="414" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln14 = bitcast i32 %trunc_ln14_1

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="415" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:3 %store_ln14 = store i32 %bitcast_ln14, i12 %Buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="416" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln15 = br void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="417" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:0 %p_in = phi i512 %aximm1_addr_read, void, i512 %zext_ln13_1, void

]]></Node>
<StgValue><ssdm name="p_in"/></StgValue>
</operation>

<operation id="418" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %empty_25 = phi i512 %aximm2_addr_read, void, i512 %zext_ln13, void

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="419" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln15_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_in, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="420" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="512">
<![CDATA[
:3 %trunc_ln15 = trunc i512 %empty_25

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="421" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln15 = bitcast i32 %trunc_ln15

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="422" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln15_2 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_25, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln15_2"/></StgValue>
</operation>

<operation id="423" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6 %store_ln15 = store i32 %bitcast_ln15, i12 %Buffer_2_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="424" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln0 = br void %bb27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="425" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="58">
<![CDATA[
:1 %sext_ln18 = sext i58 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="426" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:2 %aximm1_addr_1 = getelementptr i512 %aximm1, i64 %sext_ln18

]]></Node>
<StgValue><ssdm name="aximm1_addr_1"/></StgValue>
</operation>

<operation id="427" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:3 %empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %aximm1_addr_1, i32

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="428" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln18 = br void

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="429" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i13, void, i13 %add_ln18_1, void %bb28._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="430" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %i_1 = phi i7, void, i7 %select_ln18_2, void %bb28._crit_edge

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="431" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %j_1 = phi i7, void, i7 %add_ln21, void %bb28._crit_edge

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="432" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="480" op_0_bw="480" op_1_bw="0" op_2_bw="480" op_3_bw="0">
<![CDATA[
:3 %phi_ln38 = phi i480, void, i480 %select_ln38, void %bb28._crit_edge

]]></Node>
<StgValue><ssdm name="phi_ln38"/></StgValue>
</operation>

<operation id="433" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4 %icmp_ln18 = icmp_eq  i13 %indvar_flatten, i13

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="434" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %add_ln18_1 = add i13 %indvar_flatten, i13

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="435" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln18 = br i1 %icmp_ln18, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="436" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split3:0 %add_ln18 = add i7, i7 %i_1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="437" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split3:3 %icmp_ln21 = icmp_eq  i7 %j_1, i7

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="438" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split3:4 %select_ln18 = select i1 %icmp_ln21, i7, i7 %j_1

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="439" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split3:6 %select_ln18_2 = select i1 %icmp_ln21, i7 %add_ln18, i7 %i_1

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="440" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.split3:7 %tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln18_2, i6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="441" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="13">
<![CDATA[
.split3:8 %zext_ln35 = zext i13 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="442" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:9 %Buffer_1_addr_1 = getelementptr i32 %Buffer_1, i64, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:10 %or_ln35 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="444" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:11 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="445" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:12 %Buffer_1_addr_2 = getelementptr i32 %Buffer_1, i64, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_2"/></StgValue>
</operation>

<operation id="446" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="7">
<![CDATA[
.split3:199 %zext_ln21 = zext i7 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="447" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
.split3:204 %zext_ln35_5 = zext i7 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="448" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:205 %Buffer_2_addr_1 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_1"/></StgValue>
</operation>

<operation id="449" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:206 %add_ln35 = add i8, i8 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="450" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="8">
<![CDATA[
.split3:207 %zext_ln35_6 = zext i8 %add_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="451" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:208 %Buffer_2_addr_2 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_2"/></StgValue>
</operation>

<operation id="452" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="7">
<![CDATA[
.split3:365 %trunc_ln21 = trunc i7 %select_ln18

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="453" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="12">
<![CDATA[
.split3:368 %Buffer_1_load = load i12 %Buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="Buffer_1_load"/></StgValue>
</operation>

<operation id="454" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
.split3:369 %Buffer_2_load = load i12 %Buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="Buffer_2_load"/></StgValue>
</operation>

<operation id="455" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="12">
<![CDATA[
.split3:371 %Buffer_1_load_1 = load i12 %Buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="Buffer_1_load_1"/></StgValue>
</operation>

<operation id="456" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.split3:372 %Buffer_2_load_1 = load i12 %Buffer_2_addr_2

]]></Node>
<StgValue><ssdm name="Buffer_2_load_1"/></StgValue>
</operation>

<operation id="457" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split3:623 %icmp_ln38 = icmp_eq  i4 %trunc_ln21, i4

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="458" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split3:626 %br_ln38 = br i1 %icmp_ln38, void %bb28._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="459" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:13 %or_ln35_1 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_1"/></StgValue>
</operation>

<operation id="460" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:14 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="461" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:15 %Buffer_1_addr_3 = getelementptr i32 %Buffer_1, i64, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_3"/></StgValue>
</operation>

<operation id="462" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:16 %or_ln35_2 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_2"/></StgValue>
</operation>

<operation id="463" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:17 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="464" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:18 %Buffer_1_addr_4 = getelementptr i32 %Buffer_1, i64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_4"/></StgValue>
</operation>

<operation id="465" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="7">
<![CDATA[
.split3:201 %zext_ln35_2 = zext i7 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="466" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:209 %tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="467" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:210 %Buffer_2_addr_3 = getelementptr i32 %Buffer_2, i64, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_3"/></StgValue>
</operation>

<operation id="468" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:211 %add_ln35_1 = add i9, i9 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="469" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="9">
<![CDATA[
.split3:212 %zext_ln35_7 = zext i9 %add_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="470" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:213 %Buffer_2_addr_4 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_4"/></StgValue>
</operation>

<operation id="471" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="12">
<![CDATA[
.split3:368 %Buffer_1_load = load i12 %Buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="Buffer_1_load"/></StgValue>
</operation>

<operation id="472" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
.split3:369 %Buffer_2_load = load i12 %Buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="Buffer_2_load"/></StgValue>
</operation>

<operation id="473" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="12">
<![CDATA[
.split3:371 %Buffer_1_load_1 = load i12 %Buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="Buffer_1_load_1"/></StgValue>
</operation>

<operation id="474" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.split3:372 %Buffer_2_load_1 = load i12 %Buffer_2_addr_2

]]></Node>
<StgValue><ssdm name="Buffer_2_load_1"/></StgValue>
</operation>

<operation id="475" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="12">
<![CDATA[
.split3:374 %Buffer_1_load_2 = load i12 %Buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="Buffer_1_load_2"/></StgValue>
</operation>

<operation id="476" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="12">
<![CDATA[
.split3:375 %Buffer_2_load_2 = load i12 %Buffer_2_addr_3

]]></Node>
<StgValue><ssdm name="Buffer_2_load_2"/></StgValue>
</operation>

<operation id="477" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
.split3:377 %Buffer_1_load_3 = load i12 %Buffer_1_addr_4

]]></Node>
<StgValue><ssdm name="Buffer_1_load_3"/></StgValue>
</operation>

<operation id="478" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="12">
<![CDATA[
.split3:378 %Buffer_2_load_3 = load i12 %Buffer_2_addr_4

]]></Node>
<StgValue><ssdm name="Buffer_2_load_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="479" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:19 %or_ln35_3 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_3"/></StgValue>
</operation>

<operation id="480" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:20 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="481" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %Buffer_1_addr_5 = getelementptr i32 %Buffer_1, i64, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_5"/></StgValue>
</operation>

<operation id="482" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:22 %or_ln35_4 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_4"/></StgValue>
</operation>

<operation id="483" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:23 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="484" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:24 %Buffer_1_addr_6 = getelementptr i32 %Buffer_1, i64, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_6"/></StgValue>
</operation>

<operation id="485" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:214 %tmp_65 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="486" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:215 %Buffer_2_addr_5 = getelementptr i32 %Buffer_2, i64, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_5"/></StgValue>
</operation>

<operation id="487" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:216 %add_ln35_2 = add i9, i9 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="488" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="9">
<![CDATA[
.split3:217 %zext_ln35_8 = zext i9 %add_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="489" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:218 %Buffer_2_addr_6 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_6"/></StgValue>
</operation>

<operation id="490" st_id="80" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:370 %mul = fmul i32 %Buffer_1_load, i32 %Buffer_2_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="491" st_id="80" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:373 %mul_1 = fmul i32 %Buffer_1_load_1, i32 %Buffer_2_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="492" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="12">
<![CDATA[
.split3:374 %Buffer_1_load_2 = load i12 %Buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="Buffer_1_load_2"/></StgValue>
</operation>

<operation id="493" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="12">
<![CDATA[
.split3:375 %Buffer_2_load_2 = load i12 %Buffer_2_addr_3

]]></Node>
<StgValue><ssdm name="Buffer_2_load_2"/></StgValue>
</operation>

<operation id="494" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
.split3:377 %Buffer_1_load_3 = load i12 %Buffer_1_addr_4

]]></Node>
<StgValue><ssdm name="Buffer_1_load_3"/></StgValue>
</operation>

<operation id="495" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="12">
<![CDATA[
.split3:378 %Buffer_2_load_3 = load i12 %Buffer_2_addr_4

]]></Node>
<StgValue><ssdm name="Buffer_2_load_3"/></StgValue>
</operation>

<operation id="496" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="12">
<![CDATA[
.split3:380 %Buffer_1_load_4 = load i12 %Buffer_1_addr_5

]]></Node>
<StgValue><ssdm name="Buffer_1_load_4"/></StgValue>
</operation>

<operation id="497" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
.split3:381 %Buffer_2_load_4 = load i12 %Buffer_2_addr_5

]]></Node>
<StgValue><ssdm name="Buffer_2_load_4"/></StgValue>
</operation>

<operation id="498" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="12">
<![CDATA[
.split3:383 %Buffer_1_load_5 = load i12 %Buffer_1_addr_6

]]></Node>
<StgValue><ssdm name="Buffer_1_load_5"/></StgValue>
</operation>

<operation id="499" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="12">
<![CDATA[
.split3:384 %Buffer_2_load_5 = load i12 %Buffer_2_addr_6

]]></Node>
<StgValue><ssdm name="Buffer_2_load_5"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="500" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:25 %or_ln35_5 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_5"/></StgValue>
</operation>

<operation id="501" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:26 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="502" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:27 %Buffer_1_addr_7 = getelementptr i32 %Buffer_1, i64, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_7"/></StgValue>
</operation>

<operation id="503" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:28 %or_ln35_6 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_6"/></StgValue>
</operation>

<operation id="504" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:29 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="505" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:30 %Buffer_1_addr_8 = getelementptr i32 %Buffer_1, i64, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_8"/></StgValue>
</operation>

<operation id="506" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="7">
<![CDATA[
.split3:202 %zext_ln35_3 = zext i7 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="507" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:219 %tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="508" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:220 %Buffer_2_addr_7 = getelementptr i32 %Buffer_2, i64, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_7"/></StgValue>
</operation>

<operation id="509" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:221 %add_ln35_3 = add i10, i10 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="510" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
.split3:222 %zext_ln35_9 = zext i10 %add_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="511" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:223 %Buffer_2_addr_8 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_8"/></StgValue>
</operation>

<operation id="512" st_id="81" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:370 %mul = fmul i32 %Buffer_1_load, i32 %Buffer_2_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="513" st_id="81" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:373 %mul_1 = fmul i32 %Buffer_1_load_1, i32 %Buffer_2_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="514" st_id="81" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:376 %mul_2 = fmul i32 %Buffer_1_load_2, i32 %Buffer_2_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="515" st_id="81" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:379 %mul_3 = fmul i32 %Buffer_1_load_3, i32 %Buffer_2_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="516" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="12">
<![CDATA[
.split3:380 %Buffer_1_load_4 = load i12 %Buffer_1_addr_5

]]></Node>
<StgValue><ssdm name="Buffer_1_load_4"/></StgValue>
</operation>

<operation id="517" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
.split3:381 %Buffer_2_load_4 = load i12 %Buffer_2_addr_5

]]></Node>
<StgValue><ssdm name="Buffer_2_load_4"/></StgValue>
</operation>

<operation id="518" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="12">
<![CDATA[
.split3:383 %Buffer_1_load_5 = load i12 %Buffer_1_addr_6

]]></Node>
<StgValue><ssdm name="Buffer_1_load_5"/></StgValue>
</operation>

<operation id="519" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="12">
<![CDATA[
.split3:384 %Buffer_2_load_5 = load i12 %Buffer_2_addr_6

]]></Node>
<StgValue><ssdm name="Buffer_2_load_5"/></StgValue>
</operation>

<operation id="520" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="12">
<![CDATA[
.split3:386 %Buffer_1_load_6 = load i12 %Buffer_1_addr_7

]]></Node>
<StgValue><ssdm name="Buffer_1_load_6"/></StgValue>
</operation>

<operation id="521" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
.split3:387 %Buffer_2_load_6 = load i12 %Buffer_2_addr_7

]]></Node>
<StgValue><ssdm name="Buffer_2_load_6"/></StgValue>
</operation>

<operation id="522" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
.split3:389 %Buffer_1_load_7 = load i12 %Buffer_1_addr_8

]]></Node>
<StgValue><ssdm name="Buffer_1_load_7"/></StgValue>
</operation>

<operation id="523" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
.split3:390 %Buffer_2_load_7 = load i12 %Buffer_2_addr_8

]]></Node>
<StgValue><ssdm name="Buffer_2_load_7"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="524" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:31 %or_ln35_7 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_7"/></StgValue>
</operation>

<operation id="525" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:32 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="526" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:33 %Buffer_1_addr_9 = getelementptr i32 %Buffer_1, i64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_9"/></StgValue>
</operation>

<operation id="527" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:34 %or_ln35_8 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_8"/></StgValue>
</operation>

<operation id="528" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:35 %tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="529" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:36 %Buffer_1_addr_10 = getelementptr i32 %Buffer_1, i64, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_10"/></StgValue>
</operation>

<operation id="530" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:224 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="531" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:225 %Buffer_2_addr_9 = getelementptr i32 %Buffer_2, i64, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_9"/></StgValue>
</operation>

<operation id="532" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:226 %add_ln35_4 = add i10, i10 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="533" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="10">
<![CDATA[
.split3:227 %zext_ln35_10 = zext i10 %add_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_10"/></StgValue>
</operation>

<operation id="534" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:228 %Buffer_2_addr_10 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_10

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_10"/></StgValue>
</operation>

<operation id="535" st_id="82" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:376 %mul_2 = fmul i32 %Buffer_1_load_2, i32 %Buffer_2_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="536" st_id="82" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:379 %mul_3 = fmul i32 %Buffer_1_load_3, i32 %Buffer_2_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="537" st_id="82" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:382 %mul_4 = fmul i32 %Buffer_1_load_4, i32 %Buffer_2_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="538" st_id="82" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:385 %mul_5 = fmul i32 %Buffer_1_load_5, i32 %Buffer_2_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="539" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="12">
<![CDATA[
.split3:386 %Buffer_1_load_6 = load i12 %Buffer_1_addr_7

]]></Node>
<StgValue><ssdm name="Buffer_1_load_6"/></StgValue>
</operation>

<operation id="540" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
.split3:387 %Buffer_2_load_6 = load i12 %Buffer_2_addr_7

]]></Node>
<StgValue><ssdm name="Buffer_2_load_6"/></StgValue>
</operation>

<operation id="541" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
.split3:389 %Buffer_1_load_7 = load i12 %Buffer_1_addr_8

]]></Node>
<StgValue><ssdm name="Buffer_1_load_7"/></StgValue>
</operation>

<operation id="542" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
.split3:390 %Buffer_2_load_7 = load i12 %Buffer_2_addr_8

]]></Node>
<StgValue><ssdm name="Buffer_2_load_7"/></StgValue>
</operation>

<operation id="543" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
.split3:392 %Buffer_1_load_8 = load i12 %Buffer_1_addr_9

]]></Node>
<StgValue><ssdm name="Buffer_1_load_8"/></StgValue>
</operation>

<operation id="544" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
.split3:393 %Buffer_2_load_8 = load i12 %Buffer_2_addr_9

]]></Node>
<StgValue><ssdm name="Buffer_2_load_8"/></StgValue>
</operation>

<operation id="545" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="12">
<![CDATA[
.split3:395 %Buffer_1_load_9 = load i12 %Buffer_1_addr_10

]]></Node>
<StgValue><ssdm name="Buffer_1_load_9"/></StgValue>
</operation>

<operation id="546" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="12">
<![CDATA[
.split3:396 %Buffer_2_load_9 = load i12 %Buffer_2_addr_10

]]></Node>
<StgValue><ssdm name="Buffer_2_load_9"/></StgValue>
</operation>

<operation id="547" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:560 %tmp4 = fadd i32 %mul, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="548" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:37 %or_ln35_9 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_9"/></StgValue>
</operation>

<operation id="549" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:38 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="550" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:39 %Buffer_1_addr_11 = getelementptr i32 %Buffer_1, i64, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_11"/></StgValue>
</operation>

<operation id="551" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:40 %or_ln35_10 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_10"/></StgValue>
</operation>

<operation id="552" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:41 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="553" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:42 %Buffer_1_addr_12 = getelementptr i32 %Buffer_1, i64, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_12"/></StgValue>
</operation>

<operation id="554" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:229 %tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="555" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:230 %Buffer_2_addr_11 = getelementptr i32 %Buffer_2, i64, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_11"/></StgValue>
</operation>

<operation id="556" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:231 %add_ln35_5 = add i10, i10 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="557" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="10">
<![CDATA[
.split3:232 %zext_ln35_11 = zext i10 %add_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_11"/></StgValue>
</operation>

<operation id="558" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:233 %Buffer_2_addr_12 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_12"/></StgValue>
</operation>

<operation id="559" st_id="83" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:382 %mul_4 = fmul i32 %Buffer_1_load_4, i32 %Buffer_2_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="560" st_id="83" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:385 %mul_5 = fmul i32 %Buffer_1_load_5, i32 %Buffer_2_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="561" st_id="83" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:388 %mul_6 = fmul i32 %Buffer_1_load_6, i32 %Buffer_2_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="562" st_id="83" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:391 %mul_7 = fmul i32 %Buffer_1_load_7, i32 %Buffer_2_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="563" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
.split3:392 %Buffer_1_load_8 = load i12 %Buffer_1_addr_9

]]></Node>
<StgValue><ssdm name="Buffer_1_load_8"/></StgValue>
</operation>

<operation id="564" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
.split3:393 %Buffer_2_load_8 = load i12 %Buffer_2_addr_9

]]></Node>
<StgValue><ssdm name="Buffer_2_load_8"/></StgValue>
</operation>

<operation id="565" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="12">
<![CDATA[
.split3:395 %Buffer_1_load_9 = load i12 %Buffer_1_addr_10

]]></Node>
<StgValue><ssdm name="Buffer_1_load_9"/></StgValue>
</operation>

<operation id="566" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="12">
<![CDATA[
.split3:396 %Buffer_2_load_9 = load i12 %Buffer_2_addr_10

]]></Node>
<StgValue><ssdm name="Buffer_2_load_9"/></StgValue>
</operation>

<operation id="567" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="12">
<![CDATA[
.split3:398 %Buffer_1_load_10 = load i12 %Buffer_1_addr_11

]]></Node>
<StgValue><ssdm name="Buffer_1_load_10"/></StgValue>
</operation>

<operation id="568" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12">
<![CDATA[
.split3:399 %Buffer_2_load_10 = load i12 %Buffer_2_addr_11

]]></Node>
<StgValue><ssdm name="Buffer_2_load_10"/></StgValue>
</operation>

<operation id="569" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
.split3:401 %Buffer_1_load_11 = load i12 %Buffer_1_addr_12

]]></Node>
<StgValue><ssdm name="Buffer_1_load_11"/></StgValue>
</operation>

<operation id="570" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="12">
<![CDATA[
.split3:402 %Buffer_2_load_11 = load i12 %Buffer_2_addr_12

]]></Node>
<StgValue><ssdm name="Buffer_2_load_11"/></StgValue>
</operation>

<operation id="571" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:560 %tmp4 = fadd i32 %mul, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="572" st_id="83" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:561 %tmp5 = fadd i32 %mul_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="573" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:43 %or_ln35_11 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_11"/></StgValue>
</operation>

<operation id="574" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:44 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="575" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:45 %Buffer_1_addr_13 = getelementptr i32 %Buffer_1, i64, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_13"/></StgValue>
</operation>

<operation id="576" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:46 %or_ln35_12 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_12"/></StgValue>
</operation>

<operation id="577" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:47 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="578" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:48 %Buffer_1_addr_14 = getelementptr i32 %Buffer_1, i64, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_14"/></StgValue>
</operation>

<operation id="579" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:234 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="580" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:235 %Buffer_2_addr_13 = getelementptr i32 %Buffer_2, i64, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_13"/></StgValue>
</operation>

<operation id="581" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="9">
<![CDATA[
.split3:236 %sext_ln35 = sext i9 %add_ln35_2

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="582" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="10">
<![CDATA[
.split3:237 %zext_ln35_12 = zext i10 %sext_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_12"/></StgValue>
</operation>

<operation id="583" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:238 %Buffer_2_addr_14 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_12

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_14"/></StgValue>
</operation>

<operation id="584" st_id="84" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:388 %mul_6 = fmul i32 %Buffer_1_load_6, i32 %Buffer_2_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="585" st_id="84" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:391 %mul_7 = fmul i32 %Buffer_1_load_7, i32 %Buffer_2_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="586" st_id="84" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:394 %mul_8 = fmul i32 %Buffer_1_load_8, i32 %Buffer_2_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="587" st_id="84" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:397 %mul_9 = fmul i32 %Buffer_1_load_9, i32 %Buffer_2_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="588" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="12">
<![CDATA[
.split3:398 %Buffer_1_load_10 = load i12 %Buffer_1_addr_11

]]></Node>
<StgValue><ssdm name="Buffer_1_load_10"/></StgValue>
</operation>

<operation id="589" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12">
<![CDATA[
.split3:399 %Buffer_2_load_10 = load i12 %Buffer_2_addr_11

]]></Node>
<StgValue><ssdm name="Buffer_2_load_10"/></StgValue>
</operation>

<operation id="590" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
.split3:401 %Buffer_1_load_11 = load i12 %Buffer_1_addr_12

]]></Node>
<StgValue><ssdm name="Buffer_1_load_11"/></StgValue>
</operation>

<operation id="591" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="12">
<![CDATA[
.split3:402 %Buffer_2_load_11 = load i12 %Buffer_2_addr_12

]]></Node>
<StgValue><ssdm name="Buffer_2_load_11"/></StgValue>
</operation>

<operation id="592" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="12">
<![CDATA[
.split3:404 %Buffer_1_load_12 = load i12 %Buffer_1_addr_13

]]></Node>
<StgValue><ssdm name="Buffer_1_load_12"/></StgValue>
</operation>

<operation id="593" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="12">
<![CDATA[
.split3:405 %Buffer_2_load_12 = load i12 %Buffer_2_addr_13

]]></Node>
<StgValue><ssdm name="Buffer_2_load_12"/></StgValue>
</operation>

<operation id="594" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
.split3:407 %Buffer_1_load_13 = load i12 %Buffer_1_addr_14

]]></Node>
<StgValue><ssdm name="Buffer_1_load_13"/></StgValue>
</operation>

<operation id="595" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="12">
<![CDATA[
.split3:408 %Buffer_2_load_13 = load i12 %Buffer_2_addr_14

]]></Node>
<StgValue><ssdm name="Buffer_2_load_13"/></StgValue>
</operation>

<operation id="596" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:560 %tmp4 = fadd i32 %mul, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="597" st_id="84" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:561 %tmp5 = fadd i32 %mul_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="598" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:563 %tmp7 = fadd i32 %mul_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="599" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:49 %or_ln35_13 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_13"/></StgValue>
</operation>

<operation id="600" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:50 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="601" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:51 %Buffer_1_addr_15 = getelementptr i32 %Buffer_1, i64, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_15"/></StgValue>
</operation>

<operation id="602" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:52 %or_ln35_14 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_14"/></StgValue>
</operation>

<operation id="603" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:53 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="604" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:54 %Buffer_1_addr_16 = getelementptr i32 %Buffer_1, i64, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_16"/></StgValue>
</operation>

<operation id="605" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="7">
<![CDATA[
.split3:203 %zext_ln35_4 = zext i7 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="606" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:239 %tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="607" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:240 %Buffer_2_addr_15 = getelementptr i32 %Buffer_2, i64, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_15"/></StgValue>
</operation>

<operation id="608" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:241 %add_ln35_6 = add i11, i11 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="609" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="11">
<![CDATA[
.split3:242 %zext_ln35_13 = zext i11 %add_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_13"/></StgValue>
</operation>

<operation id="610" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:243 %Buffer_2_addr_16 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_16"/></StgValue>
</operation>

<operation id="611" st_id="85" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:394 %mul_8 = fmul i32 %Buffer_1_load_8, i32 %Buffer_2_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="612" st_id="85" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:397 %mul_9 = fmul i32 %Buffer_1_load_9, i32 %Buffer_2_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="613" st_id="85" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:400 %mul_s = fmul i32 %Buffer_1_load_10, i32 %Buffer_2_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="614" st_id="85" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:403 %mul_10 = fmul i32 %Buffer_1_load_11, i32 %Buffer_2_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="615" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="12">
<![CDATA[
.split3:404 %Buffer_1_load_12 = load i12 %Buffer_1_addr_13

]]></Node>
<StgValue><ssdm name="Buffer_1_load_12"/></StgValue>
</operation>

<operation id="616" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="12">
<![CDATA[
.split3:405 %Buffer_2_load_12 = load i12 %Buffer_2_addr_13

]]></Node>
<StgValue><ssdm name="Buffer_2_load_12"/></StgValue>
</operation>

<operation id="617" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
.split3:407 %Buffer_1_load_13 = load i12 %Buffer_1_addr_14

]]></Node>
<StgValue><ssdm name="Buffer_1_load_13"/></StgValue>
</operation>

<operation id="618" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="12">
<![CDATA[
.split3:408 %Buffer_2_load_13 = load i12 %Buffer_2_addr_14

]]></Node>
<StgValue><ssdm name="Buffer_2_load_13"/></StgValue>
</operation>

<operation id="619" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12">
<![CDATA[
.split3:410 %Buffer_1_load_14 = load i12 %Buffer_1_addr_15

]]></Node>
<StgValue><ssdm name="Buffer_1_load_14"/></StgValue>
</operation>

<operation id="620" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12">
<![CDATA[
.split3:411 %Buffer_2_load_14 = load i12 %Buffer_2_addr_15

]]></Node>
<StgValue><ssdm name="Buffer_2_load_14"/></StgValue>
</operation>

<operation id="621" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="12">
<![CDATA[
.split3:413 %Buffer_1_load_15 = load i12 %Buffer_1_addr_16

]]></Node>
<StgValue><ssdm name="Buffer_1_load_15"/></StgValue>
</operation>

<operation id="622" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="12">
<![CDATA[
.split3:414 %Buffer_2_load_15 = load i12 %Buffer_2_addr_16

]]></Node>
<StgValue><ssdm name="Buffer_2_load_15"/></StgValue>
</operation>

<operation id="623" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:560 %tmp4 = fadd i32 %mul, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="624" st_id="85" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:561 %tmp5 = fadd i32 %mul_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="625" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:563 %tmp7 = fadd i32 %mul_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="626" st_id="85" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:564 %tmp8 = fadd i32 %mul_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="627" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:55 %or_ln35_15 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_15"/></StgValue>
</operation>

<operation id="628" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:56 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="629" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:57 %Buffer_1_addr_17 = getelementptr i32 %Buffer_1, i64, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_17"/></StgValue>
</operation>

<operation id="630" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:58 %or_ln35_16 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_16"/></StgValue>
</operation>

<operation id="631" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:59 %tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="632" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:60 %Buffer_1_addr_18 = getelementptr i32 %Buffer_1, i64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_18"/></StgValue>
</operation>

<operation id="633" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:244 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="634" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:245 %Buffer_2_addr_17 = getelementptr i32 %Buffer_2, i64, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_17"/></StgValue>
</operation>

<operation id="635" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:246 %add_ln35_7 = add i11, i11 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="636" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="11">
<![CDATA[
.split3:247 %zext_ln35_14 = zext i11 %add_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_14"/></StgValue>
</operation>

<operation id="637" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:248 %Buffer_2_addr_18 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_14

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_18"/></StgValue>
</operation>

<operation id="638" st_id="86" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:400 %mul_s = fmul i32 %Buffer_1_load_10, i32 %Buffer_2_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="639" st_id="86" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:403 %mul_10 = fmul i32 %Buffer_1_load_11, i32 %Buffer_2_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="640" st_id="86" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:406 %mul_11 = fmul i32 %Buffer_1_load_12, i32 %Buffer_2_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="641" st_id="86" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:409 %mul_12 = fmul i32 %Buffer_1_load_13, i32 %Buffer_2_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="642" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12">
<![CDATA[
.split3:410 %Buffer_1_load_14 = load i12 %Buffer_1_addr_15

]]></Node>
<StgValue><ssdm name="Buffer_1_load_14"/></StgValue>
</operation>

<operation id="643" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12">
<![CDATA[
.split3:411 %Buffer_2_load_14 = load i12 %Buffer_2_addr_15

]]></Node>
<StgValue><ssdm name="Buffer_2_load_14"/></StgValue>
</operation>

<operation id="644" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="12">
<![CDATA[
.split3:413 %Buffer_1_load_15 = load i12 %Buffer_1_addr_16

]]></Node>
<StgValue><ssdm name="Buffer_1_load_15"/></StgValue>
</operation>

<operation id="645" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="12">
<![CDATA[
.split3:414 %Buffer_2_load_15 = load i12 %Buffer_2_addr_16

]]></Node>
<StgValue><ssdm name="Buffer_2_load_15"/></StgValue>
</operation>

<operation id="646" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="12">
<![CDATA[
.split3:416 %Buffer_1_load_16 = load i12 %Buffer_1_addr_17

]]></Node>
<StgValue><ssdm name="Buffer_1_load_16"/></StgValue>
</operation>

<operation id="647" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.split3:417 %Buffer_2_load_16 = load i12 %Buffer_2_addr_17

]]></Node>
<StgValue><ssdm name="Buffer_2_load_16"/></StgValue>
</operation>

<operation id="648" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="12">
<![CDATA[
.split3:419 %Buffer_1_load_17 = load i12 %Buffer_1_addr_18

]]></Node>
<StgValue><ssdm name="Buffer_1_load_17"/></StgValue>
</operation>

<operation id="649" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="12">
<![CDATA[
.split3:420 %Buffer_2_load_17 = load i12 %Buffer_2_addr_18

]]></Node>
<StgValue><ssdm name="Buffer_2_load_17"/></StgValue>
</operation>

<operation id="650" st_id="86" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:561 %tmp5 = fadd i32 %mul_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="651" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:563 %tmp7 = fadd i32 %mul_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="652" st_id="86" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:564 %tmp8 = fadd i32 %mul_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="653" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:567 %tmp11 = fadd i32 %mul_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="654" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:61 %or_ln35_17 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_17"/></StgValue>
</operation>

<operation id="655" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:62 %tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="656" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:63 %Buffer_1_addr_19 = getelementptr i32 %Buffer_1, i64, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_19"/></StgValue>
</operation>

<operation id="657" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:64 %or_ln35_18 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_18"/></StgValue>
</operation>

<operation id="658" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:65 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="659" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:66 %Buffer_1_addr_20 = getelementptr i32 %Buffer_1, i64, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_20"/></StgValue>
</operation>

<operation id="660" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:249 %tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="661" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:250 %Buffer_2_addr_19 = getelementptr i32 %Buffer_2, i64, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_19"/></StgValue>
</operation>

<operation id="662" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:251 %add_ln35_8 = add i11, i11 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="663" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="11">
<![CDATA[
.split3:252 %zext_ln35_15 = zext i11 %add_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_15"/></StgValue>
</operation>

<operation id="664" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:253 %Buffer_2_addr_20 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_20"/></StgValue>
</operation>

<operation id="665" st_id="87" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:406 %mul_11 = fmul i32 %Buffer_1_load_12, i32 %Buffer_2_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="666" st_id="87" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:409 %mul_12 = fmul i32 %Buffer_1_load_13, i32 %Buffer_2_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="667" st_id="87" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:412 %mul_13 = fmul i32 %Buffer_1_load_14, i32 %Buffer_2_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="668" st_id="87" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:415 %mul_14 = fmul i32 %Buffer_1_load_15, i32 %Buffer_2_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="669" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="12">
<![CDATA[
.split3:416 %Buffer_1_load_16 = load i12 %Buffer_1_addr_17

]]></Node>
<StgValue><ssdm name="Buffer_1_load_16"/></StgValue>
</operation>

<operation id="670" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.split3:417 %Buffer_2_load_16 = load i12 %Buffer_2_addr_17

]]></Node>
<StgValue><ssdm name="Buffer_2_load_16"/></StgValue>
</operation>

<operation id="671" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="12">
<![CDATA[
.split3:419 %Buffer_1_load_17 = load i12 %Buffer_1_addr_18

]]></Node>
<StgValue><ssdm name="Buffer_1_load_17"/></StgValue>
</operation>

<operation id="672" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="12">
<![CDATA[
.split3:420 %Buffer_2_load_17 = load i12 %Buffer_2_addr_18

]]></Node>
<StgValue><ssdm name="Buffer_2_load_17"/></StgValue>
</operation>

<operation id="673" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="12">
<![CDATA[
.split3:422 %Buffer_1_load_18 = load i12 %Buffer_1_addr_19

]]></Node>
<StgValue><ssdm name="Buffer_1_load_18"/></StgValue>
</operation>

<operation id="674" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="12">
<![CDATA[
.split3:423 %Buffer_2_load_18 = load i12 %Buffer_2_addr_19

]]></Node>
<StgValue><ssdm name="Buffer_2_load_18"/></StgValue>
</operation>

<operation id="675" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="12">
<![CDATA[
.split3:425 %Buffer_1_load_19 = load i12 %Buffer_1_addr_20

]]></Node>
<StgValue><ssdm name="Buffer_1_load_19"/></StgValue>
</operation>

<operation id="676" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="12">
<![CDATA[
.split3:426 %Buffer_2_load_19 = load i12 %Buffer_2_addr_20

]]></Node>
<StgValue><ssdm name="Buffer_2_load_19"/></StgValue>
</operation>

<operation id="677" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:562 %tmp3 = fadd i32 %tmp5, i32 %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="678" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:563 %tmp7 = fadd i32 %mul_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="679" st_id="87" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:564 %tmp8 = fadd i32 %mul_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="680" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:567 %tmp11 = fadd i32 %mul_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="681" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:568 %tmp12 = fadd i32 %mul_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="682" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:67 %or_ln35_19 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_19"/></StgValue>
</operation>

<operation id="683" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:68 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="684" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:69 %Buffer_1_addr_21 = getelementptr i32 %Buffer_1, i64, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_21"/></StgValue>
</operation>

<operation id="685" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:70 %or_ln35_20 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_20"/></StgValue>
</operation>

<operation id="686" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:71 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="687" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:72 %Buffer_1_addr_22 = getelementptr i32 %Buffer_1, i64, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_22"/></StgValue>
</operation>

<operation id="688" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:254 %tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="689" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:255 %Buffer_2_addr_21 = getelementptr i32 %Buffer_2, i64, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_21"/></StgValue>
</operation>

<operation id="690" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:256 %add_ln35_9 = add i11, i11 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="691" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="11">
<![CDATA[
.split3:257 %zext_ln35_16 = zext i11 %add_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_16"/></StgValue>
</operation>

<operation id="692" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:258 %Buffer_2_addr_22 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_16

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_22"/></StgValue>
</operation>

<operation id="693" st_id="88" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:412 %mul_13 = fmul i32 %Buffer_1_load_14, i32 %Buffer_2_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="694" st_id="88" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:415 %mul_14 = fmul i32 %Buffer_1_load_15, i32 %Buffer_2_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="695" st_id="88" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:418 %mul_15 = fmul i32 %Buffer_1_load_16, i32 %Buffer_2_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="696" st_id="88" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:421 %mul_16 = fmul i32 %Buffer_1_load_17, i32 %Buffer_2_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="697" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="12">
<![CDATA[
.split3:422 %Buffer_1_load_18 = load i12 %Buffer_1_addr_19

]]></Node>
<StgValue><ssdm name="Buffer_1_load_18"/></StgValue>
</operation>

<operation id="698" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="12">
<![CDATA[
.split3:423 %Buffer_2_load_18 = load i12 %Buffer_2_addr_19

]]></Node>
<StgValue><ssdm name="Buffer_2_load_18"/></StgValue>
</operation>

<operation id="699" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="12">
<![CDATA[
.split3:425 %Buffer_1_load_19 = load i12 %Buffer_1_addr_20

]]></Node>
<StgValue><ssdm name="Buffer_1_load_19"/></StgValue>
</operation>

<operation id="700" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="12">
<![CDATA[
.split3:426 %Buffer_2_load_19 = load i12 %Buffer_2_addr_20

]]></Node>
<StgValue><ssdm name="Buffer_2_load_19"/></StgValue>
</operation>

<operation id="701" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="12">
<![CDATA[
.split3:428 %Buffer_1_load_20 = load i12 %Buffer_1_addr_21

]]></Node>
<StgValue><ssdm name="Buffer_1_load_20"/></StgValue>
</operation>

<operation id="702" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="12">
<![CDATA[
.split3:429 %Buffer_2_load_20 = load i12 %Buffer_2_addr_21

]]></Node>
<StgValue><ssdm name="Buffer_2_load_20"/></StgValue>
</operation>

<operation id="703" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="12">
<![CDATA[
.split3:431 %Buffer_1_load_21 = load i12 %Buffer_1_addr_22

]]></Node>
<StgValue><ssdm name="Buffer_1_load_21"/></StgValue>
</operation>

<operation id="704" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
.split3:432 %Buffer_2_load_21 = load i12 %Buffer_2_addr_22

]]></Node>
<StgValue><ssdm name="Buffer_2_load_21"/></StgValue>
</operation>

<operation id="705" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:562 %tmp3 = fadd i32 %tmp5, i32 %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="706" st_id="88" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:564 %tmp8 = fadd i32 %mul_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="707" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:567 %tmp11 = fadd i32 %mul_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="708" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:568 %tmp12 = fadd i32 %mul_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="709" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:570 %tmp14 = fadd i32 %mul_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="710" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:73 %or_ln35_21 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_21"/></StgValue>
</operation>

<operation id="711" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:74 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="712" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:75 %Buffer_1_addr_23 = getelementptr i32 %Buffer_1, i64, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_23"/></StgValue>
</operation>

<operation id="713" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:76 %or_ln35_22 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_22"/></StgValue>
</operation>

<operation id="714" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:77 %tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="715" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:78 %Buffer_1_addr_24 = getelementptr i32 %Buffer_1, i64, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_24"/></StgValue>
</operation>

<operation id="716" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:259 %tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="717" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:260 %Buffer_2_addr_23 = getelementptr i32 %Buffer_2, i64, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_23"/></StgValue>
</operation>

<operation id="718" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:261 %add_ln35_10 = add i11, i11 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="719" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="11">
<![CDATA[
.split3:262 %zext_ln35_17 = zext i11 %add_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_17"/></StgValue>
</operation>

<operation id="720" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:263 %Buffer_2_addr_24 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_24"/></StgValue>
</operation>

<operation id="721" st_id="89" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:418 %mul_15 = fmul i32 %Buffer_1_load_16, i32 %Buffer_2_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="722" st_id="89" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:421 %mul_16 = fmul i32 %Buffer_1_load_17, i32 %Buffer_2_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="723" st_id="89" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:424 %mul_17 = fmul i32 %Buffer_1_load_18, i32 %Buffer_2_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="724" st_id="89" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:427 %mul_18 = fmul i32 %Buffer_1_load_19, i32 %Buffer_2_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="725" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="12">
<![CDATA[
.split3:428 %Buffer_1_load_20 = load i12 %Buffer_1_addr_21

]]></Node>
<StgValue><ssdm name="Buffer_1_load_20"/></StgValue>
</operation>

<operation id="726" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="12">
<![CDATA[
.split3:429 %Buffer_2_load_20 = load i12 %Buffer_2_addr_21

]]></Node>
<StgValue><ssdm name="Buffer_2_load_20"/></StgValue>
</operation>

<operation id="727" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="12">
<![CDATA[
.split3:431 %Buffer_1_load_21 = load i12 %Buffer_1_addr_22

]]></Node>
<StgValue><ssdm name="Buffer_1_load_21"/></StgValue>
</operation>

<operation id="728" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
.split3:432 %Buffer_2_load_21 = load i12 %Buffer_2_addr_22

]]></Node>
<StgValue><ssdm name="Buffer_2_load_21"/></StgValue>
</operation>

<operation id="729" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="12">
<![CDATA[
.split3:434 %Buffer_1_load_22 = load i12 %Buffer_1_addr_23

]]></Node>
<StgValue><ssdm name="Buffer_1_load_22"/></StgValue>
</operation>

<operation id="730" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="12">
<![CDATA[
.split3:435 %Buffer_2_load_22 = load i12 %Buffer_2_addr_23

]]></Node>
<StgValue><ssdm name="Buffer_2_load_22"/></StgValue>
</operation>

<operation id="731" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
.split3:437 %Buffer_1_load_23 = load i12 %Buffer_1_addr_24

]]></Node>
<StgValue><ssdm name="Buffer_1_load_23"/></StgValue>
</operation>

<operation id="732" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="12">
<![CDATA[
.split3:438 %Buffer_2_load_23 = load i12 %Buffer_2_addr_24

]]></Node>
<StgValue><ssdm name="Buffer_2_load_23"/></StgValue>
</operation>

<operation id="733" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:562 %tmp3 = fadd i32 %tmp5, i32 %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="734" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:565 %tmp6 = fadd i32 %tmp8, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="735" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:567 %tmp11 = fadd i32 %mul_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="736" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:568 %tmp12 = fadd i32 %mul_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="737" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:570 %tmp14 = fadd i32 %mul_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="738" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:571 %tmp15 = fadd i32 %mul_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="739" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:79 %or_ln35_23 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_23"/></StgValue>
</operation>

<operation id="740" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:80 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="741" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:81 %Buffer_1_addr_25 = getelementptr i32 %Buffer_1, i64, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_25"/></StgValue>
</operation>

<operation id="742" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:82 %or_ln35_24 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_24"/></StgValue>
</operation>

<operation id="743" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:83 %tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="744" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:84 %Buffer_1_addr_26 = getelementptr i32 %Buffer_1, i64, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_26"/></StgValue>
</operation>

<operation id="745" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:264 %tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="746" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:265 %Buffer_2_addr_25 = getelementptr i32 %Buffer_2, i64, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_25"/></StgValue>
</operation>

<operation id="747" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="10">
<![CDATA[
.split3:266 %sext_ln35_1 = sext i10 %add_ln35_4

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="748" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="11">
<![CDATA[
.split3:267 %zext_ln35_18 = zext i11 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_18"/></StgValue>
</operation>

<operation id="749" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:268 %Buffer_2_addr_26 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_18

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_26"/></StgValue>
</operation>

<operation id="750" st_id="90" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:424 %mul_17 = fmul i32 %Buffer_1_load_18, i32 %Buffer_2_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="751" st_id="90" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:427 %mul_18 = fmul i32 %Buffer_1_load_19, i32 %Buffer_2_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="752" st_id="90" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:430 %mul_19 = fmul i32 %Buffer_1_load_20, i32 %Buffer_2_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="753" st_id="90" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:433 %mul_20 = fmul i32 %Buffer_1_load_21, i32 %Buffer_2_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="754" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="12">
<![CDATA[
.split3:434 %Buffer_1_load_22 = load i12 %Buffer_1_addr_23

]]></Node>
<StgValue><ssdm name="Buffer_1_load_22"/></StgValue>
</operation>

<operation id="755" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="12">
<![CDATA[
.split3:435 %Buffer_2_load_22 = load i12 %Buffer_2_addr_23

]]></Node>
<StgValue><ssdm name="Buffer_2_load_22"/></StgValue>
</operation>

<operation id="756" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
.split3:437 %Buffer_1_load_23 = load i12 %Buffer_1_addr_24

]]></Node>
<StgValue><ssdm name="Buffer_1_load_23"/></StgValue>
</operation>

<operation id="757" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="12">
<![CDATA[
.split3:438 %Buffer_2_load_23 = load i12 %Buffer_2_addr_24

]]></Node>
<StgValue><ssdm name="Buffer_2_load_23"/></StgValue>
</operation>

<operation id="758" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="12">
<![CDATA[
.split3:440 %Buffer_1_load_24 = load i12 %Buffer_1_addr_25

]]></Node>
<StgValue><ssdm name="Buffer_1_load_24"/></StgValue>
</operation>

<operation id="759" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
.split3:441 %Buffer_2_load_24 = load i12 %Buffer_2_addr_25

]]></Node>
<StgValue><ssdm name="Buffer_2_load_24"/></StgValue>
</operation>

<operation id="760" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="12">
<![CDATA[
.split3:443 %Buffer_1_load_25 = load i12 %Buffer_1_addr_26

]]></Node>
<StgValue><ssdm name="Buffer_1_load_25"/></StgValue>
</operation>

<operation id="761" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
.split3:444 %Buffer_2_load_25 = load i12 %Buffer_2_addr_26

]]></Node>
<StgValue><ssdm name="Buffer_2_load_25"/></StgValue>
</operation>

<operation id="762" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:562 %tmp3 = fadd i32 %tmp5, i32 %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="763" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:565 %tmp6 = fadd i32 %tmp8, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="764" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:568 %tmp12 = fadd i32 %mul_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="765" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:570 %tmp14 = fadd i32 %mul_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="766" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:571 %tmp15 = fadd i32 %mul_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="767" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:575 %tmp19 = fadd i32 %mul_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="768" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:85 %or_ln35_25 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_25"/></StgValue>
</operation>

<operation id="769" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:86 %tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="770" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:87 %Buffer_1_addr_27 = getelementptr i32 %Buffer_1, i64, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_27"/></StgValue>
</operation>

<operation id="771" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:88 %or_ln35_26 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_26"/></StgValue>
</operation>

<operation id="772" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:89 %tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="773" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:90 %Buffer_1_addr_28 = getelementptr i32 %Buffer_1, i64, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_28"/></StgValue>
</operation>

<operation id="774" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:269 %tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="775" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:270 %Buffer_2_addr_27 = getelementptr i32 %Buffer_2, i64, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_27"/></StgValue>
</operation>

<operation id="776" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="10">
<![CDATA[
.split3:271 %sext_ln35_2 = sext i10 %add_ln35_5

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="777" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="11">
<![CDATA[
.split3:272 %zext_ln35_19 = zext i11 %sext_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_19"/></StgValue>
</operation>

<operation id="778" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:273 %Buffer_2_addr_28 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_28"/></StgValue>
</operation>

<operation id="779" st_id="91" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:430 %mul_19 = fmul i32 %Buffer_1_load_20, i32 %Buffer_2_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="780" st_id="91" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:433 %mul_20 = fmul i32 %Buffer_1_load_21, i32 %Buffer_2_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="781" st_id="91" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:436 %mul_21 = fmul i32 %Buffer_1_load_22, i32 %Buffer_2_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="782" st_id="91" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:439 %mul_22 = fmul i32 %Buffer_1_load_23, i32 %Buffer_2_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="783" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="12">
<![CDATA[
.split3:440 %Buffer_1_load_24 = load i12 %Buffer_1_addr_25

]]></Node>
<StgValue><ssdm name="Buffer_1_load_24"/></StgValue>
</operation>

<operation id="784" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
.split3:441 %Buffer_2_load_24 = load i12 %Buffer_2_addr_25

]]></Node>
<StgValue><ssdm name="Buffer_2_load_24"/></StgValue>
</operation>

<operation id="785" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="12">
<![CDATA[
.split3:443 %Buffer_1_load_25 = load i12 %Buffer_1_addr_26

]]></Node>
<StgValue><ssdm name="Buffer_1_load_25"/></StgValue>
</operation>

<operation id="786" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
.split3:444 %Buffer_2_load_25 = load i12 %Buffer_2_addr_26

]]></Node>
<StgValue><ssdm name="Buffer_2_load_25"/></StgValue>
</operation>

<operation id="787" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="12">
<![CDATA[
.split3:446 %Buffer_1_load_26 = load i12 %Buffer_1_addr_27

]]></Node>
<StgValue><ssdm name="Buffer_1_load_26"/></StgValue>
</operation>

<operation id="788" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
.split3:447 %Buffer_2_load_26 = load i12 %Buffer_2_addr_27

]]></Node>
<StgValue><ssdm name="Buffer_2_load_26"/></StgValue>
</operation>

<operation id="789" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="12">
<![CDATA[
.split3:449 %Buffer_1_load_27 = load i12 %Buffer_1_addr_28

]]></Node>
<StgValue><ssdm name="Buffer_1_load_27"/></StgValue>
</operation>

<operation id="790" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="12">
<![CDATA[
.split3:450 %Buffer_2_load_27 = load i12 %Buffer_2_addr_28

]]></Node>
<StgValue><ssdm name="Buffer_2_load_27"/></StgValue>
</operation>

<operation id="791" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:565 %tmp6 = fadd i32 %tmp8, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="792" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:569 %tmp10 = fadd i32 %tmp12, i32 %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="793" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:570 %tmp14 = fadd i32 %mul_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="794" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:571 %tmp15 = fadd i32 %mul_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="795" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:575 %tmp19 = fadd i32 %mul_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="796" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:576 %tmp20 = fadd i32 %mul_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="797" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:91 %or_ln35_27 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_27"/></StgValue>
</operation>

<operation id="798" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:92 %tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="799" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:93 %Buffer_1_addr_29 = getelementptr i32 %Buffer_1, i64, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_29"/></StgValue>
</operation>

<operation id="800" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:94 %or_ln35_28 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_28"/></StgValue>
</operation>

<operation id="801" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:95 %tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="802" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:96 %Buffer_1_addr_30 = getelementptr i32 %Buffer_1, i64, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_30"/></StgValue>
</operation>

<operation id="803" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:274 %tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="804" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:275 %Buffer_2_addr_29 = getelementptr i32 %Buffer_2, i64, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_29"/></StgValue>
</operation>

<operation id="805" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="9">
<![CDATA[
.split3:276 %sext_ln35_3 = sext i9 %add_ln35_2

]]></Node>
<StgValue><ssdm name="sext_ln35_3"/></StgValue>
</operation>

<operation id="806" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="11">
<![CDATA[
.split3:277 %zext_ln35_20 = zext i11 %sext_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_20"/></StgValue>
</operation>

<operation id="807" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:278 %Buffer_2_addr_30 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_20

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_30"/></StgValue>
</operation>

<operation id="808" st_id="92" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:436 %mul_21 = fmul i32 %Buffer_1_load_22, i32 %Buffer_2_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="809" st_id="92" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:439 %mul_22 = fmul i32 %Buffer_1_load_23, i32 %Buffer_2_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="810" st_id="92" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:442 %mul_23 = fmul i32 %Buffer_1_load_24, i32 %Buffer_2_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="811" st_id="92" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:445 %mul_24 = fmul i32 %Buffer_1_load_25, i32 %Buffer_2_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="812" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="12">
<![CDATA[
.split3:446 %Buffer_1_load_26 = load i12 %Buffer_1_addr_27

]]></Node>
<StgValue><ssdm name="Buffer_1_load_26"/></StgValue>
</operation>

<operation id="813" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
.split3:447 %Buffer_2_load_26 = load i12 %Buffer_2_addr_27

]]></Node>
<StgValue><ssdm name="Buffer_2_load_26"/></StgValue>
</operation>

<operation id="814" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="12">
<![CDATA[
.split3:449 %Buffer_1_load_27 = load i12 %Buffer_1_addr_28

]]></Node>
<StgValue><ssdm name="Buffer_1_load_27"/></StgValue>
</operation>

<operation id="815" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="12">
<![CDATA[
.split3:450 %Buffer_2_load_27 = load i12 %Buffer_2_addr_28

]]></Node>
<StgValue><ssdm name="Buffer_2_load_27"/></StgValue>
</operation>

<operation id="816" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
.split3:452 %Buffer_1_load_28 = load i12 %Buffer_1_addr_29

]]></Node>
<StgValue><ssdm name="Buffer_1_load_28"/></StgValue>
</operation>

<operation id="817" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
.split3:453 %Buffer_2_load_28 = load i12 %Buffer_2_addr_29

]]></Node>
<StgValue><ssdm name="Buffer_2_load_28"/></StgValue>
</operation>

<operation id="818" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="12">
<![CDATA[
.split3:455 %Buffer_1_load_29 = load i12 %Buffer_1_addr_30

]]></Node>
<StgValue><ssdm name="Buffer_1_load_29"/></StgValue>
</operation>

<operation id="819" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
.split3:456 %Buffer_2_load_29 = load i12 %Buffer_2_addr_30

]]></Node>
<StgValue><ssdm name="Buffer_2_load_29"/></StgValue>
</operation>

<operation id="820" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:565 %tmp6 = fadd i32 %tmp8, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="821" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:569 %tmp10 = fadd i32 %tmp12, i32 %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="822" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:571 %tmp15 = fadd i32 %mul_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="823" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:575 %tmp19 = fadd i32 %mul_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="824" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:576 %tmp20 = fadd i32 %mul_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="825" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:578 %tmp22 = fadd i32 %mul_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="826" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:97 %or_ln35_29 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_29"/></StgValue>
</operation>

<operation id="827" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:98 %tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="828" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:99 %Buffer_1_addr_31 = getelementptr i32 %Buffer_1, i64, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_31"/></StgValue>
</operation>

<operation id="829" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:100 %or_ln35_30 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_30"/></StgValue>
</operation>

<operation id="830" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:101 %tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="831" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:102 %Buffer_1_addr_32 = getelementptr i32 %Buffer_1, i64, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_32"/></StgValue>
</operation>

<operation id="832" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="7">
<![CDATA[
.split3:200 %zext_ln35_1 = zext i7 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="833" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:279 %tmp_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="834" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:280 %Buffer_2_addr_31 = getelementptr i32 %Buffer_2, i64, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_31"/></StgValue>
</operation>

<operation id="835" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:281 %add_ln35_11 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="836" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
.split3:282 %zext_ln35_21 = zext i12 %add_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_21"/></StgValue>
</operation>

<operation id="837" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:283 %Buffer_2_addr_32 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_32"/></StgValue>
</operation>

<operation id="838" st_id="93" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:442 %mul_23 = fmul i32 %Buffer_1_load_24, i32 %Buffer_2_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="839" st_id="93" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:445 %mul_24 = fmul i32 %Buffer_1_load_25, i32 %Buffer_2_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="840" st_id="93" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:448 %mul_25 = fmul i32 %Buffer_1_load_26, i32 %Buffer_2_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="841" st_id="93" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:451 %mul_26 = fmul i32 %Buffer_1_load_27, i32 %Buffer_2_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="842" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
.split3:452 %Buffer_1_load_28 = load i12 %Buffer_1_addr_29

]]></Node>
<StgValue><ssdm name="Buffer_1_load_28"/></StgValue>
</operation>

<operation id="843" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
.split3:453 %Buffer_2_load_28 = load i12 %Buffer_2_addr_29

]]></Node>
<StgValue><ssdm name="Buffer_2_load_28"/></StgValue>
</operation>

<operation id="844" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="12">
<![CDATA[
.split3:455 %Buffer_1_load_29 = load i12 %Buffer_1_addr_30

]]></Node>
<StgValue><ssdm name="Buffer_1_load_29"/></StgValue>
</operation>

<operation id="845" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
.split3:456 %Buffer_2_load_29 = load i12 %Buffer_2_addr_30

]]></Node>
<StgValue><ssdm name="Buffer_2_load_29"/></StgValue>
</operation>

<operation id="846" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
.split3:458 %Buffer_1_load_30 = load i12 %Buffer_1_addr_31

]]></Node>
<StgValue><ssdm name="Buffer_1_load_30"/></StgValue>
</operation>

<operation id="847" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
.split3:459 %Buffer_2_load_30 = load i12 %Buffer_2_addr_31

]]></Node>
<StgValue><ssdm name="Buffer_2_load_30"/></StgValue>
</operation>

<operation id="848" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="12">
<![CDATA[
.split3:461 %Buffer_1_load_31 = load i12 %Buffer_1_addr_32

]]></Node>
<StgValue><ssdm name="Buffer_1_load_31"/></StgValue>
</operation>

<operation id="849" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.split3:462 %Buffer_2_load_31 = load i12 %Buffer_2_addr_32

]]></Node>
<StgValue><ssdm name="Buffer_2_load_31"/></StgValue>
</operation>

<operation id="850" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:569 %tmp10 = fadd i32 %tmp12, i32 %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="851" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:572 %tmp13 = fadd i32 %tmp15, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="852" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:575 %tmp19 = fadd i32 %mul_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="853" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:576 %tmp20 = fadd i32 %mul_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="854" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:578 %tmp22 = fadd i32 %mul_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="855" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:579 %tmp23 = fadd i32 %mul_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="856" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:103 %or_ln35_31 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_31"/></StgValue>
</operation>

<operation id="857" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:104 %tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="858" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:105 %Buffer_1_addr_33 = getelementptr i32 %Buffer_1, i64, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_33"/></StgValue>
</operation>

<operation id="859" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:106 %or_ln35_32 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_32"/></StgValue>
</operation>

<operation id="860" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:107 %tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="861" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:108 %Buffer_1_addr_34 = getelementptr i32 %Buffer_1, i64, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_34"/></StgValue>
</operation>

<operation id="862" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:284 %tmp_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="863" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:285 %Buffer_2_addr_33 = getelementptr i32 %Buffer_2, i64, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_33"/></StgValue>
</operation>

<operation id="864" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:286 %add_ln35_12 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="865" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
.split3:287 %zext_ln35_22 = zext i12 %add_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln35_22"/></StgValue>
</operation>

<operation id="866" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:288 %Buffer_2_addr_34 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_22

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_34"/></StgValue>
</operation>

<operation id="867" st_id="94" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:448 %mul_25 = fmul i32 %Buffer_1_load_26, i32 %Buffer_2_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="868" st_id="94" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:451 %mul_26 = fmul i32 %Buffer_1_load_27, i32 %Buffer_2_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="869" st_id="94" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:454 %mul_27 = fmul i32 %Buffer_1_load_28, i32 %Buffer_2_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="870" st_id="94" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:457 %mul_28 = fmul i32 %Buffer_1_load_29, i32 %Buffer_2_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="871" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
.split3:458 %Buffer_1_load_30 = load i12 %Buffer_1_addr_31

]]></Node>
<StgValue><ssdm name="Buffer_1_load_30"/></StgValue>
</operation>

<operation id="872" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
.split3:459 %Buffer_2_load_30 = load i12 %Buffer_2_addr_31

]]></Node>
<StgValue><ssdm name="Buffer_2_load_30"/></StgValue>
</operation>

<operation id="873" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="12">
<![CDATA[
.split3:461 %Buffer_1_load_31 = load i12 %Buffer_1_addr_32

]]></Node>
<StgValue><ssdm name="Buffer_1_load_31"/></StgValue>
</operation>

<operation id="874" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.split3:462 %Buffer_2_load_31 = load i12 %Buffer_2_addr_32

]]></Node>
<StgValue><ssdm name="Buffer_2_load_31"/></StgValue>
</operation>

<operation id="875" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
.split3:464 %Buffer_1_load_32 = load i12 %Buffer_1_addr_33

]]></Node>
<StgValue><ssdm name="Buffer_1_load_32"/></StgValue>
</operation>

<operation id="876" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="12">
<![CDATA[
.split3:465 %Buffer_2_load_32 = load i12 %Buffer_2_addr_33

]]></Node>
<StgValue><ssdm name="Buffer_2_load_32"/></StgValue>
</operation>

<operation id="877" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
.split3:467 %Buffer_1_load_33 = load i12 %Buffer_1_addr_34

]]></Node>
<StgValue><ssdm name="Buffer_1_load_33"/></StgValue>
</operation>

<operation id="878" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="12">
<![CDATA[
.split3:468 %Buffer_2_load_33 = load i12 %Buffer_2_addr_34

]]></Node>
<StgValue><ssdm name="Buffer_2_load_33"/></StgValue>
</operation>

<operation id="879" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:566 %tmp2 = fadd i32 %tmp6, i32 %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="880" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:569 %tmp10 = fadd i32 %tmp12, i32 %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="881" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:572 %tmp13 = fadd i32 %tmp15, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="882" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:576 %tmp20 = fadd i32 %mul_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="883" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:578 %tmp22 = fadd i32 %mul_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="884" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:579 %tmp23 = fadd i32 %mul_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="885" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:582 %tmp26 = fadd i32 %mul_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="886" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:109 %or_ln35_33 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_33"/></StgValue>
</operation>

<operation id="887" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:110 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="888" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:111 %Buffer_1_addr_35 = getelementptr i32 %Buffer_1, i64, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_35"/></StgValue>
</operation>

<operation id="889" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:112 %or_ln35_34 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_34"/></StgValue>
</operation>

<operation id="890" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:113 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="891" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:114 %Buffer_1_addr_36 = getelementptr i32 %Buffer_1, i64, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_36"/></StgValue>
</operation>

<operation id="892" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:289 %tmp_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="893" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:290 %Buffer_2_addr_35 = getelementptr i32 %Buffer_2, i64, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_35"/></StgValue>
</operation>

<operation id="894" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:291 %add_ln35_13 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="895" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="12">
<![CDATA[
.split3:292 %zext_ln35_23 = zext i12 %add_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln35_23"/></StgValue>
</operation>

<operation id="896" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:293 %Buffer_2_addr_36 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_36"/></StgValue>
</operation>

<operation id="897" st_id="95" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:454 %mul_27 = fmul i32 %Buffer_1_load_28, i32 %Buffer_2_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="898" st_id="95" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:457 %mul_28 = fmul i32 %Buffer_1_load_29, i32 %Buffer_2_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="899" st_id="95" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:460 %mul_29 = fmul i32 %Buffer_1_load_30, i32 %Buffer_2_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="900" st_id="95" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:463 %mul_30 = fmul i32 %Buffer_1_load_31, i32 %Buffer_2_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="901" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
.split3:464 %Buffer_1_load_32 = load i12 %Buffer_1_addr_33

]]></Node>
<StgValue><ssdm name="Buffer_1_load_32"/></StgValue>
</operation>

<operation id="902" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="12">
<![CDATA[
.split3:465 %Buffer_2_load_32 = load i12 %Buffer_2_addr_33

]]></Node>
<StgValue><ssdm name="Buffer_2_load_32"/></StgValue>
</operation>

<operation id="903" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
.split3:467 %Buffer_1_load_33 = load i12 %Buffer_1_addr_34

]]></Node>
<StgValue><ssdm name="Buffer_1_load_33"/></StgValue>
</operation>

<operation id="904" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="12">
<![CDATA[
.split3:468 %Buffer_2_load_33 = load i12 %Buffer_2_addr_34

]]></Node>
<StgValue><ssdm name="Buffer_2_load_33"/></StgValue>
</operation>

<operation id="905" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="12">
<![CDATA[
.split3:470 %Buffer_1_load_34 = load i12 %Buffer_1_addr_35

]]></Node>
<StgValue><ssdm name="Buffer_1_load_34"/></StgValue>
</operation>

<operation id="906" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="12">
<![CDATA[
.split3:471 %Buffer_2_load_34 = load i12 %Buffer_2_addr_35

]]></Node>
<StgValue><ssdm name="Buffer_2_load_34"/></StgValue>
</operation>

<operation id="907" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="12">
<![CDATA[
.split3:473 %Buffer_1_load_35 = load i12 %Buffer_1_addr_36

]]></Node>
<StgValue><ssdm name="Buffer_1_load_35"/></StgValue>
</operation>

<operation id="908" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
.split3:474 %Buffer_2_load_35 = load i12 %Buffer_2_addr_36

]]></Node>
<StgValue><ssdm name="Buffer_2_load_35"/></StgValue>
</operation>

<operation id="909" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:566 %tmp2 = fadd i32 %tmp6, i32 %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="910" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:572 %tmp13 = fadd i32 %tmp15, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="911" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:577 %tmp18 = fadd i32 %tmp20, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="912" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:578 %tmp22 = fadd i32 %mul_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="913" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:579 %tmp23 = fadd i32 %mul_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="914" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:582 %tmp26 = fadd i32 %mul_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="915" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:583 %tmp27 = fadd i32 %mul_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="916" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:115 %or_ln35_35 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_35"/></StgValue>
</operation>

<operation id="917" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:116 %tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="918" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:117 %Buffer_1_addr_37 = getelementptr i32 %Buffer_1, i64, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_37"/></StgValue>
</operation>

<operation id="919" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:118 %or_ln35_36 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_36"/></StgValue>
</operation>

<operation id="920" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:119 %tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="921" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:120 %Buffer_1_addr_38 = getelementptr i32 %Buffer_1, i64, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_38"/></StgValue>
</operation>

<operation id="922" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:294 %tmp_81 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="923" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:295 %Buffer_2_addr_37 = getelementptr i32 %Buffer_2, i64, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_37"/></StgValue>
</operation>

<operation id="924" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:296 %add_ln35_14 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="925" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="12">
<![CDATA[
.split3:297 %zext_ln35_24 = zext i12 %add_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln35_24"/></StgValue>
</operation>

<operation id="926" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:298 %Buffer_2_addr_38 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_24

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_38"/></StgValue>
</operation>

<operation id="927" st_id="96" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:460 %mul_29 = fmul i32 %Buffer_1_load_30, i32 %Buffer_2_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="928" st_id="96" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:463 %mul_30 = fmul i32 %Buffer_1_load_31, i32 %Buffer_2_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="929" st_id="96" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:466 %mul_31 = fmul i32 %Buffer_1_load_32, i32 %Buffer_2_load_32

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="930" st_id="96" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:469 %mul_32 = fmul i32 %Buffer_1_load_33, i32 %Buffer_2_load_33

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="931" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="12">
<![CDATA[
.split3:470 %Buffer_1_load_34 = load i12 %Buffer_1_addr_35

]]></Node>
<StgValue><ssdm name="Buffer_1_load_34"/></StgValue>
</operation>

<operation id="932" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="12">
<![CDATA[
.split3:471 %Buffer_2_load_34 = load i12 %Buffer_2_addr_35

]]></Node>
<StgValue><ssdm name="Buffer_2_load_34"/></StgValue>
</operation>

<operation id="933" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="12">
<![CDATA[
.split3:473 %Buffer_1_load_35 = load i12 %Buffer_1_addr_36

]]></Node>
<StgValue><ssdm name="Buffer_1_load_35"/></StgValue>
</operation>

<operation id="934" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
.split3:474 %Buffer_2_load_35 = load i12 %Buffer_2_addr_36

]]></Node>
<StgValue><ssdm name="Buffer_2_load_35"/></StgValue>
</operation>

<operation id="935" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="12">
<![CDATA[
.split3:476 %Buffer_1_load_36 = load i12 %Buffer_1_addr_37

]]></Node>
<StgValue><ssdm name="Buffer_1_load_36"/></StgValue>
</operation>

<operation id="936" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
.split3:477 %Buffer_2_load_36 = load i12 %Buffer_2_addr_37

]]></Node>
<StgValue><ssdm name="Buffer_2_load_36"/></StgValue>
</operation>

<operation id="937" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="12">
<![CDATA[
.split3:479 %Buffer_1_load_37 = load i12 %Buffer_1_addr_38

]]></Node>
<StgValue><ssdm name="Buffer_1_load_37"/></StgValue>
</operation>

<operation id="938" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="12">
<![CDATA[
.split3:480 %Buffer_2_load_37 = load i12 %Buffer_2_addr_38

]]></Node>
<StgValue><ssdm name="Buffer_2_load_37"/></StgValue>
</operation>

<operation id="939" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:566 %tmp2 = fadd i32 %tmp6, i32 %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="940" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:572 %tmp13 = fadd i32 %tmp15, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="941" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:577 %tmp18 = fadd i32 %tmp20, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="942" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:579 %tmp23 = fadd i32 %mul_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="943" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:582 %tmp26 = fadd i32 %mul_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="944" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:583 %tmp27 = fadd i32 %mul_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="945" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:585 %tmp29 = fadd i32 %mul_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="946" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:121 %or_ln35_37 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_37"/></StgValue>
</operation>

<operation id="947" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:122 %tmp_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="948" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:123 %Buffer_1_addr_39 = getelementptr i32 %Buffer_1, i64, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_39"/></StgValue>
</operation>

<operation id="949" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:124 %or_ln35_38 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_38"/></StgValue>
</operation>

<operation id="950" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:125 %tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="951" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:126 %Buffer_1_addr_40 = getelementptr i32 %Buffer_1, i64, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_40"/></StgValue>
</operation>

<operation id="952" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:299 %tmp_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="953" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:300 %Buffer_2_addr_39 = getelementptr i32 %Buffer_2, i64, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_39"/></StgValue>
</operation>

<operation id="954" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:301 %add_ln35_15 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_15"/></StgValue>
</operation>

<operation id="955" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
.split3:302 %zext_ln35_25 = zext i12 %add_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln35_25"/></StgValue>
</operation>

<operation id="956" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:303 %Buffer_2_addr_40 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_40"/></StgValue>
</operation>

<operation id="957" st_id="97" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:466 %mul_31 = fmul i32 %Buffer_1_load_32, i32 %Buffer_2_load_32

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="958" st_id="97" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:469 %mul_32 = fmul i32 %Buffer_1_load_33, i32 %Buffer_2_load_33

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="959" st_id="97" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:472 %mul_33 = fmul i32 %Buffer_1_load_34, i32 %Buffer_2_load_34

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="960" st_id="97" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:475 %mul_34 = fmul i32 %Buffer_1_load_35, i32 %Buffer_2_load_35

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="961" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="12">
<![CDATA[
.split3:476 %Buffer_1_load_36 = load i12 %Buffer_1_addr_37

]]></Node>
<StgValue><ssdm name="Buffer_1_load_36"/></StgValue>
</operation>

<operation id="962" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
.split3:477 %Buffer_2_load_36 = load i12 %Buffer_2_addr_37

]]></Node>
<StgValue><ssdm name="Buffer_2_load_36"/></StgValue>
</operation>

<operation id="963" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="12">
<![CDATA[
.split3:479 %Buffer_1_load_37 = load i12 %Buffer_1_addr_38

]]></Node>
<StgValue><ssdm name="Buffer_1_load_37"/></StgValue>
</operation>

<operation id="964" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="12">
<![CDATA[
.split3:480 %Buffer_2_load_37 = load i12 %Buffer_2_addr_38

]]></Node>
<StgValue><ssdm name="Buffer_2_load_37"/></StgValue>
</operation>

<operation id="965" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
.split3:482 %Buffer_1_load_38 = load i12 %Buffer_1_addr_39

]]></Node>
<StgValue><ssdm name="Buffer_1_load_38"/></StgValue>
</operation>

<operation id="966" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="12">
<![CDATA[
.split3:483 %Buffer_2_load_38 = load i12 %Buffer_2_addr_39

]]></Node>
<StgValue><ssdm name="Buffer_2_load_38"/></StgValue>
</operation>

<operation id="967" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="12">
<![CDATA[
.split3:485 %Buffer_1_load_39 = load i12 %Buffer_1_addr_40

]]></Node>
<StgValue><ssdm name="Buffer_1_load_39"/></StgValue>
</operation>

<operation id="968" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="12">
<![CDATA[
.split3:486 %Buffer_2_load_39 = load i12 %Buffer_2_addr_40

]]></Node>
<StgValue><ssdm name="Buffer_2_load_39"/></StgValue>
</operation>

<operation id="969" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:566 %tmp2 = fadd i32 %tmp6, i32 %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="970" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:577 %tmp18 = fadd i32 %tmp20, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="971" st_id="97" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:580 %tmp21 = fadd i32 %tmp23, i32 %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="972" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:582 %tmp26 = fadd i32 %mul_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="973" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:583 %tmp27 = fadd i32 %mul_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="974" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:585 %tmp29 = fadd i32 %mul_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="975" st_id="97" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:586 %tmp30 = fadd i32 %mul_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="976" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:127 %or_ln35_39 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_39"/></StgValue>
</operation>

<operation id="977" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:128 %tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="978" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:129 %Buffer_1_addr_41 = getelementptr i32 %Buffer_1, i64, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_41"/></StgValue>
</operation>

<operation id="979" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:130 %or_ln35_40 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_40"/></StgValue>
</operation>

<operation id="980" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:131 %tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="981" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:132 %Buffer_1_addr_42 = getelementptr i32 %Buffer_1, i64, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_42"/></StgValue>
</operation>

<operation id="982" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:304 %tmp_83 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="983" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:305 %Buffer_2_addr_41 = getelementptr i32 %Buffer_2, i64, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_41"/></StgValue>
</operation>

<operation id="984" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:306 %add_ln35_16 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_16"/></StgValue>
</operation>

<operation id="985" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
.split3:307 %zext_ln35_26 = zext i12 %add_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln35_26"/></StgValue>
</operation>

<operation id="986" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:308 %Buffer_2_addr_42 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_26

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_42"/></StgValue>
</operation>

<operation id="987" st_id="98" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:472 %mul_33 = fmul i32 %Buffer_1_load_34, i32 %Buffer_2_load_34

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="988" st_id="98" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:475 %mul_34 = fmul i32 %Buffer_1_load_35, i32 %Buffer_2_load_35

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="989" st_id="98" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:478 %mul_35 = fmul i32 %Buffer_1_load_36, i32 %Buffer_2_load_36

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="990" st_id="98" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:481 %mul_36 = fmul i32 %Buffer_1_load_37, i32 %Buffer_2_load_37

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="991" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
.split3:482 %Buffer_1_load_38 = load i12 %Buffer_1_addr_39

]]></Node>
<StgValue><ssdm name="Buffer_1_load_38"/></StgValue>
</operation>

<operation id="992" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="12">
<![CDATA[
.split3:483 %Buffer_2_load_38 = load i12 %Buffer_2_addr_39

]]></Node>
<StgValue><ssdm name="Buffer_2_load_38"/></StgValue>
</operation>

<operation id="993" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="12">
<![CDATA[
.split3:485 %Buffer_1_load_39 = load i12 %Buffer_1_addr_40

]]></Node>
<StgValue><ssdm name="Buffer_1_load_39"/></StgValue>
</operation>

<operation id="994" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="12">
<![CDATA[
.split3:486 %Buffer_2_load_39 = load i12 %Buffer_2_addr_40

]]></Node>
<StgValue><ssdm name="Buffer_2_load_39"/></StgValue>
</operation>

<operation id="995" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="12">
<![CDATA[
.split3:488 %Buffer_1_load_40 = load i12 %Buffer_1_addr_41

]]></Node>
<StgValue><ssdm name="Buffer_1_load_40"/></StgValue>
</operation>

<operation id="996" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="12">
<![CDATA[
.split3:489 %Buffer_2_load_40 = load i12 %Buffer_2_addr_41

]]></Node>
<StgValue><ssdm name="Buffer_2_load_40"/></StgValue>
</operation>

<operation id="997" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="12">
<![CDATA[
.split3:491 %Buffer_1_load_41 = load i12 %Buffer_1_addr_42

]]></Node>
<StgValue><ssdm name="Buffer_1_load_41"/></StgValue>
</operation>

<operation id="998" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="12">
<![CDATA[
.split3:492 %Buffer_2_load_41 = load i12 %Buffer_2_addr_42

]]></Node>
<StgValue><ssdm name="Buffer_2_load_41"/></StgValue>
</operation>

<operation id="999" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:573 %tmp9 = fadd i32 %tmp13, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1000" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:577 %tmp18 = fadd i32 %tmp20, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1001" st_id="98" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:580 %tmp21 = fadd i32 %tmp23, i32 %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1002" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:583 %tmp27 = fadd i32 %mul_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1003" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:585 %tmp29 = fadd i32 %mul_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1004" st_id="98" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:586 %tmp30 = fadd i32 %mul_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1005" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:591 %tmp35 = fadd i32 %mul_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1006" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:133 %or_ln35_41 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_41"/></StgValue>
</operation>

<operation id="1007" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:134 %tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1008" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:135 %Buffer_1_addr_43 = getelementptr i32 %Buffer_1, i64, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_43"/></StgValue>
</operation>

<operation id="1009" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:136 %or_ln35_42 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_42"/></StgValue>
</operation>

<operation id="1010" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:137 %tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1011" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:138 %Buffer_1_addr_44 = getelementptr i32 %Buffer_1, i64, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_44"/></StgValue>
</operation>

<operation id="1012" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:309 %tmp_84 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1013" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:310 %Buffer_2_addr_43 = getelementptr i32 %Buffer_2, i64, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_43"/></StgValue>
</operation>

<operation id="1014" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:311 %add_ln35_17 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_17"/></StgValue>
</operation>

<operation id="1015" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="12">
<![CDATA[
.split3:312 %zext_ln35_27 = zext i12 %add_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln35_27"/></StgValue>
</operation>

<operation id="1016" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:313 %Buffer_2_addr_44 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_44"/></StgValue>
</operation>

<operation id="1017" st_id="99" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:478 %mul_35 = fmul i32 %Buffer_1_load_36, i32 %Buffer_2_load_36

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="1018" st_id="99" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:481 %mul_36 = fmul i32 %Buffer_1_load_37, i32 %Buffer_2_load_37

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="1019" st_id="99" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:484 %mul_37 = fmul i32 %Buffer_1_load_38, i32 %Buffer_2_load_38

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="1020" st_id="99" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:487 %mul_38 = fmul i32 %Buffer_1_load_39, i32 %Buffer_2_load_39

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="1021" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="12">
<![CDATA[
.split3:488 %Buffer_1_load_40 = load i12 %Buffer_1_addr_41

]]></Node>
<StgValue><ssdm name="Buffer_1_load_40"/></StgValue>
</operation>

<operation id="1022" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="12">
<![CDATA[
.split3:489 %Buffer_2_load_40 = load i12 %Buffer_2_addr_41

]]></Node>
<StgValue><ssdm name="Buffer_2_load_40"/></StgValue>
</operation>

<operation id="1023" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="12">
<![CDATA[
.split3:491 %Buffer_1_load_41 = load i12 %Buffer_1_addr_42

]]></Node>
<StgValue><ssdm name="Buffer_1_load_41"/></StgValue>
</operation>

<operation id="1024" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="12">
<![CDATA[
.split3:492 %Buffer_2_load_41 = load i12 %Buffer_2_addr_42

]]></Node>
<StgValue><ssdm name="Buffer_2_load_41"/></StgValue>
</operation>

<operation id="1025" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="12">
<![CDATA[
.split3:494 %Buffer_1_load_42 = load i12 %Buffer_1_addr_43

]]></Node>
<StgValue><ssdm name="Buffer_1_load_42"/></StgValue>
</operation>

<operation id="1026" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="12">
<![CDATA[
.split3:495 %Buffer_2_load_42 = load i12 %Buffer_2_addr_43

]]></Node>
<StgValue><ssdm name="Buffer_2_load_42"/></StgValue>
</operation>

<operation id="1027" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="12">
<![CDATA[
.split3:497 %Buffer_1_load_43 = load i12 %Buffer_1_addr_44

]]></Node>
<StgValue><ssdm name="Buffer_1_load_43"/></StgValue>
</operation>

<operation id="1028" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="12">
<![CDATA[
.split3:498 %Buffer_2_load_43 = load i12 %Buffer_2_addr_44

]]></Node>
<StgValue><ssdm name="Buffer_2_load_43"/></StgValue>
</operation>

<operation id="1029" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:573 %tmp9 = fadd i32 %tmp13, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1030" st_id="99" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:580 %tmp21 = fadd i32 %tmp23, i32 %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1031" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:584 %tmp25 = fadd i32 %tmp27, i32 %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1032" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:585 %tmp29 = fadd i32 %mul_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1033" st_id="99" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:586 %tmp30 = fadd i32 %mul_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1034" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:591 %tmp35 = fadd i32 %mul_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1035" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:592 %tmp36 = fadd i32 %mul_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1036" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:139 %or_ln35_43 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_43"/></StgValue>
</operation>

<operation id="1037" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:140 %tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1038" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:141 %Buffer_1_addr_45 = getelementptr i32 %Buffer_1, i64, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_45"/></StgValue>
</operation>

<operation id="1039" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:142 %or_ln35_44 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_44"/></StgValue>
</operation>

<operation id="1040" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:143 %tmp_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1041" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:144 %Buffer_1_addr_46 = getelementptr i32 %Buffer_1, i64, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_46"/></StgValue>
</operation>

<operation id="1042" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:314 %tmp_85 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1043" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:315 %Buffer_2_addr_45 = getelementptr i32 %Buffer_2, i64, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_45"/></StgValue>
</operation>

<operation id="1044" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:316 %add_ln35_18 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_18"/></StgValue>
</operation>

<operation id="1045" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
.split3:317 %zext_ln35_28 = zext i12 %add_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln35_28"/></StgValue>
</operation>

<operation id="1046" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:318 %Buffer_2_addr_46 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_28

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_46"/></StgValue>
</operation>

<operation id="1047" st_id="100" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:484 %mul_37 = fmul i32 %Buffer_1_load_38, i32 %Buffer_2_load_38

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="1048" st_id="100" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:487 %mul_38 = fmul i32 %Buffer_1_load_39, i32 %Buffer_2_load_39

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="1049" st_id="100" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:490 %mul_39 = fmul i32 %Buffer_1_load_40, i32 %Buffer_2_load_40

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="1050" st_id="100" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:493 %mul_40 = fmul i32 %Buffer_1_load_41, i32 %Buffer_2_load_41

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1051" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="12">
<![CDATA[
.split3:494 %Buffer_1_load_42 = load i12 %Buffer_1_addr_43

]]></Node>
<StgValue><ssdm name="Buffer_1_load_42"/></StgValue>
</operation>

<operation id="1052" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="12">
<![CDATA[
.split3:495 %Buffer_2_load_42 = load i12 %Buffer_2_addr_43

]]></Node>
<StgValue><ssdm name="Buffer_2_load_42"/></StgValue>
</operation>

<operation id="1053" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="12">
<![CDATA[
.split3:497 %Buffer_1_load_43 = load i12 %Buffer_1_addr_44

]]></Node>
<StgValue><ssdm name="Buffer_1_load_43"/></StgValue>
</operation>

<operation id="1054" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="12">
<![CDATA[
.split3:498 %Buffer_2_load_43 = load i12 %Buffer_2_addr_44

]]></Node>
<StgValue><ssdm name="Buffer_2_load_43"/></StgValue>
</operation>

<operation id="1055" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="12">
<![CDATA[
.split3:500 %Buffer_1_load_44 = load i12 %Buffer_1_addr_45

]]></Node>
<StgValue><ssdm name="Buffer_1_load_44"/></StgValue>
</operation>

<operation id="1056" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="12">
<![CDATA[
.split3:501 %Buffer_2_load_44 = load i12 %Buffer_2_addr_45

]]></Node>
<StgValue><ssdm name="Buffer_2_load_44"/></StgValue>
</operation>

<operation id="1057" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="12">
<![CDATA[
.split3:503 %Buffer_1_load_45 = load i12 %Buffer_1_addr_46

]]></Node>
<StgValue><ssdm name="Buffer_1_load_45"/></StgValue>
</operation>

<operation id="1058" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="12">
<![CDATA[
.split3:504 %Buffer_2_load_45 = load i12 %Buffer_2_addr_46

]]></Node>
<StgValue><ssdm name="Buffer_2_load_45"/></StgValue>
</operation>

<operation id="1059" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:573 %tmp9 = fadd i32 %tmp13, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1060" st_id="100" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:580 %tmp21 = fadd i32 %tmp23, i32 %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1061" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:584 %tmp25 = fadd i32 %tmp27, i32 %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1062" st_id="100" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:586 %tmp30 = fadd i32 %mul_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1063" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:591 %tmp35 = fadd i32 %mul_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1064" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:592 %tmp36 = fadd i32 %mul_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1065" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:594 %tmp38 = fadd i32 %mul_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1066" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:145 %or_ln35_45 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_45"/></StgValue>
</operation>

<operation id="1067" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:146 %tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1068" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:147 %Buffer_1_addr_47 = getelementptr i32 %Buffer_1, i64, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_47"/></StgValue>
</operation>

<operation id="1069" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:148 %or_ln35_46 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_46"/></StgValue>
</operation>

<operation id="1070" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:149 %tmp_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1071" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:150 %Buffer_1_addr_48 = getelementptr i32 %Buffer_1, i64, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_48"/></StgValue>
</operation>

<operation id="1072" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:319 %tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1073" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:320 %Buffer_2_addr_47 = getelementptr i32 %Buffer_2, i64, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_47"/></StgValue>
</operation>

<operation id="1074" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:321 %add_ln35_19 = add i12, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_19"/></StgValue>
</operation>

<operation id="1075" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
.split3:322 %zext_ln35_29 = zext i12 %add_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln35_29"/></StgValue>
</operation>

<operation id="1076" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:323 %Buffer_2_addr_48 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_48"/></StgValue>
</operation>

<operation id="1077" st_id="101" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:490 %mul_39 = fmul i32 %Buffer_1_load_40, i32 %Buffer_2_load_40

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="1078" st_id="101" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:493 %mul_40 = fmul i32 %Buffer_1_load_41, i32 %Buffer_2_load_41

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1079" st_id="101" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:496 %mul_41 = fmul i32 %Buffer_1_load_42, i32 %Buffer_2_load_42

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1080" st_id="101" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:499 %mul_42 = fmul i32 %Buffer_1_load_43, i32 %Buffer_2_load_43

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1081" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="12">
<![CDATA[
.split3:500 %Buffer_1_load_44 = load i12 %Buffer_1_addr_45

]]></Node>
<StgValue><ssdm name="Buffer_1_load_44"/></StgValue>
</operation>

<operation id="1082" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="12">
<![CDATA[
.split3:501 %Buffer_2_load_44 = load i12 %Buffer_2_addr_45

]]></Node>
<StgValue><ssdm name="Buffer_2_load_44"/></StgValue>
</operation>

<operation id="1083" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="12">
<![CDATA[
.split3:503 %Buffer_1_load_45 = load i12 %Buffer_1_addr_46

]]></Node>
<StgValue><ssdm name="Buffer_1_load_45"/></StgValue>
</operation>

<operation id="1084" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="12">
<![CDATA[
.split3:504 %Buffer_2_load_45 = load i12 %Buffer_2_addr_46

]]></Node>
<StgValue><ssdm name="Buffer_2_load_45"/></StgValue>
</operation>

<operation id="1085" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="12">
<![CDATA[
.split3:506 %Buffer_1_load_46 = load i12 %Buffer_1_addr_47

]]></Node>
<StgValue><ssdm name="Buffer_1_load_46"/></StgValue>
</operation>

<operation id="1086" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="12">
<![CDATA[
.split3:507 %Buffer_2_load_46 = load i12 %Buffer_2_addr_47

]]></Node>
<StgValue><ssdm name="Buffer_2_load_46"/></StgValue>
</operation>

<operation id="1087" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="12">
<![CDATA[
.split3:509 %Buffer_1_load_47 = load i12 %Buffer_1_addr_48

]]></Node>
<StgValue><ssdm name="Buffer_1_load_47"/></StgValue>
</operation>

<operation id="1088" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="12">
<![CDATA[
.split3:510 %Buffer_2_load_47 = load i12 %Buffer_2_addr_48

]]></Node>
<StgValue><ssdm name="Buffer_2_load_47"/></StgValue>
</operation>

<operation id="1089" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:573 %tmp9 = fadd i32 %tmp13, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1090" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:584 %tmp25 = fadd i32 %tmp27, i32 %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1091" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:587 %tmp28 = fadd i32 %tmp30, i32 %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1092" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:591 %tmp35 = fadd i32 %mul_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1093" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:592 %tmp36 = fadd i32 %mul_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1094" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:594 %tmp38 = fadd i32 %mul_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1095" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:595 %tmp39 = fadd i32 %mul_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1096" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:151 %or_ln35_47 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_47"/></StgValue>
</operation>

<operation id="1097" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:152 %tmp_48 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1098" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:153 %Buffer_1_addr_49 = getelementptr i32 %Buffer_1, i64, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_49"/></StgValue>
</operation>

<operation id="1099" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:154 %or_ln35_48 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_48"/></StgValue>
</operation>

<operation id="1100" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:155 %tmp_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1101" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:156 %Buffer_1_addr_50 = getelementptr i32 %Buffer_1, i64, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_50"/></StgValue>
</operation>

<operation id="1102" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:324 %tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1103" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:325 %Buffer_2_addr_49 = getelementptr i32 %Buffer_2, i64, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_49"/></StgValue>
</operation>

<operation id="1104" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="11">
<![CDATA[
.split3:326 %sext_ln35_4 = sext i11 %add_ln35_7

]]></Node>
<StgValue><ssdm name="sext_ln35_4"/></StgValue>
</operation>

<operation id="1105" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
.split3:327 %zext_ln35_30 = zext i12 %sext_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_30"/></StgValue>
</operation>

<operation id="1106" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:328 %Buffer_2_addr_50 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_30

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_50"/></StgValue>
</operation>

<operation id="1107" st_id="102" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:496 %mul_41 = fmul i32 %Buffer_1_load_42, i32 %Buffer_2_load_42

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1108" st_id="102" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:499 %mul_42 = fmul i32 %Buffer_1_load_43, i32 %Buffer_2_load_43

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1109" st_id="102" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:502 %mul_43 = fmul i32 %Buffer_1_load_44, i32 %Buffer_2_load_44

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1110" st_id="102" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:505 %mul_44 = fmul i32 %Buffer_1_load_45, i32 %Buffer_2_load_45

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1111" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="12">
<![CDATA[
.split3:506 %Buffer_1_load_46 = load i12 %Buffer_1_addr_47

]]></Node>
<StgValue><ssdm name="Buffer_1_load_46"/></StgValue>
</operation>

<operation id="1112" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="12">
<![CDATA[
.split3:507 %Buffer_2_load_46 = load i12 %Buffer_2_addr_47

]]></Node>
<StgValue><ssdm name="Buffer_2_load_46"/></StgValue>
</operation>

<operation id="1113" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="12">
<![CDATA[
.split3:509 %Buffer_1_load_47 = load i12 %Buffer_1_addr_48

]]></Node>
<StgValue><ssdm name="Buffer_1_load_47"/></StgValue>
</operation>

<operation id="1114" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="12">
<![CDATA[
.split3:510 %Buffer_2_load_47 = load i12 %Buffer_2_addr_48

]]></Node>
<StgValue><ssdm name="Buffer_2_load_47"/></StgValue>
</operation>

<operation id="1115" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="12">
<![CDATA[
.split3:512 %Buffer_1_load_48 = load i12 %Buffer_1_addr_49

]]></Node>
<StgValue><ssdm name="Buffer_1_load_48"/></StgValue>
</operation>

<operation id="1116" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="12">
<![CDATA[
.split3:513 %Buffer_2_load_48 = load i12 %Buffer_2_addr_49

]]></Node>
<StgValue><ssdm name="Buffer_2_load_48"/></StgValue>
</operation>

<operation id="1117" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="12">
<![CDATA[
.split3:515 %Buffer_1_load_49 = load i12 %Buffer_1_addr_50

]]></Node>
<StgValue><ssdm name="Buffer_1_load_49"/></StgValue>
</operation>

<operation id="1118" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="12">
<![CDATA[
.split3:516 %Buffer_2_load_49 = load i12 %Buffer_2_addr_50

]]></Node>
<StgValue><ssdm name="Buffer_2_load_49"/></StgValue>
</operation>

<operation id="1119" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:581 %tmp17 = fadd i32 %tmp21, i32 %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1120" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:584 %tmp25 = fadd i32 %tmp27, i32 %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1121" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:587 %tmp28 = fadd i32 %tmp30, i32 %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1122" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:592 %tmp36 = fadd i32 %mul_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1123" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:594 %tmp38 = fadd i32 %mul_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1124" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:595 %tmp39 = fadd i32 %mul_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1125" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:598 %tmp42 = fadd i32 %mul_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1126" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:157 %or_ln35_49 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_49"/></StgValue>
</operation>

<operation id="1127" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:158 %tmp_50 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1128" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:159 %Buffer_1_addr_51 = getelementptr i32 %Buffer_1, i64, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_51"/></StgValue>
</operation>

<operation id="1129" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:160 %or_ln35_50 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_50"/></StgValue>
</operation>

<operation id="1130" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:161 %tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1131" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:162 %Buffer_1_addr_52 = getelementptr i32 %Buffer_1, i64, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_52"/></StgValue>
</operation>

<operation id="1132" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:329 %tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1133" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:330 %Buffer_2_addr_51 = getelementptr i32 %Buffer_2, i64, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_51"/></StgValue>
</operation>

<operation id="1134" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="11">
<![CDATA[
.split3:331 %sext_ln35_5 = sext i11 %add_ln35_8

]]></Node>
<StgValue><ssdm name="sext_ln35_5"/></StgValue>
</operation>

<operation id="1135" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="12">
<![CDATA[
.split3:332 %zext_ln35_31 = zext i12 %sext_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_31"/></StgValue>
</operation>

<operation id="1136" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:333 %Buffer_2_addr_52 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_52"/></StgValue>
</operation>

<operation id="1137" st_id="103" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:502 %mul_43 = fmul i32 %Buffer_1_load_44, i32 %Buffer_2_load_44

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1138" st_id="103" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:505 %mul_44 = fmul i32 %Buffer_1_load_45, i32 %Buffer_2_load_45

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1139" st_id="103" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:508 %mul_45 = fmul i32 %Buffer_1_load_46, i32 %Buffer_2_load_46

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1140" st_id="103" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:511 %mul_46 = fmul i32 %Buffer_1_load_47, i32 %Buffer_2_load_47

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1141" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="12">
<![CDATA[
.split3:512 %Buffer_1_load_48 = load i12 %Buffer_1_addr_49

]]></Node>
<StgValue><ssdm name="Buffer_1_load_48"/></StgValue>
</operation>

<operation id="1142" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="12">
<![CDATA[
.split3:513 %Buffer_2_load_48 = load i12 %Buffer_2_addr_49

]]></Node>
<StgValue><ssdm name="Buffer_2_load_48"/></StgValue>
</operation>

<operation id="1143" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="12">
<![CDATA[
.split3:515 %Buffer_1_load_49 = load i12 %Buffer_1_addr_50

]]></Node>
<StgValue><ssdm name="Buffer_1_load_49"/></StgValue>
</operation>

<operation id="1144" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="12">
<![CDATA[
.split3:516 %Buffer_2_load_49 = load i12 %Buffer_2_addr_50

]]></Node>
<StgValue><ssdm name="Buffer_2_load_49"/></StgValue>
</operation>

<operation id="1145" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="12">
<![CDATA[
.split3:518 %Buffer_1_load_50 = load i12 %Buffer_1_addr_51

]]></Node>
<StgValue><ssdm name="Buffer_1_load_50"/></StgValue>
</operation>

<operation id="1146" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="12">
<![CDATA[
.split3:519 %Buffer_2_load_50 = load i12 %Buffer_2_addr_51

]]></Node>
<StgValue><ssdm name="Buffer_2_load_50"/></StgValue>
</operation>

<operation id="1147" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="12">
<![CDATA[
.split3:521 %Buffer_1_load_51 = load i12 %Buffer_1_addr_52

]]></Node>
<StgValue><ssdm name="Buffer_1_load_51"/></StgValue>
</operation>

<operation id="1148" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
.split3:522 %Buffer_2_load_51 = load i12 %Buffer_2_addr_52

]]></Node>
<StgValue><ssdm name="Buffer_2_load_51"/></StgValue>
</operation>

<operation id="1149" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:581 %tmp17 = fadd i32 %tmp21, i32 %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1150" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:587 %tmp28 = fadd i32 %tmp30, i32 %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1151" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:593 %tmp34 = fadd i32 %tmp36, i32 %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1152" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:594 %tmp38 = fadd i32 %mul_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1153" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:595 %tmp39 = fadd i32 %mul_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1154" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:598 %tmp42 = fadd i32 %mul_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1155" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:599 %tmp43 = fadd i32 %mul_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1156" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:163 %or_ln35_51 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_51"/></StgValue>
</operation>

<operation id="1157" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:164 %tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1158" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:165 %Buffer_1_addr_53 = getelementptr i32 %Buffer_1, i64, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_53"/></StgValue>
</operation>

<operation id="1159" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:166 %or_ln35_52 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_52"/></StgValue>
</operation>

<operation id="1160" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:167 %tmp_53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1161" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:168 %Buffer_1_addr_54 = getelementptr i32 %Buffer_1, i64, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_54"/></StgValue>
</operation>

<operation id="1162" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:334 %tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1163" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:335 %Buffer_2_addr_53 = getelementptr i32 %Buffer_2, i64, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_53"/></StgValue>
</operation>

<operation id="1164" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="11">
<![CDATA[
.split3:336 %sext_ln35_6 = sext i11 %add_ln35_9

]]></Node>
<StgValue><ssdm name="sext_ln35_6"/></StgValue>
</operation>

<operation id="1165" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
.split3:337 %zext_ln35_32 = zext i12 %sext_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_32"/></StgValue>
</operation>

<operation id="1166" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:338 %Buffer_2_addr_54 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_32

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_54"/></StgValue>
</operation>

<operation id="1167" st_id="104" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:508 %mul_45 = fmul i32 %Buffer_1_load_46, i32 %Buffer_2_load_46

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1168" st_id="104" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:511 %mul_46 = fmul i32 %Buffer_1_load_47, i32 %Buffer_2_load_47

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1169" st_id="104" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:514 %mul_47 = fmul i32 %Buffer_1_load_48, i32 %Buffer_2_load_48

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1170" st_id="104" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:517 %mul_48 = fmul i32 %Buffer_1_load_49, i32 %Buffer_2_load_49

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1171" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="12">
<![CDATA[
.split3:518 %Buffer_1_load_50 = load i12 %Buffer_1_addr_51

]]></Node>
<StgValue><ssdm name="Buffer_1_load_50"/></StgValue>
</operation>

<operation id="1172" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="12">
<![CDATA[
.split3:519 %Buffer_2_load_50 = load i12 %Buffer_2_addr_51

]]></Node>
<StgValue><ssdm name="Buffer_2_load_50"/></StgValue>
</operation>

<operation id="1173" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="12">
<![CDATA[
.split3:521 %Buffer_1_load_51 = load i12 %Buffer_1_addr_52

]]></Node>
<StgValue><ssdm name="Buffer_1_load_51"/></StgValue>
</operation>

<operation id="1174" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
.split3:522 %Buffer_2_load_51 = load i12 %Buffer_2_addr_52

]]></Node>
<StgValue><ssdm name="Buffer_2_load_51"/></StgValue>
</operation>

<operation id="1175" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="12">
<![CDATA[
.split3:524 %Buffer_1_load_52 = load i12 %Buffer_1_addr_53

]]></Node>
<StgValue><ssdm name="Buffer_1_load_52"/></StgValue>
</operation>

<operation id="1176" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="12">
<![CDATA[
.split3:525 %Buffer_2_load_52 = load i12 %Buffer_2_addr_53

]]></Node>
<StgValue><ssdm name="Buffer_2_load_52"/></StgValue>
</operation>

<operation id="1177" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="12">
<![CDATA[
.split3:527 %Buffer_1_load_53 = load i12 %Buffer_1_addr_54

]]></Node>
<StgValue><ssdm name="Buffer_1_load_53"/></StgValue>
</operation>

<operation id="1178" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="12">
<![CDATA[
.split3:528 %Buffer_2_load_53 = load i12 %Buffer_2_addr_54

]]></Node>
<StgValue><ssdm name="Buffer_2_load_53"/></StgValue>
</operation>

<operation id="1179" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:574 %tmp1 = fadd i32 %tmp9, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1180" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:581 %tmp17 = fadd i32 %tmp21, i32 %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1181" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:587 %tmp28 = fadd i32 %tmp30, i32 %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1182" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:593 %tmp34 = fadd i32 %tmp36, i32 %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1183" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:595 %tmp39 = fadd i32 %mul_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1184" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:598 %tmp42 = fadd i32 %mul_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1185" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:599 %tmp43 = fadd i32 %mul_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1186" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:601 %tmp45 = fadd i32 %mul_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1187" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:169 %or_ln35_53 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_53"/></StgValue>
</operation>

<operation id="1188" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:170 %tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1189" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:171 %Buffer_1_addr_55 = getelementptr i32 %Buffer_1, i64, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_55"/></StgValue>
</operation>

<operation id="1190" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:172 %or_ln35_54 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_54"/></StgValue>
</operation>

<operation id="1191" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:173 %tmp_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_54

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1192" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:174 %Buffer_1_addr_56 = getelementptr i32 %Buffer_1, i64, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_56"/></StgValue>
</operation>

<operation id="1193" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:339 %tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1194" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:340 %Buffer_2_addr_55 = getelementptr i32 %Buffer_2, i64, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_55"/></StgValue>
</operation>

<operation id="1195" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="11">
<![CDATA[
.split3:341 %sext_ln35_7 = sext i11 %add_ln35_10

]]></Node>
<StgValue><ssdm name="sext_ln35_7"/></StgValue>
</operation>

<operation id="1196" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="12">
<![CDATA[
.split3:342 %zext_ln35_33 = zext i12 %sext_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_33"/></StgValue>
</operation>

<operation id="1197" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:343 %Buffer_2_addr_56 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_56"/></StgValue>
</operation>

<operation id="1198" st_id="105" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:514 %mul_47 = fmul i32 %Buffer_1_load_48, i32 %Buffer_2_load_48

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1199" st_id="105" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:517 %mul_48 = fmul i32 %Buffer_1_load_49, i32 %Buffer_2_load_49

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1200" st_id="105" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:520 %mul_49 = fmul i32 %Buffer_1_load_50, i32 %Buffer_2_load_50

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1201" st_id="105" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:523 %mul_50 = fmul i32 %Buffer_1_load_51, i32 %Buffer_2_load_51

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1202" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="12">
<![CDATA[
.split3:524 %Buffer_1_load_52 = load i12 %Buffer_1_addr_53

]]></Node>
<StgValue><ssdm name="Buffer_1_load_52"/></StgValue>
</operation>

<operation id="1203" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="12">
<![CDATA[
.split3:525 %Buffer_2_load_52 = load i12 %Buffer_2_addr_53

]]></Node>
<StgValue><ssdm name="Buffer_2_load_52"/></StgValue>
</operation>

<operation id="1204" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="12">
<![CDATA[
.split3:527 %Buffer_1_load_53 = load i12 %Buffer_1_addr_54

]]></Node>
<StgValue><ssdm name="Buffer_1_load_53"/></StgValue>
</operation>

<operation id="1205" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="12">
<![CDATA[
.split3:528 %Buffer_2_load_53 = load i12 %Buffer_2_addr_54

]]></Node>
<StgValue><ssdm name="Buffer_2_load_53"/></StgValue>
</operation>

<operation id="1206" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="12">
<![CDATA[
.split3:530 %Buffer_1_load_54 = load i12 %Buffer_1_addr_55

]]></Node>
<StgValue><ssdm name="Buffer_1_load_54"/></StgValue>
</operation>

<operation id="1207" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="12">
<![CDATA[
.split3:531 %Buffer_2_load_54 = load i12 %Buffer_2_addr_55

]]></Node>
<StgValue><ssdm name="Buffer_2_load_54"/></StgValue>
</operation>

<operation id="1208" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="12">
<![CDATA[
.split3:533 %Buffer_1_load_55 = load i12 %Buffer_1_addr_56

]]></Node>
<StgValue><ssdm name="Buffer_1_load_55"/></StgValue>
</operation>

<operation id="1209" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="12">
<![CDATA[
.split3:534 %Buffer_2_load_55 = load i12 %Buffer_2_addr_56

]]></Node>
<StgValue><ssdm name="Buffer_2_load_55"/></StgValue>
</operation>

<operation id="1210" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:574 %tmp1 = fadd i32 %tmp9, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1211" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:581 %tmp17 = fadd i32 %tmp21, i32 %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1212" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:593 %tmp34 = fadd i32 %tmp36, i32 %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1213" st_id="105" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:596 %tmp37 = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1214" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:598 %tmp42 = fadd i32 %mul_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1215" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:599 %tmp43 = fadd i32 %mul_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1216" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:601 %tmp45 = fadd i32 %mul_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1217" st_id="105" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:602 %tmp46 = fadd i32 %mul_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1218" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:175 %or_ln35_55 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_55"/></StgValue>
</operation>

<operation id="1219" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:176 %tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_55

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1220" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:177 %Buffer_1_addr_57 = getelementptr i32 %Buffer_1, i64, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_57"/></StgValue>
</operation>

<operation id="1221" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:178 %or_ln35_56 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_56"/></StgValue>
</operation>

<operation id="1222" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:179 %tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1223" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:180 %Buffer_1_addr_58 = getelementptr i32 %Buffer_1, i64, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_58"/></StgValue>
</operation>

<operation id="1224" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:344 %tmp_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1225" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:345 %Buffer_2_addr_57 = getelementptr i32 %Buffer_2, i64, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_57"/></StgValue>
</operation>

<operation id="1226" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="10">
<![CDATA[
.split3:346 %sext_ln35_8 = sext i10 %add_ln35_4

]]></Node>
<StgValue><ssdm name="sext_ln35_8"/></StgValue>
</operation>

<operation id="1227" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="12">
<![CDATA[
.split3:347 %zext_ln35_34 = zext i12 %sext_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_34"/></StgValue>
</operation>

<operation id="1228" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:348 %Buffer_2_addr_58 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_34

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_58"/></StgValue>
</operation>

<operation id="1229" st_id="106" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:520 %mul_49 = fmul i32 %Buffer_1_load_50, i32 %Buffer_2_load_50

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1230" st_id="106" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:523 %mul_50 = fmul i32 %Buffer_1_load_51, i32 %Buffer_2_load_51

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1231" st_id="106" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:526 %mul_51 = fmul i32 %Buffer_1_load_52, i32 %Buffer_2_load_52

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1232" st_id="106" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:529 %mul_52 = fmul i32 %Buffer_1_load_53, i32 %Buffer_2_load_53

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1233" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="12">
<![CDATA[
.split3:530 %Buffer_1_load_54 = load i12 %Buffer_1_addr_55

]]></Node>
<StgValue><ssdm name="Buffer_1_load_54"/></StgValue>
</operation>

<operation id="1234" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="12">
<![CDATA[
.split3:531 %Buffer_2_load_54 = load i12 %Buffer_2_addr_55

]]></Node>
<StgValue><ssdm name="Buffer_2_load_54"/></StgValue>
</operation>

<operation id="1235" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="12">
<![CDATA[
.split3:533 %Buffer_1_load_55 = load i12 %Buffer_1_addr_56

]]></Node>
<StgValue><ssdm name="Buffer_1_load_55"/></StgValue>
</operation>

<operation id="1236" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="12">
<![CDATA[
.split3:534 %Buffer_2_load_55 = load i12 %Buffer_2_addr_56

]]></Node>
<StgValue><ssdm name="Buffer_2_load_55"/></StgValue>
</operation>

<operation id="1237" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="12">
<![CDATA[
.split3:536 %Buffer_1_load_56 = load i12 %Buffer_1_addr_57

]]></Node>
<StgValue><ssdm name="Buffer_1_load_56"/></StgValue>
</operation>

<operation id="1238" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="12">
<![CDATA[
.split3:537 %Buffer_2_load_56 = load i12 %Buffer_2_addr_57

]]></Node>
<StgValue><ssdm name="Buffer_2_load_56"/></StgValue>
</operation>

<operation id="1239" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="12">
<![CDATA[
.split3:539 %Buffer_1_load_57 = load i12 %Buffer_1_addr_58

]]></Node>
<StgValue><ssdm name="Buffer_1_load_57"/></StgValue>
</operation>

<operation id="1240" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="12">
<![CDATA[
.split3:540 %Buffer_2_load_57 = load i12 %Buffer_2_addr_58

]]></Node>
<StgValue><ssdm name="Buffer_2_load_57"/></StgValue>
</operation>

<operation id="1241" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:574 %tmp1 = fadd i32 %tmp9, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1242" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:588 %tmp24 = fadd i32 %tmp28, i32 %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1243" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:593 %tmp34 = fadd i32 %tmp36, i32 %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1244" st_id="106" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:596 %tmp37 = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1245" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:599 %tmp43 = fadd i32 %mul_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1246" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:601 %tmp45 = fadd i32 %mul_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1247" st_id="106" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:602 %tmp46 = fadd i32 %mul_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1248" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:606 %tmp50 = fadd i32 %mul_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1249" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:181 %or_ln35_57 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_57"/></StgValue>
</operation>

<operation id="1250" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:182 %tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_57

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1251" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:183 %Buffer_1_addr_59 = getelementptr i32 %Buffer_1, i64, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_59"/></StgValue>
</operation>

<operation id="1252" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:184 %or_ln35_58 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_58"/></StgValue>
</operation>

<operation id="1253" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:185 %tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1254" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:186 %Buffer_1_addr_60 = getelementptr i32 %Buffer_1, i64, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_60"/></StgValue>
</operation>

<operation id="1255" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:349 %tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1256" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:350 %Buffer_2_addr_59 = getelementptr i32 %Buffer_2, i64, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_59"/></StgValue>
</operation>

<operation id="1257" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="10">
<![CDATA[
.split3:351 %sext_ln35_9 = sext i10 %add_ln35_5

]]></Node>
<StgValue><ssdm name="sext_ln35_9"/></StgValue>
</operation>

<operation id="1258" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="12">
<![CDATA[
.split3:352 %zext_ln35_35 = zext i12 %sext_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_35"/></StgValue>
</operation>

<operation id="1259" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:353 %Buffer_2_addr_60 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_60"/></StgValue>
</operation>

<operation id="1260" st_id="107" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:526 %mul_51 = fmul i32 %Buffer_1_load_52, i32 %Buffer_2_load_52

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1261" st_id="107" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:529 %mul_52 = fmul i32 %Buffer_1_load_53, i32 %Buffer_2_load_53

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1262" st_id="107" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:532 %mul_53 = fmul i32 %Buffer_1_load_54, i32 %Buffer_2_load_54

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1263" st_id="107" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:535 %mul_54 = fmul i32 %Buffer_1_load_55, i32 %Buffer_2_load_55

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1264" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="12">
<![CDATA[
.split3:536 %Buffer_1_load_56 = load i12 %Buffer_1_addr_57

]]></Node>
<StgValue><ssdm name="Buffer_1_load_56"/></StgValue>
</operation>

<operation id="1265" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="12">
<![CDATA[
.split3:537 %Buffer_2_load_56 = load i12 %Buffer_2_addr_57

]]></Node>
<StgValue><ssdm name="Buffer_2_load_56"/></StgValue>
</operation>

<operation id="1266" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="12">
<![CDATA[
.split3:539 %Buffer_1_load_57 = load i12 %Buffer_1_addr_58

]]></Node>
<StgValue><ssdm name="Buffer_1_load_57"/></StgValue>
</operation>

<operation id="1267" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="12">
<![CDATA[
.split3:540 %Buffer_2_load_57 = load i12 %Buffer_2_addr_58

]]></Node>
<StgValue><ssdm name="Buffer_2_load_57"/></StgValue>
</operation>

<operation id="1268" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="12">
<![CDATA[
.split3:542 %Buffer_1_load_58 = load i12 %Buffer_1_addr_59

]]></Node>
<StgValue><ssdm name="Buffer_1_load_58"/></StgValue>
</operation>

<operation id="1269" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="12">
<![CDATA[
.split3:543 %Buffer_2_load_58 = load i12 %Buffer_2_addr_59

]]></Node>
<StgValue><ssdm name="Buffer_2_load_58"/></StgValue>
</operation>

<operation id="1270" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="12">
<![CDATA[
.split3:545 %Buffer_1_load_59 = load i12 %Buffer_1_addr_60

]]></Node>
<StgValue><ssdm name="Buffer_1_load_59"/></StgValue>
</operation>

<operation id="1271" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="12">
<![CDATA[
.split3:546 %Buffer_2_load_59 = load i12 %Buffer_2_addr_60

]]></Node>
<StgValue><ssdm name="Buffer_2_load_59"/></StgValue>
</operation>

<operation id="1272" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:574 %tmp1 = fadd i32 %tmp9, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1273" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:588 %tmp24 = fadd i32 %tmp28, i32 %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1274" st_id="107" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:596 %tmp37 = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1275" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:600 %tmp41 = fadd i32 %tmp43, i32 %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1276" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:601 %tmp45 = fadd i32 %mul_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1277" st_id="107" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:602 %tmp46 = fadd i32 %mul_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1278" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:606 %tmp50 = fadd i32 %mul_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1279" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:607 %tmp51 = fadd i32 %mul_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1280" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:187 %or_ln35_59 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_59"/></StgValue>
</operation>

<operation id="1281" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:188 %tmp_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_59

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1282" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:189 %Buffer_1_addr_61 = getelementptr i32 %Buffer_1, i64, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_61"/></StgValue>
</operation>

<operation id="1283" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:190 %or_ln35_60 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_60"/></StgValue>
</operation>

<operation id="1284" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:191 %tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1285" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:192 %Buffer_1_addr_62 = getelementptr i32 %Buffer_1, i64, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_62"/></StgValue>
</operation>

<operation id="1286" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:354 %tmp_93 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1287" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:355 %Buffer_2_addr_61 = getelementptr i32 %Buffer_2, i64, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_61"/></StgValue>
</operation>

<operation id="1288" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="9">
<![CDATA[
.split3:356 %sext_ln35_10 = sext i9 %add_ln35_2

]]></Node>
<StgValue><ssdm name="sext_ln35_10"/></StgValue>
</operation>

<operation id="1289" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="12">
<![CDATA[
.split3:357 %zext_ln35_36 = zext i12 %sext_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_36"/></StgValue>
</operation>

<operation id="1290" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:358 %Buffer_2_addr_62 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_36

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_62"/></StgValue>
</operation>

<operation id="1291" st_id="108" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:532 %mul_53 = fmul i32 %Buffer_1_load_54, i32 %Buffer_2_load_54

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1292" st_id="108" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:535 %mul_54 = fmul i32 %Buffer_1_load_55, i32 %Buffer_2_load_55

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1293" st_id="108" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:538 %mul_55 = fmul i32 %Buffer_1_load_56, i32 %Buffer_2_load_56

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1294" st_id="108" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:541 %mul_56 = fmul i32 %Buffer_1_load_57, i32 %Buffer_2_load_57

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1295" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="12">
<![CDATA[
.split3:542 %Buffer_1_load_58 = load i12 %Buffer_1_addr_59

]]></Node>
<StgValue><ssdm name="Buffer_1_load_58"/></StgValue>
</operation>

<operation id="1296" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="12">
<![CDATA[
.split3:543 %Buffer_2_load_58 = load i12 %Buffer_2_addr_59

]]></Node>
<StgValue><ssdm name="Buffer_2_load_58"/></StgValue>
</operation>

<operation id="1297" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="12">
<![CDATA[
.split3:545 %Buffer_1_load_59 = load i12 %Buffer_1_addr_60

]]></Node>
<StgValue><ssdm name="Buffer_1_load_59"/></StgValue>
</operation>

<operation id="1298" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="12">
<![CDATA[
.split3:546 %Buffer_2_load_59 = load i12 %Buffer_2_addr_60

]]></Node>
<StgValue><ssdm name="Buffer_2_load_59"/></StgValue>
</operation>

<operation id="1299" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="12">
<![CDATA[
.split3:548 %Buffer_1_load_60 = load i12 %Buffer_1_addr_61

]]></Node>
<StgValue><ssdm name="Buffer_1_load_60"/></StgValue>
</operation>

<operation id="1300" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="12">
<![CDATA[
.split3:549 %Buffer_2_load_60 = load i12 %Buffer_2_addr_61

]]></Node>
<StgValue><ssdm name="Buffer_2_load_60"/></StgValue>
</operation>

<operation id="1301" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="12">
<![CDATA[
.split3:551 %Buffer_1_load_61 = load i12 %Buffer_1_addr_62

]]></Node>
<StgValue><ssdm name="Buffer_1_load_61"/></StgValue>
</operation>

<operation id="1302" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="12">
<![CDATA[
.split3:552 %Buffer_2_load_61 = load i12 %Buffer_2_addr_62

]]></Node>
<StgValue><ssdm name="Buffer_2_load_61"/></StgValue>
</operation>

<operation id="1303" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:588 %tmp24 = fadd i32 %tmp28, i32 %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1304" st_id="108" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:596 %tmp37 = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1305" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:600 %tmp41 = fadd i32 %tmp43, i32 %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1306" st_id="108" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:602 %tmp46 = fadd i32 %mul_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1307" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:606 %tmp50 = fadd i32 %mul_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1308" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:607 %tmp51 = fadd i32 %mul_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1309" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:609 %tmp53 = fadd i32 %mul_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1310" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:193 %or_ln35_61 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_61"/></StgValue>
</operation>

<operation id="1311" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:194 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1312" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:195 %Buffer_1_addr_63 = getelementptr i32 %Buffer_1, i64, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_63"/></StgValue>
</operation>

<operation id="1313" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split3:196 %or_ln35_62 = or i13 %tmp_2, i13

]]></Node>
<StgValue><ssdm name="or_ln35_62"/></StgValue>
</operation>

<operation id="1314" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split3:197 %tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51, i13 %or_ln35_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1315" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:198 %Buffer_1_addr_64 = getelementptr i32 %Buffer_1, i64, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="Buffer_1_addr_64"/></StgValue>
</operation>

<operation id="1316" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split3:359 %tmp_94 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln18

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1317" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:360 %Buffer_2_addr_63 = getelementptr i32 %Buffer_2, i64, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_63"/></StgValue>
</operation>

<operation id="1318" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split3:361 %xor_ln35 = xor i7 %select_ln18, i7

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="1319" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="7">
<![CDATA[
.split3:362 %sext_ln35_11 = sext i7 %xor_ln35

]]></Node>
<StgValue><ssdm name="sext_ln35_11"/></StgValue>
</operation>

<operation id="1320" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="12">
<![CDATA[
.split3:363 %zext_ln35_37 = zext i12 %sext_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_37"/></StgValue>
</operation>

<operation id="1321" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:364 %Buffer_2_addr_64 = getelementptr i32 %Buffer_2, i64, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="Buffer_2_addr_64"/></StgValue>
</operation>

<operation id="1322" st_id="109" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:538 %mul_55 = fmul i32 %Buffer_1_load_56, i32 %Buffer_2_load_56

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1323" st_id="109" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:541 %mul_56 = fmul i32 %Buffer_1_load_57, i32 %Buffer_2_load_57

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1324" st_id="109" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:544 %mul_57 = fmul i32 %Buffer_1_load_58, i32 %Buffer_2_load_58

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1325" st_id="109" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:547 %mul_58 = fmul i32 %Buffer_1_load_59, i32 %Buffer_2_load_59

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1326" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="12">
<![CDATA[
.split3:548 %Buffer_1_load_60 = load i12 %Buffer_1_addr_61

]]></Node>
<StgValue><ssdm name="Buffer_1_load_60"/></StgValue>
</operation>

<operation id="1327" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="12">
<![CDATA[
.split3:549 %Buffer_2_load_60 = load i12 %Buffer_2_addr_61

]]></Node>
<StgValue><ssdm name="Buffer_2_load_60"/></StgValue>
</operation>

<operation id="1328" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="12">
<![CDATA[
.split3:551 %Buffer_1_load_61 = load i12 %Buffer_1_addr_62

]]></Node>
<StgValue><ssdm name="Buffer_1_load_61"/></StgValue>
</operation>

<operation id="1329" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="12">
<![CDATA[
.split3:552 %Buffer_2_load_61 = load i12 %Buffer_2_addr_62

]]></Node>
<StgValue><ssdm name="Buffer_2_load_61"/></StgValue>
</operation>

<operation id="1330" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="12">
<![CDATA[
.split3:554 %Buffer_1_load_62 = load i12 %Buffer_1_addr_63

]]></Node>
<StgValue><ssdm name="Buffer_1_load_62"/></StgValue>
</operation>

<operation id="1331" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="12">
<![CDATA[
.split3:555 %Buffer_2_load_62 = load i12 %Buffer_2_addr_63

]]></Node>
<StgValue><ssdm name="Buffer_2_load_62"/></StgValue>
</operation>

<operation id="1332" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="12">
<![CDATA[
.split3:557 %Buffer_1_load_63 = load i12 %Buffer_1_addr_64

]]></Node>
<StgValue><ssdm name="Buffer_1_load_63"/></StgValue>
</operation>

<operation id="1333" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="12">
<![CDATA[
.split3:558 %Buffer_2_load_63 = load i12 %Buffer_2_addr_64

]]></Node>
<StgValue><ssdm name="Buffer_2_load_63"/></StgValue>
</operation>

<operation id="1334" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:588 %tmp24 = fadd i32 %tmp28, i32 %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1335" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:600 %tmp41 = fadd i32 %tmp43, i32 %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1336" st_id="109" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:603 %tmp44 = fadd i32 %tmp46, i32 %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1337" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:606 %tmp50 = fadd i32 %mul_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1338" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:607 %tmp51 = fadd i32 %mul_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1339" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:609 %tmp53 = fadd i32 %mul_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1340" st_id="109" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:610 %tmp54 = fadd i32 %mul_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1341" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb28._crit_edge:0 %add_ln21 = add i7 %select_ln18, i7

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1342" st_id="110" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:544 %mul_57 = fmul i32 %Buffer_1_load_58, i32 %Buffer_2_load_58

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1343" st_id="110" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:547 %mul_58 = fmul i32 %Buffer_1_load_59, i32 %Buffer_2_load_59

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1344" st_id="110" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:550 %mul_59 = fmul i32 %Buffer_1_load_60, i32 %Buffer_2_load_60

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1345" st_id="110" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:553 %mul_60 = fmul i32 %Buffer_1_load_61, i32 %Buffer_2_load_61

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1346" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="12">
<![CDATA[
.split3:554 %Buffer_1_load_62 = load i12 %Buffer_1_addr_63

]]></Node>
<StgValue><ssdm name="Buffer_1_load_62"/></StgValue>
</operation>

<operation id="1347" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="12">
<![CDATA[
.split3:555 %Buffer_2_load_62 = load i12 %Buffer_2_addr_63

]]></Node>
<StgValue><ssdm name="Buffer_2_load_62"/></StgValue>
</operation>

<operation id="1348" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="12">
<![CDATA[
.split3:557 %Buffer_1_load_63 = load i12 %Buffer_1_addr_64

]]></Node>
<StgValue><ssdm name="Buffer_1_load_63"/></StgValue>
</operation>

<operation id="1349" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="12">
<![CDATA[
.split3:558 %Buffer_2_load_63 = load i12 %Buffer_2_addr_64

]]></Node>
<StgValue><ssdm name="Buffer_2_load_63"/></StgValue>
</operation>

<operation id="1350" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:597 %tmp33 = fadd i32 %tmp37, i32 %tmp34

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1351" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:600 %tmp41 = fadd i32 %tmp43, i32 %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1352" st_id="110" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:603 %tmp44 = fadd i32 %tmp46, i32 %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1353" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:607 %tmp51 = fadd i32 %mul_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1354" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:609 %tmp53 = fadd i32 %mul_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1355" st_id="110" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:610 %tmp54 = fadd i32 %mul_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1356" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:613 %tmp57 = fadd i32 %mul_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1357" st_id="111" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:550 %mul_59 = fmul i32 %Buffer_1_load_60, i32 %Buffer_2_load_60

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1358" st_id="111" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:553 %mul_60 = fmul i32 %Buffer_1_load_61, i32 %Buffer_2_load_61

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1359" st_id="111" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:556 %mul_61 = fmul i32 %Buffer_1_load_62, i32 %Buffer_2_load_62

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1360" st_id="111" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:559 %mul_62 = fmul i32 %Buffer_1_load_63, i32 %Buffer_2_load_63

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>

<operation id="1361" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:597 %tmp33 = fadd i32 %tmp37, i32 %tmp34

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1362" st_id="111" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:603 %tmp44 = fadd i32 %tmp46, i32 %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1363" st_id="111" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:608 %tmp49 = fadd i32 %tmp51, i32 %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1364" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:609 %tmp53 = fadd i32 %mul_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1365" st_id="111" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:610 %tmp54 = fadd i32 %mul_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1366" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:613 %tmp57 = fadd i32 %mul_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1367" st_id="111" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:614 %tmp58 = fadd i32 %mul_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1368" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="480" op_0_bw="1" op_1_bw="480" op_2_bw="480">
<![CDATA[
.split3:5 %select_ln18_1 = select i1 %icmp_ln21, i480, i480 %phi_ln38

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="1369" st_id="112" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:556 %mul_61 = fmul i32 %Buffer_1_load_62, i32 %Buffer_2_load_62

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1370" st_id="112" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:559 %mul_62 = fmul i32 %Buffer_1_load_63, i32 %Buffer_2_load_63

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>

<operation id="1371" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:589 %tmp16 = fadd i32 %tmp24, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1372" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:597 %tmp33 = fadd i32 %tmp37, i32 %tmp34

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1373" st_id="112" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:603 %tmp44 = fadd i32 %tmp46, i32 %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1374" st_id="112" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:608 %tmp49 = fadd i32 %tmp51, i32 %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1375" st_id="112" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:610 %tmp54 = fadd i32 %mul_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1376" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:613 %tmp57 = fadd i32 %mul_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1377" st_id="112" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:614 %tmp58 = fadd i32 %mul_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1378" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:616 %tmp60 = fadd i32 %mul_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1379" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:589 %tmp16 = fadd i32 %tmp24, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1380" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:597 %tmp33 = fadd i32 %tmp37, i32 %tmp34

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1381" st_id="113" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:608 %tmp49 = fadd i32 %tmp51, i32 %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1382" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:611 %tmp52 = fadd i32 %tmp54, i32 %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1383" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:613 %tmp57 = fadd i32 %mul_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1384" st_id="113" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:614 %tmp58 = fadd i32 %mul_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1385" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:616 %tmp60 = fadd i32 %mul_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1386" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:617 %tmp61 = fadd i32 %mul_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1387" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:589 %tmp16 = fadd i32 %tmp24, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1388" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:604 %tmp40 = fadd i32 %tmp44, i32 %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1389" st_id="114" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:608 %tmp49 = fadd i32 %tmp51, i32 %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1390" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:611 %tmp52 = fadd i32 %tmp54, i32 %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1391" st_id="114" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:614 %tmp58 = fadd i32 %mul_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1392" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:616 %tmp60 = fadd i32 %mul_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1393" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:617 %tmp61 = fadd i32 %mul_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1394" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:589 %tmp16 = fadd i32 %tmp24, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1395" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:604 %tmp40 = fadd i32 %tmp44, i32 %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1396" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:611 %tmp52 = fadd i32 %tmp54, i32 %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1397" st_id="115" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:615 %tmp56 = fadd i32 %tmp58, i32 %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1398" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:616 %tmp60 = fadd i32 %mul_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1399" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:617 %tmp61 = fadd i32 %mul_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1400" st_id="116" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:590 %tmp = fadd i32 %tmp16, i32 %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1401" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:604 %tmp40 = fadd i32 %tmp44, i32 %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1402" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:611 %tmp52 = fadd i32 %tmp54, i32 %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1403" st_id="116" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:615 %tmp56 = fadd i32 %tmp58, i32 %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1404" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:617 %tmp61 = fadd i32 %mul_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1405" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:590 %tmp = fadd i32 %tmp16, i32 %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1406" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:604 %tmp40 = fadd i32 %tmp44, i32 %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1407" st_id="117" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:615 %tmp56 = fadd i32 %tmp58, i32 %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1408" st_id="117" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:618 %tmp59 = fadd i32 %tmp61, i32 %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1409" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:590 %tmp = fadd i32 %tmp16, i32 %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1410" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:612 %tmp48 = fadd i32 %tmp52, i32 %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1411" st_id="118" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:615 %tmp56 = fadd i32 %tmp58, i32 %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1412" st_id="118" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:618 %tmp59 = fadd i32 %tmp61, i32 %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1413" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:590 %tmp = fadd i32 %tmp16, i32 %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1414" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:612 %tmp48 = fadd i32 %tmp52, i32 %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1415" st_id="119" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:618 %tmp59 = fadd i32 %tmp61, i32 %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1416" st_id="120" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:605 %tmp32 = fadd i32 %tmp40, i32 %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1417" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:612 %tmp48 = fadd i32 %tmp52, i32 %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1418" st_id="120" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:618 %tmp59 = fadd i32 %tmp61, i32 %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1419" st_id="121" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:605 %tmp32 = fadd i32 %tmp40, i32 %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1420" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:612 %tmp48 = fadd i32 %tmp52, i32 %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1421" st_id="122" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:605 %tmp32 = fadd i32 %tmp40, i32 %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1422" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:619 %tmp55 = fadd i32 %tmp59, i32 %tmp56

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1423" st_id="123" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:605 %tmp32 = fadd i32 %tmp40, i32 %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1424" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:619 %tmp55 = fadd i32 %tmp59, i32 %tmp56

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1425" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:619 %tmp55 = fadd i32 %tmp59, i32 %tmp56

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1426" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:619 %tmp55 = fadd i32 %tmp59, i32 %tmp56

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">
</state>

<state id="127" st_id="127">
</state>

<state id="128" st_id="128">

<operation id="1427" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:620 %tmp47 = fadd i32 %tmp55, i32 %tmp48

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1428" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:620 %tmp47 = fadd i32 %tmp55, i32 %tmp48

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1429" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:620 %tmp47 = fadd i32 %tmp55, i32 %tmp48

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1430" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:620 %tmp47 = fadd i32 %tmp55, i32 %tmp48

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1431" st_id="132" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:621 %tmp31 = fadd i32 %tmp47, i32 %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1432" st_id="133" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:621 %tmp31 = fadd i32 %tmp47, i32 %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1433" st_id="134" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:621 %tmp31 = fadd i32 %tmp47, i32 %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1434" st_id="135" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:621 %tmp31 = fadd i32 %tmp47, i32 %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">
</state>

<state id="137" st_id="137">
</state>

<state id="138" st_id="138">
</state>

<state id="139" st_id="139">
</state>

<state id="140" st_id="140">

<operation id="1435" st_id="140" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:622 %Result_1_s = fadd i32 %tmp31, i32 %tmp

]]></Node>
<StgValue><ssdm name="Result_1_s"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1436" st_id="141" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:622 %Result_1_s = fadd i32 %tmp31, i32 %tmp

]]></Node>
<StgValue><ssdm name="Result_1_s"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1437" st_id="142" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:622 %Result_1_s = fadd i32 %tmp31, i32 %tmp

]]></Node>
<StgValue><ssdm name="Result_1_s"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1438" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Main_loop_i_Main_loop_j_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1439" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:2 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1440" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:366 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="1441" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:367 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1442" st_id="143" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:622 %Result_1_s = fadd i32 %tmp31, i32 %tmp

]]></Node>
<StgValue><ssdm name="Result_1_s"/></StgValue>
</operation>

<operation id="1443" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32">
<![CDATA[
.split3:624 %bitcast_ln38 = bitcast i32 %Result_1_s

]]></Node>
<StgValue><ssdm name="bitcast_ln38"/></StgValue>
</operation>

<operation id="1444" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="480">
<![CDATA[
.split3:625 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %bitcast_ln38, i480 %select_ln18_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1445" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="448" op_0_bw="448" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb28._crit_edge:1 %tmp_95 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln18_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1446" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="448">
<![CDATA[
bb28._crit_edge:2 %tmp_96 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %bitcast_ln38, i448 %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1447" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="480" op_0_bw="1" op_1_bw="480" op_2_bw="480">
<![CDATA[
bb28._crit_edge:3 %select_ln38 = select i1 %icmp_ln38, i480, i480 %tmp_96

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="1448" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
bb28._crit_edge:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1449" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %write_ln38 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %aximm1_addr_1, i512 %or_ln, i64, i1 %empty, i1 %empty_26

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="1450" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln38 = br void %bb28._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1451" st_id="145" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1452" st_id="146" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1453" st_id="147" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1454" st_id="148" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1455" st_id="149" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1456" st_id="150" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1457" st_id="151" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1458" st_id="152" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1459" st_id="153" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1460" st_id="154" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1461" st_id="155" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1462" st_id="156" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1463" st_id="157" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1464" st_id="158" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1465" st_id="159" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1466" st_id="160" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1467" st_id="161" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1468" st_id="162" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1469" st_id="163" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1470" st_id="164" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1471" st_id="165" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1472" st_id="166" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1473" st_id="167" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1474" st_id="168" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1475" st_id="169" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1476" st_id="170" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1477" st_id="171" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1478" st_id="172" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1479" st_id="173" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1480" st_id="174" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1481" st_id="175" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1482" st_id="176" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1483" st_id="177" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1484" st_id="178" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1485" st_id="179" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1486" st_id="180" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1487" st_id="181" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1488" st_id="182" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1489" st_id="183" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1490" st_id="184" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1491" st_id="185" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1492" st_id="186" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1493" st_id="187" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1494" st_id="188" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1495" st_id="189" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1496" st_id="190" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1497" st_id="191" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1498" st_id="192" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1499" st_id="193" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1500" st_id="194" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1501" st_id="195" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1502" st_id="196" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1503" st_id="197" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1504" st_id="198" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1505" st_id="199" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1506" st_id="200" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1507" st_id="201" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1508" st_id="202" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1509" st_id="203" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1510" st_id="204" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1511" st_id="205" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1512" st_id="206" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1513" st_id="207" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1514" st_id="208" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1515" st_id="209" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1516" st_id="210" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1517" st_id="211" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1518" st_id="212" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1519" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0">
<![CDATA[
:1 %ret_ln40 = ret

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
