{
  "module_name": "dcn31_vpg.h",
  "hash_id": "a03e05cfbba414b9c1f9949f6757c95ded132c943a62da9ff765418b285d048d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_vpg.h",
  "human_readable_source": " \n\n#ifndef __DAL_DCN31_VPG_H__\n#define __DAL_DCN31_VPG_H__\n\n\n#define DCN31_VPG_FROM_VPG(vpg)\\\n\tcontainer_of(vpg, struct dcn31_vpg, base)\n\n#define VPG_DCN31_REG_LIST(id) \\\n\tSRI(VPG_GENERIC_STATUS, VPG, id), \\\n\tSRI(VPG_GENERIC_PACKET_ACCESS_CTRL, VPG, id), \\\n\tSRI(VPG_GENERIC_PACKET_DATA, VPG, id), \\\n\tSRI(VPG_GSP_FRAME_UPDATE_CTRL, VPG, id), \\\n\tSRI(VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG, id), \\\n\tSRI(VPG_MEM_PWR, VPG, id)\n\nstruct dcn31_vpg_registers {\n\tuint32_t VPG_GENERIC_STATUS;\n\tuint32_t VPG_GENERIC_PACKET_ACCESS_CTRL;\n\tuint32_t VPG_GENERIC_PACKET_DATA;\n\tuint32_t VPG_GSP_FRAME_UPDATE_CTRL;\n\tuint32_t VPG_GSP_IMMEDIATE_UPDATE_CTRL;\n\tuint32_t VPG_MEM_PWR;\n};\n\n#define DCN31_VPG_MASK_SH_LIST(mask_sh)\\\n\tSE_SF(VPG0_VPG_GENERIC_STATUS, VPG_GENERIC_CONFLICT_OCCURED, mask_sh),\\\n\tSE_SF(VPG0_VPG_GENERIC_STATUS, VPG_GENERIC_CONFLICT_CLR, mask_sh),\\\n\tSE_SF(VPG0_VPG_GENERIC_PACKET_ACCESS_CTRL, VPG_GENERIC_DATA_INDEX, mask_sh),\\\n\tSE_SF(VPG0_VPG_GENERIC_PACKET_DATA, VPG_GENERIC_DATA_BYTE0, mask_sh),\\\n\tSE_SF(VPG0_VPG_GENERIC_PACKET_DATA, VPG_GENERIC_DATA_BYTE1, mask_sh),\\\n\tSE_SF(VPG0_VPG_GENERIC_PACKET_DATA, VPG_GENERIC_DATA_BYTE2, mask_sh),\\\n\tSE_SF(VPG0_VPG_GENERIC_PACKET_DATA, VPG_GENERIC_DATA_BYTE3, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC0_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC1_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC2_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC3_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC4_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC5_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC6_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC7_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC8_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC9_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC10_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC11_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC12_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC13_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_FRAME_UPDATE_CTRL, VPG_GENERIC14_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC0_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC1_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC2_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC3_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC4_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC5_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC6_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC7_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC8_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC9_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC10_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC11_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC12_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC13_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL, VPG_GENERIC14_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(VPG0_VPG_MEM_PWR, VPG_GSP_MEM_LIGHT_SLEEP_DIS, mask_sh),\\\n\tSE_SF(VPG0_VPG_MEM_PWR, VPG_GSP_LIGHT_SLEEP_FORCE, mask_sh),\\\n\tSE_SF(VPG0_VPG_MEM_PWR, VPG_GSP_MEM_PWR_STATE, mask_sh)\n\n#define VPG_DCN31_REG_FIELD_LIST(type) \\\n\ttype VPG_GENERIC_CONFLICT_OCCURED;\\\n\ttype VPG_GENERIC_CONFLICT_CLR;\\\n\ttype VPG_GENERIC_DATA_INDEX;\\\n\ttype VPG_GENERIC_DATA_BYTE0;\\\n\ttype VPG_GENERIC_DATA_BYTE1;\\\n\ttype VPG_GENERIC_DATA_BYTE2;\\\n\ttype VPG_GENERIC_DATA_BYTE3;\\\n\ttype VPG_GENERIC0_FRAME_UPDATE;\\\n\ttype VPG_GENERIC1_FRAME_UPDATE;\\\n\ttype VPG_GENERIC2_FRAME_UPDATE;\\\n\ttype VPG_GENERIC3_FRAME_UPDATE;\\\n\ttype VPG_GENERIC4_FRAME_UPDATE;\\\n\ttype VPG_GENERIC5_FRAME_UPDATE;\\\n\ttype VPG_GENERIC6_FRAME_UPDATE;\\\n\ttype VPG_GENERIC7_FRAME_UPDATE;\\\n\ttype VPG_GENERIC8_FRAME_UPDATE;\\\n\ttype VPG_GENERIC9_FRAME_UPDATE;\\\n\ttype VPG_GENERIC10_FRAME_UPDATE;\\\n\ttype VPG_GENERIC11_FRAME_UPDATE;\\\n\ttype VPG_GENERIC12_FRAME_UPDATE;\\\n\ttype VPG_GENERIC13_FRAME_UPDATE;\\\n\ttype VPG_GENERIC14_FRAME_UPDATE;\\\n\ttype VPG_GENERIC0_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC1_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC2_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC3_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC4_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC5_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC6_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC7_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC8_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC9_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC10_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC11_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC12_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC13_IMMEDIATE_UPDATE;\\\n\ttype VPG_GENERIC14_IMMEDIATE_UPDATE;\\\n\ttype VPG_GSP_MEM_LIGHT_SLEEP_DIS;\\\n\ttype VPG_GSP_LIGHT_SLEEP_FORCE;\\\n\ttype VPG_GSP_MEM_PWR_STATE\n\nstruct dcn31_vpg_shift {\n\tVPG_DCN31_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn31_vpg_mask {\n\tVPG_DCN31_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn31_vpg {\n\tstruct vpg base;\n\tconst struct dcn31_vpg_registers *regs;\n\tconst struct dcn31_vpg_shift *vpg_shift;\n\tconst struct dcn31_vpg_mask *vpg_mask;\n};\n\nvoid vpg31_poweron(\n\t\tstruct vpg *vpg);\n\nvoid vpg31_powerdown(\n\t\tstruct vpg *vpg);\n\nvoid vpg31_construct(struct dcn31_vpg *vpg31,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn31_vpg_registers *vpg_regs,\n\tconst struct dcn31_vpg_shift *vpg_shift,\n\tconst struct dcn31_vpg_mask *vpg_mask);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}