Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Apr 27 18:47:40 2020
| Host         : DELLXPS-JA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.793        0.000                      0                 7716        0.091        0.000                      0                 7716        3.950        0.000                       0                  4315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.793        0.000                      0                 6801        0.091        0.000                      0                 6801        3.950        0.000                       0                  4315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.146        0.000                      0                  915        0.528        0.000                      0                  915  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.986ns (15.986%)  route 5.182ns (84.014%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.907     9.577    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[15].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X63Y121        LUT4 (Prop_lut4_I2_O)        0.097     9.674 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[15].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__22/O
                         net (fo=1, routed)           0.599    10.273    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_16
    SLICE_X72Y121        LUT5 (Prop_lut5_I4_O)        0.097    10.370 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__37/O
                         net (fo=1, routed)           0.000    10.370    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/D_16
    SLICE_X72Y121        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.176    13.954    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X72Y121        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.166    
                         clock uncertainty           -0.035    14.131    
    SLICE_X72Y121        FDRE (Setup_fdre_C_D)        0.032    14.163    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 0.986ns (16.255%)  route 5.080ns (83.745%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 13.888 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          1.003     9.673    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X67Y123        LUT4 (Prop_lut4_I2_O)        0.097     9.770 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.401    10.171    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_1
    SLICE_X67Y126        LUT5 (Prop_lut5_I4_O)        0.097    10.268 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__22/O
                         net (fo=1, routed)           0.000    10.268    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF/D_31
    SLICE_X67Y126        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.110    13.888    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X67Y126        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X67Y126        FDRE (Setup_fdre_C_D)        0.030    14.095    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 0.986ns (16.377%)  route 5.035ns (83.623%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 13.889 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.945     9.614    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[8].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X64Y123        LUT4 (Prop_lut4_I2_O)        0.097     9.711 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[8].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__29/O
                         net (fo=1, routed)           0.414    10.125    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_9
    SLICE_X69Y125        LUT5 (Prop_lut5_I4_O)        0.097    10.222 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__30/O
                         net (fo=1, routed)           0.000    10.222    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/D_23
    SLICE_X69Y125        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.111    13.889    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X69Y125        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X69Y125        FDRE (Setup_fdre_C_D)        0.032    14.098    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.986ns (16.473%)  route 4.999ns (83.527%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.915     9.585    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X63Y117        LUT5 (Prop_lut5_I3_O)        0.097     9.682 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__19/O
                         net (fo=1, routed)           0.409    10.090    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Using_FPGA.Native_0
    SLICE_X65Y117        LUT3 (Prop_lut3_I2_O)        0.097    10.187 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Using_FPGA.Native_i_1__40/O
                         net (fo=1, routed)           0.000    10.187    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF/D_13
    SLICE_X65Y117        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.117    13.895    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X65Y117        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.107    
                         clock uncertainty           -0.035    14.072    
    SLICE_X65Y117        FDRE (Setup_fdre_C_D)        0.030    14.102    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.986ns (16.493%)  route 4.992ns (83.507%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 13.890 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.866     9.536    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X63Y116        LUT5 (Prop_lut5_I3_O)        0.097     9.633 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__15/O
                         net (fo=1, routed)           0.450    10.083    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Using_FPGA.Native_0
    SLICE_X64Y121        LUT3 (Prop_lut3_I2_O)        0.097    10.180 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Using_FPGA.Native_i_1__44/O
                         net (fo=1, routed)           0.000    10.180    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/D_9
    SLICE_X64Y121        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.112    13.890    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X64Y121        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X64Y121        FDRE (Setup_fdre_C_D)        0.032    14.099    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.986ns (16.749%)  route 4.901ns (83.251%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 13.887 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.906     9.575    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[7].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X64Y124        LUT4 (Prop_lut4_I2_O)        0.097     9.672 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[7].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__30/O
                         net (fo=1, routed)           0.320     9.992    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_8
    SLICE_X64Y124        LUT5 (Prop_lut5_I4_O)        0.097    10.089 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__29/O
                         net (fo=1, routed)           0.000    10.089    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/D_24
    SLICE_X64Y124        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.109    13.887    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X64Y124        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.099    
                         clock uncertainty           -0.035    14.064    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)        0.030    14.094    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.986ns (16.661%)  route 4.932ns (83.339%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 13.888 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.971     9.640    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[4].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X64Y126        LUT4 (Prop_lut4_I2_O)        0.097     9.737 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[4].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.286    10.023    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_5
    SLICE_X66Y126        LUT5 (Prop_lut5_I4_O)        0.097    10.120 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__26/O
                         net (fo=1, routed)           0.000    10.120    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF/D_27
    SLICE_X66Y126        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.110    13.888    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X66Y126        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X66Y126        FDRE (Setup_fdre_C_D)        0.072    14.137    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.535ns (10.372%)  route 4.623ns (89.628%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 13.934 - 10.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.276     4.207    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X75Y122        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDRE (Prop_fdre_C_Q)         0.341     4.548 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/Q
                         net (fo=195, routed)         3.122     7.670    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A1
    SLICE_X62Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     7.767 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/O
                         net (fo=2, routed)           0.998     8.765    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[6].BYTESTEER_LUT6/Using_FPGA.Native/I1
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.097     8.862 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[6].BYTESTEER_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=2, routed)           0.503     9.365    MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y22         RAMB36E1                                     r  MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.156    13.934    MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.212    14.146    
                         clock uncertainty           -0.035    14.110    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.727    13.383    MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.986ns (16.868%)  route 4.859ns (83.132%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 13.888 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.950     9.619    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X64Y125        LUT4 (Prop_lut4_I2_O)        0.097     9.716 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__31/O
                         net (fo=1, routed)           0.234     9.950    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_7
    SLICE_X64Y123        LUT5 (Prop_lut5_I4_O)        0.097    10.047 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__28/O
                         net (fo=1, routed)           0.000    10.047    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/D_25
    SLICE_X64Y123        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.110    13.888    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X64Y123        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X64Y123        FDRE (Setup_fdre_C_D)        0.030    14.095    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.986ns (16.944%)  route 4.833ns (83.056%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 13.888 - 10.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.271     4.202    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X73Y125        FDSE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDSE (Prop_fdse_C_Q)         0.341     4.543 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=46, routed)          1.967     6.510    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/instr_EX_i_reg[20]
    SLICE_X60Y122        SRL16E (Prop_srl16e_A0_Q)    0.097     6.607 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          1.250     7.857    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X74Y120        LUT3 (Prop_lut3_I0_O)        0.115     7.972 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.458     8.430    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X76Y119        LUT4 (Prop_lut4_I2_O)        0.239     8.669 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.953     9.622    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[5].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X63Y123        LUT4 (Prop_lut4_I2_O)        0.097     9.719 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[5].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__32/O
                         net (fo=1, routed)           0.205     9.924    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_6
    SLICE_X67Y123        LUT5 (Prop_lut5_I4_O)        0.097    10.021 r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__27/O
                         net (fo=1, routed)           0.000    10.021    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF/D_26
    SLICE_X67Y123        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.110    13.888    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X67Y123        FDRE                                         r  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.212    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X67Y123        FDRE (Setup_fdre_C_D)        0.030    14.095    MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.705%)  route 0.132ns (48.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.556     1.475    MB/U0/iomodule_0/U0/Clk
    SLICE_X64Y117        FDRE                                         r  MB/U0/iomodule_0/U0/write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  MB/U0/iomodule_0/U0/write_data_reg[10]/Q
                         net (fo=2, routed)           0.132     1.748    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/DIB0
    SLICE_X62Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.826     1.991    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/WCLK
    SLICE_X62Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.479     1.511    
    SLICE_X62Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.657    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/write_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.556     1.475    MB/U0/iomodule_0/U0/Clk
    SLICE_X67Y117        FDRE                                         r  MB/U0/iomodule_0/U0/write_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  MB/U0/iomodule_0/U0/write_data_reg[14]/Q
                         net (fo=2, routed)           0.119     1.735    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/DIA0
    SLICE_X66Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/WCLK
    SLICE_X66Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMA/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X66Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.637    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMA
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMS32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMS32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.651%)  route 0.215ns (60.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.555     1.474    MB/U0/iomodule_0/U0/Clk
    SLICE_X71Y118        FDRE                                         r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MB/U0/iomodule_0/U0/lmb_abus_Q_reg[3]/Q
                         net (fo=35, routed)          0.215     1.830    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/ADDRD3
    SLICE_X70Y116        RAMS32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.827     1.992    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/WCLK
    SLICE_X70Y116        RAMS32                                       r  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y116        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.730    MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y25   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y25   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y24   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y24   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y22   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y22   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y22   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y22   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y25   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y25   MB/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y124  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y124  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y124  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y124  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y117  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y117  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y117  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y117  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y119  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y119  MB/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X66Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_12_12/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X62Y116  MB/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.438ns (17.183%)  route 2.111ns (82.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 13.894 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.875     6.698    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X34Y123        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.116    13.894    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X34Y123        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][0]/C
                         clock pessimism              0.212    14.106    
                         clock uncertainty           -0.035    14.071    
    SLICE_X34Y123        FDCE (Recov_fdce_C_CLR)     -0.227    13.844    octaves[0].voices[7].voice/PWM2/count_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.438ns (17.183%)  route 2.111ns (82.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 13.894 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.875     6.698    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X34Y123        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.116    13.894    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X34Y123        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][5]/C
                         clock pessimism              0.212    14.106    
                         clock uncertainty           -0.035    14.071    
    SLICE_X34Y123        FDCE (Recov_fdce_C_CLR)     -0.227    13.844    octaves[0].voices[7].voice/PWM2/count_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.438ns (17.889%)  route 2.010ns (82.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.775     6.597    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X37Y124        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.115    13.893    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X37Y124        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][10]/C
                         clock pessimism              0.212    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X37Y124        FDCE (Recov_fdce_C_CLR)     -0.293    13.777    octaves[0].voices[7].voice/PWM2/count_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.438ns (17.889%)  route 2.010ns (82.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.775     6.597    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X37Y124        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.115    13.893    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X37Y124        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][11]/C
                         clock pessimism              0.212    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X37Y124        FDCE (Recov_fdce_C_CLR)     -0.293    13.777    octaves[0].voices[7].voice/PWM2/count_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.438ns (17.889%)  route 2.010ns (82.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.775     6.597    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X37Y124        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.115    13.893    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X37Y124        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][12]/C
                         clock pessimism              0.212    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X37Y124        FDCE (Recov_fdce_C_CLR)     -0.293    13.777    octaves[0].voices[7].voice/PWM2/count_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.438ns (17.889%)  route 2.010ns (82.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.775     6.597    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X37Y124        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.115    13.893    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X37Y124        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][9]/C
                         clock pessimism              0.212    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X37Y124        FDCE (Recov_fdce_C_CLR)     -0.293    13.777    octaves[0].voices[7].voice/PWM2/count_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[9].voice/PWM2/count_reg[0][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.490ns (20.270%)  route 1.927ns (79.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 13.890 - 10.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.205     4.136    octaves[0].voices[9].voice/PWM1/clk_IBUF_BUFG
    SLICE_X56Y123        FDRE                                         r  octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.393     4.529 r  octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          0.877     5.405    octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X58Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.502 f  octaves[0].voices[9].voice/PWM1/count[0][15]_i_2__15/O
                         net (fo=17, routed)          1.051     6.553    octaves[0].voices[9].voice/PWM2/AR[0]
    SLICE_X59Y130        FDCE                                         f  octaves[0].voices[9].voice/PWM2/count_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.112    13.890    octaves[0].voices[9].voice/PWM2/clk_IBUF_BUFG
    SLICE_X59Y130        FDCE                                         r  octaves[0].voices[9].voice/PWM2/count_reg[0][15]/C
                         clock pessimism              0.212    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X59Y130        FDCE (Recov_fdce_C_CLR)     -0.293    13.774    octaves[0].voices[9].voice/PWM2/count_reg[0][15]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[9].voice/PWM2/pwm_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.490ns (20.270%)  route 1.927ns (79.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 13.890 - 10.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.205     4.136    octaves[0].voices[9].voice/PWM1/clk_IBUF_BUFG
    SLICE_X56Y123        FDRE                                         r  octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.393     4.529 r  octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          0.877     5.405    octaves[0].voices[9].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X58Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.502 f  octaves[0].voices[9].voice/PWM1/count[0][15]_i_2__15/O
                         net (fo=17, routed)          1.051     6.553    octaves[0].voices[9].voice/PWM2/AR[0]
    SLICE_X59Y130        FDCE                                         f  octaves[0].voices[9].voice/PWM2/pwm_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.112    13.890    octaves[0].voices[9].voice/PWM2/clk_IBUF_BUFG
    SLICE_X59Y130        FDCE                                         r  octaves[0].voices[9].voice/PWM2/pwm_out_reg[0]/C
                         clock pessimism              0.212    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X59Y130        FDCE (Recov_fdce_C_CLR)     -0.293    13.774    octaves[0].voices[9].voice/PWM2/pwm_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.438ns (18.631%)  route 1.913ns (81.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.677     6.500    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X37Y125        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.115    13.893    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X37Y125        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][13]/C
                         clock pessimism              0.212    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X37Y125        FDCE (Recov_fdce_C_CLR)     -0.293    13.777    octaves[0].voices[7].voice/PWM2/count_reg[0][13]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[0].voices[7].voice/PWM2/count_reg[0][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.438ns (18.631%)  route 1.913ns (81.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.218     4.149    octaves[0].voices[7].voice/PWM1/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.341     4.490 r  octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=18, routed)          1.236     5.726    octaves[0].voices[7].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X34Y122        LUT1 (Prop_lut1_I0_O)        0.097     5.823 f  octaves[0].voices[7].voice/PWM1/count[0][15]_i_2__17/O
                         net (fo=17, routed)          0.677     6.500    octaves[0].voices[7].voice/PWM2/AR[0]
    SLICE_X37Y125        FDCE                                         f  octaves[0].voices[7].voice/PWM2/count_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        1.115    13.893    octaves[0].voices[7].voice/PWM2/clk_IBUF_BUFG
    SLICE_X37Y125        FDCE                                         r  octaves[0].voices[7].voice/PWM2/count_reg[0][14]/C
                         clock pessimism              0.212    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X37Y125        FDCE (Recov_fdce_C_CLR)     -0.293    13.777    octaves[0].voices[7].voice/PWM2/count_reg[0][14]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  7.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[3].voices[10].voice/PWM2/count_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.410%)  route 0.518ns (73.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.601     1.520    octaves[3].voices[10].voice/PWM1/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=15, routed)          0.379     2.040    octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X79Y100        LUT1 (Prop_lut1_I0_O)        0.045     2.085 f  octaves[3].voices[10].voice/PWM1/count[0][12]_i_2__0/O
                         net (fo=14, routed)          0.140     2.225    octaves[3].voices[10].voice/PWM2/AR[0]
    SLICE_X81Y100        FDCE                                         f  octaves[3].voices[10].voice/PWM2/count_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.868     2.034    octaves[3].voices[10].voice/PWM2/clk_IBUF_BUFG
    SLICE_X81Y100        FDCE                                         r  octaves[3].voices[10].voice/PWM2/count_reg[0][1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.696    octaves[3].voices[10].voice/PWM2/count_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[3].voices[10].voice/PWM2/count_reg[0][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.410%)  route 0.518ns (73.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.601     1.520    octaves[3].voices[10].voice/PWM1/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=15, routed)          0.379     2.040    octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X79Y100        LUT1 (Prop_lut1_I0_O)        0.045     2.085 f  octaves[3].voices[10].voice/PWM1/count[0][12]_i_2__0/O
                         net (fo=14, routed)          0.140     2.225    octaves[3].voices[10].voice/PWM2/AR[0]
    SLICE_X81Y100        FDCE                                         f  octaves[3].voices[10].voice/PWM2/count_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.868     2.034    octaves[3].voices[10].voice/PWM2/clk_IBUF_BUFG
    SLICE_X81Y100        FDCE                                         r  octaves[3].voices[10].voice/PWM2/count_reg[0][2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.696    octaves[3].voices[10].voice/PWM2/count_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[3].voices[10].voice/PWM2/count_reg[0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.410%)  route 0.518ns (73.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.601     1.520    octaves[3].voices[10].voice/PWM1/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=15, routed)          0.379     2.040    octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X79Y100        LUT1 (Prop_lut1_I0_O)        0.045     2.085 f  octaves[3].voices[10].voice/PWM1/count[0][12]_i_2__0/O
                         net (fo=14, routed)          0.140     2.225    octaves[3].voices[10].voice/PWM2/AR[0]
    SLICE_X81Y100        FDCE                                         f  octaves[3].voices[10].voice/PWM2/count_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.868     2.034    octaves[3].voices[10].voice/PWM2/clk_IBUF_BUFG
    SLICE_X81Y100        FDCE                                         r  octaves[3].voices[10].voice/PWM2/count_reg[0][3]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.696    octaves[3].voices[10].voice/PWM2/count_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[3].voices[10].voice/PWM2/count_reg[0][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.410%)  route 0.518ns (73.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.601     1.520    octaves[3].voices[10].voice/PWM1/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=15, routed)          0.379     2.040    octaves[3].voices[10].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X79Y100        LUT1 (Prop_lut1_I0_O)        0.045     2.085 f  octaves[3].voices[10].voice/PWM1/count[0][12]_i_2__0/O
                         net (fo=14, routed)          0.140     2.225    octaves[3].voices[10].voice/PWM2/AR[0]
    SLICE_X81Y100        FDCE                                         f  octaves[3].voices[10].voice/PWM2/count_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.868     2.034    octaves[3].voices[10].voice/PWM2/clk_IBUF_BUFG
    SLICE_X81Y100        FDCE                                         r  octaves[3].voices[10].voice/PWM2/count_reg[0][6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.696    octaves[3].voices[10].voice/PWM2/count_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[2].voices[8].voice/PWM2/count_reg[0][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.049%)  route 0.290ns (60.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.591     1.510    octaves[2].voices[8].voice/PWM1/clk_IBUF_BUFG
    SLICE_X75Y104        FDRE                                         r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=16, routed)          0.109     1.761    octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X74Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  octaves[2].voices[8].voice/PWM1/count[0][13]_i_2__5/O
                         net (fo=15, routed)          0.181     1.987    octaves[2].voices[8].voice/PWM2/AR[0]
    SLICE_X74Y104        FDCE                                         f  octaves[2].voices[8].voice/PWM2/count_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.864     2.029    octaves[2].voices[8].voice/PWM2/clk_IBUF_BUFG
    SLICE_X74Y104        FDCE                                         r  octaves[2].voices[8].voice/PWM2/count_reg[0][4]/C
                         clock pessimism             -0.505     1.523    
    SLICE_X74Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.456    octaves[2].voices[8].voice/PWM2/count_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[2].voices[8].voice/PWM2/count_reg[0][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.049%)  route 0.290ns (60.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.591     1.510    octaves[2].voices[8].voice/PWM1/clk_IBUF_BUFG
    SLICE_X75Y104        FDRE                                         r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=16, routed)          0.109     1.761    octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X74Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  octaves[2].voices[8].voice/PWM1/count[0][13]_i_2__5/O
                         net (fo=15, routed)          0.181     1.987    octaves[2].voices[8].voice/PWM2/AR[0]
    SLICE_X74Y104        FDCE                                         f  octaves[2].voices[8].voice/PWM2/count_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.864     2.029    octaves[2].voices[8].voice/PWM2/clk_IBUF_BUFG
    SLICE_X74Y104        FDCE                                         r  octaves[2].voices[8].voice/PWM2/count_reg[0][5]/C
                         clock pessimism             -0.505     1.523    
    SLICE_X74Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.456    octaves[2].voices[8].voice/PWM2/count_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[2].voices[8].voice/PWM2/count_reg[0][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.049%)  route 0.290ns (60.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.591     1.510    octaves[2].voices[8].voice/PWM1/clk_IBUF_BUFG
    SLICE_X75Y104        FDRE                                         r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=16, routed)          0.109     1.761    octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X74Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  octaves[2].voices[8].voice/PWM1/count[0][13]_i_2__5/O
                         net (fo=15, routed)          0.181     1.987    octaves[2].voices[8].voice/PWM2/AR[0]
    SLICE_X74Y104        FDCE                                         f  octaves[2].voices[8].voice/PWM2/count_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.864     2.029    octaves[2].voices[8].voice/PWM2/clk_IBUF_BUFG
    SLICE_X74Y104        FDCE                                         r  octaves[2].voices[8].voice/PWM2/count_reg[0][6]/C
                         clock pessimism             -0.505     1.523    
    SLICE_X74Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.456    octaves[2].voices[8].voice/PWM2/count_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[2].voices[8].voice/PWM2/count_reg[0][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.049%)  route 0.290ns (60.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.591     1.510    octaves[2].voices[8].voice/PWM1/clk_IBUF_BUFG
    SLICE_X75Y104        FDRE                                         r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=16, routed)          0.109     1.761    octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X74Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  octaves[2].voices[8].voice/PWM1/count[0][13]_i_2__5/O
                         net (fo=15, routed)          0.181     1.987    octaves[2].voices[8].voice/PWM2/AR[0]
    SLICE_X74Y104        FDCE                                         f  octaves[2].voices[8].voice/PWM2/count_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.864     2.029    octaves[2].voices[8].voice/PWM2/clk_IBUF_BUFG
    SLICE_X74Y104        FDCE                                         r  octaves[2].voices[8].voice/PWM2/count_reg[0][7]/C
                         clock pessimism             -0.505     1.523    
    SLICE_X74Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.456    octaves[2].voices[8].voice/PWM2/count_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[2].voices[8].voice/PWM2/count_reg[0][10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.471%)  route 0.297ns (61.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.591     1.510    octaves[2].voices[8].voice/PWM1/clk_IBUF_BUFG
    SLICE_X75Y104        FDRE                                         r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=16, routed)          0.109     1.761    octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X74Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  octaves[2].voices[8].voice/PWM1/count[0][13]_i_2__5/O
                         net (fo=15, routed)          0.188     1.994    octaves[2].voices[8].voice/PWM2/AR[0]
    SLICE_X73Y105        FDCE                                         f  octaves[2].voices[8].voice/PWM2/count_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.860     2.026    octaves[2].voices[8].voice/PWM2/clk_IBUF_BUFG
    SLICE_X73Y105        FDCE                                         r  octaves[2].voices[8].voice/PWM2/count_reg[0][10]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X73Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    octaves[2].voices[8].voice/PWM2/count_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octaves[2].voices[8].voice/PWM2/count_reg[0][11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.471%)  route 0.297ns (61.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.591     1.510    octaves[2].voices[8].voice/PWM1/clk_IBUF_BUFG
    SLICE_X75Y104        FDRE                                         r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]/Q
                         net (fo=16, routed)          0.109     1.761    octaves[2].voices[8].voice/PWM1/pwm_out_reg[0]_0
    SLICE_X74Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  octaves[2].voices[8].voice/PWM1/count[0][13]_i_2__5/O
                         net (fo=15, routed)          0.188     1.994    octaves[2].voices[8].voice/PWM2/AR[0]
    SLICE_X73Y105        FDCE                                         f  octaves[2].voices[8].voice/PWM2/count_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4314, routed)        0.860     2.026    octaves[2].voices[8].voice/PWM2/clk_IBUF_BUFG
    SLICE_X73Y105        FDCE                                         r  octaves[2].voices[8].voice/PWM2/count_reg[0][11]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X73Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    octaves[2].voices[8].voice/PWM2/count_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.539    





