{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640467965260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640467965269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 01:02:45 2021 " "Processing started: Sun Dec 26 01:02:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640467965269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640467965269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Floating_point_adder -c Floating_point_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Floating_point_adder -c Floating_point_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640467965269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640467965987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640467965987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_adder_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file floating_point_adder_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Floating_point_adder_main-Behavioral " "Found design unit 1: Floating_point_adder_main-Behavioral" {  } { { "Floating_point_adder_main.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/Floating_point_adder_main.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993192 ""} { "Info" "ISGN_ENTITY_NAME" "1 Floating_point_adder_main " "Found entity 1: Floating_point_adder_main" {  } { { "Floating_point_adder_main.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/Floating_point_adder_main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640467993192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_sub_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_sub_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_Sub_Module-Behavioral " "Found design unit 1: FullAdder_Sub_Module-Behavioral" {  } { { "FullAdder_Sub_Module.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/FullAdder_Sub_Module.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993212 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_Sub_Module " "Found entity 1: FullAdder_Sub_Module" {  } { { "FullAdder_Sub_Module.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/FullAdder_Sub_Module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640467993212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_exponent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_exponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_Exponent-Behavioral " "Found design unit 1: FullAdder_Exponent-Behavioral" {  } { { "FullAdder_Exponent.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/FullAdder_Exponent.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993215 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_Exponent " "Found entity 1: FullAdder_Exponent" {  } { { "FullAdder_Exponent.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/FullAdder_Exponent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640467993215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_mantissa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_mantissa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_Mantissa-Behavioral " "Found design unit 1: FullAdder_Mantissa-Behavioral" {  } { { "FullAdder_Mantissa.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/FullAdder_Mantissa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993219 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_Mantissa " "Found entity 1: FullAdder_Mantissa" {  } { { "FullAdder_Mantissa.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/FullAdder_Mantissa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640467993219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_right_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_right_left-Behavioral " "Found design unit 1: Shift_right_left-Behavioral" {  } { { "Shift_right_left.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/Shift_right_left.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993222 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_right_left " "Found entity 1: Shift_right_left" {  } { { "Shift_right_left.vhd" "" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/Shift_right_left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640467993222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640467993222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Floating_point_adder_main " "Elaborating entity \"Floating_point_adder_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640467993444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_Exponent FullAdder_Exponent:adder_exp " "Elaborating entity \"FullAdder_Exponent\" for hierarchy \"FullAdder_Exponent:adder_exp\"" {  } { { "Floating_point_adder_main.vhd" "adder_exp" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/Floating_point_adder_main.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640467993989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_Sub_Module FullAdder_Exponent:adder_exp\|FullAdder_Sub_Module:\\FullAdder:0:Adder " "Elaborating entity \"FullAdder_Sub_Module\" for hierarchy \"FullAdder_Exponent:adder_exp\|FullAdder_Sub_Module:\\FullAdder:0:Adder\"" {  } { { "FullAdder_Exponent.vhd" "\\FullAdder:0:Adder" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/FullAdder_Exponent.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640467994006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_Mantissa FullAdder_Mantissa:adder_mantissa " "Elaborating entity \"FullAdder_Mantissa\" for hierarchy \"FullAdder_Mantissa:adder_mantissa\"" {  } { { "Floating_point_adder_main.vhd" "adder_mantissa" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/Floating_point_adder_main.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640467994038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_right_left Shift_right_left:Shift_Component " "Elaborating entity \"Shift_right_left\" for hierarchy \"Shift_right_left:Shift_Component\"" {  } { { "Floating_point_adder_main.vhd" "Shift_Component" { Text "E:/FPGA_Project/Midterm_Project/Floating_point_adder/Floating_point_adder_main.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640467994053 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640467997566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640467998495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640468001323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640468001323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640468002937 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640468002937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640468002937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640468002937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640468002983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 01:03:22 2021 " "Processing ended: Sun Dec 26 01:03:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640468002983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640468002983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640468002983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640468002983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640468014161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640468014170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 01:03:33 2021 " "Processing started: Sun Dec 26 01:03:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640468014170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1640468014170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Floating_point_adder -c Floating_point_adder --netlist_type=sgate " "Command: quartus_npp Floating_point_adder -c Floating_point_adder --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1640468014170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1640468014401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640468014440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 01:03:34 2021 " "Processing ended: Sun Dec 26 01:03:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640468014440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640468014440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640468014440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1640468014440 ""}
