

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Thu Aug 11 23:43:18 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordic
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41|  0.410 us|  0.410 us|   42|   42|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |       32|       32|         2|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2420|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     144|    232|    -|
|Memory           |        0|    -|      10|     10|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     558|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     712|   2771|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U              |control_s_axi             |        0|   0|  144|  232|    0|
    |fpext_32ns_64_2_no_dsp_1_U1  |fpext_32ns_64_2_no_dsp_1  |        0|   0|    0|    0|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                        |                          |        0|   0|  144|  232|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_phase_V  |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln19_fu_483_p2           |         +|   0|  0|   14|           6|           1|
    |add_ln581_fu_297_p2          |         +|   0|  0|   12|          12|           5|
    |add_ln703_1_fu_552_p2        |         +|   0|  0|   12|          12|          12|
    |add_ln703_fu_540_p2          |         +|   0|  0|   12|          12|          12|
    |add_ln949_1_fu_902_p2        |         +|   0|  0|   12|          12|           6|
    |add_ln949_fu_805_p2          |         +|   0|  0|   12|          12|           6|
    |add_ln958_1_fu_1002_p2       |         +|   0|  0|   39|          32|           6|
    |add_ln958_fu_935_p2          |         +|   0|  0|   39|          32|           6|
    |add_ln964_1_fu_1133_p2       |         +|   0|  0|    8|           8|           8|
    |add_ln964_fu_1081_p2         |         +|   0|  0|    8|           8|           8|
    |lsb_index_1_fu_835_p2        |         +|   0|  0|   39|          32|           6|
    |lsb_index_fu_738_p2          |         +|   0|  0|   39|          32|           6|
    |m_3_fu_975_p2                |         +|   0|  0|   71|          64|          64|
    |m_6_fu_1042_p2               |         +|   0|  0|   71|          64|          64|
    |theta_V_2_fu_564_p2          |         +|   0|  0|   12|          12|          12|
    |F2_fu_285_p2                 |         -|   0|  0|   12|          11|          12|
    |man_V_1_fu_272_p2            |         -|   0|  0|   61|           1|          54|
    |sub_ln581_fu_303_p2          |         -|   0|  0|   12|           4|          12|
    |sub_ln703_2_fu_558_p2        |         -|   0|  0|   12|          12|          12|
    |sub_ln703_fu_534_p2          |         -|   0|  0|   12|          12|          12|
    |sub_ln944_1_fu_720_p2        |         -|   0|  0|   39|           4|          32|
    |sub_ln944_fu_648_p2          |         -|   0|  0|   39|           4|          32|
    |sub_ln947_1_fu_856_p2        |         -|   0|  0|   13|           3|           4|
    |sub_ln947_fu_759_p2          |         -|   0|  0|   13|           3|           4|
    |sub_ln959_1_fu_1017_p2       |         -|   0|  0|   39|           5|          32|
    |sub_ln959_fu_950_p2          |         -|   0|  0|   39|           5|          32|
    |sub_ln964_1_fu_1128_p2       |         -|   0|  0|    8|           2|           8|
    |sub_ln964_fu_1076_p2         |         -|   0|  0|    8|           2|           8|
    |theta_V_1_fu_546_p2          |         -|   0|  0|   12|          12|          12|
    |tmp_V_2_fu_680_p2            |         -|   0|  0|   12|           1|          12|
    |tmp_V_fu_608_p2              |         -|   0|  0|   12|           1|          12|
    |and_ln581_fu_374_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln582_fu_364_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln585_1_fu_389_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln585_fu_379_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln603_fu_405_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln946_1_fu_896_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln946_fu_799_p2          |       and|   0|  0|    2|           1|           1|
    |p_Result_12_fu_871_p2        |       and|   0|  0|   12|          12|          12|
    |p_Result_6_fu_774_p2         |       and|   0|  0|   12|          12|          12|
    |tobool34_i_i51530_fu_829_p2  |       and|   0|  0|    2|           1|           1|
    |tobool34_i_i544_fu_926_p2    |       and|   0|  0|    2|           1|           1|
    |ashr_ln1333_1_fu_516_p2      |      ashr|   0|  0|   26|          12|          12|
    |ashr_ln1333_fu_507_p2        |      ashr|   0|  0|   26|          12|          12|
    |ashr_ln586_fu_350_p2         |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln19_fu_489_p2          |      icmp|   0|  0|   10|           6|           7|
    |icmp_ln571_fu_252_p2         |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln581_fu_291_p2         |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln582_fu_317_p2         |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln585_fu_327_p2         |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln603_fu_341_p2         |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln935_1_fu_666_p2       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln935_fu_594_p2         |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln946_1_fu_850_p2       |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln946_fu_753_p2         |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln947_1_fu_876_p2       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln947_fu_779_p2         |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln958_1_fu_920_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln958_fu_823_p2         |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln947_1_fu_865_p2       |      lshr|   0|  0|   26|           2|          12|
    |lshr_ln947_fu_768_p2         |      lshr|   0|  0|   26|           2|          12|
    |lshr_ln958_1_fu_1011_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln958_fu_944_p2         |      lshr|   0|  0|  182|          64|          64|
    |a_1_fu_914_p2                |        or|   0|  0|    2|           1|           1|
    |a_fu_817_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln581_fu_395_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln582_fu_333_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln603_1_fu_424_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln603_2_fu_430_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln603_fu_411_p2           |        or|   0|  0|    2|           1|           1|
    |c_in                         |    select|   0|  0|   32|           1|           1|
    |m_1_fu_965_p3                |    select|   0|  0|   64|           1|          64|
    |m_5_fu_1032_p3               |    select|   0|  0|   64|           1|          64|
    |man_V_2_fu_278_p3            |    select|   0|  0|   54|           1|          54|
    |p_Val2_7_fu_578_p3           |    select|   0|  0|   12|           1|          12|
    |p_Val2_s_fu_570_p3           |    select|   0|  0|   12|           1|          12|
    |s_in                         |    select|   0|  0|   32|           1|           1|
    |select_ln588_fu_447_p3       |    select|   0|  0|    2|           1|           2|
    |select_ln603_1_fu_417_p3     |    select|   0|  0|   12|           1|          12|
    |select_ln603_2_fu_470_p3     |    select|   0|  0|   12|           1|          12|
    |select_ln603_3_fu_476_p3     |    select|   0|  0|   12|           1|          12|
    |select_ln603_fu_463_p3       |    select|   0|  0|   12|           1|          12|
    |select_ln943_1_fu_1121_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln943_fu_1069_p3      |    select|   0|  0|    7|           1|           7|
    |sh_amt_fu_309_p3             |    select|   0|  0|   12|           1|          12|
    |theta_V_3_fu_586_p3          |    select|   0|  0|   12|           1|          12|
    |tmp_V_4_fu_614_p3            |    select|   0|  0|   12|           1|          12|
    |tmp_V_5_fu_686_p3            |    select|   0|  0|   12|           1|          12|
    |shl_ln604_fu_458_p2          |       shl|   0|  0|   26|          12|          12|
    |shl_ln959_1_fu_1026_p2       |       shl|   0|  0|  182|          64|          64|
    |shl_ln959_fu_959_p2          |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1      |       xor|   0|  0|    2|           2|           1|
    |xor_ln571_fu_359_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln581_fu_399_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln582_fu_369_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln585_fu_384_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln949_1_fu_890_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln949_fu_793_p2          |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 2420|        1140|        1291|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |current_cos_V_reg_194    |   9|          2|   12|         24|
    |current_sin_V_reg_206    |   9|          2|   12|         24|
    |j_reg_173                |   9|          2|    6|         12|
    |theta_V_reg_184          |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 109|         22|   44|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |and_ln603_reg_1242          |   1|   0|    1|          0|
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |current_cos_V_reg_194       |  12|   0|   12|          0|
    |current_sin_V_reg_206       |  12|   0|   12|          0|
    |exp_tmp_reg_1181            |  11|   0|   11|          0|
    |icmp_ln19_reg_1272          |   1|   0|    1|          0|
    |icmp_ln571_reg_1191         |   1|   0|    1|          0|
    |icmp_ln581_reg_1202         |   1|   0|    1|          0|
    |icmp_ln582_reg_1214         |   1|   0|    1|          0|
    |icmp_ln585_reg_1225         |   1|   0|    1|          0|
    |icmp_ln935_1_reg_1341       |   1|   0|    1|          0|
    |icmp_ln935_reg_1302         |   1|   0|    1|          0|
    |icmp_ln958_1_reg_1390       |   1|   0|    1|          0|
    |icmp_ln958_reg_1380         |   1|   0|    1|          0|
    |j_reg_173                   |   6|   0|    6|          0|
    |m_9_reg_1400                |  63|   0|   63|          0|
    |m_reg_1410                  |  63|   0|   63|          0|
    |man_V_2_reg_1197            |  54|   0|   54|          0|
    |or_ln582_reg_1231           |   1|   0|    1|          0|
    |or_ln603_2_reg_1257         |   1|   0|    1|          0|
    |or_ln603_reg_1247           |   1|   0|    1|          0|
    |p_Result_14_reg_1415        |   1|   0|    1|          0|
    |p_Result_16_reg_1176        |   1|   0|    1|          0|
    |p_Result_18_reg_1307        |   1|   0|    1|          0|
    |p_Result_21_reg_1346        |   1|   0|    1|          0|
    |p_Result_7_reg_1405         |   1|   0|    1|          0|
    |select_ln603_1_reg_1252     |  12|   0|   12|          0|
    |sext_ln581_reg_1237         |  32|   0|   32|          0|
    |sh_amt_reg_1208             |  12|   0|   12|          0|
    |sub_ln944_1_reg_1358        |  32|   0|   32|          0|
    |sub_ln944_reg_1319          |  32|   0|   32|          0|
    |theta_V_reg_184             |  12|   0|   12|          0|
    |theta_in_read_reg_1170      |  32|   0|   32|          0|
    |tmp_V_4_reg_1312            |  12|   0|   12|          0|
    |tmp_V_5_reg_1351            |  12|   0|   12|          0|
    |tobool34_i_i51530_reg_1385  |   1|   0|    1|          0|
    |tobool34_i_i544_reg_1395    |   1|   0|    1|          0|
    |trunc_ln1333_reg_1276       |   5|   0|    5|          0|
    |trunc_ln565_reg_1186        |  52|   0|   52|          0|
    |trunc_ln583_reg_1219        |  12|   0|   12|          0|
    |trunc_ln943_1_reg_1375      |   8|   0|    8|          0|
    |trunc_ln943_reg_1336        |   8|   0|    8|          0|
    |trunc_ln944_1_reg_1365      |  12|   0|   12|          0|
    |trunc_ln944_reg_1326        |  12|   0|   12|          0|
    |trunc_ln947_1_reg_1370      |   4|   0|    4|          0|
    |trunc_ln947_reg_1331        |   4|   0|    4|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 558|   0|  558|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        cordic|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

