{
  "design": {
    "design_info": {
      "boundary_crc": "0x8C31D0833109F613",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "rst_clk_wiz_0_100M": "",
      "cpu_wrapper_0": "",
      "bram_inst_0": "",
      "peripheral_system": {
        "cpu_wrapper_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "axi_gpio_0": "",
        "axi_gpio_2": "",
        "axi_uartlite_0": "",
        "axi_gpio_1": ""
      }
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "usb_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "usb_uart_txd",
            "direction": "O"
          }
        }
      },
      "led_16bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "led_16bits_tri_o",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "dip_switches_16bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "dip_switches_16bits_tri_i",
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "seven_seg_led_disp": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "seven_seg_led_disp_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "seven_seg_led_an": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "seven_seg_led_an_tri_o",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "push_buttons_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "push_buttons_4bits_tri_i",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "design_1_rst_clk_wiz_0_100M_0",
        "xci_path": "ip\\design_1_rst_clk_wiz_0_100M_0\\design_1_rst_clk_wiz_0_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_100M",
        "parameters": {
          "C_AUX_RST_WIDTH": {
            "value": "4"
          },
          "C_EXT_RST_WIDTH": {
            "value": "4"
          },
          "C_NUM_BUS_RST": {
            "value": "1"
          }
        }
      },
      "cpu_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:cpu_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_cpu_wrapper_0_1",
        "xci_path": "ip\\design_1_cpu_wrapper_0_1\\design_1_cpu_wrapper_0_1.xci",
        "inst_hier_path": "cpu_wrapper_0",
        "parameters": {
          "parameter_instruction_space": {
            "value": "0x000000FF"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cpu_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m_axi_bresp",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "addr_inst": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_inst": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_in_inst": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en_inst": {
            "direction": "O"
          },
          "we_inst": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "addr_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_in_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en_data": {
            "direction": "O"
          },
          "we_data": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "bram_inst_0": {
        "vlnv": "xilinx.com:module_ref:bram_inst:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_bram_inst_0_0",
        "xci_path": "ip\\design_1_bram_inst_0_0\\design_1_bram_inst_0_0.xci",
        "inst_hier_path": "bram_inst_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bram_inst",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "we_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "data_in_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out_i": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "we_m": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "data_in_m": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr_m": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out_m": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "peripheral_system": {
        "interface_ports": {
          "led_16bits": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "usb_uart": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "push_buttons_4bits": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "dip_switches_16bits": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "seven_seg_led_disp": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "seven_seg_led_an": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "S00_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "cpu_wrapper_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\design_1_cpu_wrapper_0_axi_periph_0\\design_1_cpu_wrapper_0_axi_periph_0.xci",
            "inst_hier_path": "peripheral_system/cpu_wrapper_0_axi_periph",
            "xci_name": "design_1_cpu_wrapper_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "design_1_xbar_0",
                "xci_path": "ip\\design_1_xbar_0\\design_1_xbar_0.xci",
                "inst_hier_path": "peripheral_system/cpu_wrapper_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "cpu_wrapper_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_cpu_wrapper_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_cpu_wrapper_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_cpu_wrapper_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_cpu_wrapper_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "cpu_wrapper_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "cpu_wrapper_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "design_1_axi_gpio_0_2",
            "xci_path": "ip\\design_1_axi_gpio_0_2\\design_1_axi_gpio_0_2.xci",
            "inst_hier_path": "peripheral_system/axi_gpio_0",
            "parameters": {
              "GPIO2_BOARD_INTERFACE": {
                "value": "dip_switches_16bits"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "led_16bits"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_gpio_2": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "design_1_axi_gpio_2_0",
            "xci_path": "ip\\design_1_axi_gpio_2_0\\design_1_axi_gpio_2_0.xci",
            "inst_hier_path": "peripheral_system/axi_gpio_2",
            "parameters": {
              "GPIO_BOARD_INTERFACE": {
                "value": "push_buttons_4bits"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "ip_revision": "33",
            "xci_name": "design_1_axi_uartlite_0_0",
            "xci_path": "ip\\design_1_axi_uartlite_0_0\\design_1_axi_uartlite_0_0.xci",
            "inst_hier_path": "peripheral_system/axi_uartlite_0",
            "parameters": {
              "UARTLITE_BOARD_INTERFACE": {
                "value": "usb_uart"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "design_1_axi_gpio_1_0",
            "xci_path": "ip\\design_1_axi_gpio_1_0\\design_1_axi_gpio_1_0.xci",
            "inst_hier_path": "peripheral_system/axi_gpio_1",
            "parameters": {
              "GPIO2_BOARD_INTERFACE": {
                "value": "seven_seg_led_an"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "seven_seg_led_disp"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "axi_gpio_0/GPIO",
              "led_16bits"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "axi_uartlite_0/UART",
              "usb_uart"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "axi_gpio_2/GPIO",
              "push_buttons_4bits"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "cpu_wrapper_0_axi_periph/S00_AXI",
              "S00_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "axi_gpio_0/GPIO2",
              "dip_switches_16bits"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "axi_gpio_1/GPIO",
              "seven_seg_led_disp"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "axi_gpio_1/GPIO2",
              "seven_seg_led_an"
            ]
          },
          "cpu_wrapper_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "cpu_wrapper_0_axi_periph/M00_AXI",
              "axi_uartlite_0/S_AXI"
            ]
          },
          "cpu_wrapper_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "cpu_wrapper_0_axi_periph/M01_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "cpu_wrapper_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "cpu_wrapper_0_axi_periph/M02_AXI",
              "axi_gpio_1/S_AXI"
            ]
          },
          "cpu_wrapper_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "cpu_wrapper_0_axi_periph/M03_AXI",
              "axi_gpio_2/S_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "cpu_wrapper_0_axi_periph/S00_ACLK",
              "axi_uartlite_0/s_axi_aclk",
              "cpu_wrapper_0_axi_periph/M00_ACLK",
              "cpu_wrapper_0_axi_periph/M01_ACLK",
              "axi_gpio_0/s_axi_aclk",
              "axi_gpio_1/s_axi_aclk",
              "cpu_wrapper_0_axi_periph/M02_ACLK",
              "axi_gpio_2/s_axi_aclk",
              "cpu_wrapper_0_axi_periph/M03_ACLK",
              "cpu_wrapper_0_axi_periph/ACLK"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_uartlite_0/s_axi_aresetn",
              "cpu_wrapper_0_axi_periph/S00_ARESETN",
              "cpu_wrapper_0_axi_periph/M00_ARESETN",
              "cpu_wrapper_0_axi_periph/M01_ARESETN",
              "axi_gpio_0/s_axi_aresetn",
              "axi_gpio_1/s_axi_aresetn",
              "cpu_wrapper_0_axi_periph/M02_ARESETN",
              "axi_gpio_2/s_axi_aresetn",
              "cpu_wrapper_0_axi_periph/M03_ARESETN",
              "cpu_wrapper_0_axi_periph/ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "cpu_wrapper_0_m_axi": {
        "interface_ports": [
          "cpu_wrapper_0/m_axi",
          "peripheral_system/S00_AXI"
        ]
      },
      "peripheral_system_dip_switches_16bits": {
        "interface_ports": [
          "dip_switches_16bits",
          "peripheral_system/dip_switches_16bits"
        ]
      },
      "peripheral_system_led_16bits": {
        "interface_ports": [
          "led_16bits",
          "peripheral_system/led_16bits"
        ]
      },
      "peripheral_system_push_buttons_4bits": {
        "interface_ports": [
          "push_buttons_4bits",
          "peripheral_system/push_buttons_4bits"
        ]
      },
      "peripheral_system_seven_seg_led_an": {
        "interface_ports": [
          "seven_seg_led_an",
          "peripheral_system/seven_seg_led_an"
        ]
      },
      "peripheral_system_seven_seg_led_disp": {
        "interface_ports": [
          "seven_seg_led_disp",
          "peripheral_system/seven_seg_led_disp"
        ]
      },
      "peripheral_system_usb_uart": {
        "interface_ports": [
          "usb_uart",
          "peripheral_system/usb_uart"
        ]
      }
    },
    "nets": {
      "bram_inst_0_data_out_i": {
        "ports": [
          "bram_inst_0/data_out_i",
          "cpu_wrapper_0/data_in_inst"
        ]
      },
      "bram_inst_0_data_out_m": {
        "ports": [
          "bram_inst_0/data_out_m",
          "cpu_wrapper_0/data_in_data"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "peripheral_system/S00_ACLK",
          "cpu_wrapper_0/aclk",
          "bram_inst_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "cpu_wrapper_0_addr_data": {
        "ports": [
          "cpu_wrapper_0/addr_data",
          "bram_inst_0/addr_m"
        ]
      },
      "cpu_wrapper_0_addr_inst": {
        "ports": [
          "cpu_wrapper_0/addr_inst",
          "bram_inst_0/addr_i"
        ]
      },
      "cpu_wrapper_0_data_out_data": {
        "ports": [
          "cpu_wrapper_0/data_out_data",
          "bram_inst_0/data_in_m"
        ]
      },
      "cpu_wrapper_0_data_out_inst": {
        "ports": [
          "cpu_wrapper_0/data_out_inst",
          "bram_inst_0/data_in_i"
        ]
      },
      "cpu_wrapper_0_we_data": {
        "ports": [
          "cpu_wrapper_0/we_data",
          "bram_inst_0/we_m"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "rst_clk_wiz_0_100M/ext_reset_in",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/aux_reset_in"
        ]
      },
      "rst_clk_wiz_0_100M_interconnect_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/interconnect_aresetn",
          "cpu_wrapper_0/aresetn"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "peripheral_system/s_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "addressing": {
      "/cpu_wrapper_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/peripheral_system/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000F00",
                "range": "128"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/peripheral_system/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/peripheral_system/axi_gpio_2/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/peripheral_system/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}