=====
SETUP
25.607
12.321
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s43
2.379
2.750
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s54
3.605
4.122
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s60
5.301
5.856
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s113
7.026
7.397
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s69
7.814
8.331
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s29
9.092
9.647
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s13
10.287
10.804
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s8
11.201
11.771
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
11.772
12.321
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
12.321
=====
SETUP
25.891
12.037
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s43
2.379
2.750
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s54
3.605
4.122
u_interfaces_top/i2c_config_m0/n125_s16
5.284
5.737
u_interfaces_top/i2c_config_m0/n125_s11
5.988
6.441
u_interfaces_top/i2c_config_m0/n125_s9
7.562
7.933
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s9
9.167
9.722
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s9
10.895
11.465
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
11.467
12.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
12.037
=====
SETUP
25.981
11.947
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s34
2.379
2.832
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s91
3.870
4.323
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s55
5.080
5.635
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s119
6.798
7.315
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s80
8.364
8.735
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s35
9.131
9.584
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s15
10.148
10.601
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s10
10.848
11.397
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
11.398
11.947
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
11.947
=====
SETUP
26.297
11.631
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_0_s3
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s146
1.349
1.904
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s153
5.683
6.054
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s77
6.720
7.091
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s48
7.100
7.655
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s26
8.311
8.866
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s14
10.047
10.617
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s8
10.619
11.168
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
11.169
11.631
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
11.631
=====
SETUP
26.479
11.449
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s43
2.379
2.750
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s54
3.605
4.122
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s60
5.301
5.856
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s113
7.026
7.397
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s51
7.814
8.185
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s31
8.703
9.074
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s14
9.973
10.435
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s9
10.436
10.898
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
10.900
11.449
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
11.449
=====
SETUP
26.575
11.353
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s43
2.379
2.750
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s54
3.605
4.122
u_interfaces_top/i2c_config_m0/n125_s16
5.284
5.737
u_interfaces_top/i2c_config_m0/n125_s11
5.988
6.441
u_interfaces_top/i2c_config_m0/n125_s9
7.562
7.933
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s11
9.075
9.528
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s8
10.212
10.782
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
10.783
11.353
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
11.353
=====
SETUP
26.875
11.053
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr08/n11_s1
3.413
3.930
u_uart_sfr/u_sfr1F/io_ad_data_6_s23
4.878
5.249
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
5.950
6.321
u_uart_sfr/u_sfr1F/io_ad_data_4_s16
7.220
7.737
u_uart_sfr/u_sfr1F/io_ad_data_4_s6
8.134
8.704
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
8.876
9.431
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_4_s0
11.053
=====
SETUP
27.087
10.841
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_1_s22
6.060
6.577
u_uart_sfr/u_sfr1F/io_ad_data_1_s8
7.261
7.723
u_uart_sfr/u_sfr1F/io_ad_data_1_s3
7.724
8.241
u_uart_sfr/u_sfr1F/io_ad_data_1_s2
8.759
9.276
u_uart_sfr/u_sfr13/o_contain_1_s0
10.841
=====
SETUP
27.087
10.841
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_1_s22
6.060
6.577
u_uart_sfr/u_sfr1F/io_ad_data_1_s8
7.261
7.723
u_uart_sfr/u_sfr1F/io_ad_data_1_s3
7.724
8.241
u_uart_sfr/u_sfr1F/io_ad_data_1_s2
8.759
9.276
u_uart_sfr/u_sfr01/o_contain_1_s0
10.841
=====
SETUP
27.089
10.838
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.831
2.386
u_uart_sfr/u_sfr00/n10_s2
3.131
3.584
u_uart_sfr/u_sfr1F/io_ad_data_0_s28
4.420
4.975
u_uart_sfr/u_sfr1F/io_ad_data_5_s19
5.946
6.463
u_uart_sfr/u_sfr1F/io_ad_data_5_s9
7.389
7.842
u_uart_sfr/u_sfr1F/io_ad_data_5_s4
8.090
8.660
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
8.832
9.387
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_5_s0
10.838
=====
SETUP
27.108
10.820
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.831
2.386
u_uart_sfr/u_sfr00/n10_s2
3.131
3.584
u_uart_sfr/u_sfr1F/io_ad_data_0_s28
4.420
4.975
u_uart_sfr/u_sfr1F/io_ad_data_5_s19
5.946
6.463
u_uart_sfr/u_sfr1F/io_ad_data_5_s9
7.389
7.842
u_uart_sfr/u_sfr1F/io_ad_data_5_s4
8.090
8.660
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
8.832
9.387
u_uart_sfr/u_sfr17/o_contain_5_s0
10.820
=====
SETUP
27.135
10.793
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr08/n11_s1
3.413
3.930
u_uart_sfr/u_sfr1F/io_ad_data_6_s23
4.878
5.249
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
5.950
6.321
u_uart_sfr/u_sfr1F/io_ad_data_4_s16
7.220
7.737
u_uart_sfr/u_sfr1F/io_ad_data_4_s6
8.134
8.704
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
8.876
9.431
u_uart_sfr/u_sfr09/o_contain_4_s0
10.793
=====
SETUP
27.141
10.787
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr08/n11_s1
3.413
3.930
u_uart_sfr/u_sfr1F/io_ad_data_6_s23
4.878
5.249
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
5.950
6.321
u_uart_sfr/u_sfr1F/io_ad_data_4_s16
7.220
7.737
u_uart_sfr/u_sfr1F/io_ad_data_4_s6
8.134
8.704
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
8.876
9.431
u_uart_sfr/u_sfr07/o_contain_4_s0
10.787
=====
SETUP
27.155
10.773
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr08/n11_s1
3.413
3.930
u_uart_sfr/u_sfr1F/io_ad_data_6_s23
4.878
5.249
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
5.950
6.321
u_uart_sfr/u_sfr1F/io_ad_data_4_s16
7.220
7.737
u_uart_sfr/u_sfr1F/io_ad_data_4_s6
8.134
8.704
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
8.876
9.431
u_uart_sfr/u_sfr08/o_contain_4_s0
10.773
=====
SETUP
27.178
10.750
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
5.955
6.510
u_uart_sfr/u_sfr1F/io_ad_data_2_s9
7.028
7.399
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
7.569
8.086
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
8.937
9.390
u_uart_sfr/u_sfr03/o_contain_2_s0
10.750
=====
SETUP
27.183
10.745
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
5.955
6.510
u_uart_sfr/u_sfr1F/io_ad_data_2_s9
7.028
7.399
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
7.569
8.086
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
8.937
9.390
u_uart_sfr/u_sfr1E/o_contain_2_s0
10.745
=====
SETUP
27.183
10.745
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
5.955
6.510
u_uart_sfr/u_sfr1F/io_ad_data_2_s9
7.028
7.399
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
7.569
8.086
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
8.937
9.390
u_uart_sfr/u_sfr12/o_contain_2_s0
10.745
=====
SETUP
27.199
10.729
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.831
2.386
u_uart_sfr/u_sfr00/n10_s2
3.131
3.584
u_uart_sfr/u_sfr1F/io_ad_data_0_s28
4.420
4.975
u_uart_sfr/u_sfr1F/io_ad_data_5_s19
5.946
6.463
u_uart_sfr/u_sfr1F/io_ad_data_5_s9
7.389
7.842
u_uart_sfr/u_sfr1F/io_ad_data_5_s4
8.090
8.660
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
8.832
9.387
u_uart_sfr/u_sfr03/o_contain_5_s0
10.729
=====
SETUP
27.210
10.717
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.831
2.386
u_uart_sfr/u_sfr00/n10_s2
3.131
3.584
u_uart_sfr/u_sfr1F/io_ad_data_0_s28
4.420
4.975
u_uart_sfr/u_sfr1F/io_ad_data_5_s19
5.946
6.463
u_uart_sfr/u_sfr1F/io_ad_data_5_s9
7.389
7.842
u_uart_sfr/u_sfr1F/io_ad_data_5_s4
8.090
8.660
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
8.832
9.387
u_uart_sfr/u_sfr13/o_contain_5_s0
10.717
=====
SETUP
27.248
10.680
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_1_s22
6.060
6.577
u_uart_sfr/u_sfr1F/io_ad_data_1_s8
7.261
7.723
u_uart_sfr/u_sfr1F/io_ad_data_1_s3
7.724
8.241
u_uart_sfr/u_sfr1F/io_ad_data_1_s2
8.759
9.276
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_1_s0
10.680
=====
SETUP
27.249
10.679
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.831
2.386
u_uart_sfr/u_sfr00/n10_s2
3.131
3.584
u_uart_sfr/u_sfr1F/io_ad_data_0_s28
4.420
4.975
u_uart_sfr/u_sfr1F/io_ad_data_5_s19
5.946
6.463
u_uart_sfr/u_sfr1F/io_ad_data_5_s9
7.389
7.842
u_uart_sfr/u_sfr1F/io_ad_data_5_s4
8.090
8.660
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
8.832
9.387
u_uart_sfr/u_sfr09/o_contain_5_s0
10.679
=====
SETUP
27.252
10.676
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.831
2.386
u_uart_sfr/u_sfr00/n10_s2
3.131
3.584
u_uart_sfr/u_sfr1F/io_ad_data_0_s28
4.420
4.975
u_uart_sfr/u_sfr1F/io_ad_data_5_s19
5.946
6.463
u_uart_sfr/u_sfr1F/io_ad_data_5_s9
7.389
7.842
u_uart_sfr/u_sfr1F/io_ad_data_5_s4
8.090
8.660
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
8.832
9.387
u_uart_sfr/u_sfr16/o_contain_5_s0
10.676
=====
SETUP
27.252
10.676
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.831
2.386
u_uart_sfr/u_sfr00/n10_s2
3.131
3.584
u_uart_sfr/u_sfr1F/io_ad_data_0_s28
4.420
4.975
u_uart_sfr/u_sfr1F/io_ad_data_5_s19
5.946
6.463
u_uart_sfr/u_sfr1F/io_ad_data_5_s9
7.389
7.842
u_uart_sfr/u_sfr1F/io_ad_data_5_s4
8.090
8.660
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
8.832
9.387
u_uart_sfr/u_sfr06/o_contain_5_s0
10.676
=====
SETUP
27.266
10.662
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
5.955
6.510
u_uart_sfr/u_sfr1F/io_ad_data_2_s9
7.028
7.399
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
7.569
8.086
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
8.937
9.390
u_uart_sfr/u_sfr18/o_contain_2_s0
10.662
=====
SETUP
27.271
10.657
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.410
1.927
u_uart_sfr/u_sfr00/n10_s4
2.175
2.730
u_uart_sfr/u_sfr00/n10_s1
3.506
3.959
u_uart_sfr/u_sfr1F/io_ad_data_6_s33
4.694
5.249
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
5.955
6.510
u_uart_sfr/u_sfr1F/io_ad_data_2_s9
7.028
7.399
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
7.569
8.086
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
8.937
9.390
u_uart_sfr/u_sfr02/o_contain_2_s0
10.657
=====
HOLD
0.319
1.190
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1
1.190
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_2_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n139_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n93_s3
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n92_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n91_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_8_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n74_s3
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n67_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_7_s3
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n538_s4
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_7_s3
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n744_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_10_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n742_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_10_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n740_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n586_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_8_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n537_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_8_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_11_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n486_s4
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_11_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_17_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n480_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_17_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
1.296
