
AdhocDeck_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000263c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080028d4  080028d4  000038d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080028e4  080028e4  000038e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080028e8  080028e8  000038e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  080028ec  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000003c  24000010  080028fc  00004010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400004c  080028fc  0000404c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00009293  00000000  00000000  0000403e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000019e8  00000000  00000000  0000d2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000007e0  00000000  00000000  0000ecc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000005d0  00000000  00000000  0000f4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00034f94  00000000  00000000  0000fa70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00009fa7  00000000  00000000  00044a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014f3a5  00000000  00000000  0004e9ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0019dd50  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001e5c  00000000  00000000  0019dd94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000074  00000000  00000000  0019fbf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080028bc 	.word	0x080028bc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080028bc 	.word	0x080028bc

080002d8 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b088      	sub	sp, #32
 80002dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002de:	f107 030c 	add.w	r3, r7, #12
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]
 80002ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000364 <MX_GPIO_Init+0x8c>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000364 <MX_GPIO_Init+0x8c>)
 80002f6:	f043 0301 	orr.w	r3, r3, #1
 80002fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002fe:	4b19      	ldr	r3, [pc, #100]	@ (8000364 <MX_GPIO_Init+0x8c>)
 8000300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000304:	f003 0301 	and.w	r3, r3, #1
 8000308:	60bb      	str	r3, [r7, #8]
 800030a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800030c:	4b15      	ldr	r3, [pc, #84]	@ (8000364 <MX_GPIO_Init+0x8c>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	4a14      	ldr	r2, [pc, #80]	@ (8000364 <MX_GPIO_Init+0x8c>)
 8000314:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800031c:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <MX_GPIO_Init+0x8c>)
 800031e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800032a:	2200      	movs	r2, #0
 800032c:	2102      	movs	r1, #2
 800032e:	480e      	ldr	r0, [pc, #56]	@ (8000368 <MX_GPIO_Init+0x90>)
 8000330:	f001 fa92 	bl	8001858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000334:	2302      	movs	r3, #2
 8000336:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000338:	2301      	movs	r3, #1
 800033a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033c:	2300      	movs	r3, #0
 800033e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000340:	2300      	movs	r3, #0
 8000342:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000344:	f107 030c 	add.w	r3, r7, #12
 8000348:	4619      	mov	r1, r3
 800034a:	4807      	ldr	r0, [pc, #28]	@ (8000368 <MX_GPIO_Init+0x90>)
 800034c:	f001 f8d4 	bl	80014f8 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000350:	2100      	movs	r1, #0
 8000352:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8000356:	f000 fc5b 	bl	8000c10 <HAL_SYSCFG_AnalogSwitchConfig>

}
 800035a:	bf00      	nop
 800035c:	3720      	adds	r7, #32
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	58024400 	.word	0x58024400
 8000368:	58020000 	.word	0x58020000

0800036c <get_update_state>:
}

/**
  * @brief 获取更新状态
  */
static UpdateState get_update_state(void) {
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
    VersionInfo info;
    if (read_version_info(&info) == HAL_OK) {
 8000372:	463b      	mov	r3, r7
 8000374:	4618      	mov	r0, r3
 8000376:	f000 f80f 	bl	8000398 <read_version_info>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d105      	bne.n	800038c <get_update_state+0x20>
        return (UpdateState)(info.update_state & 0x03); // 读取失败时默认跳过
 8000380:	68bb      	ldr	r3, [r7, #8]
 8000382:	b2db      	uxtb	r3, r3
 8000384:	f003 0303 	and.w	r3, r3, #3
 8000388:	b2db      	uxtb	r3, r3
 800038a:	e000      	b.n	800038e <get_update_state+0x22>
    }
    return STATE_SKIP;
 800038c:	2303      	movs	r3, #3
}
 800038e:	4618      	mov	r0, r3
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
	...

08000398 <read_version_info>:

/**
  * @brief 读取版本号和状态信息
  */
static HAL_StatusTypeDef read_version_info(VersionInfo *info) {
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
    if (info == NULL) return HAL_ERROR;
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d101      	bne.n	80003aa <read_version_info+0x12>
 80003a6:	2301      	movs	r3, #1
 80003a8:	e005      	b.n	80003b6 <read_version_info+0x1e>
    memcpy(info, (void*)VERSION_ADDR, sizeof(VersionInfo));
 80003aa:	2210      	movs	r2, #16
 80003ac:	4904      	ldr	r1, [pc, #16]	@ (80003c0 <read_version_info+0x28>)
 80003ae:	6878      	ldr	r0, [r7, #4]
 80003b0:	f002 fa76 	bl	80028a0 <memcpy>
    return HAL_OK;
 80003b4:	2300      	movs	r3, #0
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	0801fff0 	.word	0x0801fff0

080003c4 <update_version_info>:

/**
  * @brief 更新版本号和状态信息（需修改，需要添加“修改后状态”的形参）
  */
static HAL_StatusTypeDef update_version_info(VersionInfo *info) {
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b090      	sub	sp, #64	@ 0x40
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
    if (info == NULL) return HAL_ERROR;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d101      	bne.n	80003d6 <update_version_info+0x12>
 80003d2:	2301      	movs	r3, #1
 80003d4:	e04f      	b.n	8000476 <update_version_info+0xb2>

    // 确保状态只使用低2位
    info->update_state &= 0x03;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	f003 0203 	and.w	r2, r3, #3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	609a      	str	r2, [r3, #8]

    // 解锁Flash
    if (HAL_FLASH_Unlock() != HAL_OK) return HAL_ERROR;
 80003e2:	f000 fe19 	bl	8001018 <HAL_FLASH_Unlock>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <update_version_info+0x2c>
 80003ec:	2301      	movs	r3, #1
 80003ee:	e042      	b.n	8000476 <update_version_info+0xb2>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK1);
 80003f0:	4b23      	ldr	r3, [pc, #140]	@ (8000480 <update_version_info+0xbc>)
 80003f2:	4a24      	ldr	r2, [pc, #144]	@ (8000484 <update_version_info+0xc0>)
 80003f4:	615a      	str	r2, [r3, #20]

    // 擦除版本号所在扇区（扇区0）
    FLASH_EraseInitTypeDef erase_init = {0};
 80003f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	605a      	str	r2, [r3, #4]
 8000400:	609a      	str	r2, [r3, #8]
 8000402:	60da      	str	r2, [r3, #12]
 8000404:	611a      	str	r2, [r3, #16]
    erase_init.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000406:	2300      	movs	r3, #0
 8000408:	62fb      	str	r3, [r7, #44]	@ 0x2c
    erase_init.Banks = FLASH_BANK_1;
 800040a:	2301      	movs	r3, #1
 800040c:	633b      	str	r3, [r7, #48]	@ 0x30
    erase_init.Sector = 0;  // 扇区0
 800040e:	2300      	movs	r3, #0
 8000410:	637b      	str	r3, [r7, #52]	@ 0x34
    erase_init.NbSectors = 1;
 8000412:	2301      	movs	r3, #1
 8000414:	63bb      	str	r3, [r7, #56]	@ 0x38

    uint32_t sector_error = 0;
 8000416:	2300      	movs	r3, #0
 8000418:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_FLASHEx_Erase(&erase_init, &sector_error) != HAL_OK) {
 800041a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800041e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000422:	4611      	mov	r1, r2
 8000424:	4618      	mov	r0, r3
 8000426:	f000 fef5 	bl	8001214 <HAL_FLASHEx_Erase>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d003      	beq.n	8000438 <update_version_info+0x74>
        HAL_FLASH_Lock();
 8000430:	f000 fe2c 	bl	800108c <HAL_FLASH_Lock>
        return HAL_ERROR;
 8000434:	2301      	movs	r3, #1
 8000436:	e01e      	b.n	8000476 <update_version_info+0xb2>
    }

    // 写入版本号（按256位字写入，H7需要对齐到32字节）
    // 将VersionInfo转换为256位对齐的数据
    uint64_t temp_data[4] = {0}; // 4*8=32字节
 8000438:	f107 0308 	add.w	r3, r7, #8
 800043c:	2220      	movs	r2, #32
 800043e:	2100      	movs	r1, #0
 8000440:	4618      	mov	r0, r3
 8000442:	f002 fa01 	bl	8002848 <memset>
    memcpy(temp_data, info, sizeof(VersionInfo));
 8000446:	f107 0308 	add.w	r3, r7, #8
 800044a:	2210      	movs	r2, #16
 800044c:	6879      	ldr	r1, [r7, #4]
 800044e:	4618      	mov	r0, r3
 8000450:	f002 fa26 	bl	80028a0 <memcpy>

    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, VERSION_ADDR, (uint32_t)temp_data) != HAL_OK) {
 8000454:	f107 0308 	add.w	r3, r7, #8
 8000458:	461a      	mov	r2, r3
 800045a:	490b      	ldr	r1, [pc, #44]	@ (8000488 <update_version_info+0xc4>)
 800045c:	2001      	movs	r0, #1
 800045e:	f000 fd49 	bl	8000ef4 <HAL_FLASH_Program>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d003      	beq.n	8000470 <update_version_info+0xac>
        HAL_FLASH_Lock();
 8000468:	f000 fe10 	bl	800108c <HAL_FLASH_Lock>
        return HAL_ERROR;
 800046c:	2301      	movs	r3, #1
 800046e:	e002      	b.n	8000476 <update_version_info+0xb2>
    }

    HAL_FLASH_Lock();
 8000470:	f000 fe0c 	bl	800108c <HAL_FLASH_Lock>
    return HAL_OK;
 8000474:	2300      	movs	r3, #0
}
 8000476:	4618      	mov	r0, r3
 8000478:	3740      	adds	r7, #64	@ 0x40
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	52002000 	.word	0x52002000
 8000484:	17ee0000 	.word	0x17ee0000
 8000488:	0801fff0 	.word	0x0801fff0

0800048c <copy_download_to_app>:

/**
  * @brief 从下载区复制到APP区
  */
static HAL_StatusTypeDef copy_download_to_app(void) {
 800048c:	b590      	push	{r4, r7, lr}
 800048e:	b09b      	sub	sp, #108	@ 0x6c
 8000490:	af00      	add	r7, sp, #0
    // 读取下载区头部信息
    DownloadHeader header;
    memcpy(&header, (void*)DOWNLOAD_ADDR, sizeof(DownloadHeader));
 8000492:	4b41      	ldr	r3, [pc, #260]	@ (8000598 <copy_download_to_app+0x10c>)
 8000494:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000498:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800049a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // 验证数据长度
    if (header.data_size == 0 || header.data_size > MAX_APP_SIZE) {
 800049e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d003      	beq.n	80004ac <copy_download_to_app+0x20>
 80004a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80004a6:	f5b3 1ff0 	cmp.w	r3, #1966080	@ 0x1e0000
 80004aa:	d901      	bls.n	80004b0 <copy_download_to_app+0x24>
        return HAL_ERROR;
 80004ac:	2301      	movs	r3, #1
 80004ae:	e06f      	b.n	8000590 <copy_download_to_app+0x104>
    }

    // 计算有效数据起始地址
    uint32_t data_start_addr = DOWNLOAD_ADDR + sizeof(DownloadHeader);
 80004b0:	4b3a      	ldr	r3, [pc, #232]	@ (800059c <copy_download_to_app+0x110>)
 80004b2:	663b      	str	r3, [r7, #96]	@ 0x60

    // 解锁Flash
    if (HAL_FLASH_Unlock() != HAL_OK) return HAL_ERROR;
 80004b4:	f000 fdb0 	bl	8001018 <HAL_FLASH_Unlock>
 80004b8:	4603      	mov	r3, r0
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <copy_download_to_app+0x36>
 80004be:	2301      	movs	r3, #1
 80004c0:	e066      	b.n	8000590 <copy_download_to_app+0x104>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK1);
 80004c2:	4b37      	ldr	r3, [pc, #220]	@ (80005a0 <copy_download_to_app+0x114>)
 80004c4:	4a37      	ldr	r2, [pc, #220]	@ (80005a4 <copy_download_to_app+0x118>)
 80004c6:	615a      	str	r2, [r3, #20]

    // 计算需要擦除的扇区数
    uint32_t app_sector_start = (APP_ADDR - FLASH_BASE) / FLASH_SECTOR_SIZE;
 80004c8:	2301      	movs	r3, #1
 80004ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t data_size_aligned = (header.data_size + FLASH_SECTOR_SIZE - 1) & ~(FLASH_SECTOR_SIZE - 1);
 80004cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80004ce:	4a36      	ldr	r2, [pc, #216]	@ (80005a8 <copy_download_to_app+0x11c>)
 80004d0:	441a      	add	r2, r3
 80004d2:	4b36      	ldr	r3, [pc, #216]	@ (80005ac <copy_download_to_app+0x120>)
 80004d4:	4013      	ands	r3, r2
 80004d6:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint32_t sectors_needed = data_size_aligned / FLASH_SECTOR_SIZE;
 80004d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80004da:	0c5b      	lsrs	r3, r3, #17
 80004dc:	657b      	str	r3, [r7, #84]	@ 0x54

    // 擦除APP区域
    FLASH_EraseInitTypeDef erase_init = {0};
 80004de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]
 80004ec:	611a      	str	r2, [r3, #16]
    erase_init.TypeErase = FLASH_TYPEERASE_SECTORS;
 80004ee:	2300      	movs	r3, #0
 80004f0:	627b      	str	r3, [r7, #36]	@ 0x24
    erase_init.Banks = FLASH_BANK_1;
 80004f2:	2301      	movs	r3, #1
 80004f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    erase_init.Sector = app_sector_start;
 80004f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80004f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    erase_init.NbSectors = sectors_needed;
 80004fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80004fc:	633b      	str	r3, [r7, #48]	@ 0x30

    uint32_t sector_error = 0;
 80004fe:	2300      	movs	r3, #0
 8000500:	623b      	str	r3, [r7, #32]
    if (HAL_FLASHEx_Erase(&erase_init, &sector_error) != HAL_OK) {
 8000502:	f107 0220 	add.w	r2, r7, #32
 8000506:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800050a:	4611      	mov	r1, r2
 800050c:	4618      	mov	r0, r3
 800050e:	f000 fe81 	bl	8001214 <HAL_FLASHEx_Erase>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d003      	beq.n	8000520 <copy_download_to_app+0x94>
        HAL_FLASH_Lock();
 8000518:	f000 fdb8 	bl	800108c <HAL_FLASH_Lock>
        return HAL_ERROR;
 800051c:	2301      	movs	r3, #1
 800051e:	e037      	b.n	8000590 <copy_download_to_app+0x104>
    }

    // 逐32字节（256位）复制
    uint32_t flashword_size = 32; // H7的FLASHWORD是256位=32字节
 8000520:	2320      	movs	r3, #32
 8000522:	653b      	str	r3, [r7, #80]	@ 0x50
    for (uint32_t offset = 0; offset < header.data_size; offset += flashword_size) {
 8000524:	2300      	movs	r3, #0
 8000526:	667b      	str	r3, [r7, #100]	@ 0x64
 8000528:	e02b      	b.n	8000582 <copy_download_to_app+0xf6>
        uint32_t remaining = header.data_size - offset;
 800052a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800052c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800052e:	1ad3      	subs	r3, r2, r3
 8000530:	64fb      	str	r3, [r7, #76]	@ 0x4c
        uint32_t copy_size = (remaining >= flashword_size) ? flashword_size : remaining;
 8000532:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000534:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000536:	4293      	cmp	r3, r2
 8000538:	bf28      	it	cs
 800053a:	4613      	movcs	r3, r2
 800053c:	64bb      	str	r3, [r7, #72]	@ 0x48

        // 准备数据（需要32字节对齐）
        uint8_t temp_buffer[32] = {0};
 800053e:	463b      	mov	r3, r7
 8000540:	2220      	movs	r2, #32
 8000542:	2100      	movs	r1, #0
 8000544:	4618      	mov	r0, r3
 8000546:	f002 f97f 	bl	8002848 <memset>
        memcpy(temp_buffer, (void*)(data_start_addr + offset), copy_size);
 800054a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800054c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800054e:	4413      	add	r3, r2
 8000550:	4619      	mov	r1, r3
 8000552:	463b      	mov	r3, r7
 8000554:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000556:	4618      	mov	r0, r3
 8000558:	f002 f9a2 	bl	80028a0 <memcpy>

        // 编程FLASHWORD
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD,
 800055c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800055e:	4b14      	ldr	r3, [pc, #80]	@ (80005b0 <copy_download_to_app+0x124>)
 8000560:	4413      	add	r3, r2
 8000562:	463a      	mov	r2, r7
 8000564:	4619      	mov	r1, r3
 8000566:	2001      	movs	r0, #1
 8000568:	f000 fcc4 	bl	8000ef4 <HAL_FLASH_Program>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d003      	beq.n	800057a <copy_download_to_app+0xee>
                             APP_ADDR + offset,
                             (uint32_t)temp_buffer) != HAL_OK) {
            HAL_FLASH_Lock();
 8000572:	f000 fd8b 	bl	800108c <HAL_FLASH_Lock>
            return HAL_ERROR;
 8000576:	2301      	movs	r3, #1
 8000578:	e00a      	b.n	8000590 <copy_download_to_app+0x104>
    for (uint32_t offset = 0; offset < header.data_size; offset += flashword_size) {
 800057a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800057c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800057e:	4413      	add	r3, r2
 8000580:	667b      	str	r3, [r7, #100]	@ 0x64
 8000582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000584:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000586:	429a      	cmp	r2, r3
 8000588:	d3cf      	bcc.n	800052a <copy_download_to_app+0x9e>
    // if (calc_crc != header.crc32) {
    //     HAL_FLASH_Lock();
    //     return HAL_ERROR;
    // }

    HAL_FLASH_Lock();
 800058a:	f000 fd7f 	bl	800108c <HAL_FLASH_Lock>
    return HAL_OK;
 800058e:	2300      	movs	r3, #0
}
 8000590:	4618      	mov	r0, r3
 8000592:	376c      	adds	r7, #108	@ 0x6c
 8000594:	46bd      	mov	sp, r7
 8000596:	bd90      	pop	{r4, r7, pc}
 8000598:	081e0000 	.word	0x081e0000
 800059c:	081e0010 	.word	0x081e0010
 80005a0:	52002000 	.word	0x52002000
 80005a4:	17ee0000 	.word	0x17ee0000
 80005a8:	0001ffff 	.word	0x0001ffff
 80005ac:	fffe0000 	.word	0xfffe0000
 80005b0:	08020000 	.word	0x08020000

080005b4 <JumpToApp>:

/**
  * @brief 跳转到APP区
  */
static void JumpToApp(void) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ba:	b672      	cpsid	i
}
 80005bc:	bf00      	nop
    pFunction JumpToApplication;

    __disable_irq(); // 关中断

    // 读取APP复位入口地址
    uint32_t appResetHandlerAddr = *(__IO uint32_t*)(APP_ADDR + 4);
 80005be:	4b0b      	ldr	r3, [pc, #44]	@ (80005ec <JumpToApp+0x38>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	60fb      	str	r3, [r7, #12]
    JumpToApplication = (pFunction)appResetHandlerAddr;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	60bb      	str	r3, [r7, #8]

    // 设置APP栈顶 + 重定向向量表
    __set_MSP(*(__IO uint32_t*)APP_ADDR);
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <JumpToApp+0x3c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	f383 8808 	msr	MSP, r3
}
 80005d4:	bf00      	nop
    SCB->VTOR = APP_ADDR;
 80005d6:	4b07      	ldr	r3, [pc, #28]	@ (80005f4 <JumpToApp+0x40>)
 80005d8:	4a05      	ldr	r2, [pc, #20]	@ (80005f0 <JumpToApp+0x3c>)
 80005da:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80005dc:	b662      	cpsie	i
}
 80005de:	bf00      	nop

    // 重新使能中断（APP会重新初始化中断）
    __enable_irq();

    JumpToApplication();
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	4798      	blx	r3
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	08020004 	.word	0x08020004
 80005f0:	08020000 	.word	0x08020000
 80005f4:	e000ed00 	.word	0xe000ed00

080005f8 <main>:
/**
  * @brief The application entry point.
  * @retval int
  */
int main(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b086      	sub	sp, #24
 80005fc:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */

    /* USER CODE END 1 */

    MPU_Config();
 80005fe:	f000 f8e5 	bl	80007cc <MPU_Config>

    HAL_Init();
 8000602:	f000 fa43 	bl	8000a8c <HAL_Init>

    SystemClock_Config();
 8000606:	f000 f869 	bl	80006dc <SystemClock_Config>

    MX_GPIO_Init();  // ⚠️ 必须初始化PA1为输出！
 800060a:	f7ff fe65 	bl	80002d8 <MX_GPIO_Init>

    /* USER CODE BEGIN 2 */
    // Bootloader启动指示：快闪3秒
    for (volatile uint32_t i = 0; i < 15; i++) {
 800060e:	2300      	movs	r3, #0
 8000610:	603b      	str	r3, [r7, #0]
 8000612:	e009      	b.n	8000628 <main+0x30>
        HAL_GPIO_TogglePin(BLINK_GPIO_PORT, BLINK_GPIO_PIN);
 8000614:	2102      	movs	r1, #2
 8000616:	4830      	ldr	r0, [pc, #192]	@ (80006d8 <main+0xe0>)
 8000618:	f001 f937 	bl	800188a <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 800061c:	20c8      	movs	r0, #200	@ 0xc8
 800061e:	f000 fac7 	bl	8000bb0 <HAL_Delay>
    for (volatile uint32_t i = 0; i < 15; i++) {
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	3301      	adds	r3, #1
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	2b0e      	cmp	r3, #14
 800062c:	d9f2      	bls.n	8000614 <main+0x1c>
    }
    HAL_GPIO_WritePin(BLINK_GPIO_PORT, BLINK_GPIO_PIN, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2102      	movs	r1, #2
 8000632:	4829      	ldr	r0, [pc, #164]	@ (80006d8 <main+0xe0>)
 8000634:	f001 f910 	bl	8001858 <HAL_GPIO_WritePin>

    // 读取版本信息和状态
    VersionInfo ver_info;
    HAL_StatusTypeDef ret = read_version_info(&ver_info);
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff feac 	bl	8000398 <read_version_info>
 8000640:	4603      	mov	r3, r0
 8000642:	75fb      	strb	r3, [r7, #23]

    // 获取当前更新状态
    UpdateState current_state = get_update_state();
 8000644:	f7ff fe92 	bl	800036c <get_update_state>
 8000648:	4603      	mov	r3, r0
 800064a:	75bb      	strb	r3, [r7, #22]

    // 根据状态执行不同操作
    switch (current_state) {
 800064c:	7dbb      	ldrb	r3, [r7, #22]
 800064e:	2b02      	cmp	r3, #2
 8000650:	d006      	beq.n	8000660 <main+0x68>
 8000652:	2b02      	cmp	r3, #2
 8000654:	dc23      	bgt.n	800069e <main+0xa6>
 8000656:	2b00      	cmp	r3, #0
 8000658:	d023      	beq.n	80006a2 <main+0xaa>
 800065a:	2b01      	cmp	r3, #1
 800065c:	d023      	beq.n	80006a6 <main+0xae>
            break;

        case STATE_SKIP:
        default:
            // 跳过状态：直接跳转到APP
            break;
 800065e:	e01e      	b.n	800069e <main+0xa6>
            if (ret == HAL_OK && ver_info.download_version != ver_info.app_version) {
 8000660:	7dfb      	ldrb	r3, [r7, #23]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d121      	bne.n	80006aa <main+0xb2>
 8000666:	68ba      	ldr	r2, [r7, #8]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	429a      	cmp	r2, r3
 800066c:	d01d      	beq.n	80006aa <main+0xb2>
                HAL_GPIO_WritePin(BLINK_GPIO_PORT, BLINK_GPIO_PIN, GPIO_PIN_SET); // 点亮LED表示升级中
 800066e:	2201      	movs	r2, #1
 8000670:	2102      	movs	r1, #2
 8000672:	4819      	ldr	r0, [pc, #100]	@ (80006d8 <main+0xe0>)
 8000674:	f001 f8f0 	bl	8001858 <HAL_GPIO_WritePin>
                if (copy_download_to_app() == HAL_OK) {
 8000678:	f7ff ff08 	bl	800048c <copy_download_to_app>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d107      	bne.n	8000692 <main+0x9a>
                    ver_info.app_version = ver_info.download_version;
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	607b      	str	r3, [r7, #4]
                    ver_info.update_state = STATE_SKIP;
 8000686:	2303      	movs	r3, #3
 8000688:	60fb      	str	r3, [r7, #12]
                    update_version_info(&ver_info);
 800068a:	1d3b      	adds	r3, r7, #4
 800068c:	4618      	mov	r0, r3
 800068e:	f7ff fe99 	bl	80003c4 <update_version_info>
                HAL_GPIO_WritePin(BLINK_GPIO_PORT, BLINK_GPIO_PIN, GPIO_PIN_RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	2102      	movs	r1, #2
 8000696:	4810      	ldr	r0, [pc, #64]	@ (80006d8 <main+0xe0>)
 8000698:	f001 f8de 	bl	8001858 <HAL_GPIO_WritePin>
            break;
 800069c:	e005      	b.n	80006aa <main+0xb2>
            break;
 800069e:	bf00      	nop
 80006a0:	e004      	b.n	80006ac <main+0xb4>
            break;
 80006a2:	bf00      	nop
 80006a4:	e002      	b.n	80006ac <main+0xb4>
            break;
 80006a6:	bf00      	nop
 80006a8:	e000      	b.n	80006ac <main+0xb4>
            break;
 80006aa:	bf00      	nop
    }

    // 跳转到APP
    JumpToApp();
 80006ac:	f7ff ff82 	bl	80005b4 <JumpToApp>
    /* USER CODE END 2 */

    while (1) {
        // 正常情况下不会执行到这里
        // 如果跳转失败，这里会闪烁LED
        HAL_GPIO_WritePin(BLINK_GPIO_PORT, BLINK_GPIO_PIN, GPIO_PIN_SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	2102      	movs	r1, #2
 80006b4:	4808      	ldr	r0, [pc, #32]	@ (80006d8 <main+0xe0>)
 80006b6:	f001 f8cf 	bl	8001858 <HAL_GPIO_WritePin>
        HAL_Delay(500);
 80006ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006be:	f000 fa77 	bl	8000bb0 <HAL_Delay>
        HAL_GPIO_WritePin(BLINK_GPIO_PORT, BLINK_GPIO_PIN, GPIO_PIN_RESET);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2102      	movs	r1, #2
 80006c6:	4804      	ldr	r0, [pc, #16]	@ (80006d8 <main+0xe0>)
 80006c8:	f001 f8c6 	bl	8001858 <HAL_GPIO_WritePin>
        HAL_Delay(500);
 80006cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006d0:	f000 fa6e 	bl	8000bb0 <HAL_Delay>
        HAL_GPIO_WritePin(BLINK_GPIO_PORT, BLINK_GPIO_PIN, GPIO_PIN_SET);
 80006d4:	bf00      	nop
 80006d6:	e7eb      	b.n	80006b0 <main+0xb8>
 80006d8:	58020000 	.word	0x58020000

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b09c      	sub	sp, #112	@ 0x70
 80006e0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e6:	224c      	movs	r2, #76	@ 0x4c
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f002 f8ac 	bl	8002848 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2220      	movs	r2, #32
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f002 f8a6 	bl	8002848 <memset>

    HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006fc:	2002      	movs	r0, #2
 80006fe:	f001 f8df 	bl	80018c0 <HAL_PWREx_ConfigSupply>

    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000702:	2300      	movs	r3, #0
 8000704:	603b      	str	r3, [r7, #0]
 8000706:	4b2f      	ldr	r3, [pc, #188]	@ (80007c4 <SystemClock_Config+0xe8>)
 8000708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800070a:	4a2e      	ldr	r2, [pc, #184]	@ (80007c4 <SystemClock_Config+0xe8>)
 800070c:	f023 0301 	bic.w	r3, r3, #1
 8000710:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000712:	4b2c      	ldr	r3, [pc, #176]	@ (80007c4 <SystemClock_Config+0xe8>)
 8000714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	603b      	str	r3, [r7, #0]
 800071c:	4b2a      	ldr	r3, [pc, #168]	@ (80007c8 <SystemClock_Config+0xec>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000724:	4a28      	ldr	r2, [pc, #160]	@ (80007c8 <SystemClock_Config+0xec>)
 8000726:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800072a:	6193      	str	r3, [r2, #24]
 800072c:	4b26      	ldr	r3, [pc, #152]	@ (80007c8 <SystemClock_Config+0xec>)
 800072e:	699b      	ldr	r3, [r3, #24]
 8000730:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000734:	603b      	str	r3, [r7, #0]
 8000736:	683b      	ldr	r3, [r7, #0]
    while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000738:	bf00      	nop
 800073a:	4b23      	ldr	r3, [pc, #140]	@ (80007c8 <SystemClock_Config+0xec>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000746:	d1f8      	bne.n	800073a <SystemClock_Config+0x5e>

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000748:	2301      	movs	r3, #1
 800074a:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800074c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000750:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000752:	2302      	movs	r3, #2
 8000754:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000756:	2302      	movs	r3, #2
 8000758:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLM = 1;
 800075a:	2301      	movs	r3, #1
 800075c:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLN = 20;
 800075e:	2314      	movs	r3, #20
 8000760:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLP = 2;
 8000762:	2302      	movs	r3, #2
 8000764:	65bb      	str	r3, [r7, #88]	@ 0x58
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8000766:	2302      	movs	r3, #2
 8000768:	65fb      	str	r3, [r7, #92]	@ 0x5c
    RCC_OscInitStruct.PLL.PLLR = 2;
 800076a:	2302      	movs	r3, #2
 800076c:	663b      	str	r3, [r7, #96]	@ 0x60
    RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800076e:	2308      	movs	r3, #8
 8000770:	667b      	str	r3, [r7, #100]	@ 0x64
    RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000772:	2302      	movs	r3, #2
 8000774:	66bb      	str	r3, [r7, #104]	@ 0x68
    RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800077a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800077e:	4618      	mov	r0, r3
 8000780:	f001 f8d8 	bl	8001934 <HAL_RCC_OscConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0xb2>
        Error_Handler();
 800078a:	f000 f84b 	bl	8000824 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 800078e:	231b      	movs	r3, #27
 8000790:	607b      	str	r3, [r7, #4]
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000792:	2303      	movs	r3, #3
 8000794:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	2101      	movs	r1, #1
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 fd1c 	bl	80021e8 <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0xde>
        Error_Handler();
 80007b6:	f000 f835 	bl	8000824 <Error_Handler>
    }
}
 80007ba:	bf00      	nop
 80007bc:	3770      	adds	r7, #112	@ 0x70
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	58000400 	.word	0x58000400
 80007c8:	58024800 	.word	0x58024800

080007cc <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */
void MPU_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
    MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80007d2:	463b      	mov	r3, r7
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]

    HAL_MPU_Disable();
 80007de:	f000 fb11 	bl	8000e04 <HAL_MPU_Disable>

    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80007e2:	2301      	movs	r3, #1
 80007e4:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.BaseAddress = 0x0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80007ee:	231f      	movs	r3, #31
 80007f0:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.SubRegionDisable = 0x87;
 80007f2:	2387      	movs	r3, #135	@ 0x87
 80007f4:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80007fa:	2300      	movs	r3, #0
 80007fc:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80007fe:	2301      	movs	r3, #1
 8000800:	733b      	strb	r3, [r7, #12]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000802:	2301      	movs	r3, #1
 8000804:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000806:	2300      	movs	r3, #0
 8000808:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800080a:	2300      	movs	r3, #0
 800080c:	73fb      	strb	r3, [r7, #15]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800080e:	463b      	mov	r3, r7
 8000810:	4618      	mov	r0, r3
 8000812:	f000 fb2f 	bl	8000e74 <HAL_MPU_ConfigRegion>

    HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000816:	2004      	movs	r0, #4
 8000818:	f000 fb0c 	bl	8000e34 <HAL_MPU_Enable>
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <Error_Handler>:
/**
  * @brief This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	bf00      	nop
    __disable_irq();
    while (1) {
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <Error_Handler+0x8>

08000830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000836:	4b0a      	ldr	r3, [pc, #40]	@ (8000860 <HAL_MspInit+0x30>)
 8000838:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800083c:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <HAL_MspInit+0x30>)
 800083e:	f043 0302 	orr.w	r3, r3, #2
 8000842:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <HAL_MspInit+0x30>)
 8000848:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800084c:	f003 0302 	and.w	r3, r3, #2
 8000850:	607b      	str	r3, [r7, #4]
 8000852:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	58024400 	.word	0x58024400

08000864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <NMI_Handler+0x4>

0800086c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <HardFault_Handler+0x4>

08000874 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <MemManage_Handler+0x4>

0800087c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <BusFault_Handler+0x4>

08000884 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <UsageFault_Handler+0x4>

0800088c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800089a:	b480      	push	{r7}
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800089e:	bf00      	nop
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr

080008a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr

080008b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ba:	f000 f959 	bl	8000b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80008c8:	4b43      	ldr	r3, [pc, #268]	@ (80009d8 <SystemInit+0x114>)
 80008ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008ce:	4a42      	ldr	r2, [pc, #264]	@ (80009d8 <SystemInit+0x114>)
 80008d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008d8:	4b40      	ldr	r3, [pc, #256]	@ (80009dc <SystemInit+0x118>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f003 030f 	and.w	r3, r3, #15
 80008e0:	2b06      	cmp	r3, #6
 80008e2:	d807      	bhi.n	80008f4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80008e4:	4b3d      	ldr	r3, [pc, #244]	@ (80009dc <SystemInit+0x118>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f023 030f 	bic.w	r3, r3, #15
 80008ec:	4a3b      	ldr	r2, [pc, #236]	@ (80009dc <SystemInit+0x118>)
 80008ee:	f043 0307 	orr.w	r3, r3, #7
 80008f2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80008f4:	4b3a      	ldr	r3, [pc, #232]	@ (80009e0 <SystemInit+0x11c>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a39      	ldr	r2, [pc, #228]	@ (80009e0 <SystemInit+0x11c>)
 80008fa:	f043 0301 	orr.w	r3, r3, #1
 80008fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000900:	4b37      	ldr	r3, [pc, #220]	@ (80009e0 <SystemInit+0x11c>)
 8000902:	2200      	movs	r2, #0
 8000904:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000906:	4b36      	ldr	r3, [pc, #216]	@ (80009e0 <SystemInit+0x11c>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	4935      	ldr	r1, [pc, #212]	@ (80009e0 <SystemInit+0x11c>)
 800090c:	4b35      	ldr	r3, [pc, #212]	@ (80009e4 <SystemInit+0x120>)
 800090e:	4013      	ands	r3, r2
 8000910:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000912:	4b32      	ldr	r3, [pc, #200]	@ (80009dc <SystemInit+0x118>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	f003 0308 	and.w	r3, r3, #8
 800091a:	2b00      	cmp	r3, #0
 800091c:	d007      	beq.n	800092e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800091e:	4b2f      	ldr	r3, [pc, #188]	@ (80009dc <SystemInit+0x118>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f023 030f 	bic.w	r3, r3, #15
 8000926:	4a2d      	ldr	r2, [pc, #180]	@ (80009dc <SystemInit+0x118>)
 8000928:	f043 0307 	orr.w	r3, r3, #7
 800092c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800092e:	4b2c      	ldr	r3, [pc, #176]	@ (80009e0 <SystemInit+0x11c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000934:	4b2a      	ldr	r3, [pc, #168]	@ (80009e0 <SystemInit+0x11c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800093a:	4b29      	ldr	r3, [pc, #164]	@ (80009e0 <SystemInit+0x11c>)
 800093c:	2200      	movs	r2, #0
 800093e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000940:	4b27      	ldr	r3, [pc, #156]	@ (80009e0 <SystemInit+0x11c>)
 8000942:	4a29      	ldr	r2, [pc, #164]	@ (80009e8 <SystemInit+0x124>)
 8000944:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000946:	4b26      	ldr	r3, [pc, #152]	@ (80009e0 <SystemInit+0x11c>)
 8000948:	4a28      	ldr	r2, [pc, #160]	@ (80009ec <SystemInit+0x128>)
 800094a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800094c:	4b24      	ldr	r3, [pc, #144]	@ (80009e0 <SystemInit+0x11c>)
 800094e:	4a28      	ldr	r2, [pc, #160]	@ (80009f0 <SystemInit+0x12c>)
 8000950:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000952:	4b23      	ldr	r3, [pc, #140]	@ (80009e0 <SystemInit+0x11c>)
 8000954:	2200      	movs	r2, #0
 8000956:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000958:	4b21      	ldr	r3, [pc, #132]	@ (80009e0 <SystemInit+0x11c>)
 800095a:	4a25      	ldr	r2, [pc, #148]	@ (80009f0 <SystemInit+0x12c>)
 800095c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800095e:	4b20      	ldr	r3, [pc, #128]	@ (80009e0 <SystemInit+0x11c>)
 8000960:	2200      	movs	r2, #0
 8000962:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000964:	4b1e      	ldr	r3, [pc, #120]	@ (80009e0 <SystemInit+0x11c>)
 8000966:	4a22      	ldr	r2, [pc, #136]	@ (80009f0 <SystemInit+0x12c>)
 8000968:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800096a:	4b1d      	ldr	r3, [pc, #116]	@ (80009e0 <SystemInit+0x11c>)
 800096c:	2200      	movs	r2, #0
 800096e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000970:	4b1b      	ldr	r3, [pc, #108]	@ (80009e0 <SystemInit+0x11c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a1a      	ldr	r2, [pc, #104]	@ (80009e0 <SystemInit+0x11c>)
 8000976:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800097a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800097c:	4b18      	ldr	r3, [pc, #96]	@ (80009e0 <SystemInit+0x11c>)
 800097e:	2200      	movs	r2, #0
 8000980:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <SystemInit+0x130>)
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <SystemInit+0x134>)
 8000988:	4013      	ands	r3, r2
 800098a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800098e:	d202      	bcs.n	8000996 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000990:	4b1a      	ldr	r3, [pc, #104]	@ (80009fc <SystemInit+0x138>)
 8000992:	2201      	movs	r2, #1
 8000994:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000996:	4b12      	ldr	r3, [pc, #72]	@ (80009e0 <SystemInit+0x11c>)
 8000998:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800099c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d113      	bne.n	80009cc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009a4:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <SystemInit+0x11c>)
 80009a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009aa:	4a0d      	ldr	r2, [pc, #52]	@ (80009e0 <SystemInit+0x11c>)
 80009ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80009b4:	4b12      	ldr	r3, [pc, #72]	@ (8000a00 <SystemInit+0x13c>)
 80009b6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80009ba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009bc:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <SystemInit+0x11c>)
 80009be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009c2:	4a07      	ldr	r2, [pc, #28]	@ (80009e0 <SystemInit+0x11c>)
 80009c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80009c8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	e000ed00 	.word	0xe000ed00
 80009dc:	52002000 	.word	0x52002000
 80009e0:	58024400 	.word	0x58024400
 80009e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80009e8:	02020200 	.word	0x02020200
 80009ec:	01ff0000 	.word	0x01ff0000
 80009f0:	01010280 	.word	0x01010280
 80009f4:	5c001000 	.word	0x5c001000
 80009f8:	ffff0000 	.word	0xffff0000
 80009fc:	51008108 	.word	0x51008108
 8000a00:	52004000 	.word	0x52004000

08000a04 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000a08:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <ExitRun0Mode+0x2c>)
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	4a08      	ldr	r2, [pc, #32]	@ (8000a30 <ExitRun0Mode+0x2c>)
 8000a0e:	f043 0302 	orr.w	r3, r3, #2
 8000a12:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000a14:	bf00      	nop
 8000a16:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <ExitRun0Mode+0x2c>)
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d0f9      	beq.n	8000a16 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000a22:	bf00      	nop
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	58024800 	.word	0x58024800

08000a34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a34:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000a70 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000a38:	f7ff ffe4 	bl	8000a04 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a3c:	f7ff ff42 	bl	80008c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a40:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a42:	490d      	ldr	r1, [pc, #52]	@ (8000a78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a44:	4a0d      	ldr	r2, [pc, #52]	@ (8000a7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a48:	e002      	b.n	8000a50 <LoopCopyDataInit>

08000a4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a4e:	3304      	adds	r3, #4

08000a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a54:	d3f9      	bcc.n	8000a4a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a56:	4a0a      	ldr	r2, [pc, #40]	@ (8000a80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a58:	4c0a      	ldr	r4, [pc, #40]	@ (8000a84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a5c:	e001      	b.n	8000a62 <LoopFillZerobss>

08000a5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a60:	3204      	adds	r2, #4

08000a62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a64:	d3fb      	bcc.n	8000a5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a66:	f001 fef7 	bl	8002858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a6a:	f7ff fdc5 	bl	80005f8 <main>
  bx  lr
 8000a6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a70:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000a74:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000a78:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000a7c:	080028ec 	.word	0x080028ec
  ldr r2, =_sbss
 8000a80:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000a84:	2400004c 	.word	0x2400004c

08000a88 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a88:	e7fe      	b.n	8000a88 <ADC3_IRQHandler>
	...

08000a8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a92:	2003      	movs	r0, #3
 8000a94:	f000 f984 	bl	8000da0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000a98:	f001 fd5c 	bl	8002554 <HAL_RCC_GetSysClockFreq>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <HAL_Init+0x68>)
 8000aa0:	699b      	ldr	r3, [r3, #24]
 8000aa2:	0a1b      	lsrs	r3, r3, #8
 8000aa4:	f003 030f 	and.w	r3, r3, #15
 8000aa8:	4913      	ldr	r1, [pc, #76]	@ (8000af8 <HAL_Init+0x6c>)
 8000aaa:	5ccb      	ldrb	r3, [r1, r3]
 8000aac:	f003 031f 	and.w	r3, r3, #31
 8000ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ab4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <HAL_Init+0x68>)
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	f003 030f 	and.w	r3, r3, #15
 8000abe:	4a0e      	ldr	r2, [pc, #56]	@ (8000af8 <HAL_Init+0x6c>)
 8000ac0:	5cd3      	ldrb	r3, [r2, r3]
 8000ac2:	f003 031f 	and.w	r3, r3, #31
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8000acc:	4a0b      	ldr	r2, [pc, #44]	@ (8000afc <HAL_Init+0x70>)
 8000ace:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8000b00 <HAL_Init+0x74>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ad6:	200f      	movs	r0, #15
 8000ad8:	f000 f814 	bl	8000b04 <HAL_InitTick>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e002      	b.n	8000aec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae6:	f7ff fea3 	bl	8000830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aea:	2300      	movs	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	58024400 	.word	0x58024400
 8000af8:	080028d4 	.word	0x080028d4
 8000afc:	24000004 	.word	0x24000004
 8000b00:	24000000 	.word	0x24000000

08000b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000b0c:	4b15      	ldr	r3, [pc, #84]	@ (8000b64 <HAL_InitTick+0x60>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d101      	bne.n	8000b18 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000b14:	2301      	movs	r3, #1
 8000b16:	e021      	b.n	8000b5c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b18:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <HAL_InitTick+0x64>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <HAL_InitTick+0x60>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4619      	mov	r1, r3
 8000b22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f000 f95b 	bl	8000dea <HAL_SYSTICK_Config>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e00e      	b.n	8000b5c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2b0f      	cmp	r3, #15
 8000b42:	d80a      	bhi.n	8000b5a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b44:	2200      	movs	r2, #0
 8000b46:	6879      	ldr	r1, [r7, #4]
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f000 f933 	bl	8000db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <HAL_InitTick+0x68>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b56:	2300      	movs	r3, #0
 8000b58:	e000      	b.n	8000b5c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	2400000c 	.word	0x2400000c
 8000b68:	24000000 	.word	0x24000000
 8000b6c:	24000008 	.word	0x24000008

08000b70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b74:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_IncTick+0x20>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	461a      	mov	r2, r3
 8000b7a:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <HAL_IncTick+0x24>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4413      	add	r3, r2
 8000b80:	4a04      	ldr	r2, [pc, #16]	@ (8000b94 <HAL_IncTick+0x24>)
 8000b82:	6013      	str	r3, [r2, #0]
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	2400000c 	.word	0x2400000c
 8000b94:	2400002c 	.word	0x2400002c

08000b98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b9c:	4b03      	ldr	r3, [pc, #12]	@ (8000bac <HAL_GetTick+0x14>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	2400002c 	.word	0x2400002c

08000bb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bb8:	f7ff ffee 	bl	8000b98 <HAL_GetTick>
 8000bbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc8:	d005      	beq.n	8000bd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_Delay+0x44>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	461a      	mov	r2, r3
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bd6:	bf00      	nop
 8000bd8:	f7ff ffde 	bl	8000b98 <HAL_GetTick>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	68fa      	ldr	r2, [r7, #12]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d8f7      	bhi.n	8000bd8 <HAL_Delay+0x28>
  {
  }
}
 8000be8:	bf00      	nop
 8000bea:	bf00      	nop
 8000bec:	3710      	adds	r7, #16
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	2400000c 	.word	0x2400000c

08000bf8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <HAL_GetREVID+0x14>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	0c1b      	lsrs	r3, r3, #16
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	5c001000 	.word	0x5c001000

08000c10 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000c1a:	4b07      	ldr	r3, [pc, #28]	@ (8000c38 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000c1c:	685a      	ldr	r2, [r3, #4]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	43db      	mvns	r3, r3
 8000c22:	401a      	ands	r2, r3
 8000c24:	4904      	ldr	r1, [pc, #16]	@ (8000c38 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	604b      	str	r3, [r1, #4]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	58000400 	.word	0x58000400

08000c3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f003 0307 	and.w	r3, r3, #7
 8000c4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c7c <__NVIC_SetPriorityGrouping+0x40>)
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c52:	68ba      	ldr	r2, [r7, #8]
 8000c54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <__NVIC_SetPriorityGrouping+0x44>)
 8000c66:	4313      	orrs	r3, r2
 8000c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c6a:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <__NVIC_SetPriorityGrouping+0x40>)
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	60d3      	str	r3, [r2, #12]
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	e000ed00 	.word	0xe000ed00
 8000c80:	05fa0000 	.word	0x05fa0000

08000c84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c88:	4b04      	ldr	r3, [pc, #16]	@ (8000c9c <__NVIC_GetPriorityGrouping+0x18>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	0a1b      	lsrs	r3, r3, #8
 8000c8e:	f003 0307 	and.w	r3, r3, #7
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	6039      	str	r1, [r7, #0]
 8000caa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000cac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	db0a      	blt.n	8000cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	490c      	ldr	r1, [pc, #48]	@ (8000cec <__NVIC_SetPriority+0x4c>)
 8000cba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cbe:	0112      	lsls	r2, r2, #4
 8000cc0:	b2d2      	uxtb	r2, r2
 8000cc2:	440b      	add	r3, r1
 8000cc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cc8:	e00a      	b.n	8000ce0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4908      	ldr	r1, [pc, #32]	@ (8000cf0 <__NVIC_SetPriority+0x50>)
 8000cd0:	88fb      	ldrh	r3, [r7, #6]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	3b04      	subs	r3, #4
 8000cd8:	0112      	lsls	r2, r2, #4
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	440b      	add	r3, r1
 8000cde:	761a      	strb	r2, [r3, #24]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000e100 	.word	0xe000e100
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b089      	sub	sp, #36	@ 0x24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	f1c3 0307 	rsb	r3, r3, #7
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	bf28      	it	cs
 8000d12:	2304      	movcs	r3, #4
 8000d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3304      	adds	r3, #4
 8000d1a:	2b06      	cmp	r3, #6
 8000d1c:	d902      	bls.n	8000d24 <NVIC_EncodePriority+0x30>
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3b03      	subs	r3, #3
 8000d22:	e000      	b.n	8000d26 <NVIC_EncodePriority+0x32>
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d28:	f04f 32ff 	mov.w	r2, #4294967295
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43da      	mvns	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	401a      	ands	r2, r3
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	fa01 f303 	lsl.w	r3, r1, r3
 8000d46:	43d9      	mvns	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d4c:	4313      	orrs	r3, r2
         );
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3724      	adds	r7, #36	@ 0x24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
	...

08000d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3b01      	subs	r3, #1
 8000d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d6c:	d301      	bcc.n	8000d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e00f      	b.n	8000d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d72:	4a0a      	ldr	r2, [pc, #40]	@ (8000d9c <SysTick_Config+0x40>)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3b01      	subs	r3, #1
 8000d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d7a:	210f      	movs	r1, #15
 8000d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d80:	f7ff ff8e 	bl	8000ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <SysTick_Config+0x40>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d8a:	4b04      	ldr	r3, [pc, #16]	@ (8000d9c <SysTick_Config+0x40>)
 8000d8c:	2207      	movs	r2, #7
 8000d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	e000e010 	.word	0xe000e010

08000da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ff47 	bl	8000c3c <__NVIC_SetPriorityGrouping>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b086      	sub	sp, #24
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	60b9      	str	r1, [r7, #8]
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc4:	f7ff ff5e 	bl	8000c84 <__NVIC_GetPriorityGrouping>
 8000dc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	68b9      	ldr	r1, [r7, #8]
 8000dce:	6978      	ldr	r0, [r7, #20]
 8000dd0:	f7ff ff90 	bl	8000cf4 <NVIC_EncodePriority>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dda:	4611      	mov	r1, r2
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ff5f 	bl	8000ca0 <__NVIC_SetPriority>
}
 8000de2:	bf00      	nop
 8000de4:	3718      	adds	r7, #24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff ffb2 	bl	8000d5c <SysTick_Config>
 8000df8:	4603      	mov	r3, r0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000e08:	f3bf 8f5f 	dmb	sy
}
 8000e0c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000e0e:	4b07      	ldr	r3, [pc, #28]	@ (8000e2c <HAL_MPU_Disable+0x28>)
 8000e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e12:	4a06      	ldr	r2, [pc, #24]	@ (8000e2c <HAL_MPU_Disable+0x28>)
 8000e14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e18:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000e1a:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <HAL_MPU_Disable+0x2c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	605a      	str	r2, [r3, #4]
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00
 8000e30:	e000ed90 	.word	0xe000ed90

08000e34 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e6c <HAL_MPU_Enable+0x38>)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000e46:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <HAL_MPU_Enable+0x3c>)
 8000e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e4a:	4a09      	ldr	r2, [pc, #36]	@ (8000e70 <HAL_MPU_Enable+0x3c>)
 8000e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e50:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000e52:	f3bf 8f4f 	dsb	sy
}
 8000e56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e58:	f3bf 8f6f 	isb	sy
}
 8000e5c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000ed90 	.word	0xe000ed90
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	785a      	ldrb	r2, [r3, #1]
 8000e80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <HAL_MPU_ConfigRegion+0x7c>)
 8000e82:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000e84:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <HAL_MPU_ConfigRegion+0x7c>)
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	4a19      	ldr	r2, [pc, #100]	@ (8000ef0 <HAL_MPU_ConfigRegion+0x7c>)
 8000e8a:	f023 0301 	bic.w	r3, r3, #1
 8000e8e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000e90:	4a17      	ldr	r2, [pc, #92]	@ (8000ef0 <HAL_MPU_ConfigRegion+0x7c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	7b1b      	ldrb	r3, [r3, #12]
 8000e9c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	7adb      	ldrb	r3, [r3, #11]
 8000ea2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ea4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	7a9b      	ldrb	r3, [r3, #10]
 8000eaa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000eac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	7b5b      	ldrb	r3, [r3, #13]
 8000eb2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000eb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	7b9b      	ldrb	r3, [r3, #14]
 8000eba:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ebc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	7bdb      	ldrb	r3, [r3, #15]
 8000ec2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ec4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	7a5b      	ldrb	r3, [r3, #9]
 8000eca:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ecc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	7a1b      	ldrb	r3, [r3, #8]
 8000ed2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ed4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	7812      	ldrb	r2, [r2, #0]
 8000eda:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000edc:	4a04      	ldr	r2, [pc, #16]	@ (8000ef0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ede:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ee0:	6113      	str	r3, [r2, #16]
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	e000ed90 	.word	0xe000ed90

08000ef4 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	@ 0x28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 8000f08:	2308      	movs	r3, #8
 8000f0a:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000f0c:	4b40      	ldr	r3, [pc, #256]	@ (8001010 <HAL_FLASH_Program+0x11c>)
 8000f0e:	7d1b      	ldrb	r3, [r3, #20]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d101      	bne.n	8000f18 <HAL_FLASH_Program+0x24>
 8000f14:	2302      	movs	r3, #2
 8000f16:	e076      	b.n	8001006 <HAL_FLASH_Program+0x112>
 8000f18:	4b3d      	ldr	r3, [pc, #244]	@ (8001010 <HAL_FLASH_Program+0x11c>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000f24:	d306      	bcc.n	8000f34 <HAL_FLASH_Program+0x40>
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8000f2c:	d202      	bcs.n	8000f34 <HAL_FLASH_Program+0x40>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	61bb      	str	r3, [r7, #24]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(TypeProgram);
 8000f32:	e00c      	b.n	8000f4e <HAL_FLASH_Program+0x5a>
  }
#if defined (DUAL_BANK)
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8000f3a:	d306      	bcc.n	8000f4a <HAL_FLASH_Program+0x56>
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	f1b3 6f02 	cmp.w	r3, #136314880	@ 0x8200000
 8000f42:	d202      	bcs.n	8000f4a <HAL_FLASH_Program+0x56>
  {
    bank = FLASH_BANK_2;
 8000f44:	2302      	movs	r3, #2
 8000f46:	61bb      	str	r3, [r7, #24]
 8000f48:	e001      	b.n	8000f4e <HAL_FLASH_Program+0x5a>
  }
#endif /* DUAL_BANK */
  else
  {
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e05b      	b.n	8001006 <HAL_FLASH_Program+0x112>
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000f4e:	4b30      	ldr	r3, [pc, #192]	@ (8001010 <HAL_FLASH_Program+0x11c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8000f54:	69b9      	ldr	r1, [r7, #24]
 8000f56:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000f5a:	f000 f8c1 	bl	80010e0 <FLASH_WaitForLastOperation>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if(status == HAL_OK)
 8000f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d147      	bne.n	8000ffc <HAL_FLASH_Program+0x108>
  {
#if defined (DUAL_BANK)
    if(bank == FLASH_BANK_1)
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d106      	bne.n	8000f80 <HAL_FLASH_Program+0x8c>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 8000f72:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000f74:	68db      	ldr	r3, [r3, #12]
 8000f76:	4a27      	ldr	r2, [pc, #156]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000f78:	f043 0302 	orr.w	r3, r3, #2
 8000f7c:	60d3      	str	r3, [r2, #12]
 8000f7e:	e007      	b.n	8000f90 <HAL_FLASH_Program+0x9c>
      }
    }
    else
    {
      /* Set PG bit */
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 8000f80:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000f82:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8000f86:	4a23      	ldr	r2, [pc, #140]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000f88:	f043 0302 	orr.w	r3, r3, #2
 8000f8c:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  __ASM volatile ("isb 0xF":::"memory");
 8000f90:	f3bf 8f6f 	isb	sy
}
 8000f94:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8000f96:	f3bf 8f4f 	dsb	sy
}
 8000f9a:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	6a3b      	ldr	r3, [r7, #32]
 8000fa2:	601a      	str	r2, [r3, #0]
        dest_addr++;
 8000fa4:	6a3b      	ldr	r3, [r7, #32]
 8000fa6:	3304      	adds	r3, #4
 8000fa8:	623b      	str	r3, [r7, #32]
        src_addr++;
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3304      	adds	r3, #4
 8000fae:	61fb      	str	r3, [r7, #28]
        row_index--;
 8000fb0:	7dfb      	ldrb	r3, [r7, #23]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	75fb      	strb	r3, [r7, #23]
     } while (row_index != 0U);
 8000fb6:	7dfb      	ldrb	r3, [r7, #23]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1ef      	bne.n	8000f9c <HAL_FLASH_Program+0xa8>
  __ASM volatile ("isb 0xF":::"memory");
 8000fbc:	f3bf 8f6f 	isb	sy
}
 8000fc0:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8000fc2:	f3bf 8f4f 	dsb	sy
}
 8000fc6:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8000fc8:	69b9      	ldr	r1, [r7, #24]
 8000fca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000fce:	f000 f887 	bl	80010e0 <FLASH_WaitForLastOperation>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP);
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      if(bank == FLASH_BANK_1)
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d106      	bne.n	8000fec <HAL_FLASH_Program+0xf8>
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 8000fde:	4b0d      	ldr	r3, [pc, #52]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	4a0c      	ldr	r2, [pc, #48]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000fe4:	f023 0302 	bic.w	r3, r3, #2
 8000fe8:	60d3      	str	r3, [r2, #12]
 8000fea:	e007      	b.n	8000ffc <HAL_FLASH_Program+0x108>
      }
      else
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 8000fec:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000fee:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8000ff2:	4a08      	ldr	r2, [pc, #32]	@ (8001014 <HAL_FLASH_Program+0x120>)
 8000ff4:	f023 0302 	bic.w	r3, r3, #2
 8000ff8:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000ffc:	4b04      	ldr	r3, [pc, #16]	@ (8001010 <HAL_FLASH_Program+0x11c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	751a      	strb	r2, [r3, #20]

  return status;
 8001002:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001006:	4618      	mov	r0, r3
 8001008:	3728      	adds	r7, #40	@ 0x28
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	24000030 	.word	0x24000030
 8001014:	52002000 	.word	0x52002000

08001018 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800101c:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	2b00      	cmp	r3, #0
 8001026:	d00d      	beq.n	8001044 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 8001028:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 800102a:	4a16      	ldr	r2, [pc, #88]	@ (8001084 <HAL_FLASH_Unlock+0x6c>)
 800102c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800102e:	4b14      	ldr	r3, [pc, #80]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 8001030:	4a15      	ldr	r2, [pc, #84]	@ (8001088 <HAL_FLASH_Unlock+0x70>)
 8001032:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	e018      	b.n	8001076 <HAL_FLASH_Unlock+0x5e>
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8001044:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 8001046:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	2b00      	cmp	r3, #0
 8001050:	d010      	beq.n	8001074 <HAL_FLASH_Unlock+0x5c>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 8001052:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 8001054:	4a0b      	ldr	r2, [pc, #44]	@ (8001084 <HAL_FLASH_Unlock+0x6c>)
 8001056:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 800105c:	4a0a      	ldr	r2, [pc, #40]	@ (8001088 <HAL_FLASH_Unlock+0x70>)
 800105e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* Verify Flash Bank2 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8001062:	4b07      	ldr	r3, [pc, #28]	@ (8001080 <HAL_FLASH_Unlock+0x68>)
 8001064:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <HAL_FLASH_Unlock+0x5c>
    {
      return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <HAL_FLASH_Unlock+0x5e>
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	52002000 	.word	0x52002000
 8001084:	45670123 	.word	0x45670123
 8001088:	cdef89ab 	.word	0xcdef89ab

0800108c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <HAL_FLASH_Lock+0x50>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	4a11      	ldr	r2, [pc, #68]	@ (80010dc <HAL_FLASH_Lock+0x50>)
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	60d3      	str	r3, [r2, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <HAL_FLASH_Lock+0x50>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	f003 0301 	and.w	r3, r3, #1
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d101      	bne.n	80010ac <HAL_FLASH_Lock+0x20>
  {
    return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e011      	b.n	80010d0 <HAL_FLASH_Lock+0x44>
  }

#if defined (DUAL_BANK)
  /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <HAL_FLASH_Lock+0x50>)
 80010ae:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80010b2:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <HAL_FLASH_Lock+0x50>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

  /* Verify Flash Bank2 is locked */
  if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U)
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <HAL_FLASH_Lock+0x50>)
 80010be:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d101      	bne.n	80010ce <HAL_FLASH_Lock+0x42>
  {
    return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e000      	b.n	80010d0 <HAL_FLASH_Lock+0x44>
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	52002000 	.word	0x52002000

080010e0 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 80010ea:	2304      	movs	r3, #4
 80010ec:	617b      	str	r3, [r7, #20]
  uint32_t errorflag = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = HAL_GetTick();
 80010f2:	f7ff fd51 	bl	8000b98 <HAL_GetTick>
 80010f6:	60f8      	str	r0, [r7, #12]

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

#if defined (DUAL_BANK)

  if (Bank == FLASH_BANK_2)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d113      	bne.n	8001126 <FLASH_WaitForLastOperation+0x46>
  {
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
 80010fe:	4b40      	ldr	r3, [pc, #256]	@ (8001200 <FLASH_WaitForLastOperation+0x120>)
 8001100:	617b      	str	r3, [r7, #20]
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8001102:	e010      	b.n	8001126 <FLASH_WaitForLastOperation+0x46>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800110a:	d00c      	beq.n	8001126 <FLASH_WaitForLastOperation+0x46>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800110c:	f7ff fd44 	bl	8000b98 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	429a      	cmp	r2, r3
 800111a:	d302      	bcc.n	8001122 <FLASH_WaitForLastOperation+0x42>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <FLASH_WaitForLastOperation+0x46>
      {
        return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e068      	b.n	80011f8 <FLASH_WaitForLastOperation+0x118>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	4b36      	ldr	r3, [pc, #216]	@ (8001204 <FLASH_WaitForLastOperation+0x124>)
 800112a:	4013      	ands	r3, r2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d10a      	bne.n	8001146 <FLASH_WaitForLastOperation+0x66>
 8001130:	4b35      	ldr	r3, [pc, #212]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 8001132:	691a      	ldr	r2, [r3, #16]
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	4013      	ands	r3, r2
 8001138:	697a      	ldr	r2, [r7, #20]
 800113a:	429a      	cmp	r2, r3
 800113c:	bf0c      	ite	eq
 800113e:	2301      	moveq	r3, #1
 8001140:	2300      	movne	r3, #0
 8001142:	b2db      	uxtb	r3, r3
 8001144:	e00c      	b.n	8001160 <FLASH_WaitForLastOperation+0x80>
 8001146:	4b30      	ldr	r3, [pc, #192]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 8001148:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800114c:	43da      	mvns	r2, r3
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	4013      	ands	r3, r2
 8001152:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001156:	2b00      	cmp	r3, #0
 8001158:	bf0c      	ite	eq
 800115a:	2301      	moveq	r3, #1
 800115c:	2300      	movne	r3, #0
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1cf      	bne.n	8001104 <FLASH_WaitForLastOperation+0x24>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d105      	bne.n	8001176 <FLASH_WaitForLastOperation+0x96>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 800116a:	4b27      	ldr	r3, [pc, #156]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 800116c:	691a      	ldr	r2, [r3, #16]
 800116e:	4b27      	ldr	r3, [pc, #156]	@ (800120c <FLASH_WaitForLastOperation+0x12c>)
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
 8001174:	e007      	b.n	8001186 <FLASH_WaitForLastOperation+0xa6>
  }
#if defined (DUAL_BANK)
  else
  {
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 8001176:	4b24      	ldr	r3, [pc, #144]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 8001178:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800117c:	4b23      	ldr	r3, [pc, #140]	@ (800120c <FLASH_WaitForLastOperation+0x12c>)
 800117e:	4013      	ands	r3, r2
 8001180:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001184:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d016      	beq.n	80011be <FLASH_WaitForLastOperation+0xde>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 8001190:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <FLASH_WaitForLastOperation+0x130>)
 8001192:	699a      	ldr	r2, [r3, #24]
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	4a1d      	ldr	r2, [pc, #116]	@ (8001210 <FLASH_WaitForLastOperation+0x130>)
 800119a:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4b19      	ldr	r3, [pc, #100]	@ (8001204 <FLASH_WaitForLastOperation+0x124>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d103      	bne.n	80011ae <FLASH_WaitForLastOperation+0xce>
 80011a6:	4a18      	ldr	r2, [pc, #96]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	6153      	str	r3, [r2, #20]
 80011ac:	e005      	b.n	80011ba <FLASH_WaitForLastOperation+0xda>
 80011ae:	4a16      	ldr	r2, [pc, #88]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80011b6:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e01c      	b.n	80011f8 <FLASH_WaitForLastOperation+0x118>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d10b      	bne.n	80011dc <FLASH_WaitForLastOperation+0xfc>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 80011c4:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 80011c6:	691b      	ldr	r3, [r3, #16]
 80011c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011d0:	d111      	bne.n	80011f6 <FLASH_WaitForLastOperation+0x116>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 80011d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 80011d4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011d8:	615a      	str	r2, [r3, #20]
 80011da:	e00c      	b.n	80011f6 <FLASH_WaitForLastOperation+0x116>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 80011dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 80011de:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80011e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011ea:	d104      	bne.n	80011f6 <FLASH_WaitForLastOperation+0x116>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <FLASH_WaitForLastOperation+0x128>)
 80011ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011f2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80011f6:	2300      	movs	r3, #0
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	80000004 	.word	0x80000004
 8001204:	e010fff0 	.word	0xe010fff0
 8001208:	52002000 	.word	0x52002000
 800120c:	17ee0000 	.word	0x17ee0000
 8001210:	24000030 	.word	0x24000030

08001214 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001222:	4b5e      	ldr	r3, [pc, #376]	@ (800139c <HAL_FLASHEx_Erase+0x188>)
 8001224:	7d1b      	ldrb	r3, [r3, #20]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d101      	bne.n	800122e <HAL_FLASHEx_Erase+0x1a>
 800122a:	2302      	movs	r3, #2
 800122c:	e0b2      	b.n	8001394 <HAL_FLASHEx_Erase+0x180>
 800122e:	4b5b      	ldr	r3, [pc, #364]	@ (800139c <HAL_FLASHEx_Erase+0x188>)
 8001230:	2201      	movs	r2, #1
 8001232:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001234:	4b59      	ldr	r3, [pc, #356]	@ (800139c <HAL_FLASHEx_Erase+0x188>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b00      	cmp	r3, #0
 8001244:	d009      	beq.n	800125a <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8001246:	2101      	movs	r1, #1
 8001248:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800124c:	f7ff ff48 	bl	80010e0 <FLASH_WaitForLastOperation>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	73fb      	strb	r3, [r7, #15]
    }
  }

#if defined (DUAL_BANK)
  /* Wait for last operation to be completed on Bank2 */
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	2b00      	cmp	r3, #0
 8001264:	d009      	beq.n	800127a <HAL_FLASHEx_Erase+0x66>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 8001266:	2102      	movs	r1, #2
 8001268:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800126c:	f7ff ff38 	bl	80010e0 <FLASH_WaitForLastOperation>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <HAL_FLASHEx_Erase+0x66>
    {
      status = HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	2b00      	cmp	r3, #0
 800127e:	f040 8085 	bne.w	800138c <HAL_FLASHEx_Erase+0x178>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d136      	bne.n	80012f8 <HAL_FLASHEx_Erase+0xe4>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	691a      	ldr	r2, [r3, #16]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	4619      	mov	r1, r3
 8001294:	4610      	mov	r0, r2
 8001296:	f000 f887 	bl	80013a8 <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d00f      	beq.n	80012c6 <HAL_FLASHEx_Erase+0xb2>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 80012a6:	2101      	movs	r1, #1
 80012a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80012ac:	f7ff ff18 	bl	80010e0 <FLASH_WaitForLastOperation>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_FLASHEx_Erase+0xa6>
        {
          status = HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 80012ba:	4b39      	ldr	r3, [pc, #228]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	4a38      	ldr	r2, [pc, #224]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 80012c0:	f023 0308 	bic.w	r3, r3, #8
 80012c4:	60d3      	str	r3, [r2, #12]
      }
#if defined (DUAL_BANK)
      /* Wait for last operation to be completed on Bank 2 */
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d05c      	beq.n	800138c <HAL_FLASHEx_Erase+0x178>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 80012d2:	2102      	movs	r1, #2
 80012d4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80012d8:	f7ff ff02 	bl	80010e0 <FLASH_WaitForLastOperation>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <HAL_FLASHEx_Erase+0xd2>
        {
          status = HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank2 BER Bit */
        FLASH->CR2 &= (~FLASH_CR_BER);
 80012e6:	4b2e      	ldr	r3, [pc, #184]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 80012e8:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80012ec:	4a2c      	ldr	r2, [pc, #176]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 80012ee:	f023 0308 	bic.w	r3, r3, #8
 80012f2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
 80012f6:	e049      	b.n	800138c <HAL_FLASHEx_Erase+0x178>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	f04f 32ff 	mov.w	r2, #4294967295
 80012fe:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	e039      	b.n	800137c <HAL_FLASHEx_Erase+0x168>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6859      	ldr	r1, [r3, #4]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	461a      	mov	r2, r3
 8001312:	68b8      	ldr	r0, [r7, #8]
 8001314:	f000 f8b2 	bl	800147c <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	2b00      	cmp	r3, #0
 8001322:	d00c      	beq.n	800133e <HAL_FLASHEx_Erase+0x12a>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 8001324:	2101      	movs	r1, #1
 8001326:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800132a:	f7ff fed9 	bl	80010e0 <FLASH_WaitForLastOperation>
 800132e:	4603      	mov	r3, r0
 8001330:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 8001332:	4b1b      	ldr	r3, [pc, #108]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	491a      	ldr	r1, [pc, #104]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 8001338:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <HAL_FLASHEx_Erase+0x190>)
 800133a:	4013      	ands	r3, r2
 800133c:	60cb      	str	r3, [r1, #12]
        }
#if defined (DUAL_BANK)
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d00e      	beq.n	8001368 <HAL_FLASHEx_Erase+0x154>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 800134a:	2102      	movs	r1, #2
 800134c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001350:	f7ff fec6 	bl	80010e0 <FLASH_WaitForLastOperation>
 8001354:	4603      	mov	r3, r0
 8001356:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 800135a:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800135e:	4910      	ldr	r1, [pc, #64]	@ (80013a0 <HAL_FLASHEx_Erase+0x18c>)
 8001360:	4b10      	ldr	r3, [pc, #64]	@ (80013a4 <HAL_FLASHEx_Erase+0x190>)
 8001362:	4013      	ands	r3, r2
 8001364:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d003      	beq.n	8001376 <HAL_FLASHEx_Erase+0x162>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	68ba      	ldr	r2, [r7, #8]
 8001372:	601a      	str	r2, [r3, #0]
          break;
 8001374:	e00a      	b.n	800138c <HAL_FLASHEx_Erase+0x178>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	3301      	adds	r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68da      	ldr	r2, [r3, #12]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	4413      	add	r3, r2
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	429a      	cmp	r2, r3
 800138a:	d3bd      	bcc.n	8001308 <HAL_FLASHEx_Erase+0xf4>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800138c:	4b03      	ldr	r3, [pc, #12]	@ (800139c <HAL_FLASHEx_Erase+0x188>)
 800138e:	2200      	movs	r2, #0
 8001390:	751a      	strb	r2, [r3, #20]

  return status;
 8001392:	7bfb      	ldrb	r3, [r7, #15]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	24000030 	.word	0x24000030
 80013a0:	52002000 	.word	0x52002000
 80013a4:	fffff8fb 	.word	0xfffff8fb

080013a8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	d122      	bne.n	8001402 <FLASH_MassErase+0x5a>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange for Bank1 and Bank2 */
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 80013bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	4a2d      	ldr	r2, [pc, #180]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013c2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013c6:	60d3      	str	r3, [r2, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 80013c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013ca:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80013ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013d0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013d4:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    /* Set voltage range */
    FLASH->CR1 |= VoltageRange;
 80013d8:	4b27      	ldr	r3, [pc, #156]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013da:	68da      	ldr	r2, [r3, #12]
 80013dc:	4926      	ldr	r1, [pc, #152]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	60cb      	str	r3, [r1, #12]
    FLASH->CR2 |= VoltageRange;
 80013e4:	4b24      	ldr	r3, [pc, #144]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013e6:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 80013ea:	4923      	ldr	r1, [pc, #140]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
#endif /* FLASH_CR_PSIZE */

    /* Set Mass Erase Bit */
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 80013f4:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a1f      	ldr	r2, [pc, #124]	@ (8001478 <FLASH_MassErase+0xd0>)
 80013fa:	f043 0310 	orr.w	r3, r3, #16
 80013fe:	6193      	str	r3, [r2, #24]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 8001400:	e033      	b.n	800146a <FLASH_MassErase+0xc2>
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	2b00      	cmp	r3, #0
 800140a:	d011      	beq.n	8001430 <FLASH_MassErase+0x88>
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800140c:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <FLASH_MassErase+0xd0>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	4a19      	ldr	r2, [pc, #100]	@ (8001478 <FLASH_MassErase+0xd0>)
 8001412:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001416:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 8001418:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <FLASH_MassErase+0xd0>)
 800141a:	68da      	ldr	r2, [r3, #12]
 800141c:	4916      	ldr	r1, [pc, #88]	@ (8001478 <FLASH_MassErase+0xd0>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4313      	orrs	r3, r2
 8001422:	60cb      	str	r3, [r1, #12]
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 8001424:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <FLASH_MassErase+0xd0>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	4a13      	ldr	r2, [pc, #76]	@ (8001478 <FLASH_MassErase+0xd0>)
 800142a:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 800142e:	60d3      	str	r3, [r2, #12]
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d017      	beq.n	800146a <FLASH_MassErase+0xc2>
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800143a:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <FLASH_MassErase+0xd0>)
 800143c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001440:	4a0d      	ldr	r2, [pc, #52]	@ (8001478 <FLASH_MassErase+0xd0>)
 8001442:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001446:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
      FLASH->CR2 |= VoltageRange;
 800144a:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <FLASH_MassErase+0xd0>)
 800144c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8001450:	4909      	ldr	r1, [pc, #36]	@ (8001478 <FLASH_MassErase+0xd0>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4313      	orrs	r3, r2
 8001456:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 800145a:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <FLASH_MassErase+0xd0>)
 800145c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001460:	4a05      	ldr	r2, [pc, #20]	@ (8001478 <FLASH_MassErase+0xd0>)
 8001462:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 8001466:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	52002000 	.word	0x52002000

0800147c <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b00      	cmp	r3, #0
 8001490:	d010      	beq.n	80014b4 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 8001494:	68db      	ldr	r3, [r3, #12]
 8001496:	4a17      	ldr	r2, [pc, #92]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 8001498:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 800149c:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800149e:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	0219      	lsls	r1, r3, #8
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	430b      	orrs	r3, r1
 80014aa:	4313      	orrs	r3, r2
 80014ac:	4a11      	ldr	r2, [pc, #68]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 80014ae:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 80014b2:	60d3      	str	r3, [r2, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d014      	beq.n	80014e8 <FLASH_Erase_Sector+0x6c>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 80014be:	4b0d      	ldr	r3, [pc, #52]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 80014c0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80014c4:	4a0b      	ldr	r2, [pc, #44]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 80014c6:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 80014ca:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 80014d0:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	0219      	lsls	r1, r3, #8
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	430b      	orrs	r3, r1
 80014dc:	4313      	orrs	r3, r2
 80014de:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <FLASH_Erase_Sector+0x78>)
 80014e0:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 80014e4:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	52002000 	.word	0x52002000

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b089      	sub	sp, #36	@ 0x24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001502:	2300      	movs	r3, #0
 8001504:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001506:	4b89      	ldr	r3, [pc, #548]	@ (800172c <HAL_GPIO_Init+0x234>)
 8001508:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800150a:	e194      	b.n	8001836 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	2101      	movs	r1, #1
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	fa01 f303 	lsl.w	r3, r1, r3
 8001518:	4013      	ands	r3, r2
 800151a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	2b00      	cmp	r3, #0
 8001520:	f000 8186 	beq.w	8001830 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f003 0303 	and.w	r3, r3, #3
 800152c:	2b01      	cmp	r3, #1
 800152e:	d005      	beq.n	800153c <HAL_GPIO_Init+0x44>
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d130      	bne.n	800159e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	2203      	movs	r2, #3
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	4313      	orrs	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001572:	2201      	movs	r2, #1
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43db      	mvns	r3, r3
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4013      	ands	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	091b      	lsrs	r3, r3, #4
 8001588:	f003 0201 	and.w	r2, r3, #1
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f003 0303 	and.w	r3, r3, #3
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	d017      	beq.n	80015da <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	2203      	movs	r2, #3
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4013      	ands	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f003 0303 	and.w	r3, r3, #3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d123      	bne.n	800162e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	08da      	lsrs	r2, r3, #3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	3208      	adds	r2, #8
 80015ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	220f      	movs	r2, #15
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43db      	mvns	r3, r3
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4013      	ands	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	691a      	ldr	r2, [r3, #16]
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	f003 0307 	and.w	r3, r3, #7
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	4313      	orrs	r3, r2
 800161e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	08da      	lsrs	r2, r3, #3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3208      	adds	r2, #8
 8001628:	69b9      	ldr	r1, [r7, #24]
 800162a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	2203      	movs	r2, #3
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	43db      	mvns	r3, r3
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	4013      	ands	r3, r2
 8001644:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f003 0203 	and.w	r2, r3, #3
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800166a:	2b00      	cmp	r3, #0
 800166c:	f000 80e0 	beq.w	8001830 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001670:	4b2f      	ldr	r3, [pc, #188]	@ (8001730 <HAL_GPIO_Init+0x238>)
 8001672:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001676:	4a2e      	ldr	r2, [pc, #184]	@ (8001730 <HAL_GPIO_Init+0x238>)
 8001678:	f043 0302 	orr.w	r3, r3, #2
 800167c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001680:	4b2b      	ldr	r3, [pc, #172]	@ (8001730 <HAL_GPIO_Init+0x238>)
 8001682:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800168e:	4a29      	ldr	r2, [pc, #164]	@ (8001734 <HAL_GPIO_Init+0x23c>)
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	089b      	lsrs	r3, r3, #2
 8001694:	3302      	adds	r3, #2
 8001696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	220f      	movs	r2, #15
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	43db      	mvns	r3, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4013      	ands	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a20      	ldr	r2, [pc, #128]	@ (8001738 <HAL_GPIO_Init+0x240>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d052      	beq.n	8001760 <HAL_GPIO_Init+0x268>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a1f      	ldr	r2, [pc, #124]	@ (800173c <HAL_GPIO_Init+0x244>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d031      	beq.n	8001726 <HAL_GPIO_Init+0x22e>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a1e      	ldr	r2, [pc, #120]	@ (8001740 <HAL_GPIO_Init+0x248>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d02b      	beq.n	8001722 <HAL_GPIO_Init+0x22a>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001744 <HAL_GPIO_Init+0x24c>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d025      	beq.n	800171e <HAL_GPIO_Init+0x226>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001748 <HAL_GPIO_Init+0x250>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d01f      	beq.n	800171a <HAL_GPIO_Init+0x222>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a1b      	ldr	r2, [pc, #108]	@ (800174c <HAL_GPIO_Init+0x254>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d019      	beq.n	8001716 <HAL_GPIO_Init+0x21e>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001750 <HAL_GPIO_Init+0x258>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d013      	beq.n	8001712 <HAL_GPIO_Init+0x21a>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a19      	ldr	r2, [pc, #100]	@ (8001754 <HAL_GPIO_Init+0x25c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d00d      	beq.n	800170e <HAL_GPIO_Init+0x216>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a18      	ldr	r2, [pc, #96]	@ (8001758 <HAL_GPIO_Init+0x260>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d007      	beq.n	800170a <HAL_GPIO_Init+0x212>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a17      	ldr	r2, [pc, #92]	@ (800175c <HAL_GPIO_Init+0x264>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d101      	bne.n	8001706 <HAL_GPIO_Init+0x20e>
 8001702:	2309      	movs	r3, #9
 8001704:	e02d      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 8001706:	230a      	movs	r3, #10
 8001708:	e02b      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 800170a:	2308      	movs	r3, #8
 800170c:	e029      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 800170e:	2307      	movs	r3, #7
 8001710:	e027      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 8001712:	2306      	movs	r3, #6
 8001714:	e025      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 8001716:	2305      	movs	r3, #5
 8001718:	e023      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 800171a:	2304      	movs	r3, #4
 800171c:	e021      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 800171e:	2303      	movs	r3, #3
 8001720:	e01f      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 8001722:	2302      	movs	r3, #2
 8001724:	e01d      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 8001726:	2301      	movs	r3, #1
 8001728:	e01b      	b.n	8001762 <HAL_GPIO_Init+0x26a>
 800172a:	bf00      	nop
 800172c:	58000080 	.word	0x58000080
 8001730:	58024400 	.word	0x58024400
 8001734:	58000400 	.word	0x58000400
 8001738:	58020000 	.word	0x58020000
 800173c:	58020400 	.word	0x58020400
 8001740:	58020800 	.word	0x58020800
 8001744:	58020c00 	.word	0x58020c00
 8001748:	58021000 	.word	0x58021000
 800174c:	58021400 	.word	0x58021400
 8001750:	58021800 	.word	0x58021800
 8001754:	58021c00 	.word	0x58021c00
 8001758:	58022000 	.word	0x58022000
 800175c:	58022400 	.word	0x58022400
 8001760:	2300      	movs	r3, #0
 8001762:	69fa      	ldr	r2, [r7, #28]
 8001764:	f002 0203 	and.w	r2, r2, #3
 8001768:	0092      	lsls	r2, r2, #2
 800176a:	4093      	lsls	r3, r2
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4313      	orrs	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001772:	4938      	ldr	r1, [pc, #224]	@ (8001854 <HAL_GPIO_Init+0x35c>)
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	3302      	adds	r3, #2
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001780:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	43db      	mvns	r3, r3
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	4013      	ands	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80017a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80017ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4013      	ands	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d003      	beq.n	80017d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80017d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d003      	beq.n	8001800 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	43db      	mvns	r3, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4013      	ands	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	3301      	adds	r3, #1
 8001834:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	fa22 f303 	lsr.w	r3, r2, r3
 8001840:	2b00      	cmp	r3, #0
 8001842:	f47f ae63 	bne.w	800150c <HAL_GPIO_Init+0x14>
  }
}
 8001846:	bf00      	nop
 8001848:	bf00      	nop
 800184a:	3724      	adds	r7, #36	@ 0x24
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	58000400 	.word	0x58000400

08001858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	460b      	mov	r3, r1
 8001862:	807b      	strh	r3, [r7, #2]
 8001864:	4613      	mov	r3, r2
 8001866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001868:	787b      	ldrb	r3, [r7, #1]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800186e:	887a      	ldrh	r2, [r7, #2]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001874:	e003      	b.n	800187e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001876:	887b      	ldrh	r3, [r7, #2]
 8001878:	041a      	lsls	r2, r3, #16
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	619a      	str	r2, [r3, #24]
}
 800187e:	bf00      	nop
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800188a:	b480      	push	{r7}
 800188c:	b085      	sub	sp, #20
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	460b      	mov	r3, r1
 8001894:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800189c:	887a      	ldrh	r2, [r7, #2]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	4013      	ands	r3, r2
 80018a2:	041a      	lsls	r2, r3, #16
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	43d9      	mvns	r1, r3
 80018a8:	887b      	ldrh	r3, [r7, #2]
 80018aa:	400b      	ands	r3, r1
 80018ac:	431a      	orrs	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	619a      	str	r2, [r3, #24]
}
 80018b2:	bf00      	nop
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80018c8:	4b19      	ldr	r3, [pc, #100]	@ (8001930 <HAL_PWREx_ConfigSupply+0x70>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	d00a      	beq.n	80018ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80018d4:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <HAL_PWREx_ConfigSupply+0x70>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	f003 0307 	and.w	r3, r3, #7
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d001      	beq.n	80018e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e01f      	b.n	8001926 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80018e6:	2300      	movs	r3, #0
 80018e8:	e01d      	b.n	8001926 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80018ea:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <HAL_PWREx_ConfigSupply+0x70>)
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	f023 0207 	bic.w	r2, r3, #7
 80018f2:	490f      	ldr	r1, [pc, #60]	@ (8001930 <HAL_PWREx_ConfigSupply+0x70>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80018fa:	f7ff f94d 	bl	8000b98 <HAL_GetTick>
 80018fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001900:	e009      	b.n	8001916 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001902:	f7ff f949 	bl	8000b98 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001910:	d901      	bls.n	8001916 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e007      	b.n	8001926 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001916:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <HAL_PWREx_ConfigSupply+0x70>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800191e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001922:	d1ee      	bne.n	8001902 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	58024800 	.word	0x58024800

08001934 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	@ 0x30
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d102      	bne.n	8001948 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	f000 bc48 	b.w	80021d8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b00      	cmp	r3, #0
 8001952:	f000 8088 	beq.w	8001a66 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001956:	4b99      	ldr	r3, [pc, #612]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800195e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001960:	4b96      	ldr	r3, [pc, #600]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001964:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001968:	2b10      	cmp	r3, #16
 800196a:	d007      	beq.n	800197c <HAL_RCC_OscConfig+0x48>
 800196c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196e:	2b18      	cmp	r3, #24
 8001970:	d111      	bne.n	8001996 <HAL_RCC_OscConfig+0x62>
 8001972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001974:	f003 0303 	and.w	r3, r3, #3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d10c      	bne.n	8001996 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800197c:	4b8f      	ldr	r3, [pc, #572]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d06d      	beq.n	8001a64 <HAL_RCC_OscConfig+0x130>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d169      	bne.n	8001a64 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	f000 bc21 	b.w	80021d8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800199e:	d106      	bne.n	80019ae <HAL_RCC_OscConfig+0x7a>
 80019a0:	4b86      	ldr	r3, [pc, #536]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a85      	ldr	r2, [pc, #532]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	e02e      	b.n	8001a0c <HAL_RCC_OscConfig+0xd8>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10c      	bne.n	80019d0 <HAL_RCC_OscConfig+0x9c>
 80019b6:	4b81      	ldr	r3, [pc, #516]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a80      	ldr	r2, [pc, #512]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	4b7e      	ldr	r3, [pc, #504]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a7d      	ldr	r2, [pc, #500]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	e01d      	b.n	8001a0c <HAL_RCC_OscConfig+0xd8>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019d8:	d10c      	bne.n	80019f4 <HAL_RCC_OscConfig+0xc0>
 80019da:	4b78      	ldr	r3, [pc, #480]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a77      	ldr	r2, [pc, #476]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019e4:	6013      	str	r3, [r2, #0]
 80019e6:	4b75      	ldr	r3, [pc, #468]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a74      	ldr	r2, [pc, #464]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019f0:	6013      	str	r3, [r2, #0]
 80019f2:	e00b      	b.n	8001a0c <HAL_RCC_OscConfig+0xd8>
 80019f4:	4b71      	ldr	r3, [pc, #452]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a70      	ldr	r2, [pc, #448]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 80019fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	4b6e      	ldr	r3, [pc, #440]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a6d      	ldr	r2, [pc, #436]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001a06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d013      	beq.n	8001a3c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a14:	f7ff f8c0 	bl	8000b98 <HAL_GetTick>
 8001a18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a1c:	f7ff f8bc 	bl	8000b98 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b64      	cmp	r3, #100	@ 0x64
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e3d4      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a2e:	4b63      	ldr	r3, [pc, #396]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0xe8>
 8001a3a:	e014      	b.n	8001a66 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3c:	f7ff f8ac 	bl	8000b98 <HAL_GetTick>
 8001a40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a44:	f7ff f8a8 	bl	8000b98 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b64      	cmp	r3, #100	@ 0x64
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e3c0      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a56:	4b59      	ldr	r3, [pc, #356]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x110>
 8001a62:	e000      	b.n	8001a66 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 80ca 	beq.w	8001c08 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a74:	4b51      	ldr	r3, [pc, #324]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001a76:	691b      	ldr	r3, [r3, #16]
 8001a78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a7c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a7e:	4b4f      	ldr	r3, [pc, #316]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a82:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001a84:	6a3b      	ldr	r3, [r7, #32]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d007      	beq.n	8001a9a <HAL_RCC_OscConfig+0x166>
 8001a8a:	6a3b      	ldr	r3, [r7, #32]
 8001a8c:	2b18      	cmp	r3, #24
 8001a8e:	d156      	bne.n	8001b3e <HAL_RCC_OscConfig+0x20a>
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	f003 0303 	and.w	r3, r3, #3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d151      	bne.n	8001b3e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a9a:	4b48      	ldr	r3, [pc, #288]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0304 	and.w	r3, r3, #4
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d005      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x17e>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e392      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ab2:	4b42      	ldr	r3, [pc, #264]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f023 0219 	bic.w	r2, r3, #25
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	493f      	ldr	r1, [pc, #252]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac4:	f7ff f868 	bl	8000b98 <HAL_GetTick>
 8001ac8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001acc:	f7ff f864 	bl	8000b98 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e37c      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ade:	4b37      	ldr	r3, [pc, #220]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d0f0      	beq.n	8001acc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aea:	f7ff f885 	bl	8000bf8 <HAL_GetREVID>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d817      	bhi.n	8001b28 <HAL_RCC_OscConfig+0x1f4>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	2b40      	cmp	r3, #64	@ 0x40
 8001afe:	d108      	bne.n	8001b12 <HAL_RCC_OscConfig+0x1de>
 8001b00:	4b2e      	ldr	r3, [pc, #184]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001b08:	4a2c      	ldr	r2, [pc, #176]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b0e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b10:	e07a      	b.n	8001c08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b12:	4b2a      	ldr	r3, [pc, #168]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	031b      	lsls	r3, r3, #12
 8001b20:	4926      	ldr	r1, [pc, #152]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b26:	e06f      	b.n	8001c08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b28:	4b24      	ldr	r3, [pc, #144]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	061b      	lsls	r3, r3, #24
 8001b36:	4921      	ldr	r1, [pc, #132]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b3c:	e064      	b.n	8001c08 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d047      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001b46:	4b1d      	ldr	r3, [pc, #116]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f023 0219 	bic.w	r2, r3, #25
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	491a      	ldr	r1, [pc, #104]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b58:	f7ff f81e 	bl	8000b98 <HAL_GetTick>
 8001b5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b60:	f7ff f81a 	bl	8000b98 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e332      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b72:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0304 	and.w	r3, r3, #4
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7e:	f7ff f83b 	bl	8000bf8 <HAL_GetREVID>
 8001b82:	4603      	mov	r3, r0
 8001b84:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d819      	bhi.n	8001bc0 <HAL_RCC_OscConfig+0x28c>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	2b40      	cmp	r3, #64	@ 0x40
 8001b92:	d108      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x272>
 8001b94:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001b9c:	4a07      	ldr	r2, [pc, #28]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001b9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ba2:	6053      	str	r3, [r2, #4]
 8001ba4:	e030      	b.n	8001c08 <HAL_RCC_OscConfig+0x2d4>
 8001ba6:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	031b      	lsls	r3, r3, #12
 8001bb4:	4901      	ldr	r1, [pc, #4]	@ (8001bbc <HAL_RCC_OscConfig+0x288>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]
 8001bba:	e025      	b.n	8001c08 <HAL_RCC_OscConfig+0x2d4>
 8001bbc:	58024400 	.word	0x58024400
 8001bc0:	4b9a      	ldr	r3, [pc, #616]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	061b      	lsls	r3, r3, #24
 8001bce:	4997      	ldr	r1, [pc, #604]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	604b      	str	r3, [r1, #4]
 8001bd4:	e018      	b.n	8001c08 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd6:	4b95      	ldr	r3, [pc, #596]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a94      	ldr	r2, [pc, #592]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001bdc:	f023 0301 	bic.w	r3, r3, #1
 8001be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be2:	f7fe ffd9 	bl	8000b98 <HAL_GetTick>
 8001be6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bea:	f7fe ffd5 	bl	8000b98 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e2ed      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001bfc:	4b8b      	ldr	r3, [pc, #556]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1f0      	bne.n	8001bea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0310 	and.w	r3, r3, #16
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 80a9 	beq.w	8001d68 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c16:	4b85      	ldr	r3, [pc, #532]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c1e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c20:	4b82      	ldr	r3, [pc, #520]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c24:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	2b08      	cmp	r3, #8
 8001c2a:	d007      	beq.n	8001c3c <HAL_RCC_OscConfig+0x308>
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	2b18      	cmp	r3, #24
 8001c30:	d13a      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x374>
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d135      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c3c:	4b7b      	ldr	r3, [pc, #492]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d005      	beq.n	8001c54 <HAL_RCC_OscConfig+0x320>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69db      	ldr	r3, [r3, #28]
 8001c4c:	2b80      	cmp	r3, #128	@ 0x80
 8001c4e:	d001      	beq.n	8001c54 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e2c1      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c54:	f7fe ffd0 	bl	8000bf8 <HAL_GetREVID>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d817      	bhi.n	8001c92 <HAL_RCC_OscConfig+0x35e>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	2b20      	cmp	r3, #32
 8001c68:	d108      	bne.n	8001c7c <HAL_RCC_OscConfig+0x348>
 8001c6a:	4b70      	ldr	r3, [pc, #448]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001c72:	4a6e      	ldr	r2, [pc, #440]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001c78:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c7a:	e075      	b.n	8001d68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c7c:	4b6b      	ldr	r3, [pc, #428]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	069b      	lsls	r3, r3, #26
 8001c8a:	4968      	ldr	r1, [pc, #416]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c90:	e06a      	b.n	8001d68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c92:	4b66      	ldr	r3, [pc, #408]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a1b      	ldr	r3, [r3, #32]
 8001c9e:	061b      	lsls	r3, r3, #24
 8001ca0:	4962      	ldr	r1, [pc, #392]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ca6:	e05f      	b.n	8001d68 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d042      	beq.n	8001d36 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001cb0:	4b5e      	ldr	r3, [pc, #376]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a5d      	ldr	r2, [pc, #372]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cbc:	f7fe ff6c 	bl	8000b98 <HAL_GetTick>
 8001cc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001cc2:	e008      	b.n	8001cd6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001cc4:	f7fe ff68 	bl	8000b98 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e280      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001cd6:	4b55      	ldr	r3, [pc, #340]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d0f0      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ce2:	f7fe ff89 	bl	8000bf8 <HAL_GetREVID>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d817      	bhi.n	8001d20 <HAL_RCC_OscConfig+0x3ec>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	2b20      	cmp	r3, #32
 8001cf6:	d108      	bne.n	8001d0a <HAL_RCC_OscConfig+0x3d6>
 8001cf8:	4b4c      	ldr	r3, [pc, #304]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001d00:	4a4a      	ldr	r2, [pc, #296]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001d06:	6053      	str	r3, [r2, #4]
 8001d08:	e02e      	b.n	8001d68 <HAL_RCC_OscConfig+0x434>
 8001d0a:	4b48      	ldr	r3, [pc, #288]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	069b      	lsls	r3, r3, #26
 8001d18:	4944      	ldr	r1, [pc, #272]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	604b      	str	r3, [r1, #4]
 8001d1e:	e023      	b.n	8001d68 <HAL_RCC_OscConfig+0x434>
 8001d20:	4b42      	ldr	r3, [pc, #264]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a1b      	ldr	r3, [r3, #32]
 8001d2c:	061b      	lsls	r3, r3, #24
 8001d2e:	493f      	ldr	r1, [pc, #252]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	60cb      	str	r3, [r1, #12]
 8001d34:	e018      	b.n	8001d68 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001d36:	4b3d      	ldr	r3, [pc, #244]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a3c      	ldr	r2, [pc, #240]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d42:	f7fe ff29 	bl	8000b98 <HAL_GetTick>
 8001d46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001d4a:	f7fe ff25 	bl	8000b98 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e23d      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001d5c:	4b33      	ldr	r3, [pc, #204]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f0      	bne.n	8001d4a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0308 	and.w	r3, r3, #8
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d036      	beq.n	8001de2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	695b      	ldr	r3, [r3, #20]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d019      	beq.n	8001db0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d80:	4a2a      	ldr	r2, [pc, #168]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d88:	f7fe ff06 	bl	8000b98 <HAL_GetTick>
 8001d8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d90:	f7fe ff02 	bl	8000b98 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e21a      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001da2:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0f0      	beq.n	8001d90 <HAL_RCC_OscConfig+0x45c>
 8001dae:	e018      	b.n	8001de2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001db0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001db2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001db4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001db6:	f023 0301 	bic.w	r3, r3, #1
 8001dba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dbc:	f7fe feec 	bl	8000b98 <HAL_GetTick>
 8001dc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dc4:	f7fe fee8 	bl	8000b98 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e200      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dd6:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1f0      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0320 	and.w	r3, r3, #32
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d039      	beq.n	8001e62 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d01c      	beq.n	8001e30 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001df6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001dfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e00:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001e02:	f7fe fec9 	bl	8000b98 <HAL_GetTick>
 8001e06:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e0a:	f7fe fec5 	bl	8000b98 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e1dd      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001e1c:	4b03      	ldr	r3, [pc, #12]	@ (8001e2c <HAL_RCC_OscConfig+0x4f8>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0x4d6>
 8001e28:	e01b      	b.n	8001e62 <HAL_RCC_OscConfig+0x52e>
 8001e2a:	bf00      	nop
 8001e2c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e30:	4b9b      	ldr	r3, [pc, #620]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a9a      	ldr	r2, [pc, #616]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001e36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e3a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001e3c:	f7fe feac 	bl	8000b98 <HAL_GetTick>
 8001e40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e44:	f7fe fea8 	bl	8000b98 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e1c0      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001e56:	4b92      	ldr	r3, [pc, #584]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1f0      	bne.n	8001e44 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f000 8081 	beq.w	8001f72 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001e70:	4b8c      	ldr	r3, [pc, #560]	@ (80020a4 <HAL_RCC_OscConfig+0x770>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a8b      	ldr	r2, [pc, #556]	@ (80020a4 <HAL_RCC_OscConfig+0x770>)
 8001e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e7c:	f7fe fe8c 	bl	8000b98 <HAL_GetTick>
 8001e80:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e84:	f7fe fe88 	bl	8000b98 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b64      	cmp	r3, #100	@ 0x64
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e1a0      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e96:	4b83      	ldr	r3, [pc, #524]	@ (80020a4 <HAL_RCC_OscConfig+0x770>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d106      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x584>
 8001eaa:	4b7d      	ldr	r3, [pc, #500]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eae:	4a7c      	ldr	r2, [pc, #496]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eb6:	e02d      	b.n	8001f14 <HAL_RCC_OscConfig+0x5e0>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10c      	bne.n	8001eda <HAL_RCC_OscConfig+0x5a6>
 8001ec0:	4b77      	ldr	r3, [pc, #476]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec4:	4a76      	ldr	r2, [pc, #472]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ec6:	f023 0301 	bic.w	r3, r3, #1
 8001eca:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ecc:	4b74      	ldr	r3, [pc, #464]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed0:	4a73      	ldr	r2, [pc, #460]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ed2:	f023 0304 	bic.w	r3, r3, #4
 8001ed6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ed8:	e01c      	b.n	8001f14 <HAL_RCC_OscConfig+0x5e0>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b05      	cmp	r3, #5
 8001ee0:	d10c      	bne.n	8001efc <HAL_RCC_OscConfig+0x5c8>
 8001ee2:	4b6f      	ldr	r3, [pc, #444]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee6:	4a6e      	ldr	r2, [pc, #440]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ee8:	f043 0304 	orr.w	r3, r3, #4
 8001eec:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eee:	4b6c      	ldr	r3, [pc, #432]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ef2:	4a6b      	ldr	r2, [pc, #428]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001efa:	e00b      	b.n	8001f14 <HAL_RCC_OscConfig+0x5e0>
 8001efc:	4b68      	ldr	r3, [pc, #416]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001efe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f00:	4a67      	ldr	r2, [pc, #412]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f02:	f023 0301 	bic.w	r3, r3, #1
 8001f06:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f08:	4b65      	ldr	r3, [pc, #404]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f0c:	4a64      	ldr	r2, [pc, #400]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f0e:	f023 0304 	bic.w	r3, r3, #4
 8001f12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d015      	beq.n	8001f48 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1c:	f7fe fe3c 	bl	8000b98 <HAL_GetTick>
 8001f20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f22:	e00a      	b.n	8001f3a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f24:	f7fe fe38 	bl	8000b98 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e14e      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f3a:	4b59      	ldr	r3, [pc, #356]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0ee      	beq.n	8001f24 <HAL_RCC_OscConfig+0x5f0>
 8001f46:	e014      	b.n	8001f72 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f48:	f7fe fe26 	bl	8000b98 <HAL_GetTick>
 8001f4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f4e:	e00a      	b.n	8001f66 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f50:	f7fe fe22 	bl	8000b98 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e138      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f66:	4b4e      	ldr	r3, [pc, #312]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1ee      	bne.n	8001f50 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f000 812d 	beq.w	80021d6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001f7c:	4b48      	ldr	r3, [pc, #288]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f84:	2b18      	cmp	r3, #24
 8001f86:	f000 80bd 	beq.w	8002104 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	f040 809e 	bne.w	80020d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f94:	4b42      	ldr	r3, [pc, #264]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a41      	ldr	r2, [pc, #260]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001f9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7fe fdfa 	bl	8000b98 <HAL_GetTick>
 8001fa4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7fe fdf6 	bl	8000b98 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e10e      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fba:	4b39      	ldr	r3, [pc, #228]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fc6:	4b36      	ldr	r3, [pc, #216]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001fc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fca:	4b37      	ldr	r3, [pc, #220]	@ (80020a8 <HAL_RCC_OscConfig+0x774>)
 8001fcc:	4013      	ands	r3, r2
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001fd6:	0112      	lsls	r2, r2, #4
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	4931      	ldr	r1, [pc, #196]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	628b      	str	r3, [r1, #40]	@ 0x28
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	025b      	lsls	r3, r3, #9
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	041b      	lsls	r3, r3, #16
 8001ffe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002002:	431a      	orrs	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002008:	3b01      	subs	r3, #1
 800200a:	061b      	lsls	r3, r3, #24
 800200c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002010:	4923      	ldr	r1, [pc, #140]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002012:	4313      	orrs	r3, r2
 8002014:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002016:	4b22      	ldr	r3, [pc, #136]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800201a:	4a21      	ldr	r2, [pc, #132]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 800201c:	f023 0301 	bic.w	r3, r3, #1
 8002020:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002022:	4b1f      	ldr	r3, [pc, #124]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002024:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002026:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <HAL_RCC_OscConfig+0x778>)
 8002028:	4013      	ands	r3, r2
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800202e:	00d2      	lsls	r2, r2, #3
 8002030:	491b      	ldr	r1, [pc, #108]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002032:	4313      	orrs	r3, r2
 8002034:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002036:	4b1a      	ldr	r3, [pc, #104]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203a:	f023 020c 	bic.w	r2, r3, #12
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	4917      	ldr	r1, [pc, #92]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002044:	4313      	orrs	r3, r2
 8002046:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002048:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 800204a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204c:	f023 0202 	bic.w	r2, r3, #2
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002054:	4912      	ldr	r1, [pc, #72]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002056:	4313      	orrs	r3, r2
 8002058:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800205a:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 800205c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205e:	4a10      	ldr	r2, [pc, #64]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002060:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002064:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002066:	4b0e      	ldr	r3, [pc, #56]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206a:	4a0d      	ldr	r2, [pc, #52]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 800206c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002070:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002072:	4b0b      	ldr	r3, [pc, #44]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002076:	4a0a      	ldr	r2, [pc, #40]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002078:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800207c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800207e:	4b08      	ldr	r3, [pc, #32]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002082:	4a07      	ldr	r2, [pc, #28]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800208a:	4b05      	ldr	r3, [pc, #20]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a04      	ldr	r2, [pc, #16]	@ (80020a0 <HAL_RCC_OscConfig+0x76c>)
 8002090:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002094:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002096:	f7fe fd7f 	bl	8000b98 <HAL_GetTick>
 800209a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800209c:	e011      	b.n	80020c2 <HAL_RCC_OscConfig+0x78e>
 800209e:	bf00      	nop
 80020a0:	58024400 	.word	0x58024400
 80020a4:	58024800 	.word	0x58024800
 80020a8:	fffffc0c 	.word	0xfffffc0c
 80020ac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b0:	f7fe fd72 	bl	8000b98 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e08a      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020c2:	4b47      	ldr	r3, [pc, #284]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0f0      	beq.n	80020b0 <HAL_RCC_OscConfig+0x77c>
 80020ce:	e082      	b.n	80021d6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d0:	4b43      	ldr	r3, [pc, #268]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a42      	ldr	r2, [pc, #264]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80020d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020dc:	f7fe fd5c 	bl	8000b98 <HAL_GetTick>
 80020e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e4:	f7fe fd58 	bl	8000b98 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e070      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020f6:	4b3a      	ldr	r3, [pc, #232]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f0      	bne.n	80020e4 <HAL_RCC_OscConfig+0x7b0>
 8002102:	e068      	b.n	80021d6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002104:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 8002106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002108:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800210a:	4b35      	ldr	r3, [pc, #212]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	2b01      	cmp	r3, #1
 8002116:	d031      	beq.n	800217c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	f003 0203 	and.w	r2, r3, #3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002122:	429a      	cmp	r2, r3
 8002124:	d12a      	bne.n	800217c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002132:	429a      	cmp	r2, r3
 8002134:	d122      	bne.n	800217c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002140:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002142:	429a      	cmp	r2, r3
 8002144:	d11a      	bne.n	800217c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	0a5b      	lsrs	r3, r3, #9
 800214a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002152:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002154:	429a      	cmp	r2, r3
 8002156:	d111      	bne.n	800217c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	0c1b      	lsrs	r3, r3, #16
 800215c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002164:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002166:	429a      	cmp	r2, r3
 8002168:	d108      	bne.n	800217c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	0e1b      	lsrs	r3, r3, #24
 800216e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002176:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002178:	429a      	cmp	r2, r3
 800217a:	d001      	beq.n	8002180 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e02b      	b.n	80021d8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002180:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 8002182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002184:	08db      	lsrs	r3, r3, #3
 8002186:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800218a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	429a      	cmp	r2, r3
 8002194:	d01f      	beq.n	80021d6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002196:	4b12      	ldr	r3, [pc, #72]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 8002198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800219a:	4a11      	ldr	r2, [pc, #68]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 800219c:	f023 0301 	bic.w	r3, r3, #1
 80021a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021a2:	f7fe fcf9 	bl	8000b98 <HAL_GetTick>
 80021a6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80021a8:	bf00      	nop
 80021aa:	f7fe fcf5 	bl	8000b98 <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d0f9      	beq.n	80021aa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80021b6:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80021b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021ba:	4b0a      	ldr	r3, [pc, #40]	@ (80021e4 <HAL_RCC_OscConfig+0x8b0>)
 80021bc:	4013      	ands	r3, r2
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021c2:	00d2      	lsls	r2, r2, #3
 80021c4:	4906      	ldr	r1, [pc, #24]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80021ca:	4b05      	ldr	r3, [pc, #20]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80021cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ce:	4a04      	ldr	r2, [pc, #16]	@ (80021e0 <HAL_RCC_OscConfig+0x8ac>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3730      	adds	r7, #48	@ 0x30
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	58024400 	.word	0x58024400
 80021e4:	ffff0007 	.word	0xffff0007

080021e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d101      	bne.n	80021fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e19c      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021fc:	4b8a      	ldr	r3, [pc, #552]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 030f 	and.w	r3, r3, #15
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d910      	bls.n	800222c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220a:	4b87      	ldr	r3, [pc, #540]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f023 020f 	bic.w	r2, r3, #15
 8002212:	4985      	ldr	r1, [pc, #532]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	4313      	orrs	r3, r2
 8002218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800221a:	4b83      	ldr	r3, [pc, #524]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 030f 	and.w	r3, r3, #15
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	429a      	cmp	r2, r3
 8002226:	d001      	beq.n	800222c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e184      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	d010      	beq.n	800225a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691a      	ldr	r2, [r3, #16]
 800223c:	4b7b      	ldr	r3, [pc, #492]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002244:	429a      	cmp	r2, r3
 8002246:	d908      	bls.n	800225a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002248:	4b78      	ldr	r3, [pc, #480]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	691b      	ldr	r3, [r3, #16]
 8002254:	4975      	ldr	r1, [pc, #468]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 8002256:	4313      	orrs	r3, r2
 8002258:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d010      	beq.n	8002288 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695a      	ldr	r2, [r3, #20]
 800226a:	4b70      	ldr	r3, [pc, #448]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002272:	429a      	cmp	r2, r3
 8002274:	d908      	bls.n	8002288 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002276:	4b6d      	ldr	r3, [pc, #436]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	496a      	ldr	r1, [pc, #424]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 8002284:	4313      	orrs	r3, r2
 8002286:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0310 	and.w	r3, r3, #16
 8002290:	2b00      	cmp	r3, #0
 8002292:	d010      	beq.n	80022b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699a      	ldr	r2, [r3, #24]
 8002298:	4b64      	ldr	r3, [pc, #400]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d908      	bls.n	80022b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80022a4:	4b61      	ldr	r3, [pc, #388]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	495e      	ldr	r1, [pc, #376]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0320 	and.w	r3, r3, #32
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d010      	beq.n	80022e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69da      	ldr	r2, [r3, #28]
 80022c6:	4b59      	ldr	r3, [pc, #356]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d908      	bls.n	80022e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80022d2:	4b56      	ldr	r3, [pc, #344]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	4953      	ldr	r1, [pc, #332]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d010      	beq.n	8002312 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68da      	ldr	r2, [r3, #12]
 80022f4:	4b4d      	ldr	r3, [pc, #308]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	f003 030f 	and.w	r3, r3, #15
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d908      	bls.n	8002312 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002300:	4b4a      	ldr	r3, [pc, #296]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f023 020f 	bic.w	r2, r3, #15
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	4947      	ldr	r1, [pc, #284]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800230e:	4313      	orrs	r3, r2
 8002310:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d055      	beq.n	80023ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800231e:	4b43      	ldr	r3, [pc, #268]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	4940      	ldr	r1, [pc, #256]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800232c:	4313      	orrs	r3, r2
 800232e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d107      	bne.n	8002348 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002338:	4b3c      	ldr	r3, [pc, #240]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d121      	bne.n	8002388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e0f6      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b03      	cmp	r3, #3
 800234e:	d107      	bne.n	8002360 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002350:	4b36      	ldr	r3, [pc, #216]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d115      	bne.n	8002388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e0ea      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d107      	bne.n	8002378 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002368:	4b30      	ldr	r3, [pc, #192]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002370:	2b00      	cmp	r3, #0
 8002372:	d109      	bne.n	8002388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0de      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002378:	4b2c      	ldr	r3, [pc, #176]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0d6      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002388:	4b28      	ldr	r3, [pc, #160]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 800238a:	691b      	ldr	r3, [r3, #16]
 800238c:	f023 0207 	bic.w	r2, r3, #7
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	4925      	ldr	r1, [pc, #148]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 8002396:	4313      	orrs	r3, r2
 8002398:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800239a:	f7fe fbfd 	bl	8000b98 <HAL_GetTick>
 800239e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a0:	e00a      	b.n	80023b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a2:	f7fe fbf9 	bl	8000b98 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e0be      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b8:	4b1c      	ldr	r3, [pc, #112]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	00db      	lsls	r3, r3, #3
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d1eb      	bne.n	80023a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d010      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	68da      	ldr	r2, [r3, #12]
 80023da:	4b14      	ldr	r3, [pc, #80]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d208      	bcs.n	80023f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023e6:	4b11      	ldr	r3, [pc, #68]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f023 020f 	bic.w	r2, r3, #15
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	490e      	ldr	r1, [pc, #56]	@ (800242c <HAL_RCC_ClockConfig+0x244>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 030f 	and.w	r3, r3, #15
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d214      	bcs.n	8002430 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002406:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f023 020f 	bic.w	r2, r3, #15
 800240e:	4906      	ldr	r1, [pc, #24]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002416:	4b04      	ldr	r3, [pc, #16]	@ (8002428 <HAL_RCC_ClockConfig+0x240>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e086      	b.n	8002536 <HAL_RCC_ClockConfig+0x34e>
 8002428:	52002000 	.word	0x52002000
 800242c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d010      	beq.n	800245e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	4b3f      	ldr	r3, [pc, #252]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002448:	429a      	cmp	r2, r3
 800244a:	d208      	bcs.n	800245e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800244c:	4b3c      	ldr	r3, [pc, #240]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	691b      	ldr	r3, [r3, #16]
 8002458:	4939      	ldr	r1, [pc, #228]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 800245a:	4313      	orrs	r3, r2
 800245c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0308 	and.w	r3, r3, #8
 8002466:	2b00      	cmp	r3, #0
 8002468:	d010      	beq.n	800248c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	695a      	ldr	r2, [r3, #20]
 800246e:	4b34      	ldr	r3, [pc, #208]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002476:	429a      	cmp	r2, r3
 8002478:	d208      	bcs.n	800248c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800247a:	4b31      	ldr	r3, [pc, #196]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	492e      	ldr	r1, [pc, #184]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 8002488:	4313      	orrs	r3, r2
 800248a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0310 	and.w	r3, r3, #16
 8002494:	2b00      	cmp	r3, #0
 8002496:	d010      	beq.n	80024ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	699a      	ldr	r2, [r3, #24]
 800249c:	4b28      	ldr	r3, [pc, #160]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 800249e:	69db      	ldr	r3, [r3, #28]
 80024a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d208      	bcs.n	80024ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80024a8:	4b25      	ldr	r3, [pc, #148]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	4922      	ldr	r1, [pc, #136]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0320 	and.w	r3, r3, #32
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d010      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69da      	ldr	r2, [r3, #28]
 80024ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d208      	bcs.n	80024e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80024d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	4917      	ldr	r1, [pc, #92]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024e8:	f000 f834 	bl	8002554 <HAL_RCC_GetSysClockFreq>
 80024ec:	4602      	mov	r2, r0
 80024ee:	4b14      	ldr	r3, [pc, #80]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	0a1b      	lsrs	r3, r3, #8
 80024f4:	f003 030f 	and.w	r3, r3, #15
 80024f8:	4912      	ldr	r1, [pc, #72]	@ (8002544 <HAL_RCC_ClockConfig+0x35c>)
 80024fa:	5ccb      	ldrb	r3, [r1, r3]
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	fa22 f303 	lsr.w	r3, r2, r3
 8002504:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002506:	4b0e      	ldr	r3, [pc, #56]	@ (8002540 <HAL_RCC_ClockConfig+0x358>)
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	4a0d      	ldr	r2, [pc, #52]	@ (8002544 <HAL_RCC_ClockConfig+0x35c>)
 8002510:	5cd3      	ldrb	r3, [r2, r3]
 8002512:	f003 031f 	and.w	r3, r3, #31
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	fa22 f303 	lsr.w	r3, r2, r3
 800251c:	4a0a      	ldr	r2, [pc, #40]	@ (8002548 <HAL_RCC_ClockConfig+0x360>)
 800251e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <HAL_RCC_ClockConfig+0x364>)
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002526:	4b0a      	ldr	r3, [pc, #40]	@ (8002550 <HAL_RCC_ClockConfig+0x368>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe faea 	bl	8000b04 <HAL_InitTick>
 8002530:	4603      	mov	r3, r0
 8002532:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002534:	7bfb      	ldrb	r3, [r7, #15]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	58024400 	.word	0x58024400
 8002544:	080028d4 	.word	0x080028d4
 8002548:	24000004 	.word	0x24000004
 800254c:	24000000 	.word	0x24000000
 8002550:	24000008 	.word	0x24000008

08002554 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002554:	b480      	push	{r7}
 8002556:	b089      	sub	sp, #36	@ 0x24
 8002558:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800255a:	4bb3      	ldr	r3, [pc, #716]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002562:	2b18      	cmp	r3, #24
 8002564:	f200 8155 	bhi.w	8002812 <HAL_RCC_GetSysClockFreq+0x2be>
 8002568:	a201      	add	r2, pc, #4	@ (adr r2, 8002570 <HAL_RCC_GetSysClockFreq+0x1c>)
 800256a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800256e:	bf00      	nop
 8002570:	080025d5 	.word	0x080025d5
 8002574:	08002813 	.word	0x08002813
 8002578:	08002813 	.word	0x08002813
 800257c:	08002813 	.word	0x08002813
 8002580:	08002813 	.word	0x08002813
 8002584:	08002813 	.word	0x08002813
 8002588:	08002813 	.word	0x08002813
 800258c:	08002813 	.word	0x08002813
 8002590:	080025fb 	.word	0x080025fb
 8002594:	08002813 	.word	0x08002813
 8002598:	08002813 	.word	0x08002813
 800259c:	08002813 	.word	0x08002813
 80025a0:	08002813 	.word	0x08002813
 80025a4:	08002813 	.word	0x08002813
 80025a8:	08002813 	.word	0x08002813
 80025ac:	08002813 	.word	0x08002813
 80025b0:	08002601 	.word	0x08002601
 80025b4:	08002813 	.word	0x08002813
 80025b8:	08002813 	.word	0x08002813
 80025bc:	08002813 	.word	0x08002813
 80025c0:	08002813 	.word	0x08002813
 80025c4:	08002813 	.word	0x08002813
 80025c8:	08002813 	.word	0x08002813
 80025cc:	08002813 	.word	0x08002813
 80025d0:	08002607 	.word	0x08002607
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025d4:	4b94      	ldr	r3, [pc, #592]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0320 	and.w	r3, r3, #32
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d009      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80025e0:	4b91      	ldr	r3, [pc, #580]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	08db      	lsrs	r3, r3, #3
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	4a90      	ldr	r2, [pc, #576]	@ (800282c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
 80025f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80025f2:	e111      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80025f4:	4b8d      	ldr	r3, [pc, #564]	@ (800282c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025f6:	61bb      	str	r3, [r7, #24]
      break;
 80025f8:	e10e      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80025fa:	4b8d      	ldr	r3, [pc, #564]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80025fc:	61bb      	str	r3, [r7, #24]
      break;
 80025fe:	e10b      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002600:	4b8c      	ldr	r3, [pc, #560]	@ (8002834 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002602:	61bb      	str	r3, [r7, #24]
      break;
 8002604:	e108      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002606:	4b88      	ldr	r3, [pc, #544]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260a:	f003 0303 	and.w	r3, r3, #3
 800260e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002610:	4b85      	ldr	r3, [pc, #532]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002614:	091b      	lsrs	r3, r3, #4
 8002616:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800261a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800261c:	4b82      	ldr	r3, [pc, #520]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800261e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002626:	4b80      	ldr	r3, [pc, #512]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800262a:	08db      	lsrs	r3, r3, #3
 800262c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	ee07 3a90 	vmov	s15, r3
 800263a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800263e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	2b00      	cmp	r3, #0
 8002646:	f000 80e1 	beq.w	800280c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	2b02      	cmp	r3, #2
 800264e:	f000 8083 	beq.w	8002758 <HAL_RCC_GetSysClockFreq+0x204>
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2b02      	cmp	r3, #2
 8002656:	f200 80a1 	bhi.w	800279c <HAL_RCC_GetSysClockFreq+0x248>
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <HAL_RCC_GetSysClockFreq+0x114>
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d056      	beq.n	8002714 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002666:	e099      	b.n	800279c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002668:	4b6f      	ldr	r3, [pc, #444]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0320 	and.w	r3, r3, #32
 8002670:	2b00      	cmp	r3, #0
 8002672:	d02d      	beq.n	80026d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002674:	4b6c      	ldr	r3, [pc, #432]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	08db      	lsrs	r3, r3, #3
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	4a6b      	ldr	r2, [pc, #428]	@ (800282c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002680:	fa22 f303 	lsr.w	r3, r2, r3
 8002684:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	ee07 3a90 	vmov	s15, r3
 800268c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	ee07 3a90 	vmov	s15, r3
 8002696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800269a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800269e:	4b62      	ldr	r3, [pc, #392]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a6:	ee07 3a90 	vmov	s15, r3
 80026aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80026b2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002838 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80026ce:	e087      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	ee07 3a90 	vmov	s15, r3
 80026d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026da:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800283c <HAL_RCC_GetSysClockFreq+0x2e8>
 80026de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026e2:	4b51      	ldr	r3, [pc, #324]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ea:	ee07 3a90 	vmov	s15, r3
 80026ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80026f6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002838 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002702:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800270a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800270e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002712:	e065      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	ee07 3a90 	vmov	s15, r3
 800271a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800271e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002840 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002726:	4b40      	ldr	r3, [pc, #256]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800272e:	ee07 3a90 	vmov	s15, r3
 8002732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002736:	ed97 6a02 	vldr	s12, [r7, #8]
 800273a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002838 <HAL_RCC_GetSysClockFreq+0x2e4>
 800273e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002746:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800274a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800274e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002752:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002756:	e043      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	ee07 3a90 	vmov	s15, r3
 800275e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002762:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002844 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800276a:	4b2f      	ldr	r3, [pc, #188]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002772:	ee07 3a90 	vmov	s15, r3
 8002776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800277a:	ed97 6a02 	vldr	s12, [r7, #8]
 800277e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002838 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800278a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800278e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002796:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800279a:	e021      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	ee07 3a90 	vmov	s15, r3
 80027a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027a6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002840 <HAL_RCC_GetSysClockFreq+0x2ec>
 80027aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027b6:	ee07 3a90 	vmov	s15, r3
 80027ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027be:	ed97 6a02 	vldr	s12, [r7, #8]
 80027c2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002838 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80027de:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e4:	0a5b      	lsrs	r3, r3, #9
 80027e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027ea:	3301      	adds	r3, #1
 80027ec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	ee07 3a90 	vmov	s15, r3
 80027f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80027fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002800:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002804:	ee17 3a90 	vmov	r3, s15
 8002808:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800280a:	e005      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	61bb      	str	r3, [r7, #24]
      break;
 8002810:	e002      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002812:	4b07      	ldr	r3, [pc, #28]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002814:	61bb      	str	r3, [r7, #24]
      break;
 8002816:	bf00      	nop
  }

  return sysclockfreq;
 8002818:	69bb      	ldr	r3, [r7, #24]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3724      	adds	r7, #36	@ 0x24
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	58024400 	.word	0x58024400
 800282c:	03d09000 	.word	0x03d09000
 8002830:	003d0900 	.word	0x003d0900
 8002834:	007a1200 	.word	0x007a1200
 8002838:	46000000 	.word	0x46000000
 800283c:	4c742400 	.word	0x4c742400
 8002840:	4a742400 	.word	0x4a742400
 8002844:	4af42400 	.word	0x4af42400

08002848 <memset>:
 8002848:	4402      	add	r2, r0
 800284a:	4603      	mov	r3, r0
 800284c:	4293      	cmp	r3, r2
 800284e:	d100      	bne.n	8002852 <memset+0xa>
 8002850:	4770      	bx	lr
 8002852:	f803 1b01 	strb.w	r1, [r3], #1
 8002856:	e7f9      	b.n	800284c <memset+0x4>

08002858 <__libc_init_array>:
 8002858:	b570      	push	{r4, r5, r6, lr}
 800285a:	4d0d      	ldr	r5, [pc, #52]	@ (8002890 <__libc_init_array+0x38>)
 800285c:	4c0d      	ldr	r4, [pc, #52]	@ (8002894 <__libc_init_array+0x3c>)
 800285e:	1b64      	subs	r4, r4, r5
 8002860:	10a4      	asrs	r4, r4, #2
 8002862:	2600      	movs	r6, #0
 8002864:	42a6      	cmp	r6, r4
 8002866:	d109      	bne.n	800287c <__libc_init_array+0x24>
 8002868:	4d0b      	ldr	r5, [pc, #44]	@ (8002898 <__libc_init_array+0x40>)
 800286a:	4c0c      	ldr	r4, [pc, #48]	@ (800289c <__libc_init_array+0x44>)
 800286c:	f000 f826 	bl	80028bc <_init>
 8002870:	1b64      	subs	r4, r4, r5
 8002872:	10a4      	asrs	r4, r4, #2
 8002874:	2600      	movs	r6, #0
 8002876:	42a6      	cmp	r6, r4
 8002878:	d105      	bne.n	8002886 <__libc_init_array+0x2e>
 800287a:	bd70      	pop	{r4, r5, r6, pc}
 800287c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002880:	4798      	blx	r3
 8002882:	3601      	adds	r6, #1
 8002884:	e7ee      	b.n	8002864 <__libc_init_array+0xc>
 8002886:	f855 3b04 	ldr.w	r3, [r5], #4
 800288a:	4798      	blx	r3
 800288c:	3601      	adds	r6, #1
 800288e:	e7f2      	b.n	8002876 <__libc_init_array+0x1e>
 8002890:	080028e4 	.word	0x080028e4
 8002894:	080028e4 	.word	0x080028e4
 8002898:	080028e4 	.word	0x080028e4
 800289c:	080028e8 	.word	0x080028e8

080028a0 <memcpy>:
 80028a0:	440a      	add	r2, r1
 80028a2:	4291      	cmp	r1, r2
 80028a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80028a8:	d100      	bne.n	80028ac <memcpy+0xc>
 80028aa:	4770      	bx	lr
 80028ac:	b510      	push	{r4, lr}
 80028ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80028b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80028b6:	4291      	cmp	r1, r2
 80028b8:	d1f9      	bne.n	80028ae <memcpy+0xe>
 80028ba:	bd10      	pop	{r4, pc}

080028bc <_init>:
 80028bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028be:	bf00      	nop
 80028c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028c2:	bc08      	pop	{r3}
 80028c4:	469e      	mov	lr, r3
 80028c6:	4770      	bx	lr

080028c8 <_fini>:
 80028c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ca:	bf00      	nop
 80028cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ce:	bc08      	pop	{r3}
 80028d0:	469e      	mov	lr, r3
 80028d2:	4770      	bx	lr
