# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../APE_Exam.srcs/sources_1/new/spi_lib.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/FPGA1.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/FPGA2.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/OSERDES_WRAP.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/RAM0.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/RAM2.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/new/SPI_RX.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/new/SPI_TX.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/TDMS_encoder.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/ascii_lib.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/clocking_1.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/clocking_2.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/dvid.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/hdmi_driver.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/image_driver.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/spi_rx_ddr_based.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/spi_rx_pure_vhdl.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/spi_rx_serdes_based.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/spi_tx_ddr_based.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/spi_tx_pure_vhdl.vhd" \
"../../../../APE_Exam.srcs/sources_1/new/spi_tx_serdes_based.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/top.vhd" \
"../../../../APE_Exam.srcs/sources_1/imports/sources_1/vga_gen.vhd" \
"../../../../APE_Exam.srcs/sim_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
