<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4617" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4617{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4617{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4617{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4617{left:82px;bottom:979px;letter-spacing:-0.17px;}
#t5_4617{left:143px;bottom:979px;letter-spacing:-0.17px;}
#t6_4617{left:190px;bottom:979px;letter-spacing:-0.13px;}
#t7_4617{left:430px;bottom:979px;letter-spacing:-0.14px;}
#t8_4617{left:523px;bottom:979px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t9_4617{left:82px;bottom:955px;letter-spacing:-0.16px;}
#ta_4617{left:143px;bottom:955px;letter-spacing:-0.17px;}
#tb_4617{left:190px;bottom:955px;letter-spacing:-0.15px;}
#tc_4617{left:430px;bottom:955px;letter-spacing:-0.13px;}
#td_4617{left:523px;bottom:955px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_4617{left:82px;bottom:930px;letter-spacing:-0.14px;}
#tf_4617{left:143px;bottom:930px;letter-spacing:-0.17px;}
#tg_4617{left:190px;bottom:930px;letter-spacing:-0.14px;}
#th_4617{left:430px;bottom:930px;letter-spacing:-0.13px;}
#ti_4617{left:523px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4617{left:190px;bottom:906px;}
#tk_4617{left:523px;bottom:906px;letter-spacing:-0.15px;}
#tl_4617{left:523px;bottom:885px;letter-spacing:-0.11px;}
#tm_4617{left:523px;bottom:868px;letter-spacing:-0.11px;}
#tn_4617{left:523px;bottom:851px;letter-spacing:-0.12px;}
#to_4617{left:523px;bottom:834px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_4617{left:523px;bottom:817px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_4617{left:190px;bottom:793px;}
#tr_4617{left:523px;bottom:793px;letter-spacing:-0.12px;}
#ts_4617{left:523px;bottom:771px;letter-spacing:-0.11px;}
#tt_4617{left:523px;bottom:755px;letter-spacing:-0.11px;}
#tu_4617{left:523px;bottom:738px;letter-spacing:-0.11px;}
#tv_4617{left:523px;bottom:721px;letter-spacing:-0.11px;}
#tw_4617{left:190px;bottom:697px;}
#tx_4617{left:523px;bottom:697px;letter-spacing:-0.14px;}
#ty_4617{left:523px;bottom:675px;letter-spacing:-0.11px;}
#tz_4617{left:523px;bottom:658px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t10_4617{left:523px;bottom:642px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_4617{left:523px;bottom:625px;letter-spacing:-0.11px;}
#t12_4617{left:523px;bottom:608px;letter-spacing:-0.12px;}
#t13_4617{left:190px;bottom:584px;letter-spacing:-0.14px;}
#t14_4617{left:523px;bottom:584px;letter-spacing:-0.14px;}
#t15_4617{left:82px;bottom:559px;letter-spacing:-0.17px;}
#t16_4617{left:143px;bottom:559px;letter-spacing:-0.17px;}
#t17_4617{left:190px;bottom:559px;letter-spacing:-0.13px;}
#t18_4617{left:430px;bottom:559px;letter-spacing:-0.14px;}
#t19_4617{left:523px;bottom:559px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1a_4617{left:190px;bottom:535px;letter-spacing:-0.11px;}
#t1b_4617{left:523px;bottom:535px;letter-spacing:-0.12px;}
#t1c_4617{left:190px;bottom:510px;letter-spacing:-0.14px;}
#t1d_4617{left:523px;bottom:510px;letter-spacing:-0.16px;}
#t1e_4617{left:190px;bottom:486px;letter-spacing:-0.21px;}
#t1f_4617{left:523px;bottom:486px;letter-spacing:-0.16px;}
#t1g_4617{left:190px;bottom:461px;letter-spacing:-0.21px;}
#t1h_4617{left:523px;bottom:461px;letter-spacing:-0.21px;}
#t1i_4617{left:190px;bottom:437px;letter-spacing:-0.21px;}
#t1j_4617{left:523px;bottom:437px;letter-spacing:-0.13px;}
#t1k_4617{left:190px;bottom:412px;letter-spacing:-0.2px;}
#t1l_4617{left:523px;bottom:412px;letter-spacing:-0.19px;}
#t1m_4617{left:190px;bottom:388px;letter-spacing:-0.21px;}
#t1n_4617{left:523px;bottom:388px;letter-spacing:-0.14px;}
#t1o_4617{left:190px;bottom:364px;letter-spacing:-0.2px;}
#t1p_4617{left:523px;bottom:364px;letter-spacing:-0.14px;}
#t1q_4617{left:190px;bottom:339px;letter-spacing:-0.21px;}
#t1r_4617{left:523px;bottom:339px;letter-spacing:-0.12px;}
#t1s_4617{left:190px;bottom:315px;letter-spacing:-0.21px;}
#t1t_4617{left:523px;bottom:315px;letter-spacing:-0.15px;}
#t1u_4617{left:190px;bottom:290px;letter-spacing:-0.14px;}
#t1v_4617{left:523px;bottom:290px;letter-spacing:-0.16px;}
#t1w_4617{left:190px;bottom:266px;letter-spacing:-0.14px;}
#t1x_4617{left:523px;bottom:266px;letter-spacing:-0.14px;}
#t1y_4617{left:82px;bottom:241px;letter-spacing:-0.17px;}
#t1z_4617{left:143px;bottom:241px;letter-spacing:-0.17px;}
#t20_4617{left:190px;bottom:241px;letter-spacing:-0.13px;}
#t21_4617{left:430px;bottom:241px;letter-spacing:-0.14px;}
#t22_4617{left:523px;bottom:241px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t23_4617{left:82px;bottom:217px;letter-spacing:-0.17px;}
#t24_4617{left:143px;bottom:217px;letter-spacing:-0.17px;}
#t25_4617{left:190px;bottom:217px;letter-spacing:-0.14px;}
#t26_4617{left:430px;bottom:217px;letter-spacing:-0.14px;}
#t27_4617{left:523px;bottom:217px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t28_4617{left:82px;bottom:192px;letter-spacing:-0.17px;}
#t29_4617{left:143px;bottom:192px;letter-spacing:-0.17px;}
#t2a_4617{left:190px;bottom:192px;letter-spacing:-0.13px;}
#t2b_4617{left:430px;bottom:192px;letter-spacing:-0.14px;}
#t2c_4617{left:523px;bottom:192px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_4617{left:88px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2e_4617{left:168px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2f_4617{left:392px;bottom:1068px;letter-spacing:0.12px;}
#t2g_4617{left:475px;bottom:1068px;letter-spacing:0.12px;}
#t2h_4617{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2i_4617{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2j_4617{left:223px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2k_4617{left:452px;bottom:1028px;letter-spacing:-0.13px;}
#t2l_4617{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2m_4617{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2n_4617{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4617{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4617{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4617{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4617{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4617{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4617" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4617Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4617" style="-webkit-user-select: none;"><object width="935" height="1210" data="4617/4617.svg" type="image/svg+xml" id="pdf4617" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4617" class="t s1_4617">Vol. 4 </span><span id="t2_4617" class="t s1_4617">2-95 </span>
<span id="t3_4617" class="t s2_4617">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4617" class="t s3_4617">176H </span><span id="t5_4617" class="t s3_4617">374 </span><span id="t6_4617" class="t s3_4617">IA32_SYSENTER_EIP </span><span id="t7_4617" class="t s3_4617">Core </span><span id="t8_4617" class="t s3_4617">See Table 2-2. </span>
<span id="t9_4617" class="t s3_4617">179H </span><span id="ta_4617" class="t s3_4617">377 </span><span id="tb_4617" class="t s3_4617">IA32_MCG_CAP </span><span id="tc_4617" class="t s3_4617">Core </span><span id="td_4617" class="t s3_4617">See Table 2-2. </span>
<span id="te_4617" class="t s3_4617">17AH </span><span id="tf_4617" class="t s3_4617">378 </span><span id="tg_4617" class="t s3_4617">IA32_MCG_STATUS </span><span id="th_4617" class="t s3_4617">Core </span><span id="ti_4617" class="t s3_4617">Global Machine Check Status </span>
<span id="tj_4617" class="t s3_4617">0 </span><span id="tk_4617" class="t s3_4617">RIPV </span>
<span id="tl_4617" class="t s3_4617">When set, bit indicates that the instruction addressed </span>
<span id="tm_4617" class="t s3_4617">by the instruction pointer pushed on the stack (when </span>
<span id="tn_4617" class="t s3_4617">the machine check was generated) can be used to </span>
<span id="to_4617" class="t s3_4617">restart the program. If cleared, the program cannot be </span>
<span id="tp_4617" class="t s3_4617">reliably restarted. </span>
<span id="tq_4617" class="t s3_4617">1 </span><span id="tr_4617" class="t s3_4617">EIPV </span>
<span id="ts_4617" class="t s3_4617">When set, bit indicates that the instruction addressed </span>
<span id="tt_4617" class="t s3_4617">by the instruction pointer pushed on the stack (when </span>
<span id="tu_4617" class="t s3_4617">the machine check was generated) is directly </span>
<span id="tv_4617" class="t s3_4617">associated with the error. </span>
<span id="tw_4617" class="t s3_4617">2 </span><span id="tx_4617" class="t s3_4617">MCIP </span>
<span id="ty_4617" class="t s3_4617">When set, bit indicates that a machine check has been </span>
<span id="tz_4617" class="t s3_4617">generated. If a second machine check is detected while </span>
<span id="t10_4617" class="t s3_4617">this bit is still set, the processor enters a shutdown </span>
<span id="t11_4617" class="t s3_4617">state. Software should write this bit to 0 after </span>
<span id="t12_4617" class="t s3_4617">processing a machine check exception. </span>
<span id="t13_4617" class="t s3_4617">63:3 </span><span id="t14_4617" class="t s3_4617">Reserved </span>
<span id="t15_4617" class="t s3_4617">186H </span><span id="t16_4617" class="t s3_4617">390 </span><span id="t17_4617" class="t s3_4617">IA32_PERFEVTSEL0 </span><span id="t18_4617" class="t s3_4617">Core </span><span id="t19_4617" class="t s3_4617">See Table 2-2. </span>
<span id="t1a_4617" class="t s3_4617">7:0 </span><span id="t1b_4617" class="t s3_4617">Event Select </span>
<span id="t1c_4617" class="t s3_4617">15:8 </span><span id="t1d_4617" class="t s3_4617">UMask </span>
<span id="t1e_4617" class="t s3_4617">16 </span><span id="t1f_4617" class="t s3_4617">USR </span>
<span id="t1g_4617" class="t s3_4617">17 </span><span id="t1h_4617" class="t s3_4617">OS </span>
<span id="t1i_4617" class="t s3_4617">18 </span><span id="t1j_4617" class="t s3_4617">Edge </span>
<span id="t1k_4617" class="t s3_4617">19 </span><span id="t1l_4617" class="t s3_4617">PC </span>
<span id="t1m_4617" class="t s3_4617">20 </span><span id="t1n_4617" class="t s3_4617">INT </span>
<span id="t1o_4617" class="t s3_4617">21 </span><span id="t1p_4617" class="t s3_4617">Reserved </span>
<span id="t1q_4617" class="t s3_4617">22 </span><span id="t1r_4617" class="t s3_4617">EN </span>
<span id="t1s_4617" class="t s3_4617">23 </span><span id="t1t_4617" class="t s3_4617">INV </span>
<span id="t1u_4617" class="t s3_4617">31:24 </span><span id="t1v_4617" class="t s3_4617">CMASK </span>
<span id="t1w_4617" class="t s3_4617">63:32 </span><span id="t1x_4617" class="t s3_4617">Reserved </span>
<span id="t1y_4617" class="t s3_4617">187H </span><span id="t1z_4617" class="t s3_4617">391 </span><span id="t20_4617" class="t s3_4617">IA32_PERFEVTSEL1 </span><span id="t21_4617" class="t s3_4617">Core </span><span id="t22_4617" class="t s3_4617">See Table 2-2. </span>
<span id="t23_4617" class="t s3_4617">198H </span><span id="t24_4617" class="t s3_4617">408 </span><span id="t25_4617" class="t s3_4617">IA32_PERF_STATUS </span><span id="t26_4617" class="t s3_4617">Module </span><span id="t27_4617" class="t s3_4617">See Table 2-2. </span>
<span id="t28_4617" class="t s3_4617">199H </span><span id="t29_4617" class="t s3_4617">409 </span><span id="t2a_4617" class="t s3_4617">IA32_PERF_CTL </span><span id="t2b_4617" class="t s3_4617">Core </span><span id="t2c_4617" class="t s3_4617">See Table 2-2. </span>
<span id="t2d_4617" class="t s4_4617">Table 2-6. </span><span id="t2e_4617" class="t s4_4617">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2f_4617" class="t s4_4617">Processors </span><span id="t2g_4617" class="t s4_4617">(Contd.) </span>
<span id="t2h_4617" class="t s5_4617">Register </span>
<span id="t2i_4617" class="t s5_4617">Address </span><span id="t2j_4617" class="t s5_4617">Register Name / Bit Fields </span><span id="t2k_4617" class="t s5_4617">Scope </span><span id="t2l_4617" class="t s5_4617">Bit Description </span>
<span id="t2m_4617" class="t s5_4617">Hex </span><span id="t2n_4617" class="t s5_4617">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
