
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max -0.97

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max -0.06

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.06

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.a_reg.out[12]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.a_reg.out[6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_val (input port clocked by core_clock)
Endpoint: ctrl.state.out[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.53    0.00    0.00    0.09 ^ req_val (in)
                                         req_val (net)
                  0.00    0.00    0.09 ^ input33/A (BUF_X1)
     2    3.64    0.01    0.02    0.12 ^ input33/Z (BUF_X1)
                                         net33 (net)
                  0.01    0.00    0.12 ^ _521_/B2 (OAI21_X1)
     1    1.27    0.01    0.02    0.13 v _521_/ZN (OAI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.13 v ctrl.state.out[0]$_DFF_P_/D (DFF_X1)
                                  0.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.04    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   15.76    0.02    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ ctrl.state.out[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[12] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.04    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   14.36    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
     3   12.23    0.03    0.11    0.19 ^ dpath.a_reg.out[5]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[5] (net)
                  0.03    0.00    0.19 ^ _555_/A (INV_X2)
     2    8.08    0.01    0.02    0.20 v _555_/ZN (INV_X2)
                                         _100_ (net)
                  0.01    0.00    0.20 v _556_/A1 (NAND2_X4)
     2    7.93    0.01    0.02    0.22 ^ _556_/ZN (NAND2_X4)
                                         _101_ (net)
                  0.01    0.00    0.22 ^ rebuffer3/A (BUF_X1)
     1    7.66    0.02    0.04    0.25 ^ rebuffer3/Z (BUF_X1)
                                         net56 (net)
                  0.02    0.00    0.25 ^ _570_/A (OAI21_X4)
     3    8.95    0.02    0.02    0.28 v _570_/ZN (OAI21_X4)
                                         _115_ (net)
                  0.02    0.00    0.28 v _721_/B2 (OAI21_X1)
     1    2.67    0.02    0.04    0.32 ^ _721_/ZN (OAI21_X1)
                                         _261_ (net)
                  0.02    0.00    0.32 ^ _722_/A1 (NAND2_X1)
     1    3.04    0.01    0.02    0.34 v _722_/ZN (NAND2_X1)
                                         _262_ (net)
                  0.01    0.00    0.34 v _724_/A1 (NAND2_X1)
     2    3.92    0.01    0.02    0.36 ^ _724_/ZN (NAND2_X1)
                                         _264_ (net)
                  0.01    0.00    0.36 ^ _728_/A1 (NOR2_X1)
     1    2.10    0.01    0.01    0.37 v _728_/ZN (NOR2_X1)
                                         _268_ (net)
                  0.01    0.00    0.37 v _729_/A1 (NAND2_X1)
     1    3.42    0.01    0.02    0.38 ^ _729_/ZN (NAND2_X1)
                                         _269_ (net)
                  0.01    0.00    0.39 ^ _732_/A1 (NAND2_X2)
     2    3.98    0.01    0.01    0.40 v _732_/ZN (NAND2_X2)
                                         net40 (net)
                  0.01    0.00    0.40 v output40/A (BUF_X1)
     1    0.47    0.00    0.02    0.42 v output40/Z (BUF_X1)
                                         resp_msg[12] (net)
                  0.00    0.00    0.42 v resp_msg[12] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[12] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.04    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   14.36    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
     3   12.23    0.03    0.11    0.19 ^ dpath.a_reg.out[5]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[5] (net)
                  0.03    0.00    0.19 ^ _555_/A (INV_X2)
     2    8.08    0.01    0.02    0.20 v _555_/ZN (INV_X2)
                                         _100_ (net)
                  0.01    0.00    0.20 v _556_/A1 (NAND2_X4)
     2    7.93    0.01    0.02    0.22 ^ _556_/ZN (NAND2_X4)
                                         _101_ (net)
                  0.01    0.00    0.22 ^ rebuffer3/A (BUF_X1)
     1    7.66    0.02    0.04    0.25 ^ rebuffer3/Z (BUF_X1)
                                         net56 (net)
                  0.02    0.00    0.25 ^ _570_/A (OAI21_X4)
     3    8.95    0.02    0.02    0.28 v _570_/ZN (OAI21_X4)
                                         _115_ (net)
                  0.02    0.00    0.28 v _721_/B2 (OAI21_X1)
     1    2.67    0.02    0.04    0.32 ^ _721_/ZN (OAI21_X1)
                                         _261_ (net)
                  0.02    0.00    0.32 ^ _722_/A1 (NAND2_X1)
     1    3.04    0.01    0.02    0.34 v _722_/ZN (NAND2_X1)
                                         _262_ (net)
                  0.01    0.00    0.34 v _724_/A1 (NAND2_X1)
     2    3.92    0.01    0.02    0.36 ^ _724_/ZN (NAND2_X1)
                                         _264_ (net)
                  0.01    0.00    0.36 ^ _728_/A1 (NOR2_X1)
     1    2.10    0.01    0.01    0.37 v _728_/ZN (NOR2_X1)
                                         _268_ (net)
                  0.01    0.00    0.37 v _729_/A1 (NAND2_X1)
     1    3.42    0.01    0.02    0.38 ^ _729_/ZN (NAND2_X1)
                                         _269_ (net)
                  0.01    0.00    0.39 ^ _732_/A1 (NAND2_X2)
     2    3.98    0.01    0.01    0.40 v _732_/ZN (NAND2_X2)
                                         net40 (net)
                  0.01    0.00    0.40 v output40/A (BUF_X1)
     1    0.47    0.00    0.02    0.42 v output40/Z (BUF_X1)
                                         resp_msg[12] (net)
                  0.00    0.00    0.42 v resp_msg[12] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.12780825793743134

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6438

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
5.642662048339844

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5389

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 42

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
   0.12    0.19 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.21 v _532_/ZN (INV_X2)
   0.02    0.22 ^ _533_/ZN (NAND2_X4)
   0.02    0.24 v _534_/ZN (NAND2_X4)
   0.03    0.27 ^ _539_/ZN (NOR2_X4)
   0.02    0.29 v _540_/ZN (NAND2_X2)
   0.02    0.31 ^ _544_/ZN (NAND2_X4)
   0.02    0.33 ^ rebuffer64/Z (BUF_X2)
   0.01    0.34 v _564_/ZN (NAND2_X2)
   0.02    0.36 ^ _573_/ZN (NAND2_X2)
   0.02    0.38 ^ rebuffer49/Z (BUF_X4)
   0.02    0.41 v _616_/ZN (NAND2_X4)
   0.03    0.43 ^ _648_/ZN (NAND3_X4)
   0.02    0.46 v _888_/ZN (NAND2_X4)
   0.03    0.49 v _907_/Z (BUF_X8)
   0.01    0.50 ^ _936_/ZN (NAND2_X1)
   0.02    0.52 v _937_/ZN (OAI21_X1)
   0.00    0.52 v dpath.b_reg.out[5]$_DFFE_PP_/D (DFF_X1)
           0.52   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.b_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.53   clock reconvergence pessimism
  -0.04    0.50   library setup time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.52   data arrival time
---------------------------------------------------------
          -0.02   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.18 ^ _522_/ZN (NAND2_X1)
   0.01    0.19 v _524_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.0723

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.0729

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.4239

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.0559

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-13.187072

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.76e-04   9.90e-05   2.77e-06   5.78e-04  17.8%
Combinational          1.10e-03   1.22e-03   1.96e-05   2.34e-03  72.0%
Clock                  1.43e-04   1.87e-04   2.68e-07   3.31e-04  10.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.72e-03   1.51e-03   2.27e-05   3.25e-03 100.0%
                          52.9%      46.4%       0.7%
