<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUSubtarget.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUSubtarget,llvm::GCNSubtarget,llvm::R600Subtarget "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUSubtarget.h.html'>AMDGPUSubtarget.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=====-- AMDGPUSubtarget.h - Define Subtarget for AMDGPU ------*- C++ -*-====//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//==-----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU specific subclass of TargetSubtarget.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUSUBTARGET_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUSUBTARGET_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUSUBTARGET_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUSUBTARGET_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUSUBTARGET_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUCallLowering.h.html">"AMDGPUCallLowering.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="R600FrameLowering.h.html">"R600FrameLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="R600ISelLowering.h.html">"R600ISelLowering.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="R600InstrInfo.h.html">"R600InstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="SIFrameLowering.h.html">"SIFrameLowering.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="SIISelLowering.h.html">"SIISelLowering.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html">"llvm/CodeGen/GlobalISel/LegalizerInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGTargetInfo.h.html">"llvm/CodeGen/SelectionDAGTargetInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_HEADER" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include <span class='error' title="&apos;AMDGPUGenSubtargetInfo.inc&apos; file not found">"AMDGPUGenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_HEADER" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</dfn></u></td></tr>
<tr><th id="42">42</th><td><u>#include "R600GenSubtargetInfo.inc"</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</dfn> {</td></tr>
<tr><th id="49">49</th><td><b>public</b>:</td></tr>
<tr><th id="50">50</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AMDGPUSubtarget::Generation" title='llvm::AMDGPUSubtarget::Generation' data-ref="llvm::AMDGPUSubtarget::Generation">Generation</dfn> {</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::R600" title='llvm::AMDGPUSubtarget::Generation::R600' data-ref="llvm::AMDGPUSubtarget::Generation::R600">R600</dfn> = <var>0</var>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::R700" title='llvm::AMDGPUSubtarget::Generation::R700' data-ref="llvm::AMDGPUSubtarget::Generation::R700">R700</dfn> = <var>1</var>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</dfn> = <var>2</var>,</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::NORTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::NORTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::NORTHERN_ISLANDS">NORTHERN_ISLANDS</dfn> = <var>3</var>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</dfn> = <var>4</var>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</dfn> = <var>5</var>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</dfn> = <var>6</var>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</dfn> = <var>7</var>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</dfn> = <var>8</var></td></tr>
<tr><th id="60">60</th><td>  };</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>private</b>:</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> <dfn class="decl" id="llvm::AMDGPUSubtarget::TargetTriple" title='llvm::AMDGPUSubtarget::TargetTriple' data-ref="llvm::AMDGPUSubtarget::TargetTriple">TargetTriple</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>protected</b>:</td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::Has16BitInsts" title='llvm::AMDGPUSubtarget::Has16BitInsts' data-ref="llvm::AMDGPUSubtarget::Has16BitInsts">Has16BitInsts</dfn>;</td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasMadMixInsts" title='llvm::AMDGPUSubtarget::HasMadMixInsts' data-ref="llvm::AMDGPUSubtarget::HasMadMixInsts">HasMadMixInsts</dfn>;</td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::FP32Denormals" title='llvm::AMDGPUSubtarget::FP32Denormals' data-ref="llvm::AMDGPUSubtarget::FP32Denormals">FP32Denormals</dfn>;</td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::FPExceptions" title='llvm::AMDGPUSubtarget::FPExceptions' data-ref="llvm::AMDGPUSubtarget::FPExceptions">FPExceptions</dfn>;</td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasSDWA" title='llvm::AMDGPUSubtarget::HasSDWA' data-ref="llvm::AMDGPUSubtarget::HasSDWA">HasSDWA</dfn>;</td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasVOP3PInsts" title='llvm::AMDGPUSubtarget::HasVOP3PInsts' data-ref="llvm::AMDGPUSubtarget::HasVOP3PInsts">HasVOP3PInsts</dfn>;</td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasMulI24" title='llvm::AMDGPUSubtarget::HasMulI24' data-ref="llvm::AMDGPUSubtarget::HasMulI24">HasMulI24</dfn>;</td></tr>
<tr><th id="73">73</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasMulU24" title='llvm::AMDGPUSubtarget::HasMulU24' data-ref="llvm::AMDGPUSubtarget::HasMulU24">HasMulU24</dfn>;</td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasInv2PiInlineImm" title='llvm::AMDGPUSubtarget::HasInv2PiInlineImm' data-ref="llvm::AMDGPUSubtarget::HasInv2PiInlineImm">HasInv2PiInlineImm</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasFminFmaxLegacy" title='llvm::AMDGPUSubtarget::HasFminFmaxLegacy' data-ref="llvm::AMDGPUSubtarget::HasFminFmaxLegacy">HasFminFmaxLegacy</dfn>;</td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::EnablePromoteAlloca" title='llvm::AMDGPUSubtarget::EnablePromoteAlloca' data-ref="llvm::AMDGPUSubtarget::EnablePromoteAlloca">EnablePromoteAlloca</dfn>;</td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::HasTrigReducedRange" title='llvm::AMDGPUSubtarget::HasTrigReducedRange' data-ref="llvm::AMDGPUSubtarget::HasTrigReducedRange">HasTrigReducedRange</dfn>;</td></tr>
<tr><th id="78">78</th><td>  <em>int</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::LocalMemorySize" title='llvm::AMDGPUSubtarget::LocalMemorySize' data-ref="llvm::AMDGPUSubtarget::LocalMemorySize">LocalMemorySize</dfn>;</td></tr>
<tr><th id="79">79</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AMDGPUSubtarget::WavefrontSize" title='llvm::AMDGPUSubtarget::WavefrontSize' data-ref="llvm::AMDGPUSubtarget::WavefrontSize">WavefrontSize</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><b>public</b>:</td></tr>
<tr><th id="82">82</th><td>  <dfn class="decl" id="_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE" title='llvm::AMDGPUSubtarget::AMDGPUSubtarget' data-ref="_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE">AMDGPUSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="1785TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1785TT">TT</dfn>);</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>static</em> <em>const</em> <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a> &amp;<dfn class="decl" id="_ZN4llvm15AMDGPUSubtarget3getERKNS_15MachineFunctionE" title='llvm::AMDGPUSubtarget::get' data-ref="_ZN4llvm15AMDGPUSubtarget3getERKNS_15MachineFunctionE">get</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="1786MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1786MF">MF</dfn>);</td></tr>
<tr><th id="85">85</th><td>  <em>static</em> <em>const</em> <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a> &amp;<dfn class="decl" id="_ZN4llvm15AMDGPUSubtarget3getERKNS_13TargetMachineERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::get' data-ref="_ZN4llvm15AMDGPUSubtarget3getERKNS_13TargetMachineERKNS_8FunctionE">get</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col7 decl" id="1787TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="1787TM">TM</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col8 decl" id="1788F" title='F' data-type='const llvm::Function &amp;' data-ref="1788F">F</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// <span class="command">\returns</span> Default range flat work group size for a calling convention.</i></td></tr>
<tr><th id="89">89</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj" title='llvm::AMDGPUSubtarget::getDefaultFlatWorkGroupSize' data-ref="_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj">getDefaultFlatWorkGroupSize</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="1789CC" title='CC' data-type='CallingConv::ID' data-ref="1789CC">CC</dfn>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc">/// <span class="command">\returns</span> Subtarget's default pair of minimum/maximum flat work group sizes</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  /// for function<span class="command"> \p</span> <span class="arg">F,</span> or minimum/maximum flat work group sizes explicitly</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// requested using "amdgpu-flat-work-group-size" attribute attached to</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  /// function<span class="command"> \p</span> <span class="arg">F.</span></i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  /// <span class="command">\returns</span> Subtarget's default values if explicitly requested values cannot</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// be converted to integer, or violate subtarget's specifications.</i></td></tr>
<tr><th id="98">98</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="1790F" title='F' data-type='const llvm::Function &amp;' data-ref="1790F">F</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i class="doc">/// <span class="command">\returns</span> Subtarget's default pair of minimum/maximum number of waves per</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// execution unit for function<span class="command"> \p</span> <span class="arg">F,</span> or minimum/maximum number of waves per</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// execution unit explicitly requested using "amdgpu-waves-per-eu" attribute</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// attached to function<span class="command"> \p</span> <span class="arg">F.</span></i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// <span class="command">\returns</span> Subtarget's default values if explicitly requested values cannot</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  /// be converted to integer, violate subtarget's specifications, or are not</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// compatible with minimum/maximum number of waves limited by flat work group</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  /// size, register usage, and/or lds usage.</i></td></tr>
<tr><th id="109">109</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget13getWavesPerEUERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget13getWavesPerEUERKNS_8FunctionE">getWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="1791F" title='F' data-type='const llvm::Function &amp;' data-ref="1791F">F</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// Return the amount of LDS that can be used that will not restrict the</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// occupancy lower than WaveCount.</i></td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget31getMaxLocalMemSizeWithWaveCountEjRKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getMaxLocalMemSizeWithWaveCount' data-ref="_ZNK4llvm15AMDGPUSubtarget31getMaxLocalMemSizeWithWaveCountEjRKNS_8FunctionE">getMaxLocalMemSizeWithWaveCount</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1792WaveCount" title='WaveCount' data-type='unsigned int' data-ref="1792WaveCount">WaveCount</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i class="doc">/// Inverse of getMaxLocalMemWithWaveCount. Return the maximum wavecount if</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// the given LDS memory size is the only constraint.</i></td></tr>
<tr><th id="118">118</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize' data-ref="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE">getOccupancyWithLocalMemSize</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="1793Bytes" title='Bytes' data-type='uint32_t' data-ref="1793Bytes">Bytes</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeERKNS_15MachineFunctionE" title='llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize' data-ref="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeERKNS_15MachineFunctionE">getOccupancyWithLocalMemSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="1794MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1794MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv" title='llvm::AMDGPUSubtarget::isAmdHsaOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv">isAmdHsaOS</dfn>() <em>const</em> {</td></tr>
<tr><th id="123">123</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::TargetTriple" title='llvm::AMDGPUSubtarget::TargetTriple' data-ref="llvm::AMDGPUSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv">getOS</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::OSType::AMDHSA" title='llvm::Triple::OSType::AMDHSA' data-ref="llvm::Triple::OSType::AMDHSA">AMDHSA</a>;</td></tr>
<tr><th id="124">124</th><td>  }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" title='llvm::AMDGPUSubtarget::isAmdPalOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv">isAmdPalOS</dfn>() <em>const</em> {</td></tr>
<tr><th id="127">127</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::TargetTriple" title='llvm::AMDGPUSubtarget::TargetTriple' data-ref="llvm::AMDGPUSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv">getOS</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::OSType::AMDPAL" title='llvm::Triple::OSType::AMDPAL' data-ref="llvm::Triple::OSType::AMDPAL">AMDPAL</a>;</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget10isMesa3DOSEv" title='llvm::AMDGPUSubtarget::isMesa3DOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isMesa3DOSEv">isMesa3DOS</dfn>() <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::TargetTriple" title='llvm::AMDGPUSubtarget::TargetTriple' data-ref="llvm::AMDGPUSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv">getOS</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::OSType::Mesa3D" title='llvm::Triple::OSType::Mesa3D' data-ref="llvm::Triple::OSType::Mesa3D">Mesa3D</a>;</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget12isMesaKernelERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isMesaKernel' data-ref="_ZNK4llvm15AMDGPUSubtarget12isMesaKernelERKNS_8FunctionE">isMesaKernel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col5 decl" id="1795F" title='F' data-type='const llvm::Function &amp;' data-ref="1795F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget10isMesa3DOSEv" title='llvm::AMDGPUSubtarget::isMesa3DOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isMesa3DOSEv">isMesa3DOS</a>() &amp;&amp; !<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col5 ref" href="#1795F" title='F' data-ref="1795F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isAmdHsaOrMesa' data-ref="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE">isAmdHsaOrMesa</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="1796F" title='F' data-type='const llvm::Function &amp;' data-ref="1796F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv" title='llvm::AMDGPUSubtarget::isAmdHsaOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv">isAmdHsaOS</a>() || <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget12isMesaKernelERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isMesaKernel' data-ref="_ZNK4llvm15AMDGPUSubtarget12isMesaKernelERKNS_8FunctionE">isMesaKernel</a>(<a class="local col6 ref" href="#1796F" title='F' data-ref="1796F">F</a>);</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::Has16BitInsts" title='llvm::AMDGPUSubtarget::Has16BitInsts' data-ref="llvm::AMDGPUSubtarget::Has16BitInsts">Has16BitInsts</a>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget14hasMadMixInstsEv" title='llvm::AMDGPUSubtarget::hasMadMixInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget14hasMadMixInstsEv">hasMadMixInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasMadMixInsts" title='llvm::AMDGPUSubtarget::HasMadMixInsts' data-ref="llvm::AMDGPUSubtarget::HasMadMixInsts">HasMadMixInsts</a>;</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget16hasFP32DenormalsEv" title='llvm::AMDGPUSubtarget::hasFP32Denormals' data-ref="_ZNK4llvm15AMDGPUSubtarget16hasFP32DenormalsEv">hasFP32Denormals</dfn>() <em>const</em> {</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::FP32Denormals" title='llvm::AMDGPUSubtarget::FP32Denormals' data-ref="llvm::AMDGPUSubtarget::FP32Denormals">FP32Denormals</a>;</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget15hasFPExceptionsEv" title='llvm::AMDGPUSubtarget::hasFPExceptions' data-ref="_ZNK4llvm15AMDGPUSubtarget15hasFPExceptionsEv">hasFPExceptions</dfn>() <em>const</em> {</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::FPExceptions" title='llvm::AMDGPUSubtarget::FPExceptions' data-ref="llvm::AMDGPUSubtarget::FPExceptions">FPExceptions</a>;</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv" title='llvm::AMDGPUSubtarget::hasSDWA' data-ref="_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv">hasSDWA</dfn>() <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasSDWA" title='llvm::AMDGPUSubtarget::HasSDWA' data-ref="llvm::AMDGPUSubtarget::HasSDWA">HasSDWA</a>;</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasVOP3PInsts" title='llvm::AMDGPUSubtarget::HasVOP3PInsts' data-ref="llvm::AMDGPUSubtarget::HasVOP3PInsts">HasVOP3PInsts</a>;</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget9hasMulI24Ev" title='llvm::AMDGPUSubtarget::hasMulI24' data-ref="_ZNK4llvm15AMDGPUSubtarget9hasMulI24Ev">hasMulI24</dfn>() <em>const</em> {</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasMulI24" title='llvm::AMDGPUSubtarget::HasMulI24' data-ref="llvm::AMDGPUSubtarget::HasMulI24">HasMulI24</a>;</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget9hasMulU24Ev" title='llvm::AMDGPUSubtarget::hasMulU24' data-ref="_ZNK4llvm15AMDGPUSubtarget9hasMulU24Ev">hasMulU24</dfn>() <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasMulU24" title='llvm::AMDGPUSubtarget::HasMulU24' data-ref="llvm::AMDGPUSubtarget::HasMulU24">HasMulU24</a>;</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasInv2PiInlineImm" title='llvm::AMDGPUSubtarget::HasInv2PiInlineImm' data-ref="llvm::AMDGPUSubtarget::HasInv2PiInlineImm">HasInv2PiInlineImm</a>;</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget17hasFminFmaxLegacyEv" title='llvm::AMDGPUSubtarget::hasFminFmaxLegacy' data-ref="_ZNK4llvm15AMDGPUSubtarget17hasFminFmaxLegacyEv">hasFminFmaxLegacy</dfn>() <em>const</em> {</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasFminFmaxLegacy" title='llvm::AMDGPUSubtarget::HasFminFmaxLegacy' data-ref="llvm::AMDGPUSubtarget::HasFminFmaxLegacy">HasFminFmaxLegacy</a>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget19hasTrigReducedRangeEv" title='llvm::AMDGPUSubtarget::hasTrigReducedRange' data-ref="_ZNK4llvm15AMDGPUSubtarget19hasTrigReducedRangeEv">hasTrigReducedRange</dfn>() <em>const</em> {</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::HasTrigReducedRange" title='llvm::AMDGPUSubtarget::HasTrigReducedRange' data-ref="llvm::AMDGPUSubtarget::HasTrigReducedRange">HasTrigReducedRange</a>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget22isPromoteAllocaEnabledEv" title='llvm::AMDGPUSubtarget::isPromoteAllocaEnabled' data-ref="_ZNK4llvm15AMDGPUSubtarget22isPromoteAllocaEnabledEv">isPromoteAllocaEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="187">187</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::EnablePromoteAlloca" title='llvm::AMDGPUSubtarget::EnablePromoteAlloca' data-ref="llvm::AMDGPUSubtarget::EnablePromoteAlloca">EnablePromoteAlloca</a>;</td></tr>
<tr><th id="188">188</th><td>  }</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::WavefrontSize" title='llvm::AMDGPUSubtarget::WavefrontSize' data-ref="llvm::AMDGPUSubtarget::WavefrontSize">WavefrontSize</a>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv" title='llvm::AMDGPUSubtarget::getLocalMemorySize' data-ref="_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv">getLocalMemorySize</dfn>() <em>const</em> {</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPUSubtarget::LocalMemorySize" title='llvm::AMDGPUSubtarget::LocalMemorySize' data-ref="llvm::AMDGPUSubtarget::LocalMemorySize">LocalMemorySize</a>;</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget29getAlignmentForImplicitArgPtrEv" title='llvm::AMDGPUSubtarget::getAlignmentForImplicitArgPtr' data-ref="_ZNK4llvm15AMDGPUSubtarget29getAlignmentForImplicitArgPtrEv">getAlignmentForImplicitArgPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv" title='llvm::AMDGPUSubtarget::isAmdHsaOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv">isAmdHsaOS</a>() ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i class="doc">/// Returns the offset in bytes from the start of the input buffer</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">  ///        of the first explicit kernel argument.</i></td></tr>
<tr><th id="204">204</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget26getExplicitKernelArgOffsetERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getExplicitKernelArgOffset' data-ref="_ZNK4llvm15AMDGPUSubtarget26getExplicitKernelArgOffsetERKNS_8FunctionE">getExplicitKernelArgOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col7 decl" id="1797F" title='F' data-type='const llvm::Function &amp;' data-ref="1797F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isAmdHsaOrMesa' data-ref="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE">isAmdHsaOrMesa</a>(<a class="local col7 ref" href="#1797F" title='F' data-ref="1797F">F</a>) ? <var>0</var> : <var>36</var>;</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of work groups per compute unit supported by the</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">  /// subtarget and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="210">210</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15AMDGPUSubtarget21getMaxWorkGroupsPerCUEj" title='llvm::AMDGPUSubtarget::getMaxWorkGroupsPerCU' data-ref="_ZNK4llvm15AMDGPUSubtarget21getMaxWorkGroupsPerCUEj">getMaxWorkGroupsPerCU</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1798FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1798FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum flat work group size supported by the subtarget.</i></td></tr>
<tr><th id="213">213</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15AMDGPUSubtarget23getMinFlatWorkGroupSizeEv" title='llvm::AMDGPUSubtarget::getMinFlatWorkGroupSize' data-ref="_ZNK4llvm15AMDGPUSubtarget23getMinFlatWorkGroupSizeEv">getMinFlatWorkGroupSize</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum flat work group size supported by the subtarget.</i></td></tr>
<tr><th id="216">216</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15AMDGPUSubtarget23getMaxFlatWorkGroupSizeEv" title='llvm::AMDGPUSubtarget::getMaxFlatWorkGroupSize' data-ref="_ZNK4llvm15AMDGPUSubtarget23getMaxFlatWorkGroupSizeEv">getMaxFlatWorkGroupSize</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of waves per execution unit supported by the</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// subtarget and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="220">220</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEj" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEj">getMaxWavesPerEU</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1799FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1799FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em>  = <var>0</var>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum number of waves per execution unit supported by the</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// subtarget.</i></td></tr>
<tr><th id="224">224</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15AMDGPUSubtarget16getMinWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMinWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMinWavesPerEUEv">getMinWavesPerEU</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv">getMaxWavesPerEU</dfn>() <em>const</em> { <b>return</b> <var>10</var>; }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// Creates value range metadata on an workitemid.* inrinsic call or load.</i></td></tr>
<tr><th id="229">229</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget20makeLIDRangeMetadataEPNS_11InstructionE" title='llvm::AMDGPUSubtarget::makeLIDRangeMetadata' data-ref="_ZNK4llvm15AMDGPUSubtarget20makeLIDRangeMetadataEPNS_11InstructionE">makeLIDRangeMetadata</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="1800I" title='I' data-type='llvm::Instruction *' data-ref="1800I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i class="doc">/// <span class="command">\returns</span> Number of bytes of arguments that are passed to a shader or</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// kernel in addition to the explicit ones declared for the function.</i></td></tr>
<tr><th id="233">233</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget22getImplicitArgNumBytesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getImplicitArgNumBytes' data-ref="_ZNK4llvm15AMDGPUSubtarget22getImplicitArgNumBytesERKNS_8FunctionE">getImplicitArgNumBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="1801F" title='F' data-type='const llvm::Function &amp;' data-ref="1801F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm15AMDGPUSubtarget12isMesaKernelERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isMesaKernel' data-ref="_ZNK4llvm15AMDGPUSubtarget12isMesaKernelERKNS_8FunctionE">isMesaKernel</a>(<a class="local col1 ref" href="#1801F" title='F' data-ref="1801F">F</a>))</td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <var>16</var>;</td></tr>
<tr><th id="236">236</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</a>(<a class="local col1 ref" href="#1801F" title='F' data-ref="1801F">F</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-implicitarg-num-bytes"</q>, <var>0</var>);</td></tr>
<tr><th id="237">237</th><td>  }</td></tr>
<tr><th id="238">238</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget22getExplicitKernArgSizeERKNS_8FunctionERj" title='llvm::AMDGPUSubtarget::getExplicitKernArgSize' data-ref="_ZNK4llvm15AMDGPUSubtarget22getExplicitKernArgSizeERKNS_8FunctionERj">getExplicitKernArgSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col2 decl" id="1802F" title='F' data-type='const llvm::Function &amp;' data-ref="1802F">F</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                  <em>unsigned</em> &amp;<dfn class="local col3 decl" id="1803MaxAlign" title='MaxAlign' data-type='unsigned int &amp;' data-ref="1803MaxAlign">MaxAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="240">240</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15AMDGPUSubtarget21getKernArgSegmentSizeERKNS_8FunctionERj" title='llvm::AMDGPUSubtarget::getKernArgSegmentSize' data-ref="_ZNK4llvm15AMDGPUSubtarget21getKernArgSegmentSizeERKNS_8FunctionERj">getKernArgSegmentSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="1804F" title='F' data-type='const llvm::Function &amp;' data-ref="1804F">F</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                 <em>unsigned</em> &amp;<dfn class="local col5 decl" id="1805MaxAlign" title='MaxAlign' data-type='unsigned int &amp;' data-ref="1805MaxAlign">MaxAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <b>virtual</b> <dfn class="virtual decl def" id="_ZN4llvm15AMDGPUSubtargetD1Ev" title='llvm::AMDGPUSubtarget::~AMDGPUSubtarget' data-ref="_ZN4llvm15AMDGPUSubtargetD1Ev">~AMDGPUSubtarget</dfn>() {}</td></tr>
<tr><th id="244">244</th><td>};</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><b>class</b> <dfn class="type def" id="llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</dfn> : <b>public</b> <span class='error' title="unknown class name &apos;AMDGPUGenSubtargetInfo&apos;; did you mean &apos;AMDGPUSubtarget&apos;?"><a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUGenSubtargetInfo</a></span>,</td></tr>
<tr><th id="247">247</th><td>                     <span class='error' title="base class &apos;llvm::AMDGPUSubtarget&apos; specified more than once as a direct base class"><b>public</b></span> AMDGPUSubtarget {</td></tr>
<tr><th id="248">248</th><td><b>public</b>:</td></tr>
<tr><th id="249">249</th><td>  <b>enum</b> <dfn class="type def" id="llvm::GCNSubtarget::TrapHandlerAbi" title='llvm::GCNSubtarget::TrapHandlerAbi' data-ref="llvm::GCNSubtarget::TrapHandlerAbi">TrapHandlerAbi</dfn> {</td></tr>
<tr><th id="250">250</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiNone" title='llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiNone' data-ref="llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiNone">TrapHandlerAbiNone</dfn> = <var>0</var>,</td></tr>
<tr><th id="251">251</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa" title='llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa' data-ref="llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa">TrapHandlerAbiHsa</dfn> = <var>1</var></td></tr>
<tr><th id="252">252</th><td>  };</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <b>enum</b> <dfn class="type def" id="llvm::GCNSubtarget::TrapID" title='llvm::GCNSubtarget::TrapID' data-ref="llvm::GCNSubtarget::TrapID">TrapID</dfn> {</td></tr>
<tr><th id="255">255</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDHardwareReserved" title='llvm::GCNSubtarget::TrapID::TrapIDHardwareReserved' data-ref="llvm::GCNSubtarget::TrapID::TrapIDHardwareReserved">TrapIDHardwareReserved</dfn> = <var>0</var>,</td></tr>
<tr><th id="256">256</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDHSADebugTrap" title='llvm::GCNSubtarget::TrapID::TrapIDHSADebugTrap' data-ref="llvm::GCNSubtarget::TrapID::TrapIDHSADebugTrap">TrapIDHSADebugTrap</dfn> = <var>1</var>,</td></tr>
<tr><th id="257">257</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDLLVMTrap" title='llvm::GCNSubtarget::TrapID::TrapIDLLVMTrap' data-ref="llvm::GCNSubtarget::TrapID::TrapIDLLVMTrap">TrapIDLLVMTrap</dfn> = <var>2</var>,</td></tr>
<tr><th id="258">258</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDLLVMDebugTrap" title='llvm::GCNSubtarget::TrapID::TrapIDLLVMDebugTrap' data-ref="llvm::GCNSubtarget::TrapID::TrapIDLLVMDebugTrap">TrapIDLLVMDebugTrap</dfn> = <var>3</var>,</td></tr>
<tr><th id="259">259</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDDebugBreakpoint" title='llvm::GCNSubtarget::TrapID::TrapIDDebugBreakpoint' data-ref="llvm::GCNSubtarget::TrapID::TrapIDDebugBreakpoint">TrapIDDebugBreakpoint</dfn> = <var>7</var>,</td></tr>
<tr><th id="260">260</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDDebugReserved8" title='llvm::GCNSubtarget::TrapID::TrapIDDebugReserved8' data-ref="llvm::GCNSubtarget::TrapID::TrapIDDebugReserved8">TrapIDDebugReserved8</dfn> = <var>8</var>,</td></tr>
<tr><th id="261">261</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDDebugReservedFE" title='llvm::GCNSubtarget::TrapID::TrapIDDebugReservedFE' data-ref="llvm::GCNSubtarget::TrapID::TrapIDDebugReservedFE">TrapIDDebugReservedFE</dfn> = <var>0xfe</var>,</td></tr>
<tr><th id="262">262</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapID::TrapIDDebugReservedFF" title='llvm::GCNSubtarget::TrapID::TrapIDDebugReservedFF' data-ref="llvm::GCNSubtarget::TrapID::TrapIDDebugReservedFF">TrapIDDebugReservedFF</dfn> = <var>0xff</var></td></tr>
<tr><th id="263">263</th><td>  };</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>enum</b> <dfn class="type def" id="llvm::GCNSubtarget::TrapRegValues" title='llvm::GCNSubtarget::TrapRegValues' data-ref="llvm::GCNSubtarget::TrapRegValues">TrapRegValues</dfn> {</td></tr>
<tr><th id="266">266</th><td>    <dfn class="enum" id="llvm::GCNSubtarget::TrapRegValues::LLVMTrapHandlerRegValue" title='llvm::GCNSubtarget::TrapRegValues::LLVMTrapHandlerRegValue' data-ref="llvm::GCNSubtarget::TrapRegValues::LLVMTrapHandlerRegValue">LLVMTrapHandlerRegValue</dfn> = <var>1</var></td></tr>
<tr><th id="267">267</th><td>  };</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><b>private</b>:</td></tr>
<tr><th id="270">270</th><td>  <i class="doc">/// GlobalISel related APIs.</i></td></tr>
<tr><th id="271">271</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering">AMDGPUCallLowering</a>&gt; <dfn class="decl" id="llvm::GCNSubtarget::CallLoweringInfo" title='llvm::GCNSubtarget::CallLoweringInfo' data-ref="llvm::GCNSubtarget::CallLoweringInfo">CallLoweringInfo</dfn>;</td></tr>
<tr><th id="272">272</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>&gt; <dfn class="decl" id="llvm::GCNSubtarget::InstSelector" title='llvm::GCNSubtarget::InstSelector' data-ref="llvm::GCNSubtarget::InstSelector">InstSelector</dfn>;</td></tr>
<tr><th id="273">273</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a>&gt; <dfn class="decl" id="llvm::GCNSubtarget::Legalizer" title='llvm::GCNSubtarget::Legalizer' data-ref="llvm::GCNSubtarget::Legalizer">Legalizer</dfn>;</td></tr>
<tr><th id="274">274</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>&gt; <dfn class="decl" id="llvm::GCNSubtarget::RegBankInfo" title='llvm::GCNSubtarget::RegBankInfo' data-ref="llvm::GCNSubtarget::RegBankInfo">RegBankInfo</dfn>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><b>protected</b>:</td></tr>
<tr><th id="277">277</th><td>  <i>// Basic subtarget description.</i></td></tr>
<tr><th id="278">278</th><td>  <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> <dfn class="decl" id="llvm::GCNSubtarget::TargetTriple" title='llvm::GCNSubtarget::TargetTriple' data-ref="llvm::GCNSubtarget::TargetTriple">TargetTriple</dfn>;</td></tr>
<tr><th id="279">279</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNSubtarget::Gen" title='llvm::GCNSubtarget::Gen' data-ref="llvm::GCNSubtarget::Gen">Gen</dfn>;</td></tr>
<tr><th id="280">280</th><td>  <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> <dfn class="decl" id="llvm::GCNSubtarget::InstrItins" title='llvm::GCNSubtarget::InstrItins' data-ref="llvm::GCNSubtarget::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="281">281</th><td>  <em>int</em> <dfn class="decl" id="llvm::GCNSubtarget::LDSBankCount" title='llvm::GCNSubtarget::LDSBankCount' data-ref="llvm::GCNSubtarget::LDSBankCount">LDSBankCount</dfn>;</td></tr>
<tr><th id="282">282</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNSubtarget::MaxPrivateElementSize" title='llvm::GCNSubtarget::MaxPrivateElementSize' data-ref="llvm::GCNSubtarget::MaxPrivateElementSize">MaxPrivateElementSize</dfn>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// Possibly statically set by tablegen, but may want to be overridden.</i></td></tr>
<tr><th id="285">285</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FastFMAF32" title='llvm::GCNSubtarget::FastFMAF32' data-ref="llvm::GCNSubtarget::FastFMAF32">FastFMAF32</dfn>;</td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HalfRate64Ops" title='llvm::GCNSubtarget::HalfRate64Ops' data-ref="llvm::GCNSubtarget::HalfRate64Ops">HalfRate64Ops</dfn>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>// Dynamially set bits that enable features.</i></td></tr>
<tr><th id="289">289</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FP64FP16Denormals" title='llvm::GCNSubtarget::FP64FP16Denormals' data-ref="llvm::GCNSubtarget::FP64FP16Denormals">FP64FP16Denormals</dfn>;</td></tr>
<tr><th id="290">290</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FlatForGlobal" title='llvm::GCNSubtarget::FlatForGlobal' data-ref="llvm::GCNSubtarget::FlatForGlobal">FlatForGlobal</dfn>;</td></tr>
<tr><th id="291">291</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::AutoWaitcntBeforeBarrier" title='llvm::GCNSubtarget::AutoWaitcntBeforeBarrier' data-ref="llvm::GCNSubtarget::AutoWaitcntBeforeBarrier">AutoWaitcntBeforeBarrier</dfn>;</td></tr>
<tr><th id="292">292</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::CodeObjectV3" title='llvm::GCNSubtarget::CodeObjectV3' data-ref="llvm::GCNSubtarget::CodeObjectV3">CodeObjectV3</dfn>;</td></tr>
<tr><th id="293">293</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::UnalignedScratchAccess" title='llvm::GCNSubtarget::UnalignedScratchAccess' data-ref="llvm::GCNSubtarget::UnalignedScratchAccess">UnalignedScratchAccess</dfn>;</td></tr>
<tr><th id="294">294</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::UnalignedBufferAccess" title='llvm::GCNSubtarget::UnalignedBufferAccess' data-ref="llvm::GCNSubtarget::UnalignedBufferAccess">UnalignedBufferAccess</dfn>;</td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasApertureRegs" title='llvm::GCNSubtarget::HasApertureRegs' data-ref="llvm::GCNSubtarget::HasApertureRegs">HasApertureRegs</dfn>;</td></tr>
<tr><th id="296">296</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnableXNACK" title='llvm::GCNSubtarget::EnableXNACK' data-ref="llvm::GCNSubtarget::EnableXNACK">EnableXNACK</dfn>;</td></tr>
<tr><th id="297">297</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::DoesNotSupportXNACK" title='llvm::GCNSubtarget::DoesNotSupportXNACK' data-ref="llvm::GCNSubtarget::DoesNotSupportXNACK">DoesNotSupportXNACK</dfn>;</td></tr>
<tr><th id="298">298</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnableCuMode" title='llvm::GCNSubtarget::EnableCuMode' data-ref="llvm::GCNSubtarget::EnableCuMode">EnableCuMode</dfn>;</td></tr>
<tr><th id="299">299</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::TrapHandler" title='llvm::GCNSubtarget::TrapHandler' data-ref="llvm::GCNSubtarget::TrapHandler">TrapHandler</dfn>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <i>// Used as options.</i></td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnableLoadStoreOpt" title='llvm::GCNSubtarget::EnableLoadStoreOpt' data-ref="llvm::GCNSubtarget::EnableLoadStoreOpt">EnableLoadStoreOpt</dfn>;</td></tr>
<tr><th id="303">303</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding" title='llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding' data-ref="llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding">EnableUnsafeDSOffsetFolding</dfn>;</td></tr>
<tr><th id="304">304</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnableSIScheduler" title='llvm::GCNSubtarget::EnableSIScheduler' data-ref="llvm::GCNSubtarget::EnableSIScheduler">EnableSIScheduler</dfn>;</td></tr>
<tr><th id="305">305</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnableDS128" title='llvm::GCNSubtarget::EnableDS128' data-ref="llvm::GCNSubtarget::EnableDS128">EnableDS128</dfn>;</td></tr>
<tr><th id="306">306</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnablePRTStrictNull" title='llvm::GCNSubtarget::EnablePRTStrictNull' data-ref="llvm::GCNSubtarget::EnablePRTStrictNull">EnablePRTStrictNull</dfn>;</td></tr>
<tr><th id="307">307</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::DumpCode" title='llvm::GCNSubtarget::DumpCode' data-ref="llvm::GCNSubtarget::DumpCode">DumpCode</dfn>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// Subtarget statically properties set by tablegen</i></td></tr>
<tr><th id="310">310</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FP64" title='llvm::GCNSubtarget::FP64' data-ref="llvm::GCNSubtarget::FP64">FP64</dfn>;</td></tr>
<tr><th id="311">311</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FMA" title='llvm::GCNSubtarget::FMA' data-ref="llvm::GCNSubtarget::FMA">FMA</dfn>;</td></tr>
<tr><th id="312">312</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::MIMG_R128" title='llvm::GCNSubtarget::MIMG_R128' data-ref="llvm::GCNSubtarget::MIMG_R128">MIMG_R128</dfn>;</td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::IsGCN" title='llvm::GCNSubtarget::IsGCN' data-ref="llvm::GCNSubtarget::IsGCN">IsGCN</dfn>;</td></tr>
<tr><th id="314">314</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::GCN3Encoding" title='llvm::GCNSubtarget::GCN3Encoding' data-ref="llvm::GCNSubtarget::GCN3Encoding">GCN3Encoding</dfn>;</td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::CIInsts" title='llvm::GCNSubtarget::CIInsts' data-ref="llvm::GCNSubtarget::CIInsts">CIInsts</dfn>;</td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::GFX8Insts" title='llvm::GCNSubtarget::GFX8Insts' data-ref="llvm::GCNSubtarget::GFX8Insts">GFX8Insts</dfn>;</td></tr>
<tr><th id="317">317</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::GFX9Insts" title='llvm::GCNSubtarget::GFX9Insts' data-ref="llvm::GCNSubtarget::GFX9Insts">GFX9Insts</dfn>;</td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::GFX10Insts" title='llvm::GCNSubtarget::GFX10Insts' data-ref="llvm::GCNSubtarget::GFX10Insts">GFX10Insts</dfn>;</td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::GFX7GFX8GFX9Insts" title='llvm::GCNSubtarget::GFX7GFX8GFX9Insts' data-ref="llvm::GCNSubtarget::GFX7GFX8GFX9Insts">GFX7GFX8GFX9Insts</dfn>;</td></tr>
<tr><th id="320">320</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::SGPRInitBug" title='llvm::GCNSubtarget::SGPRInitBug' data-ref="llvm::GCNSubtarget::SGPRInitBug">SGPRInitBug</dfn>;</td></tr>
<tr><th id="321">321</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasSMemRealTime" title='llvm::GCNSubtarget::HasSMemRealTime' data-ref="llvm::GCNSubtarget::HasSMemRealTime">HasSMemRealTime</dfn>;</td></tr>
<tr><th id="322">322</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasIntClamp" title='llvm::GCNSubtarget::HasIntClamp' data-ref="llvm::GCNSubtarget::HasIntClamp">HasIntClamp</dfn>;</td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasFmaMixInsts" title='llvm::GCNSubtarget::HasFmaMixInsts' data-ref="llvm::GCNSubtarget::HasFmaMixInsts">HasFmaMixInsts</dfn>;</td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasMovrel" title='llvm::GCNSubtarget::HasMovrel' data-ref="llvm::GCNSubtarget::HasMovrel">HasMovrel</dfn>;</td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasVGPRIndexMode" title='llvm::GCNSubtarget::HasVGPRIndexMode' data-ref="llvm::GCNSubtarget::HasVGPRIndexMode">HasVGPRIndexMode</dfn>;</td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasScalarStores" title='llvm::GCNSubtarget::HasScalarStores' data-ref="llvm::GCNSubtarget::HasScalarStores">HasScalarStores</dfn>;</td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasScalarAtomics" title='llvm::GCNSubtarget::HasScalarAtomics' data-ref="llvm::GCNSubtarget::HasScalarAtomics">HasScalarAtomics</dfn>;</td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasSDWAOmod" title='llvm::GCNSubtarget::HasSDWAOmod' data-ref="llvm::GCNSubtarget::HasSDWAOmod">HasSDWAOmod</dfn>;</td></tr>
<tr><th id="329">329</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasSDWAScalar" title='llvm::GCNSubtarget::HasSDWAScalar' data-ref="llvm::GCNSubtarget::HasSDWAScalar">HasSDWAScalar</dfn>;</td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasSDWASdst" title='llvm::GCNSubtarget::HasSDWASdst' data-ref="llvm::GCNSubtarget::HasSDWASdst">HasSDWASdst</dfn>;</td></tr>
<tr><th id="331">331</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasSDWAMac" title='llvm::GCNSubtarget::HasSDWAMac' data-ref="llvm::GCNSubtarget::HasSDWAMac">HasSDWAMac</dfn>;</td></tr>
<tr><th id="332">332</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasSDWAOutModsVOPC" title='llvm::GCNSubtarget::HasSDWAOutModsVOPC' data-ref="llvm::GCNSubtarget::HasSDWAOutModsVOPC">HasSDWAOutModsVOPC</dfn>;</td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasDPP" title='llvm::GCNSubtarget::HasDPP' data-ref="llvm::GCNSubtarget::HasDPP">HasDPP</dfn>;</td></tr>
<tr><th id="334">334</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasDPP8" title='llvm::GCNSubtarget::HasDPP8' data-ref="llvm::GCNSubtarget::HasDPP8">HasDPP8</dfn>;</td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasR128A16" title='llvm::GCNSubtarget::HasR128A16' data-ref="llvm::GCNSubtarget::HasR128A16">HasR128A16</dfn>;</td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasNSAEncoding" title='llvm::GCNSubtarget::HasNSAEncoding' data-ref="llvm::GCNSubtarget::HasNSAEncoding">HasNSAEncoding</dfn>;</td></tr>
<tr><th id="337">337</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasDLInsts" title='llvm::GCNSubtarget::HasDLInsts' data-ref="llvm::GCNSubtarget::HasDLInsts">HasDLInsts</dfn>;</td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasDot1Insts" title='llvm::GCNSubtarget::HasDot1Insts' data-ref="llvm::GCNSubtarget::HasDot1Insts">HasDot1Insts</dfn>;</td></tr>
<tr><th id="339">339</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasDot2Insts" title='llvm::GCNSubtarget::HasDot2Insts' data-ref="llvm::GCNSubtarget::HasDot2Insts">HasDot2Insts</dfn>;</td></tr>
<tr><th id="340">340</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::EnableSRAMECC" title='llvm::GCNSubtarget::EnableSRAMECC' data-ref="llvm::GCNSubtarget::EnableSRAMECC">EnableSRAMECC</dfn>;</td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::DoesNotSupportSRAMECC" title='llvm::GCNSubtarget::DoesNotSupportSRAMECC' data-ref="llvm::GCNSubtarget::DoesNotSupportSRAMECC">DoesNotSupportSRAMECC</dfn>;</td></tr>
<tr><th id="342">342</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasNoSdstCMPX" title='llvm::GCNSubtarget::HasNoSdstCMPX' data-ref="llvm::GCNSubtarget::HasNoSdstCMPX">HasNoSdstCMPX</dfn>;</td></tr>
<tr><th id="343">343</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasVscnt" title='llvm::GCNSubtarget::HasVscnt' data-ref="llvm::GCNSubtarget::HasVscnt">HasVscnt</dfn>;</td></tr>
<tr><th id="344">344</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasRegisterBanking" title='llvm::GCNSubtarget::HasRegisterBanking' data-ref="llvm::GCNSubtarget::HasRegisterBanking">HasRegisterBanking</dfn>;</td></tr>
<tr><th id="345">345</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasVOP3Literal" title='llvm::GCNSubtarget::HasVOP3Literal' data-ref="llvm::GCNSubtarget::HasVOP3Literal">HasVOP3Literal</dfn>;</td></tr>
<tr><th id="346">346</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasNoDataDepHazard" title='llvm::GCNSubtarget::HasNoDataDepHazard' data-ref="llvm::GCNSubtarget::HasNoDataDepHazard">HasNoDataDepHazard</dfn>;</td></tr>
<tr><th id="347">347</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FlatAddressSpace" title='llvm::GCNSubtarget::FlatAddressSpace' data-ref="llvm::GCNSubtarget::FlatAddressSpace">FlatAddressSpace</dfn>;</td></tr>
<tr><th id="348">348</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FlatInstOffsets" title='llvm::GCNSubtarget::FlatInstOffsets' data-ref="llvm::GCNSubtarget::FlatInstOffsets">FlatInstOffsets</dfn>;</td></tr>
<tr><th id="349">349</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FlatGlobalInsts" title='llvm::GCNSubtarget::FlatGlobalInsts' data-ref="llvm::GCNSubtarget::FlatGlobalInsts">FlatGlobalInsts</dfn>;</td></tr>
<tr><th id="350">350</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FlatScratchInsts" title='llvm::GCNSubtarget::FlatScratchInsts' data-ref="llvm::GCNSubtarget::FlatScratchInsts">FlatScratchInsts</dfn>;</td></tr>
<tr><th id="351">351</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::ScalarFlatScratchInsts" title='llvm::GCNSubtarget::ScalarFlatScratchInsts' data-ref="llvm::GCNSubtarget::ScalarFlatScratchInsts">ScalarFlatScratchInsts</dfn>;</td></tr>
<tr><th id="352">352</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::AddNoCarryInsts" title='llvm::GCNSubtarget::AddNoCarryInsts' data-ref="llvm::GCNSubtarget::AddNoCarryInsts">AddNoCarryInsts</dfn>;</td></tr>
<tr><th id="353">353</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasUnpackedD16VMem" title='llvm::GCNSubtarget::HasUnpackedD16VMem' data-ref="llvm::GCNSubtarget::HasUnpackedD16VMem">HasUnpackedD16VMem</dfn>;</td></tr>
<tr><th id="354">354</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::R600ALUInst" title='llvm::GCNSubtarget::R600ALUInst' data-ref="llvm::GCNSubtarget::R600ALUInst">R600ALUInst</dfn>;</td></tr>
<tr><th id="355">355</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::CaymanISA" title='llvm::GCNSubtarget::CaymanISA' data-ref="llvm::GCNSubtarget::CaymanISA">CaymanISA</dfn>;</td></tr>
<tr><th id="356">356</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::CFALUBug" title='llvm::GCNSubtarget::CFALUBug' data-ref="llvm::GCNSubtarget::CFALUBug">CFALUBug</dfn>;</td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::LDSMisalignedBug" title='llvm::GCNSubtarget::LDSMisalignedBug' data-ref="llvm::GCNSubtarget::LDSMisalignedBug">LDSMisalignedBug</dfn>;</td></tr>
<tr><th id="358">358</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasVertexCache" title='llvm::GCNSubtarget::HasVertexCache' data-ref="llvm::GCNSubtarget::HasVertexCache">HasVertexCache</dfn>;</td></tr>
<tr><th id="359">359</th><td>  <em>short</em> <dfn class="decl" id="llvm::GCNSubtarget::TexVTXClauseSize" title='llvm::GCNSubtarget::TexVTXClauseSize' data-ref="llvm::GCNSubtarget::TexVTXClauseSize">TexVTXClauseSize</dfn>;</td></tr>
<tr><th id="360">360</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::ScalarizeGlobal" title='llvm::GCNSubtarget::ScalarizeGlobal' data-ref="llvm::GCNSubtarget::ScalarizeGlobal">ScalarizeGlobal</dfn>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasVcmpxPermlaneHazard" title='llvm::GCNSubtarget::HasVcmpxPermlaneHazard' data-ref="llvm::GCNSubtarget::HasVcmpxPermlaneHazard">HasVcmpxPermlaneHazard</dfn>;</td></tr>
<tr><th id="363">363</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard" title='llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard' data-ref="llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard">HasVMEMtoScalarWriteHazard</dfn>;</td></tr>
<tr><th id="364">364</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard" title='llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard' data-ref="llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard">HasSMEMtoVectorWriteHazard</dfn>;</td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasInstFwdPrefetchBug" title='llvm::GCNSubtarget::HasInstFwdPrefetchBug' data-ref="llvm::GCNSubtarget::HasInstFwdPrefetchBug">HasInstFwdPrefetchBug</dfn>;</td></tr>
<tr><th id="366">366</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasVcmpxExecWARHazard" title='llvm::GCNSubtarget::HasVcmpxExecWARHazard' data-ref="llvm::GCNSubtarget::HasVcmpxExecWARHazard">HasVcmpxExecWARHazard</dfn>;</td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasLdsBranchVmemWARHazard" title='llvm::GCNSubtarget::HasLdsBranchVmemWARHazard' data-ref="llvm::GCNSubtarget::HasLdsBranchVmemWARHazard">HasLdsBranchVmemWARHazard</dfn>;</td></tr>
<tr><th id="368">368</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasNSAtoVMEMBug" title='llvm::GCNSubtarget::HasNSAtoVMEMBug' data-ref="llvm::GCNSubtarget::HasNSAtoVMEMBug">HasNSAtoVMEMBug</dfn>;</td></tr>
<tr><th id="369">369</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::HasFlatSegmentOffsetBug" title='llvm::GCNSubtarget::HasFlatSegmentOffsetBug' data-ref="llvm::GCNSubtarget::HasFlatSegmentOffsetBug">HasFlatSegmentOffsetBug</dfn>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <i>// Dummy feature to use for assembler in tablegen.</i></td></tr>
<tr><th id="372">372</th><td>  <em>bool</em> <dfn class="decl" id="llvm::GCNSubtarget::FeatureDisable" title='llvm::GCNSubtarget::FeatureDisable' data-ref="llvm::GCNSubtarget::FeatureDisable">FeatureDisable</dfn>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGTargetInfo.h.html#llvm::SelectionDAGTargetInfo" title='llvm::SelectionDAGTargetInfo' data-ref="llvm::SelectionDAGTargetInfo">SelectionDAGTargetInfo</a> <dfn class="decl" id="llvm::GCNSubtarget::TSInfo" title='llvm::GCNSubtarget::TSInfo' data-ref="llvm::GCNSubtarget::TSInfo">TSInfo</dfn>;</td></tr>
<tr><th id="375">375</th><td><b>private</b>:</td></tr>
<tr><th id="376">376</th><td>  <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> <dfn class="decl" id="llvm::GCNSubtarget::InstrInfo" title='llvm::GCNSubtarget::InstrInfo' data-ref="llvm::GCNSubtarget::InstrInfo">InstrInfo</dfn>;</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a> <dfn class="decl" id="llvm::GCNSubtarget::TLInfo" title='llvm::GCNSubtarget::TLInfo' data-ref="llvm::GCNSubtarget::TLInfo">TLInfo</dfn>;</td></tr>
<tr><th id="378">378</th><td>  <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a> <dfn class="decl" id="llvm::GCNSubtarget::FrameLowering" title='llvm::GCNSubtarget::FrameLowering' data-ref="llvm::GCNSubtarget::FrameLowering">FrameLowering</dfn>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i>// See COMPUTE_TMPRING_SIZE.WAVESIZE, 13-bit field in units of 256-dword.</i></td></tr>
<tr><th id="381">381</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::GCNSubtarget::MaxWaveScratchSize" title='llvm::GCNSubtarget::MaxWaveScratchSize' data-ref="llvm::GCNSubtarget::MaxWaveScratchSize">MaxWaveScratchSize</dfn> = (<var>256</var> * <var>4</var>) * ((<var>1</var> &lt;&lt; <var>13</var>) - <var>1</var>);</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><b>public</b>:</td></tr>
<tr><th id="384">384</th><td>  <dfn class="decl" id="_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE" title='llvm::GCNSubtarget::GCNSubtarget' data-ref="_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE">GCNSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col6 decl" id="1806TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1806TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="1807GPU" title='GPU' data-type='llvm::StringRef' data-ref="1807GPU">GPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="1808FS" title='FS' data-type='llvm::StringRef' data-ref="1808FS">FS</dfn>,</td></tr>
<tr><th id="385">385</th><td>               <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a> &amp;<dfn class="local col9 decl" id="1809TM" title='TM' data-type='const llvm::GCNTargetMachine &amp;' data-ref="1809TM">TM</dfn>);</td></tr>
<tr><th id="386">386</th><td>  <dfn class="virtual decl" id="_ZN4llvm12GCNSubtargetD1Ev" title='llvm::GCNSubtarget::~GCNSubtarget' data-ref="_ZN4llvm12GCNSubtargetD1Ev">~GCNSubtarget</dfn>() override;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <a class="type" href="#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl" id="_ZN4llvm12GCNSubtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_" title='llvm::GCNSubtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm12GCNSubtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_">initializeSubtargetDependencies</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col0 decl" id="1810TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1810TT">TT</dfn>,</td></tr>
<tr><th id="389">389</th><td>                                                   <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="1811GPU" title='GPU' data-type='llvm::StringRef' data-ref="1811GPU">GPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="1812FS" title='FS' data-type='llvm::StringRef' data-ref="1812FS">FS</dfn>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="392">392</th><td>    <b>return</b> &amp;InstrInfo;</td></tr>
<tr><th id="393">393</th><td>  }</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <em>const</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16getFrameLoweringEv" title='llvm::GCNSubtarget::getFrameLowering' data-ref="_ZNK4llvm12GCNSubtarget16getFrameLoweringEv">getFrameLowering</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::GCNSubtarget::FrameLowering" title='llvm::GCNSubtarget::FrameLowering' data-ref="llvm::GCNSubtarget::FrameLowering">FrameLowering</a>;</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::GCNSubtarget::TLInfo" title='llvm::GCNSubtarget::TLInfo' data-ref="llvm::GCNSubtarget::TLInfo">TLInfo</a>;</td></tr>
<tr><th id="401">401</th><td>  }</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> &amp;InstrInfo.getRegisterInfo();</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15getCallLoweringEv" title='llvm::GCNSubtarget::getCallLowering' data-ref="_ZNK4llvm12GCNSubtarget15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::CallLoweringInfo" title='llvm::GCNSubtarget::CallLoweringInfo' data-ref="llvm::GCNSubtarget::CallLoweringInfo">CallLoweringInfo</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="409">409</th><td>  }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22getInstructionSelectorEv" title='llvm::GCNSubtarget::getInstructionSelector' data-ref="_ZNK4llvm12GCNSubtarget22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::InstSelector" title='llvm::GCNSubtarget::InstSelector' data-ref="llvm::GCNSubtarget::InstSelector">InstSelector</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv" title='llvm::GCNSubtarget::getLegalizerInfo' data-ref="_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="416">416</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::Legalizer" title='llvm::GCNSubtarget::Legalizer' data-ref="llvm::GCNSubtarget::Legalizer">Legalizer</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14getRegBankInfoEv" title='llvm::GCNSubtarget::getRegBankInfo' data-ref="_ZNK4llvm12GCNSubtarget14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::RegBankInfo" title='llvm::GCNSubtarget::RegBankInfo' data-ref="llvm::GCNSubtarget::RegBankInfo">RegBankInfo</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="421">421</th><td>  }</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <i>// Nothing implemented, just prevent crashes on use.</i></td></tr>
<tr><th id="424">424</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGTargetInfo.h.html#llvm::SelectionDAGTargetInfo" title='llvm::SelectionDAGTargetInfo' data-ref="llvm::SelectionDAGTargetInfo">SelectionDAGTargetInfo</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19getSelectionDAGInfoEv" title='llvm::GCNSubtarget::getSelectionDAGInfo' data-ref="_ZNK4llvm12GCNSubtarget19getSelectionDAGInfoEv">getSelectionDAGInfo</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::GCNSubtarget::TSInfo" title='llvm::GCNSubtarget::TSInfo' data-ref="llvm::GCNSubtarget::TSInfo">TSInfo</a>;</td></tr>
<tr><th id="426">426</th><td>  }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget21getInstrItineraryDataEv" title='llvm::GCNSubtarget::getInstrItineraryData' data-ref="_ZNK4llvm12GCNSubtarget21getInstrItineraryDataEv">getInstrItineraryData</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::GCNSubtarget::InstrItins" title='llvm::GCNSubtarget::InstrItins' data-ref="llvm::GCNSubtarget::InstrItins">InstrItins</a>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12GCNSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::GCNSubtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm12GCNSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="1813CPU" title='CPU' data-type='llvm::StringRef' data-ref="1813CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="1814FS" title='FS' data-type='llvm::StringRef' data-ref="1814FS">FS</dfn>);</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <a class="type" href="#llvm::AMDGPUSubtarget::Generation" title='llvm::AMDGPUSubtarget::Generation' data-ref="llvm::AMDGPUSubtarget::Generation">Generation</a> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</dfn>() <em>const</em> {</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> (<a class="type" href="#llvm::AMDGPUSubtarget::Generation" title='llvm::AMDGPUSubtarget::Generation' data-ref="llvm::AMDGPUSubtarget::Generation">Generation</a>)<a class="member" href="#llvm::GCNSubtarget::Gen" title='llvm::GCNSubtarget::Gen' data-ref="llvm::GCNSubtarget::Gen">Gen</a>;</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget20getWavefrontSizeLog2Ev" title='llvm::GCNSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm12GCNSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</dfn>() <em>const</em> {</td></tr>
<tr><th id="439">439</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="member" href="#llvm::AMDGPUSubtarget::WavefrontSize" title='llvm::AMDGPUSubtarget::WavefrontSize' data-ref="llvm::AMDGPUSubtarget::WavefrontSize">WavefrontSize</a>);</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i class="doc">/// Return the number of high bits known to be zero fror a frame index.</i></td></tr>
<tr><th id="443">443</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget33getKnownHighZeroBitsForFrameIndexEv" title='llvm::GCNSubtarget::getKnownHighZeroBitsForFrameIndex' data-ref="_ZNK4llvm12GCNSubtarget33getKnownHighZeroBitsForFrameIndexEv">getKnownHighZeroBitsForFrameIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="444">444</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="member" href="#llvm::GCNSubtarget::MaxWaveScratchSize" title='llvm::GCNSubtarget::MaxWaveScratchSize' data-ref="llvm::GCNSubtarget::MaxWaveScratchSize">MaxWaveScratchSize</a>) + <a class="member" href="#_ZNK4llvm12GCNSubtarget20getWavefrontSizeLog2Ev" title='llvm::GCNSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm12GCNSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>();</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15getLDSBankCountEv" title='llvm::GCNSubtarget::getLDSBankCount' data-ref="_ZNK4llvm12GCNSubtarget15getLDSBankCountEv">getLDSBankCount</dfn>() <em>const</em> {</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::LDSBankCount" title='llvm::GCNSubtarget::LDSBankCount' data-ref="llvm::GCNSubtarget::LDSBankCount">LDSBankCount</a>;</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv">getMaxPrivateElementSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::MaxPrivateElementSize" title='llvm::GCNSubtarget::MaxPrivateElementSize' data-ref="llvm::GCNSubtarget::MaxPrivateElementSize">MaxPrivateElementSize</a>;</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1815Opcode" title='Opcode' data-type='unsigned int' data-ref="1815Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget11hasIntClampEv" title='llvm::GCNSubtarget::hasIntClamp' data-ref="_ZNK4llvm12GCNSubtarget11hasIntClampEv">hasIntClamp</dfn>() <em>const</em> {</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasIntClamp" title='llvm::GCNSubtarget::HasIntClamp' data-ref="llvm::GCNSubtarget::HasIntClamp">HasIntClamp</a>;</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget7hasFP64Ev" title='llvm::GCNSubtarget::hasFP64' data-ref="_ZNK4llvm12GCNSubtarget7hasFP64Ev">hasFP64</dfn>() <em>const</em> {</td></tr>
<tr><th id="462">462</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FP64" title='llvm::GCNSubtarget::FP64' data-ref="llvm::GCNSubtarget::FP64">FP64</a>;</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget12hasMIMG_R128Ev" title='llvm::GCNSubtarget::hasMIMG_R128' data-ref="_ZNK4llvm12GCNSubtarget12hasMIMG_R128Ev">hasMIMG_R128</dfn>() <em>const</em> {</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::MIMG_R128" title='llvm::GCNSubtarget::MIMG_R128' data-ref="llvm::GCNSubtarget::MIMG_R128">MIMG_R128</a>;</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget9hasHWFP64Ev" title='llvm::GCNSubtarget::hasHWFP64' data-ref="_ZNK4llvm12GCNSubtarget9hasHWFP64Ev">hasHWFP64</dfn>() <em>const</em> {</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FP64" title='llvm::GCNSubtarget::FP64' data-ref="llvm::GCNSubtarget::FP64">FP64</a>;</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget13hasFastFMAF32Ev" title='llvm::GCNSubtarget::hasFastFMAF32' data-ref="_ZNK4llvm12GCNSubtarget13hasFastFMAF32Ev">hasFastFMAF32</dfn>() <em>const</em> {</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FastFMAF32" title='llvm::GCNSubtarget::FastFMAF32' data-ref="llvm::GCNSubtarget::FastFMAF32">FastFMAF32</a>;</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16hasHalfRate64OpsEv" title='llvm::GCNSubtarget::hasHalfRate64Ops' data-ref="_ZNK4llvm12GCNSubtarget16hasHalfRate64OpsEv">hasHalfRate64Ops</dfn>() <em>const</em> {</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HalfRate64Ops" title='llvm::GCNSubtarget::HalfRate64Ops' data-ref="llvm::GCNSubtarget::HalfRate64Ops">HalfRate64Ops</a>;</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget9hasAddr64Ev" title='llvm::GCNSubtarget::hasAddr64' data-ref="_ZNK4llvm12GCNSubtarget9hasAddr64Ev">hasAddr64</dfn>() <em>const</em> {</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>);</td></tr>
<tr><th id="483">483</th><td>  }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget6hasBFEEv" title='llvm::GCNSubtarget::hasBFE' data-ref="_ZNK4llvm12GCNSubtarget6hasBFEEv">hasBFE</dfn>() <em>const</em> {</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget6hasBFIEv" title='llvm::GCNSubtarget::hasBFI' data-ref="_ZNK4llvm12GCNSubtarget6hasBFIEv">hasBFI</dfn>() <em>const</em> {</td></tr>
<tr><th id="490">490</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget6hasBFMEv" title='llvm::GCNSubtarget::hasBFM' data-ref="_ZNK4llvm12GCNSubtarget6hasBFMEv">hasBFM</dfn>() <em>const</em> {</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget6hasBFEEv" title='llvm::GCNSubtarget::hasBFE' data-ref="_ZNK4llvm12GCNSubtarget6hasBFEEv">hasBFE</a>();</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget7hasBCNTEj" title='llvm::GCNSubtarget::hasBCNT' data-ref="_ZNK4llvm12GCNSubtarget7hasBCNTEj">hasBCNT</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1816Size" title='Size' data-type='unsigned int' data-ref="1816Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="499">499</th><td>  }</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget7hasFFBLEv" title='llvm::GCNSubtarget::hasFFBL' data-ref="_ZNK4llvm12GCNSubtarget7hasFFBLEv">hasFFBL</dfn>() <em>const</em> {</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget7hasFFBHEv" title='llvm::GCNSubtarget::hasFFBH' data-ref="_ZNK4llvm12GCNSubtarget7hasFFBHEv">hasFFBH</dfn>() <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget10hasMed3_16Ev" title='llvm::GCNSubtarget::hasMed3_16' data-ref="_ZNK4llvm12GCNSubtarget10hasMed3_16Ev">hasMed3_16</dfn>() <em>const</em> {</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14hasMin3Max3_16Ev" title='llvm::GCNSubtarget::hasMin3Max3_16' data-ref="_ZNK4llvm12GCNSubtarget14hasMin3Max3_16Ev">hasMin3Max3_16</dfn>() <em>const</em> {</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14hasFmaMixInstsEv" title='llvm::GCNSubtarget::hasFmaMixInsts' data-ref="_ZNK4llvm12GCNSubtarget14hasFmaMixInstsEv">hasFmaMixInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasFmaMixInsts" title='llvm::GCNSubtarget::HasFmaMixInsts' data-ref="llvm::GCNSubtarget::HasFmaMixInsts">HasFmaMixInsts</a>;</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget8hasCARRYEv" title='llvm::GCNSubtarget::hasCARRY' data-ref="_ZNK4llvm12GCNSubtarget8hasCARRYEv">hasCARRY</dfn>() <em>const</em> {</td></tr>
<tr><th id="522">522</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget6hasFMAEv" title='llvm::GCNSubtarget::hasFMA' data-ref="_ZNK4llvm12GCNSubtarget6hasFMAEv">hasFMA</dfn>() <em>const</em> {</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FMA" title='llvm::GCNSubtarget::FMA' data-ref="llvm::GCNSubtarget::FMA">FMA</a>;</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget7hasSwapEv" title='llvm::GCNSubtarget::hasSwap' data-ref="_ZNK4llvm12GCNSubtarget7hasSwapEv">hasSwap</dfn>() <em>const</em> {</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::GFX9Insts" title='llvm::GCNSubtarget::GFX9Insts' data-ref="llvm::GCNSubtarget::GFX9Insts">GFX9Insts</a>;</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <a class="type" href="#llvm::GCNSubtarget::TrapHandlerAbi" title='llvm::GCNSubtarget::TrapHandlerAbi' data-ref="llvm::GCNSubtarget::TrapHandlerAbi">TrapHandlerAbi</a> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv" title='llvm::GCNSubtarget::getTrapHandlerAbi' data-ref="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv">getTrapHandlerAbi</dfn>() <em>const</em> {</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">isAmdHsaOS</span>() ? TrapHandlerAbiHsa : TrapHandlerAbiNone;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv" title='llvm::GCNSubtarget::unsafeDSOffsetFoldingEnabled' data-ref="_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv">unsafeDSOffsetFoldingEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding" title='llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding' data-ref="llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding">EnableUnsafeDSOffsetFolding</a>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget8dumpCodeEv" title='llvm::GCNSubtarget::dumpCode' data-ref="_ZNK4llvm12GCNSubtarget8dumpCodeEv">dumpCode</dfn>() <em>const</em> {</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::DumpCode" title='llvm::GCNSubtarget::DumpCode' data-ref="llvm::GCNSubtarget::DumpCode">DumpCode</a>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i class="doc">/// Return the amount of LDS that can be used that will not restrict the</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">  /// occupancy lower than WaveCount.</i></td></tr>
<tr><th id="547">547</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget31getMaxLocalMemSizeWithWaveCountEjRKNS_8FunctionE" title='llvm::GCNSubtarget::getMaxLocalMemSizeWithWaveCount' data-ref="_ZNK4llvm12GCNSubtarget31getMaxLocalMemSizeWithWaveCountEjRKNS_8FunctionE">getMaxLocalMemSizeWithWaveCount</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1817WaveCount" title='WaveCount' data-type='unsigned int' data-ref="1817WaveCount">WaveCount</dfn>,</td></tr>
<tr><th id="548">548</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;) <em>const</em>;</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16hasFP16DenormalsEv" title='llvm::GCNSubtarget::hasFP16Denormals' data-ref="_ZNK4llvm12GCNSubtarget16hasFP16DenormalsEv">hasFP16Denormals</dfn>() <em>const</em> {</td></tr>
<tr><th id="551">551</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FP64FP16Denormals" title='llvm::GCNSubtarget::FP64FP16Denormals' data-ref="llvm::GCNSubtarget::FP64FP16Denormals">FP64FP16Denormals</a>;</td></tr>
<tr><th id="552">552</th><td>  }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16hasFP64DenormalsEv" title='llvm::GCNSubtarget::hasFP64Denormals' data-ref="_ZNK4llvm12GCNSubtarget16hasFP64DenormalsEv">hasFP64Denormals</dfn>() <em>const</em> {</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FP64FP16Denormals" title='llvm::GCNSubtarget::FP64FP16Denormals' data-ref="llvm::GCNSubtarget::FP64FP16Denormals">FP64FP16Denormals</a>;</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget25supportsMinMaxDenormModesEv" title='llvm::GCNSubtarget::supportsMinMaxDenormModes' data-ref="_ZNK4llvm12GCNSubtarget25supportsMinMaxDenormModesEv">supportsMinMaxDenormModes</dfn>() <em>const</em> {</td></tr>
<tr><th id="559">559</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="560">560</th><td>  }</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" title='llvm::GCNSubtarget::useFlatForGlobal' data-ref="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv">useFlatForGlobal</dfn>() <em>const</em> {</td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FlatForGlobal" title='llvm::GCNSubtarget::FlatForGlobal' data-ref="llvm::GCNSubtarget::FlatForGlobal">FlatForGlobal</a>;</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <i class="doc">/// <span class="command">\returns</span> If target supports ds_read/write_b128 and user enables generation</i></td></tr>
<tr><th id="567">567</th><td><i class="doc">  /// of ds_read/write_b128.</i></td></tr>
<tr><th id="568">568</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget8useDS128Ev" title='llvm::GCNSubtarget::useDS128' data-ref="_ZNK4llvm12GCNSubtarget8useDS128Ev">useDS128</dfn>() <em>const</em> {</td></tr>
<tr><th id="569">569</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::CIInsts" title='llvm::GCNSubtarget::CIInsts' data-ref="llvm::GCNSubtarget::CIInsts">CIInsts</a> &amp;&amp; <a class="member" href="#llvm::GCNSubtarget::EnableDS128" title='llvm::GCNSubtarget::EnableDS128' data-ref="llvm::GCNSubtarget::EnableDS128">EnableDS128</a>;</td></tr>
<tr><th id="570">570</th><td>  }</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <i class="doc">/// <span class="command">\returns</span> If MUBUF instructions always perform range checking, even for</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// buffer resources used for private memory access.</i></td></tr>
<tr><th id="574">574</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget35privateMemoryResourceIsRangeCheckedEv" title='llvm::GCNSubtarget::privateMemoryResourceIsRangeChecked' data-ref="_ZNK4llvm12GCNSubtarget35privateMemoryResourceIsRangeCheckedEv">privateMemoryResourceIsRangeChecked</dfn>() <em>const</em> {</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="576">576</th><td>  }</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i class="doc">/// <span class="command">\returns</span> If target requires PRT Struct NULL support (zero result registers</i></td></tr>
<tr><th id="579">579</th><td><i class="doc">  /// for sparse texture support).</i></td></tr>
<tr><th id="580">580</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16usePRTStrictNullEv" title='llvm::GCNSubtarget::usePRTStrictNull' data-ref="_ZNK4llvm12GCNSubtarget16usePRTStrictNullEv">usePRTStrictNull</dfn>() <em>const</em> {</td></tr>
<tr><th id="581">581</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::EnablePRTStrictNull" title='llvm::GCNSubtarget::EnablePRTStrictNull' data-ref="llvm::GCNSubtarget::EnablePRTStrictNull">EnablePRTStrictNull</a>;</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget27hasAutoWaitcntBeforeBarrierEv" title='llvm::GCNSubtarget::hasAutoWaitcntBeforeBarrier' data-ref="_ZNK4llvm12GCNSubtarget27hasAutoWaitcntBeforeBarrierEv">hasAutoWaitcntBeforeBarrier</dfn>() <em>const</em> {</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::AutoWaitcntBeforeBarrier" title='llvm::GCNSubtarget::AutoWaitcntBeforeBarrier' data-ref="llvm::GCNSubtarget::AutoWaitcntBeforeBarrier">AutoWaitcntBeforeBarrier</a>;</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15hasCodeObjectV3Ev" title='llvm::GCNSubtarget::hasCodeObjectV3' data-ref="_ZNK4llvm12GCNSubtarget15hasCodeObjectV3Ev">hasCodeObjectV3</dfn>() <em>const</em> {</td></tr>
<tr><th id="589">589</th><td>    <i>// FIXME: Need to add code object v3 support for mesa and pal.</i></td></tr>
<tr><th id="590">590</th><td>    <b>return</b> <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">isAmdHsaOS</span>() ? CodeObjectV3 : <b>false</b>;</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget24hasUnalignedBufferAccessEv" title='llvm::GCNSubtarget::hasUnalignedBufferAccess' data-ref="_ZNK4llvm12GCNSubtarget24hasUnalignedBufferAccessEv">hasUnalignedBufferAccess</dfn>() <em>const</em> {</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::UnalignedBufferAccess" title='llvm::GCNSubtarget::UnalignedBufferAccess' data-ref="llvm::GCNSubtarget::UnalignedBufferAccess">UnalignedBufferAccess</a>;</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget25hasUnalignedScratchAccessEv" title='llvm::GCNSubtarget::hasUnalignedScratchAccess' data-ref="_ZNK4llvm12GCNSubtarget25hasUnalignedScratchAccessEv">hasUnalignedScratchAccess</dfn>() <em>const</em> {</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::UnalignedScratchAccess" title='llvm::GCNSubtarget::UnalignedScratchAccess' data-ref="llvm::GCNSubtarget::UnalignedScratchAccess">UnalignedScratchAccess</a>;</td></tr>
<tr><th id="599">599</th><td>  }</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15hasApertureRegsEv" title='llvm::GCNSubtarget::hasApertureRegs' data-ref="_ZNK4llvm12GCNSubtarget15hasApertureRegsEv">hasApertureRegs</dfn>() <em>const</em> {</td></tr>
<tr><th id="602">602</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasApertureRegs" title='llvm::GCNSubtarget::HasApertureRegs' data-ref="llvm::GCNSubtarget::HasApertureRegs">HasApertureRegs</a>;</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv" title='llvm::GCNSubtarget::isTrapHandlerEnabled' data-ref="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv">isTrapHandlerEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="606">606</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::TrapHandler" title='llvm::GCNSubtarget::TrapHandler' data-ref="llvm::GCNSubtarget::TrapHandler">TrapHandler</a>;</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv" title='llvm::GCNSubtarget::isXNACKEnabled' data-ref="_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv">isXNACKEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::EnableXNACK" title='llvm::GCNSubtarget::EnableXNACK' data-ref="llvm::GCNSubtarget::EnableXNACK">EnableXNACK</a>;</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15isCuModeEnabledEv" title='llvm::GCNSubtarget::isCuModeEnabled' data-ref="_ZNK4llvm12GCNSubtarget15isCuModeEnabledEv">isCuModeEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::EnableCuMode" title='llvm::GCNSubtarget::EnableCuMode' data-ref="llvm::GCNSubtarget::EnableCuMode">EnableCuMode</a>;</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" title='llvm::GCNSubtarget::hasFlatAddressSpace' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv">hasFlatAddressSpace</dfn>() <em>const</em> {</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FlatAddressSpace" title='llvm::GCNSubtarget::FlatAddressSpace' data-ref="llvm::GCNSubtarget::FlatAddressSpace">FlatAddressSpace</a>;</td></tr>
<tr><th id="619">619</th><td>  }</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" title='llvm::GCNSubtarget::hasFlatInstOffsets' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv">hasFlatInstOffsets</dfn>() <em>const</em> {</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FlatInstOffsets" title='llvm::GCNSubtarget::FlatInstOffsets' data-ref="llvm::GCNSubtarget::FlatInstOffsets">FlatInstOffsets</a>;</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18hasFlatGlobalInstsEv" title='llvm::GCNSubtarget::hasFlatGlobalInsts' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatGlobalInstsEv">hasFlatGlobalInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FlatGlobalInsts" title='llvm::GCNSubtarget::FlatGlobalInsts' data-ref="llvm::GCNSubtarget::FlatGlobalInsts">FlatGlobalInsts</a>;</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19hasFlatScratchInstsEv" title='llvm::GCNSubtarget::hasFlatScratchInsts' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatScratchInstsEv">hasFlatScratchInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::FlatScratchInsts" title='llvm::GCNSubtarget::FlatScratchInsts' data-ref="llvm::GCNSubtarget::FlatScratchInsts">FlatScratchInsts</a>;</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget25hasScalarFlatScratchInstsEv" title='llvm::GCNSubtarget::hasScalarFlatScratchInsts' data-ref="_ZNK4llvm12GCNSubtarget25hasScalarFlatScratchInstsEv">hasScalarFlatScratchInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="634">634</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::ScalarFlatScratchInsts" title='llvm::GCNSubtarget::ScalarFlatScratchInsts' data-ref="llvm::GCNSubtarget::ScalarFlatScratchInsts">ScalarFlatScratchInsts</a>;</td></tr>
<tr><th id="635">635</th><td>  }</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget23hasFlatSegmentOffsetBugEv" title='llvm::GCNSubtarget::hasFlatSegmentOffsetBug' data-ref="_ZNK4llvm12GCNSubtarget23hasFlatSegmentOffsetBugEv">hasFlatSegmentOffsetBug</dfn>() <em>const</em> {</td></tr>
<tr><th id="638">638</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasFlatSegmentOffsetBug" title='llvm::GCNSubtarget::HasFlatSegmentOffsetBug' data-ref="llvm::GCNSubtarget::HasFlatSegmentOffsetBug">HasFlatSegmentOffsetBug</a>;</td></tr>
<tr><th id="639">639</th><td>  }</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget27hasFlatLgkmVMemCountInOrderEv" title='llvm::GCNSubtarget::hasFlatLgkmVMemCountInOrder' data-ref="_ZNK4llvm12GCNSubtarget27hasFlatLgkmVMemCountInOrderEv">hasFlatLgkmVMemCountInOrder</dfn>() <em>const</em> {</td></tr>
<tr><th id="642">642</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt; <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15hasD16LoadStoreEv" title='llvm::GCNSubtarget::hasD16LoadStore' data-ref="_ZNK4llvm12GCNSubtarget15hasD16LoadStoreEv">hasD16LoadStore</dfn>() <em>const</em> {</td></tr>
<tr><th id="646">646</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="647">647</th><td>  }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22d16PreservesUnusedBitsEv" title='llvm::GCNSubtarget::d16PreservesUnusedBits' data-ref="_ZNK4llvm12GCNSubtarget22d16PreservesUnusedBitsEv">d16PreservesUnusedBits</dfn>() <em>const</em> {</td></tr>
<tr><th id="650">650</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget15hasD16LoadStoreEv" title='llvm::GCNSubtarget::hasD16LoadStore' data-ref="_ZNK4llvm12GCNSubtarget15hasD16LoadStoreEv">hasD16LoadStore</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12GCNSubtarget16isSRAMECCEnabledEv" title='llvm::GCNSubtarget::isSRAMECCEnabled' data-ref="_ZNK4llvm12GCNSubtarget16isSRAMECCEnabledEv">isSRAMECCEnabled</a>();</td></tr>
<tr><th id="651">651</th><td>  }</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <i class="doc">/// Return if most LDS instructions have an m0 use that require m0 to be</i></td></tr>
<tr><th id="654">654</th><td><i class="doc">  /// iniitalized.</i></td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget17ldsRequiresM0InitEv" title='llvm::GCNSubtarget::ldsRequiresM0Init' data-ref="_ZNK4llvm12GCNSubtarget17ldsRequiresM0InitEv">ldsRequiresM0Init</dfn>() <em>const</em> {</td></tr>
<tr><th id="656">656</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</dfn>() <em>const</em> {</td></tr>
<tr><th id="660">660</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::AddNoCarryInsts" title='llvm::GCNSubtarget::AddNoCarryInsts' data-ref="llvm::GCNSubtarget::AddNoCarryInsts">AddNoCarryInsts</a>;</td></tr>
<tr><th id="661">661</th><td>  }</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</dfn>() <em>const</em> {</td></tr>
<tr><th id="664">664</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasUnpackedD16VMem" title='llvm::GCNSubtarget::HasUnpackedD16VMem' data-ref="llvm::GCNSubtarget::HasUnpackedD16VMem">HasUnpackedD16VMem</a>;</td></tr>
<tr><th id="665">665</th><td>  }</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <i>// Covers VS/PS/CS graphics shaders</i></td></tr>
<tr><th id="668">668</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE" title='llvm::GCNSubtarget::isMesaGfxShader' data-ref="_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE">isMesaGfxShader</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col8 decl" id="1818F" title='F' data-type='const llvm::Function &amp;' data-ref="1818F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="669">669</th><td>    <b>return</b> <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">isMesa3DOS</span>() &amp;&amp; AMDGPU::isShader(F.getCallingConv());</td></tr>
<tr><th id="670">670</th><td>  }</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget11hasMad64_32Ev" title='llvm::GCNSubtarget::hasMad64_32' data-ref="_ZNK4llvm12GCNSubtarget11hasMad64_32Ev">hasMad64_32</dfn>() <em>const</em> {</td></tr>
<tr><th id="673">673</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>;</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget11hasSDWAOmodEv" title='llvm::GCNSubtarget::hasSDWAOmod' data-ref="_ZNK4llvm12GCNSubtarget11hasSDWAOmodEv">hasSDWAOmod</dfn>() <em>const</em> {</td></tr>
<tr><th id="677">677</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasSDWAOmod" title='llvm::GCNSubtarget::HasSDWAOmod' data-ref="llvm::GCNSubtarget::HasSDWAOmod">HasSDWAOmod</a>;</td></tr>
<tr><th id="678">678</th><td>  }</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv" title='llvm::GCNSubtarget::hasSDWAScalar' data-ref="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv">hasSDWAScalar</dfn>() <em>const</em> {</td></tr>
<tr><th id="681">681</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasSDWAScalar" title='llvm::GCNSubtarget::HasSDWAScalar' data-ref="llvm::GCNSubtarget::HasSDWAScalar">HasSDWAScalar</a>;</td></tr>
<tr><th id="682">682</th><td>  }</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget11hasSDWASdstEv" title='llvm::GCNSubtarget::hasSDWASdst' data-ref="_ZNK4llvm12GCNSubtarget11hasSDWASdstEv">hasSDWASdst</dfn>() <em>const</em> {</td></tr>
<tr><th id="685">685</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasSDWASdst" title='llvm::GCNSubtarget::HasSDWASdst' data-ref="llvm::GCNSubtarget::HasSDWASdst">HasSDWASdst</a>;</td></tr>
<tr><th id="686">686</th><td>  }</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget10hasSDWAMacEv" title='llvm::GCNSubtarget::hasSDWAMac' data-ref="_ZNK4llvm12GCNSubtarget10hasSDWAMacEv">hasSDWAMac</dfn>() <em>const</em> {</td></tr>
<tr><th id="689">689</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasSDWAMac" title='llvm::GCNSubtarget::HasSDWAMac' data-ref="llvm::GCNSubtarget::HasSDWAMac">HasSDWAMac</a>;</td></tr>
<tr><th id="690">690</th><td>  }</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18hasSDWAOutModsVOPCEv" title='llvm::GCNSubtarget::hasSDWAOutModsVOPC' data-ref="_ZNK4llvm12GCNSubtarget18hasSDWAOutModsVOPCEv">hasSDWAOutModsVOPC</dfn>() <em>const</em> {</td></tr>
<tr><th id="693">693</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasSDWAOutModsVOPC" title='llvm::GCNSubtarget::HasSDWAOutModsVOPC' data-ref="llvm::GCNSubtarget::HasSDWAOutModsVOPC">HasSDWAOutModsVOPC</a>;</td></tr>
<tr><th id="694">694</th><td>  }</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget10hasDLInstsEv" title='llvm::GCNSubtarget::hasDLInsts' data-ref="_ZNK4llvm12GCNSubtarget10hasDLInstsEv">hasDLInsts</dfn>() <em>const</em> {</td></tr>
<tr><th id="697">697</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasDLInsts" title='llvm::GCNSubtarget::HasDLInsts' data-ref="llvm::GCNSubtarget::HasDLInsts">HasDLInsts</a>;</td></tr>
<tr><th id="698">698</th><td>  }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget12hasDot1InstsEv" title='llvm::GCNSubtarget::hasDot1Insts' data-ref="_ZNK4llvm12GCNSubtarget12hasDot1InstsEv">hasDot1Insts</dfn>() <em>const</em> {</td></tr>
<tr><th id="701">701</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasDot1Insts" title='llvm::GCNSubtarget::HasDot1Insts' data-ref="llvm::GCNSubtarget::HasDot1Insts">HasDot1Insts</a>;</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget12hasDot2InstsEv" title='llvm::GCNSubtarget::hasDot2Insts' data-ref="_ZNK4llvm12GCNSubtarget12hasDot2InstsEv">hasDot2Insts</dfn>() <em>const</em> {</td></tr>
<tr><th id="705">705</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasDot2Insts" title='llvm::GCNSubtarget::HasDot2Insts' data-ref="llvm::GCNSubtarget::HasDot2Insts">HasDot2Insts</a>;</td></tr>
<tr><th id="706">706</th><td>  }</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16isSRAMECCEnabledEv" title='llvm::GCNSubtarget::isSRAMECCEnabled' data-ref="_ZNK4llvm12GCNSubtarget16isSRAMECCEnabledEv">isSRAMECCEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="709">709</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::EnableSRAMECC" title='llvm::GCNSubtarget::EnableSRAMECC' data-ref="llvm::GCNSubtarget::EnableSRAMECC">EnableSRAMECC</a>;</td></tr>
<tr><th id="710">710</th><td>  }</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv" title='llvm::GCNSubtarget::hasNoSdstCMPX' data-ref="_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv">hasNoSdstCMPX</dfn>() <em>const</em> {</td></tr>
<tr><th id="713">713</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasNoSdstCMPX" title='llvm::GCNSubtarget::HasNoSdstCMPX' data-ref="llvm::GCNSubtarget::HasNoSdstCMPX">HasNoSdstCMPX</a>;</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</dfn>() <em>const</em> {</td></tr>
<tr><th id="717">717</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasVscnt" title='llvm::GCNSubtarget::HasVscnt' data-ref="llvm::GCNSubtarget::HasVscnt">HasVscnt</a>;</td></tr>
<tr><th id="718">718</th><td>  }</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18hasRegisterBankingEv" title='llvm::GCNSubtarget::hasRegisterBanking' data-ref="_ZNK4llvm12GCNSubtarget18hasRegisterBankingEv">hasRegisterBanking</dfn>() <em>const</em> {</td></tr>
<tr><th id="721">721</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasRegisterBanking" title='llvm::GCNSubtarget::HasRegisterBanking' data-ref="llvm::GCNSubtarget::HasRegisterBanking">HasRegisterBanking</a>;</td></tr>
<tr><th id="722">722</th><td>  }</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</dfn>() <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasVOP3Literal" title='llvm::GCNSubtarget::HasVOP3Literal' data-ref="llvm::GCNSubtarget::HasVOP3Literal">HasVOP3Literal</a>;</td></tr>
<tr><th id="726">726</th><td>  }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18hasNoDataDepHazardEv" title='llvm::GCNSubtarget::hasNoDataDepHazard' data-ref="_ZNK4llvm12GCNSubtarget18hasNoDataDepHazardEv">hasNoDataDepHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="729">729</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasNoDataDepHazard" title='llvm::GCNSubtarget::HasNoDataDepHazard' data-ref="llvm::GCNSubtarget::HasNoDataDepHazard">HasNoDataDepHazard</a>;</td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget24vmemWriteNeedsExpWaitcntEv" title='llvm::GCNSubtarget::vmemWriteNeedsExpWaitcnt' data-ref="_ZNK4llvm12GCNSubtarget24vmemWriteNeedsExpWaitcntEv">vmemWriteNeedsExpWaitcnt</dfn>() <em>const</em> {</td></tr>
<tr><th id="733">733</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>;</td></tr>
<tr><th id="734">734</th><td>  }</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <i>// Scratch is allocated in 256 dword per wave blocks for the entire</i></td></tr>
<tr><th id="737">737</th><td><i>  // wavefront. When viewed from the perspecive of an arbitrary workitem, this</i></td></tr>
<tr><th id="738">738</th><td><i>  // is 4-byte aligned.</i></td></tr>
<tr><th id="739">739</th><td><i>  //</i></td></tr>
<tr><th id="740">740</th><td><i>  // Only 4-byte alignment is really needed to access anything. Transformations</i></td></tr>
<tr><th id="741">741</th><td><i>  // on the pointer value itself may rely on the alignment / known low bits of</i></td></tr>
<tr><th id="742">742</th><td><i>  // the pointer. Set this to something above the minimum to avoid needing</i></td></tr>
<tr><th id="743">743</th><td><i>  // dynamic realignment in common cases.</i></td></tr>
<tr><th id="744">744</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget17getStackAlignmentEv" title='llvm::GCNSubtarget::getStackAlignment' data-ref="_ZNK4llvm12GCNSubtarget17getStackAlignmentEv">getStackAlignment</dfn>() <em>const</em> {</td></tr>
<tr><th id="745">745</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="746">746</th><td>  }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22enableMachineSchedulerEv" title='llvm::GCNSubtarget::enableMachineScheduler' data-ref="_ZNK4llvm12GCNSubtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget20enableSubRegLivenessEv" title='llvm::GCNSubtarget::enableSubRegLiveness' data-ref="_ZNK4llvm12GCNSubtarget20enableSubRegLivenessEv">enableSubRegLiveness</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="753">753</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12GCNSubtarget26setScalarizeGlobalBehaviorEb" title='llvm::GCNSubtarget::setScalarizeGlobalBehavior' data-ref="_ZN4llvm12GCNSubtarget26setScalarizeGlobalBehaviorEb">setScalarizeGlobalBehavior</dfn>(<em>bool</em> <dfn class="local col9 decl" id="1819b" title='b' data-type='bool' data-ref="1819b">b</dfn>) { <a class="member" href="#llvm::GCNSubtarget::ScalarizeGlobal" title='llvm::GCNSubtarget::ScalarizeGlobal' data-ref="llvm::GCNSubtarget::ScalarizeGlobal">ScalarizeGlobal</a> = <a class="local col9 ref" href="#1819b" title='b' data-ref="1819b">b</a>; }</td></tr>
<tr><th id="757">757</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget26getScalarizeGlobalBehaviorEv" title='llvm::GCNSubtarget::getScalarizeGlobalBehavior' data-ref="_ZNK4llvm12GCNSubtarget26getScalarizeGlobalBehaviorEv">getScalarizeGlobalBehavior</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GCNSubtarget::ScalarizeGlobal" title='llvm::GCNSubtarget::ScalarizeGlobal' data-ref="llvm::GCNSubtarget::ScalarizeGlobal">ScalarizeGlobal</a>; }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <i class="doc">/// <span class="command">\returns</span> Number of execution units per compute unit supported by the</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">  /// subtarget.</i></td></tr>
<tr><th id="761">761</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget11getEUsPerCUEv" title='llvm::GCNSubtarget::getEUsPerCU' data-ref="_ZNK4llvm12GCNSubtarget11getEUsPerCUEv">getEUsPerCU</dfn>() <em>const</em> {</td></tr>
<tr><th id="762">762</th><td>    <b>return</b> AMDGPU::IsaInfo::getEUsPerCU(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="763">763</th><td>  }</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of waves per compute unit supported by the</i></td></tr>
<tr><th id="766">766</th><td><i class="doc">  /// subtarget without any kind of limitation.</i></td></tr>
<tr><th id="767">767</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16getMaxWavesPerCUEv" title='llvm::GCNSubtarget::getMaxWavesPerCU' data-ref="_ZNK4llvm12GCNSubtarget16getMaxWavesPerCUEv">getMaxWavesPerCU</dfn>() <em>const</em> {</td></tr>
<tr><th id="768">768</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;getMaxWavesPerCU&apos;">AMDGPU</span>::IsaInfo::getMaxWavesPerCU(<b>this</b>);</td></tr>
<tr><th id="769">769</th><td>  }</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of waves per compute unit supported by the</i></td></tr>
<tr><th id="772">772</th><td><i class="doc">  /// subtarget and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="773">773</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16getMaxWavesPerCUEj" title='llvm::GCNSubtarget::getMaxWavesPerCU' data-ref="_ZNK4llvm12GCNSubtarget16getMaxWavesPerCUEj">getMaxWavesPerCU</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1820FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1820FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="774">774</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;getMaxWavesPerCU&apos;">AMDGPU</span>::IsaInfo::getMaxWavesPerCU(<b>this</b>, FlatWorkGroupSize);</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of waves per execution unit supported by the</i></td></tr>
<tr><th id="778">778</th><td><i class="doc">  /// subtarget without any kind of limitation.</i></td></tr>
<tr><th id="779">779</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16getMaxWavesPerEUEv" title='llvm::GCNSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm12GCNSubtarget16getMaxWavesPerEUEv">getMaxWavesPerEU</dfn>() <em>const</em> {</td></tr>
<tr><th id="780">780</th><td>    <b>return</b> <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</a>();</td></tr>
<tr><th id="781">781</th><td>  }</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <i class="doc">/// <span class="command">\returns</span> Number of waves per work group supported by the subtarget and</i></td></tr>
<tr><th id="784">784</th><td><i class="doc">  /// limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="785">785</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget20getWavesPerWorkGroupEj" title='llvm::GCNSubtarget::getWavesPerWorkGroup' data-ref="_ZNK4llvm12GCNSubtarget20getWavesPerWorkGroupEj">getWavesPerWorkGroup</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1821FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1821FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="786">786</th><td>    <b>return</b> AMDGPU::IsaInfo::getWavesPerWorkGroup(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>, FlatWorkGroupSize);</td></tr>
<tr><th id="787">787</th><td>  }</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <i>// static wrappers</i></td></tr>
<tr><th id="790">790</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm12GCNSubtarget16hasHalfRate64OpsERKNS_19TargetSubtargetInfoE" title='llvm::GCNSubtarget::hasHalfRate64Ops' data-ref="_ZN4llvm12GCNSubtarget16hasHalfRate64OpsERKNS_19TargetSubtargetInfoE">hasHalfRate64Ops</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="1822STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="1822STI">STI</dfn>);</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>  <i>// XXX - Why is this here if it isn't in the default pass set?</i></td></tr>
<tr><th id="793">793</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget23enableEarlyIfConversionEv" title='llvm::GCNSubtarget::enableEarlyIfConversion' data-ref="_ZNK4llvm12GCNSubtarget23enableEarlyIfConversionEv">enableEarlyIfConversion</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="794">794</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj" title='llvm::GCNSubtarget::overrideSchedPolicy' data-ref="_ZNK4llvm12GCNSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj">overrideSchedPolicy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</a> &amp;<dfn class="local col3 decl" id="1823Policy" title='Policy' data-type='llvm::MachineSchedPolicy &amp;' data-ref="1823Policy">Policy</dfn>,</td></tr>
<tr><th id="798">798</th><td>                           <em>unsigned</em> <dfn class="local col4 decl" id="1824NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="1824NumRegionInstrs">NumRegionInstrs</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18getMaxNumUserSGPRsEv" title='llvm::GCNSubtarget::getMaxNumUserSGPRs' data-ref="_ZNK4llvm12GCNSubtarget18getMaxNumUserSGPRsEv">getMaxNumUserSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="801">801</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="802">802</th><td>  }</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15hasSMemRealTimeEv" title='llvm::GCNSubtarget::hasSMemRealTime' data-ref="_ZNK4llvm12GCNSubtarget15hasSMemRealTimeEv">hasSMemRealTime</dfn>() <em>const</em> {</td></tr>
<tr><th id="805">805</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasSMemRealTime" title='llvm::GCNSubtarget::HasSMemRealTime' data-ref="llvm::GCNSubtarget::HasSMemRealTime">HasSMemRealTime</a>;</td></tr>
<tr><th id="806">806</th><td>  }</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget9hasMovrelEv" title='llvm::GCNSubtarget::hasMovrel' data-ref="_ZNK4llvm12GCNSubtarget9hasMovrelEv">hasMovrel</dfn>() <em>const</em> {</td></tr>
<tr><th id="809">809</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasMovrel" title='llvm::GCNSubtarget::HasMovrel' data-ref="llvm::GCNSubtarget::HasMovrel">HasMovrel</a>;</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16hasVGPRIndexModeEv" title='llvm::GCNSubtarget::hasVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16hasVGPRIndexModeEv">hasVGPRIndexMode</dfn>() <em>const</em> {</td></tr>
<tr><th id="813">813</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasVGPRIndexMode" title='llvm::GCNSubtarget::HasVGPRIndexMode' data-ref="llvm::GCNSubtarget::HasVGPRIndexMode">HasVGPRIndexMode</a>;</td></tr>
<tr><th id="814">814</th><td>  }</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEb" title='llvm::GCNSubtarget::useVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEb">useVGPRIndexMode</dfn>(<em>bool</em> <dfn class="local col5 decl" id="1825UserEnable" title='UserEnable' data-type='bool' data-ref="1825UserEnable">UserEnable</dfn>) <em>const</em> {</td></tr>
<tr><th id="817">817</th><td>    <b>return</b> !<a class="member" href="#_ZNK4llvm12GCNSubtarget9hasMovrelEv" title='llvm::GCNSubtarget::hasMovrel' data-ref="_ZNK4llvm12GCNSubtarget9hasMovrelEv">hasMovrel</a>() || (<a class="local col5 ref" href="#1825UserEnable" title='UserEnable' data-ref="1825UserEnable">UserEnable</a> &amp;&amp; <a class="member" href="#_ZNK4llvm12GCNSubtarget16hasVGPRIndexModeEv" title='llvm::GCNSubtarget::hasVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16hasVGPRIndexModeEv">hasVGPRIndexMode</a>());</td></tr>
<tr><th id="818">818</th><td>  }</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev" title='llvm::GCNSubtarget::hasScalarCompareEq64' data-ref="_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev">hasScalarCompareEq64</dfn>() <em>const</em> {</td></tr>
<tr><th id="821">821</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>;</td></tr>
<tr><th id="822">822</th><td>  }</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15hasScalarStoresEv" title='llvm::GCNSubtarget::hasScalarStores' data-ref="_ZNK4llvm12GCNSubtarget15hasScalarStoresEv">hasScalarStores</dfn>() <em>const</em> {</td></tr>
<tr><th id="825">825</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasScalarStores" title='llvm::GCNSubtarget::HasScalarStores' data-ref="llvm::GCNSubtarget::HasScalarStores">HasScalarStores</a>;</td></tr>
<tr><th id="826">826</th><td>  }</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16hasScalarAtomicsEv" title='llvm::GCNSubtarget::hasScalarAtomics' data-ref="_ZNK4llvm12GCNSubtarget16hasScalarAtomicsEv">hasScalarAtomics</dfn>() <em>const</em> {</td></tr>
<tr><th id="829">829</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasScalarAtomics" title='llvm::GCNSubtarget::HasScalarAtomics' data-ref="llvm::GCNSubtarget::HasScalarAtomics">HasScalarAtomics</a>;</td></tr>
<tr><th id="830">830</th><td>  }</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15hasLDSFPAtomicsEv" title='llvm::GCNSubtarget::hasLDSFPAtomics' data-ref="_ZNK4llvm12GCNSubtarget15hasLDSFPAtomicsEv">hasLDSFPAtomics</dfn>() <em>const</em> {</td></tr>
<tr><th id="833">833</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::GFX8Insts" title='llvm::GCNSubtarget::GFX8Insts' data-ref="llvm::GCNSubtarget::GFX8Insts">GFX8Insts</a>;</td></tr>
<tr><th id="834">834</th><td>  }</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget6hasDPPEv" title='llvm::GCNSubtarget::hasDPP' data-ref="_ZNK4llvm12GCNSubtarget6hasDPPEv">hasDPP</dfn>() <em>const</em> {</td></tr>
<tr><th id="837">837</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasDPP" title='llvm::GCNSubtarget::HasDPP' data-ref="llvm::GCNSubtarget::HasDPP">HasDPP</a>;</td></tr>
<tr><th id="838">838</th><td>  }</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget7hasDPP8Ev" title='llvm::GCNSubtarget::hasDPP8' data-ref="_ZNK4llvm12GCNSubtarget7hasDPP8Ev">hasDPP8</dfn>() <em>const</em> {</td></tr>
<tr><th id="841">841</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasDPP8" title='llvm::GCNSubtarget::HasDPP8' data-ref="llvm::GCNSubtarget::HasDPP8">HasDPP8</a>;</td></tr>
<tr><th id="842">842</th><td>  }</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget10hasR128A16Ev" title='llvm::GCNSubtarget::hasR128A16' data-ref="_ZNK4llvm12GCNSubtarget10hasR128A16Ev">hasR128A16</dfn>() <em>const</em> {</td></tr>
<tr><th id="845">845</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasR128A16" title='llvm::GCNSubtarget::HasR128A16' data-ref="llvm::GCNSubtarget::HasR128A16">HasR128A16</a>;</td></tr>
<tr><th id="846">846</th><td>  }</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv" title='llvm::GCNSubtarget::hasNSAEncoding' data-ref="_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv">hasNSAEncoding</dfn>() <em>const</em> {</td></tr>
<tr><th id="849">849</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasNSAEncoding" title='llvm::GCNSubtarget::HasNSAEncoding' data-ref="llvm::GCNSubtarget::HasNSAEncoding">HasNSAEncoding</a>;</td></tr>
<tr><th id="850">850</th><td>  }</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget9hasMadF16Ev" title='llvm::GCNSubtarget::hasMadF16' data-ref="_ZNK4llvm12GCNSubtarget9hasMadF16Ev">hasMadF16</dfn>() <em>const</em>;</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget17enableSISchedulerEv" title='llvm::GCNSubtarget::enableSIScheduler' data-ref="_ZNK4llvm12GCNSubtarget17enableSISchedulerEv">enableSIScheduler</dfn>() <em>const</em> {</td></tr>
<tr><th id="855">855</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::EnableSIScheduler" title='llvm::GCNSubtarget::EnableSIScheduler' data-ref="llvm::GCNSubtarget::EnableSIScheduler">EnableSIScheduler</a>;</td></tr>
<tr><th id="856">856</th><td>  }</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19loadStoreOptEnabledEv" title='llvm::GCNSubtarget::loadStoreOptEnabled' data-ref="_ZNK4llvm12GCNSubtarget19loadStoreOptEnabledEv">loadStoreOptEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="859">859</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::EnableLoadStoreOpt" title='llvm::GCNSubtarget::EnableLoadStoreOpt' data-ref="llvm::GCNSubtarget::EnableLoadStoreOpt">EnableLoadStoreOpt</a>;</td></tr>
<tr><th id="860">860</th><td>  }</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv" title='llvm::GCNSubtarget::hasSGPRInitBug' data-ref="_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv">hasSGPRInitBug</dfn>() <em>const</em> {</td></tr>
<tr><th id="863">863</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::SGPRInitBug" title='llvm::GCNSubtarget::SGPRInitBug' data-ref="llvm::GCNSubtarget::SGPRInitBug">SGPRInitBug</a>;</td></tr>
<tr><th id="864">864</th><td>  }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget21has12DWordStoreHazardEv" title='llvm::GCNSubtarget::has12DWordStoreHazard' data-ref="_ZNK4llvm12GCNSubtarget21has12DWordStoreHazardEv">has12DWordStoreHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="867">867</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() != <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>;</td></tr>
<tr><th id="868">868</th><td>  }</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i>// \returns true if the subtarget supports DWORDX3 load/store instructions.</i></td></tr>
<tr><th id="871">871</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</dfn>() <em>const</em> {</td></tr>
<tr><th id="872">872</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::CIInsts" title='llvm::GCNSubtarget::CIInsts' data-ref="llvm::GCNSubtarget::CIInsts">CIInsts</a>;</td></tr>
<tr><th id="873">873</th><td>  }</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16hasSMovFedHazardEv" title='llvm::GCNSubtarget::hasSMovFedHazard' data-ref="_ZNK4llvm12GCNSubtarget16hasSMovFedHazardEv">hasSMovFedHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="876">876</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="877">877</th><td>  }</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget27hasReadM0MovRelInterpHazardEv" title='llvm::GCNSubtarget::hasReadM0MovRelInterpHazard' data-ref="_ZNK4llvm12GCNSubtarget27hasReadM0MovRelInterpHazardEv">hasReadM0MovRelInterpHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="880">880</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="881">881</th><td>  }</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22hasReadM0SendMsgHazardEv" title='llvm::GCNSubtarget::hasReadM0SendMsgHazard' data-ref="_ZNK4llvm12GCNSubtarget22hasReadM0SendMsgHazardEv">hasReadM0SendMsgHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="884">884</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a> &amp;&amp;</td></tr>
<tr><th id="885">885</th><td>           <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="886">886</th><td>  }</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22hasVcmpxPermlaneHazardEv" title='llvm::GCNSubtarget::hasVcmpxPermlaneHazard' data-ref="_ZNK4llvm12GCNSubtarget22hasVcmpxPermlaneHazardEv">hasVcmpxPermlaneHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="889">889</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasVcmpxPermlaneHazard" title='llvm::GCNSubtarget::HasVcmpxPermlaneHazard' data-ref="llvm::GCNSubtarget::HasVcmpxPermlaneHazard">HasVcmpxPermlaneHazard</a>;</td></tr>
<tr><th id="890">890</th><td>  }</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget26hasVMEMtoScalarWriteHazardEv" title='llvm::GCNSubtarget::hasVMEMtoScalarWriteHazard' data-ref="_ZNK4llvm12GCNSubtarget26hasVMEMtoScalarWriteHazardEv">hasVMEMtoScalarWriteHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="893">893</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard" title='llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard' data-ref="llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard">HasVMEMtoScalarWriteHazard</a>;</td></tr>
<tr><th id="894">894</th><td>  }</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget26hasSMEMtoVectorWriteHazardEv" title='llvm::GCNSubtarget::hasSMEMtoVectorWriteHazard' data-ref="_ZNK4llvm12GCNSubtarget26hasSMEMtoVectorWriteHazardEv">hasSMEMtoVectorWriteHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="897">897</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard" title='llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard' data-ref="llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard">HasSMEMtoVectorWriteHazard</a>;</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19hasLDSMisalignedBugEv" title='llvm::GCNSubtarget::hasLDSMisalignedBug' data-ref="_ZNK4llvm12GCNSubtarget19hasLDSMisalignedBugEv">hasLDSMisalignedBug</dfn>() <em>const</em> {</td></tr>
<tr><th id="901">901</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::LDSMisalignedBug" title='llvm::GCNSubtarget::LDSMisalignedBug' data-ref="llvm::GCNSubtarget::LDSMisalignedBug">LDSMisalignedBug</a> &amp;&amp; !<a class="member" href="#llvm::GCNSubtarget::EnableCuMode" title='llvm::GCNSubtarget::EnableCuMode' data-ref="llvm::GCNSubtarget::EnableCuMode">EnableCuMode</a>;</td></tr>
<tr><th id="902">902</th><td>  }</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget21hasInstFwdPrefetchBugEv" title='llvm::GCNSubtarget::hasInstFwdPrefetchBug' data-ref="_ZNK4llvm12GCNSubtarget21hasInstFwdPrefetchBugEv">hasInstFwdPrefetchBug</dfn>() <em>const</em> {</td></tr>
<tr><th id="905">905</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasInstFwdPrefetchBug" title='llvm::GCNSubtarget::HasInstFwdPrefetchBug' data-ref="llvm::GCNSubtarget::HasInstFwdPrefetchBug">HasInstFwdPrefetchBug</a>;</td></tr>
<tr><th id="906">906</th><td>  }</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget21hasVcmpxExecWARHazardEv" title='llvm::GCNSubtarget::hasVcmpxExecWARHazard' data-ref="_ZNK4llvm12GCNSubtarget21hasVcmpxExecWARHazardEv">hasVcmpxExecWARHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="909">909</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasVcmpxExecWARHazard" title='llvm::GCNSubtarget::HasVcmpxExecWARHazard' data-ref="llvm::GCNSubtarget::HasVcmpxExecWARHazard">HasVcmpxExecWARHazard</a>;</td></tr>
<tr><th id="910">910</th><td>  }</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget25hasLdsBranchVmemWARHazardEv" title='llvm::GCNSubtarget::hasLdsBranchVmemWARHazard' data-ref="_ZNK4llvm12GCNSubtarget25hasLdsBranchVmemWARHazardEv">hasLdsBranchVmemWARHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="913">913</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasLdsBranchVmemWARHazard" title='llvm::GCNSubtarget::HasLdsBranchVmemWARHazard' data-ref="llvm::GCNSubtarget::HasLdsBranchVmemWARHazard">HasLdsBranchVmemWARHazard</a>;</td></tr>
<tr><th id="914">914</th><td>  }</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv" title='llvm::GCNSubtarget::hasNSAtoVMEMBug' data-ref="_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv">hasNSAtoVMEMBug</dfn>() <em>const</em> {</td></tr>
<tr><th id="917">917</th><td>    <b>return</b> <a class="member" href="#llvm::GCNSubtarget::HasNSAtoVMEMBug" title='llvm::GCNSubtarget::HasNSAtoVMEMBug' data-ref="llvm::GCNSubtarget::HasNSAtoVMEMBug">HasNSAtoVMEMBug</a>;</td></tr>
<tr><th id="918">918</th><td>  }</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>  <i class="doc">/// Return the maximum number of waves per SIMD for kernels using<span class="command"> \p</span> <span class="arg">SGPRs</span></i></td></tr>
<tr><th id="921">921</th><td><i class="doc">  /// SGPRs</i></td></tr>
<tr><th id="922">922</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1826SGPRs" title='SGPRs' data-type='unsigned int' data-ref="1826SGPRs">SGPRs</dfn>) <em>const</em>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <i class="doc">/// Return the maximum number of waves per SIMD for kernels using<span class="command"> \p</span> <span class="arg">VGPRs</span></i></td></tr>
<tr><th id="925">925</th><td><i class="doc">  /// VGPRs</i></td></tr>
<tr><th id="926">926</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1827VGPRs" title='VGPRs' data-type='unsigned int' data-ref="1827VGPRs">VGPRs</dfn>) <em>const</em>;</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the flat_scratch register should be initialized with the</i></td></tr>
<tr><th id="929">929</th><td><i class="doc">  /// pointer to the wave's scratch memory rather than a size and offset.</i></td></tr>
<tr><th id="930">930</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget20flatScratchIsPointerEv" title='llvm::GCNSubtarget::flatScratchIsPointer' data-ref="_ZNK4llvm12GCNSubtarget20flatScratchIsPointerEv">flatScratchIsPointer</dfn>() <em>const</em> {</td></tr>
<tr><th id="931">931</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the machine has merged shaders in which s0-s7 are</i></td></tr>
<tr><th id="935">935</th><td><i class="doc">  /// reserved by the hardware and user SGPRs start at s8</i></td></tr>
<tr><th id="936">936</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16hasMergedShadersEv" title='llvm::GCNSubtarget::hasMergedShaders' data-ref="_ZNK4llvm12GCNSubtarget16hasMergedShadersEv">hasMergedShaders</dfn>() <em>const</em> {</td></tr>
<tr><th id="937">937</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>;</td></tr>
<tr><th id="938">938</th><td>  }</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>  <i class="doc">/// <span class="command">\returns</span> SGPR allocation granularity supported by the subtarget.</i></td></tr>
<tr><th id="941">941</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19getSGPRAllocGranuleEv" title='llvm::GCNSubtarget::getSGPRAllocGranule' data-ref="_ZNK4llvm12GCNSubtarget19getSGPRAllocGranuleEv">getSGPRAllocGranule</dfn>() <em>const</em> {</td></tr>
<tr><th id="942">942</th><td>    <b>return</b> AMDGPU::IsaInfo::getSGPRAllocGranule(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="943">943</th><td>  }</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <i class="doc">/// <span class="command">\returns</span> SGPR encoding granularity supported by the subtarget.</i></td></tr>
<tr><th id="946">946</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22getSGPREncodingGranuleEv" title='llvm::GCNSubtarget::getSGPREncodingGranule' data-ref="_ZNK4llvm12GCNSubtarget22getSGPREncodingGranuleEv">getSGPREncodingGranule</dfn>() <em>const</em> {</td></tr>
<tr><th id="947">947</th><td>    <b>return</b> AMDGPU::IsaInfo::getSGPREncodingGranule(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="948">948</th><td>  }</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <i class="doc">/// <span class="command">\returns</span> Total number of SGPRs supported by the subtarget.</i></td></tr>
<tr><th id="951">951</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16getTotalNumSGPRsEv" title='llvm::GCNSubtarget::getTotalNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget16getTotalNumSGPRsEv">getTotalNumSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="952">952</th><td>    <b>return</b> AMDGPU::IsaInfo::getTotalNumSGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="953">953</th><td>  }</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>  <i class="doc">/// <span class="command">\returns</span> Addressable number of SGPRs supported by the subtarget.</i></td></tr>
<tr><th id="956">956</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22getAddressableNumSGPRsEv" title='llvm::GCNSubtarget::getAddressableNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget22getAddressableNumSGPRsEv">getAddressableNumSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="957">957</th><td>    <b>return</b> AMDGPU::IsaInfo::getAddressableNumSGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="958">958</th><td>  }</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum number of SGPRs that meets the given number of waves per</i></td></tr>
<tr><th id="961">961</th><td><i class="doc">  /// execution unit requirement supported by the subtarget.</i></td></tr>
<tr><th id="962">962</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14getMinNumSGPRsEj" title='llvm::GCNSubtarget::getMinNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMinNumSGPRsEj">getMinNumSGPRs</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1828WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1828WavesPerEU">WavesPerEU</dfn>) <em>const</em> {</td></tr>
<tr><th id="963">963</th><td>    <b>return</b> AMDGPU::IsaInfo::getMinNumSGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>, WavesPerEU);</td></tr>
<tr><th id="964">964</th><td>  }</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of SGPRs that meets the given number of waves per</i></td></tr>
<tr><th id="967">967</th><td><i class="doc">  /// execution unit requirement supported by the subtarget.</i></td></tr>
<tr><th id="968">968</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1829WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1829WavesPerEU">WavesPerEU</dfn>, <em>bool</em> <dfn class="local col0 decl" id="1830Addressable" title='Addressable' data-type='bool' data-ref="1830Addressable">Addressable</dfn>) <em>const</em> {</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> AMDGPU::IsaInfo::getMaxNumSGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>, WavesPerEU, Addressable);</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <i class="doc">/// <span class="command">\returns</span> Reserved number of SGPRs for given function<span class="command"> \p</span> <span class="arg">MF.</span></i></td></tr>
<tr><th id="973">973</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getReservedNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE">getReservedNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1831MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1831MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of SGPRs that meets number of waves per execution</i></td></tr>
<tr><th id="976">976</th><td><i class="doc">  /// unit requirement for function<span class="command"> \p</span> <span class="arg">MF,</span> or number of SGPRs explicitly</i></td></tr>
<tr><th id="977">977</th><td><i class="doc">  /// requested using "amdgpu-num-sgpr" attribute attached to function<span class="command"> \p</span> <span class="arg">MF.</span></i></td></tr>
<tr><th id="978">978</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="979">979</th><td><i class="doc">  /// <span class="command">\returns</span> Value that meets number of waves per execution unit requirement</i></td></tr>
<tr><th id="980">980</th><td><i class="doc">  /// if explicitly requested value cannot be converted to integer, violates</i></td></tr>
<tr><th id="981">981</th><td><i class="doc">  /// subtarget's specifications, or does not meet number of waves per execution</i></td></tr>
<tr><th id="982">982</th><td><i class="doc">  /// unit requirement.</i></td></tr>
<tr><th id="983">983</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="1832MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1832MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <i class="doc">/// <span class="command">\returns</span> VGPR allocation granularity supported by the subtarget.</i></td></tr>
<tr><th id="986">986</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19getVGPRAllocGranuleEv" title='llvm::GCNSubtarget::getVGPRAllocGranule' data-ref="_ZNK4llvm12GCNSubtarget19getVGPRAllocGranuleEv">getVGPRAllocGranule</dfn>() <em>const</em> {</td></tr>
<tr><th id="987">987</th><td>    <b>return</b> AMDGPU::IsaInfo::getVGPRAllocGranule(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="988">988</th><td>  }</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <i class="doc">/// <span class="command">\returns</span> VGPR encoding granularity supported by the subtarget.</i></td></tr>
<tr><th id="991">991</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22getVGPREncodingGranuleEv" title='llvm::GCNSubtarget::getVGPREncodingGranule' data-ref="_ZNK4llvm12GCNSubtarget22getVGPREncodingGranuleEv">getVGPREncodingGranule</dfn>() <em>const</em> {</td></tr>
<tr><th id="992">992</th><td>    <b>return</b> AMDGPU::IsaInfo::getVGPREncodingGranule(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="993">993</th><td>  }</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <i class="doc">/// <span class="command">\returns</span> Total number of VGPRs supported by the subtarget.</i></td></tr>
<tr><th id="996">996</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget16getTotalNumVGPRsEv" title='llvm::GCNSubtarget::getTotalNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget16getTotalNumVGPRsEv">getTotalNumVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="997">997</th><td>    <b>return</b> AMDGPU::IsaInfo::getTotalNumVGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="998">998</th><td>  }</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>  <i class="doc">/// <span class="command">\returns</span> Addressable number of VGPRs supported by the subtarget.</i></td></tr>
<tr><th id="1001">1001</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget22getAddressableNumVGPRsEv" title='llvm::GCNSubtarget::getAddressableNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget22getAddressableNumVGPRsEv">getAddressableNumVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="1002">1002</th><td>    <b>return</b> AMDGPU::IsaInfo::getAddressableNumVGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="1003">1003</th><td>  }</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum number of VGPRs that meets given number of waves per</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">  /// execution unit requirement supported by the subtarget.</i></td></tr>
<tr><th id="1007">1007</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14getMinNumVGPRsEj" title='llvm::GCNSubtarget::getMinNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMinNumVGPRsEj">getMinNumVGPRs</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1833WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1833WavesPerEU">WavesPerEU</dfn>) <em>const</em> {</td></tr>
<tr><th id="1008">1008</th><td>    <b>return</b> AMDGPU::IsaInfo::getMinNumVGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>, WavesPerEU);</td></tr>
<tr><th id="1009">1009</th><td>  }</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of VGPRs that meets given number of waves per</i></td></tr>
<tr><th id="1012">1012</th><td><i class="doc">  /// execution unit requirement supported by the subtarget.</i></td></tr>
<tr><th id="1013">1013</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1834WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1834WavesPerEU">WavesPerEU</dfn>) <em>const</em> {</td></tr>
<tr><th id="1014">1014</th><td>    <b>return</b> AMDGPU::IsaInfo::getMaxNumVGPRs(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>, WavesPerEU);</td></tr>
<tr><th id="1015">1015</th><td>  }</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of VGPRs that meets number of waves per execution</i></td></tr>
<tr><th id="1018">1018</th><td><i class="doc">  /// unit requirement for function<span class="command"> \p</span> <span class="arg">MF,</span> or number of VGPRs explicitly</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">  /// requested using "amdgpu-num-vgpr" attribute attached to function<span class="command"> \p</span> <span class="arg">MF.</span></i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc">  /// <span class="command">\returns</span> Value that meets number of waves per execution unit requirement</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">  /// if explicitly requested value cannot be converted to integer, violates</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc">  /// subtarget's specifications, or does not meet number of waves per execution</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">  /// unit requirement.</i></td></tr>
<tr><th id="1025">1025</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1835MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1835MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12GCNSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::GCNSubtarget::getPostRAMutations' data-ref="_ZNK4llvm12GCNSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getPostRAMutations</dfn>(</td></tr>
<tr><th id="1028">1028</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; &amp;<dfn class="local col6 decl" id="1836Mutations" title='Mutations' data-type='std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt; &amp;' data-ref="1836Mutations">Mutations</dfn>)</td></tr>
<tr><th id="1029">1029</th><td>      <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of work groups per compute unit supported by the</i></td></tr>
<tr><th id="1032">1032</th><td><i class="doc">  /// subtarget and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="1033">1033</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm12GCNSubtarget21getMaxWorkGroupsPerCUEj" title='llvm::GCNSubtarget::getMaxWorkGroupsPerCU' data-ref="_ZNK4llvm12GCNSubtarget21getMaxWorkGroupsPerCUEj">getMaxWorkGroupsPerCU</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1837FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1837FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1034">1034</th><td>    <b>return</b> AMDGPU::IsaInfo::getMaxWorkGroupsPerCU(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>, FlatWorkGroupSize);</td></tr>
<tr><th id="1035">1035</th><td>  }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum flat work group size supported by the subtarget.</i></td></tr>
<tr><th id="1038">1038</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm12GCNSubtarget23getMinFlatWorkGroupSizeEv" title='llvm::GCNSubtarget::getMinFlatWorkGroupSize' data-ref="_ZNK4llvm12GCNSubtarget23getMinFlatWorkGroupSizeEv">getMinFlatWorkGroupSize</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1039">1039</th><td>    <b>return</b> AMDGPU::IsaInfo::getMinFlatWorkGroupSize(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="1040">1040</th><td>  }</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum flat work group size supported by the subtarget.</i></td></tr>
<tr><th id="1043">1043</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm12GCNSubtarget23getMaxFlatWorkGroupSizeEv" title='llvm::GCNSubtarget::getMaxFlatWorkGroupSize' data-ref="_ZNK4llvm12GCNSubtarget23getMaxFlatWorkGroupSizeEv">getMaxFlatWorkGroupSize</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1044">1044</th><td>    <b>return</b> AMDGPU::IsaInfo::getMaxFlatWorkGroupSize(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="1045">1045</th><td>  }</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of waves per execution unit supported by the</i></td></tr>
<tr><th id="1048">1048</th><td><i class="doc">  /// subtarget and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="1049">1049</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm12GCNSubtarget16getMaxWavesPerEUEj" title='llvm::GCNSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm12GCNSubtarget16getMaxWavesPerEUEj">getMaxWavesPerEU</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1838FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1838FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1050">1050</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;getMaxWavesPerEU&apos;">AMDGPU</span>::IsaInfo::getMaxWavesPerEU(<b>this</b>, FlatWorkGroupSize);</td></tr>
<tr><th id="1051">1051</th><td>  }</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum number of waves per execution unit supported by the</i></td></tr>
<tr><th id="1054">1054</th><td><i class="doc">  /// subtarget.</i></td></tr>
<tr><th id="1055">1055</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm12GCNSubtarget16getMinWavesPerEUEv" title='llvm::GCNSubtarget::getMinWavesPerEU' data-ref="_ZNK4llvm12GCNSubtarget16getMinWavesPerEUEv">getMinWavesPerEU</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1056">1056</th><td>    <b>return</b> AMDGPU::IsaInfo::getMinWavesPerEU(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::MCSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::GCNSubtarget *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="1057">1057</th><td>  }</td></tr>
<tr><th id="1058">1058</th><td>};</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td><b>class</b> <dfn class="type def" id="llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</dfn> final : <b>public</b> <span class='error' title="unknown class name &apos;R600GenSubtargetInfo&apos;; did you mean &apos;TargetSubtargetInfo&apos;?"><a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">R600GenSubtargetInfo</a></span>,</td></tr>
<tr><th id="1061">1061</th><td>                            <b>public</b> <a class="type" href="#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a> {</td></tr>
<tr><th id="1062">1062</th><td><b>private</b>:</td></tr>
<tr><th id="1063">1063</th><td>  <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a> <dfn class="decl" id="llvm::R600Subtarget::InstrInfo" title='llvm::R600Subtarget::InstrInfo' data-ref="llvm::R600Subtarget::InstrInfo">InstrInfo</dfn>;</td></tr>
<tr><th id="1064">1064</th><td>  <a class="type" href="R600FrameLowering.h.html#llvm::R600FrameLowering" title='llvm::R600FrameLowering' data-ref="llvm::R600FrameLowering">R600FrameLowering</a> <dfn class="decl" id="llvm::R600Subtarget::FrameLowering" title='llvm::R600Subtarget::FrameLowering' data-ref="llvm::R600Subtarget::FrameLowering">FrameLowering</dfn>;</td></tr>
<tr><th id="1065">1065</th><td>  <em>bool</em> <dfn class="decl" id="llvm::R600Subtarget::FMA" title='llvm::R600Subtarget::FMA' data-ref="llvm::R600Subtarget::FMA">FMA</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>  <em>bool</em> <dfn class="decl" id="llvm::R600Subtarget::CaymanISA" title='llvm::R600Subtarget::CaymanISA' data-ref="llvm::R600Subtarget::CaymanISA">CaymanISA</dfn>;</td></tr>
<tr><th id="1067">1067</th><td>  <em>bool</em> <dfn class="decl" id="llvm::R600Subtarget::CFALUBug" title='llvm::R600Subtarget::CFALUBug' data-ref="llvm::R600Subtarget::CFALUBug">CFALUBug</dfn>;</td></tr>
<tr><th id="1068">1068</th><td>  <em>bool</em> <dfn class="decl" id="llvm::R600Subtarget::HasVertexCache" title='llvm::R600Subtarget::HasVertexCache' data-ref="llvm::R600Subtarget::HasVertexCache">HasVertexCache</dfn>;</td></tr>
<tr><th id="1069">1069</th><td>  <em>bool</em> <dfn class="decl" id="llvm::R600Subtarget::R600ALUInst" title='llvm::R600Subtarget::R600ALUInst' data-ref="llvm::R600Subtarget::R600ALUInst">R600ALUInst</dfn>;</td></tr>
<tr><th id="1070">1070</th><td>  <em>bool</em> <dfn class="decl" id="llvm::R600Subtarget::FP64" title='llvm::R600Subtarget::FP64' data-ref="llvm::R600Subtarget::FP64">FP64</dfn>;</td></tr>
<tr><th id="1071">1071</th><td>  <em>short</em> <dfn class="decl" id="llvm::R600Subtarget::TexVTXClauseSize" title='llvm::R600Subtarget::TexVTXClauseSize' data-ref="llvm::R600Subtarget::TexVTXClauseSize">TexVTXClauseSize</dfn>;</td></tr>
<tr><th id="1072">1072</th><td>  <a class="type" href="#llvm::AMDGPUSubtarget::Generation" title='llvm::AMDGPUSubtarget::Generation' data-ref="llvm::AMDGPUSubtarget::Generation">Generation</a> <dfn class="decl" id="llvm::R600Subtarget::Gen" title='llvm::R600Subtarget::Gen' data-ref="llvm::R600Subtarget::Gen">Gen</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>  <a class="type" href="R600ISelLowering.h.html#llvm::R600TargetLowering" title='llvm::R600TargetLowering' data-ref="llvm::R600TargetLowering">R600TargetLowering</a> <dfn class="decl" id="llvm::R600Subtarget::TLInfo" title='llvm::R600Subtarget::TLInfo' data-ref="llvm::R600Subtarget::TLInfo">TLInfo</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>  <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> <dfn class="decl" id="llvm::R600Subtarget::InstrItins" title='llvm::R600Subtarget::InstrItins' data-ref="llvm::R600Subtarget::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="1075">1075</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGTargetInfo.h.html#llvm::SelectionDAGTargetInfo" title='llvm::SelectionDAGTargetInfo' data-ref="llvm::SelectionDAGTargetInfo">SelectionDAGTargetInfo</a> <dfn class="decl" id="llvm::R600Subtarget::TSInfo" title='llvm::R600Subtarget::TSInfo' data-ref="llvm::R600Subtarget::TSInfo">TSInfo</dfn>;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><b>public</b>:</td></tr>
<tr><th id="1078">1078</th><td>  <dfn class="decl" id="_ZN4llvm13R600SubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE" title='llvm::R600Subtarget::R600Subtarget' data-ref="_ZN4llvm13R600SubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE">R600Subtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="1839TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1839TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="1840CPU" title='CPU' data-type='llvm::StringRef' data-ref="1840CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="1841FS" title='FS' data-type='llvm::StringRef' data-ref="1841FS">FS</dfn>,</td></tr>
<tr><th id="1079">1079</th><td>                <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col2 decl" id="1842TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="1842TM">TM</dfn>);</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a> *<span class='error' title="return type of virtual function &apos;getInstrInfo&apos; is not covariant with the return type of the function it overrides (&apos;const llvm::R600InstrInfo *&apos; is not derived from &apos;const llvm::TargetInstrInfo *&apos;)"><dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget12getInstrInfoEv" title='llvm::R600Subtarget::getInstrInfo' data-ref="_ZNK4llvm13R600Subtarget12getInstrInfoEv">getInstrInfo</dfn></span>() <em>const</em> override { <b>return</b> &amp;<a class="member" href="#llvm::R600Subtarget::InstrInfo" title='llvm::R600Subtarget::InstrInfo' data-ref="llvm::R600Subtarget::InstrInfo">InstrInfo</a>; }</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>  <em>const</em> <a class="type" href="R600FrameLowering.h.html#llvm::R600FrameLowering" title='llvm::R600FrameLowering' data-ref="llvm::R600FrameLowering">R600FrameLowering</a> *<dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget16getFrameLoweringEv" title='llvm::R600Subtarget::getFrameLowering' data-ref="_ZNK4llvm13R600Subtarget16getFrameLoweringEv">getFrameLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1084">1084</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::R600Subtarget::FrameLowering" title='llvm::R600Subtarget::FrameLowering' data-ref="llvm::R600Subtarget::FrameLowering">FrameLowering</a>;</td></tr>
<tr><th id="1085">1085</th><td>  }</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  <em>const</em> <a class="type" href="R600ISelLowering.h.html#llvm::R600TargetLowering" title='llvm::R600TargetLowering' data-ref="llvm::R600TargetLowering">R600TargetLowering</a> *<dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget17getTargetLoweringEv" title='llvm::R600Subtarget::getTargetLowering' data-ref="_ZNK4llvm13R600Subtarget17getTargetLoweringEv">getTargetLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1088">1088</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::R600Subtarget::TLInfo" title='llvm::R600Subtarget::TLInfo' data-ref="llvm::R600Subtarget::TLInfo">TLInfo</a>;</td></tr>
<tr><th id="1089">1089</th><td>  }</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>  <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> *<span class='error' title="return type of virtual function &apos;getRegisterInfo&apos; is not covariant with the return type of the function it overrides (&apos;const llvm::R600RegisterInfo *&apos; is not derived from &apos;const llvm::TargetRegisterInfo *&apos;)"><dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget15getRegisterInfoEv" title='llvm::R600Subtarget::getRegisterInfo' data-ref="_ZNK4llvm13R600Subtarget15getRegisterInfoEv">getRegisterInfo</dfn></span>() <em>const</em> override {</td></tr>
<tr><th id="1092">1092</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::R600Subtarget::InstrInfo" title='llvm::R600Subtarget::InstrInfo' data-ref="llvm::R600Subtarget::InstrInfo">InstrInfo</a>.<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo15getRegisterInfoEv" title='llvm::R600InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm13R600InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1093">1093</th><td>  }</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget21getInstrItineraryDataEv" title='llvm::R600Subtarget::getInstrItineraryData' data-ref="_ZNK4llvm13R600Subtarget21getInstrItineraryDataEv">getInstrItineraryData</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1096">1096</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::R600Subtarget::InstrItins" title='llvm::R600Subtarget::InstrItins' data-ref="llvm::R600Subtarget::InstrItins">InstrItins</a>;</td></tr>
<tr><th id="1097">1097</th><td>  }</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <i>// Nothing implemented, just prevent crashes on use.</i></td></tr>
<tr><th id="1100">1100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGTargetInfo.h.html#llvm::SelectionDAGTargetInfo" title='llvm::SelectionDAGTargetInfo' data-ref="llvm::SelectionDAGTargetInfo">SelectionDAGTargetInfo</a> *<dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget19getSelectionDAGInfoEv" title='llvm::R600Subtarget::getSelectionDAGInfo' data-ref="_ZNK4llvm13R600Subtarget19getSelectionDAGInfoEv">getSelectionDAGInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1101">1101</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::R600Subtarget::TSInfo" title='llvm::R600Subtarget::TSInfo' data-ref="llvm::R600Subtarget::TSInfo">TSInfo</a>;</td></tr>
<tr><th id="1102">1102</th><td>  }</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13R600Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::R600Subtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm13R600Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="1843CPU" title='CPU' data-type='llvm::StringRef' data-ref="1843CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="1844FS" title='FS' data-type='llvm::StringRef' data-ref="1844FS">FS</dfn>);</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>  <a class="type" href="#llvm::AMDGPUSubtarget::Generation" title='llvm::AMDGPUSubtarget::Generation' data-ref="llvm::AMDGPUSubtarget::Generation">Generation</a> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</dfn>() <em>const</em> {</td></tr>
<tr><th id="1107">1107</th><td>    <b>return</b> <a class="member" href="#llvm::R600Subtarget::Gen" title='llvm::R600Subtarget::Gen' data-ref="llvm::R600Subtarget::Gen">Gen</a>;</td></tr>
<tr><th id="1108">1108</th><td>  }</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget17getStackAlignmentEv" title='llvm::R600Subtarget::getStackAlignment' data-ref="_ZNK4llvm13R600Subtarget17getStackAlignmentEv">getStackAlignment</dfn>() <em>const</em> {</td></tr>
<tr><th id="1111">1111</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="1112">1112</th><td>  }</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>  <a class="type" href="#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="decl" id="_ZN4llvm13R600Subtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_" title='llvm::R600Subtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm13R600Subtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_">initializeSubtargetDependencies</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="1845TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1845TT">TT</dfn>,</td></tr>
<tr><th id="1115">1115</th><td>                                                 <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="1846GPU" title='GPU' data-type='llvm::StringRef' data-ref="1846GPU">GPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="1847FS" title='FS' data-type='llvm::StringRef' data-ref="1847FS">FS</dfn>);</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget6hasBFEEv" title='llvm::R600Subtarget::hasBFE' data-ref="_ZNK4llvm13R600Subtarget6hasBFEEv">hasBFE</dfn>() <em>const</em> {</td></tr>
<tr><th id="1118">1118</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>);</td></tr>
<tr><th id="1119">1119</th><td>  }</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget6hasBFIEv" title='llvm::R600Subtarget::hasBFI' data-ref="_ZNK4llvm13R600Subtarget6hasBFIEv">hasBFI</dfn>() <em>const</em> {</td></tr>
<tr><th id="1122">1122</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>);</td></tr>
<tr><th id="1123">1123</th><td>  }</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget7hasBCNTEj" title='llvm::R600Subtarget::hasBCNT' data-ref="_ZNK4llvm13R600Subtarget7hasBCNTEj">hasBCNT</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1848Size" title='Size' data-type='unsigned int' data-ref="1848Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="1126">1126</th><td>    <b>if</b> (<a class="local col8 ref" href="#1848Size" title='Size' data-ref="1848Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="1127">1127</th><td>      <b>return</b> (<a class="member" href="#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>);</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1130">1130</th><td>  }</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget9hasBORROWEv" title='llvm::R600Subtarget::hasBORROW' data-ref="_ZNK4llvm13R600Subtarget9hasBORROWEv">hasBORROW</dfn>() <em>const</em> {</td></tr>
<tr><th id="1133">1133</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>);</td></tr>
<tr><th id="1134">1134</th><td>  }</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget8hasCARRYEv" title='llvm::R600Subtarget::hasCARRY' data-ref="_ZNK4llvm13R600Subtarget8hasCARRYEv">hasCARRY</dfn>() <em>const</em> {</td></tr>
<tr><th id="1137">1137</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>);</td></tr>
<tr><th id="1138">1138</th><td>  }</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget12hasCaymanISAEv" title='llvm::R600Subtarget::hasCaymanISA' data-ref="_ZNK4llvm13R600Subtarget12hasCaymanISAEv">hasCaymanISA</dfn>() <em>const</em> {</td></tr>
<tr><th id="1141">1141</th><td>    <b>return</b> <a class="member" href="#llvm::R600Subtarget::CaymanISA" title='llvm::R600Subtarget::CaymanISA' data-ref="llvm::R600Subtarget::CaymanISA">CaymanISA</a>;</td></tr>
<tr><th id="1142">1142</th><td>  }</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget7hasFFBLEv" title='llvm::R600Subtarget::hasFFBL' data-ref="_ZNK4llvm13R600Subtarget7hasFFBLEv">hasFFBL</dfn>() <em>const</em> {</td></tr>
<tr><th id="1145">1145</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>);</td></tr>
<tr><th id="1146">1146</th><td>  }</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget7hasFFBHEv" title='llvm::R600Subtarget::hasFFBH' data-ref="_ZNK4llvm13R600Subtarget7hasFFBHEv">hasFFBH</dfn>() <em>const</em> {</td></tr>
<tr><th id="1149">1149</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>);</td></tr>
<tr><th id="1150">1150</th><td>  }</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget6hasFMAEv" title='llvm::R600Subtarget::hasFMA' data-ref="_ZNK4llvm13R600Subtarget6hasFMAEv">hasFMA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::R600Subtarget::FMA" title='llvm::R600Subtarget::FMA' data-ref="llvm::R600Subtarget::FMA">FMA</a>; }</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget11hasCFAluBugEv" title='llvm::R600Subtarget::hasCFAluBug' data-ref="_ZNK4llvm13R600Subtarget11hasCFAluBugEv">hasCFAluBug</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::R600Subtarget::CFALUBug" title='llvm::R600Subtarget::CFALUBug' data-ref="llvm::R600Subtarget::CFALUBug">CFALUBug</a>; }</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget14hasVertexCacheEv" title='llvm::R600Subtarget::hasVertexCache' data-ref="_ZNK4llvm13R600Subtarget14hasVertexCacheEv">hasVertexCache</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::R600Subtarget::HasVertexCache" title='llvm::R600Subtarget::HasVertexCache' data-ref="llvm::R600Subtarget::HasVertexCache">HasVertexCache</a>; }</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>  <em>short</em> <dfn class="decl def" id="_ZNK4llvm13R600Subtarget19getTexVTXClauseSizeEv" title='llvm::R600Subtarget::getTexVTXClauseSize' data-ref="_ZNK4llvm13R600Subtarget19getTexVTXClauseSizeEv">getTexVTXClauseSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::R600Subtarget::TexVTXClauseSize" title='llvm::R600Subtarget::TexVTXClauseSize' data-ref="llvm::R600Subtarget::TexVTXClauseSize">TexVTXClauseSize</a>; }</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget22enableMachineSchedulerEv" title='llvm::R600Subtarget::enableMachineScheduler' data-ref="_ZNK4llvm13R600Subtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1161">1161</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1162">1162</th><td>  }</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget20enableSubRegLivenessEv" title='llvm::R600Subtarget::enableSubRegLiveness' data-ref="_ZNK4llvm13R600Subtarget20enableSubRegLivenessEv">enableSubRegLiveness</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1165">1165</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1166">1166</th><td>  }</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of work groups per compute unit supported by the</i></td></tr>
<tr><th id="1169">1169</th><td><i class="doc">  /// subtarget and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="1170">1170</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget21getMaxWorkGroupsPerCUEj" title='llvm::R600Subtarget::getMaxWorkGroupsPerCU' data-ref="_ZNK4llvm13R600Subtarget21getMaxWorkGroupsPerCUEj">getMaxWorkGroupsPerCU</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1849FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1849FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1171">1171</th><td>    <b>return</b> <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj">getMaxWorkGroupsPerCU</a>(<b>this</b>, <a class="local col9 ref" href="#1849FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="1849FlatWorkGroupSize">FlatWorkGroupSize</a>);</td></tr>
<tr><th id="1172">1172</th><td>  }</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum flat work group size supported by the subtarget.</i></td></tr>
<tr><th id="1175">1175</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget23getMinFlatWorkGroupSizeEv" title='llvm::R600Subtarget::getMinFlatWorkGroupSize' data-ref="_ZNK4llvm13R600Subtarget23getMinFlatWorkGroupSizeEv">getMinFlatWorkGroupSize</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1176">1176</th><td>    <b>return</b> <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMinFlatWorkGroupSize</a>(<b>this</b>);</td></tr>
<tr><th id="1177">1177</th><td>  }</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum flat work group size supported by the subtarget.</i></td></tr>
<tr><th id="1180">1180</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget23getMaxFlatWorkGroupSizeEv" title='llvm::R600Subtarget::getMaxFlatWorkGroupSize' data-ref="_ZNK4llvm13R600Subtarget23getMaxFlatWorkGroupSizeEv">getMaxFlatWorkGroupSize</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1181">1181</th><td>    <b>return</b> <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMaxFlatWorkGroupSize</a>(<b>this</b>);</td></tr>
<tr><th id="1182">1182</th><td>  }</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <i class="doc">/// <span class="command">\returns</span> Maximum number of waves per execution unit supported by the</i></td></tr>
<tr><th id="1185">1185</th><td><i class="doc">  /// subtarget and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="1186">1186</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget16getMaxWavesPerEUEj" title='llvm::R600Subtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm13R600Subtarget16getMaxWavesPerEUEj">getMaxWavesPerEU</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1850FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1850FlatWorkGroupSize">FlatWorkGroupSize</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1187">1187</th><td>    <b>return</b> <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoEj">getMaxWavesPerEU</a>(<b>this</b>, <a class="local col0 ref" href="#1850FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="1850FlatWorkGroupSize">FlatWorkGroupSize</a>);</td></tr>
<tr><th id="1188">1188</th><td>  }</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>  <i class="doc">/// <span class="command">\returns</span> Minimum number of waves per execution unit supported by the</i></td></tr>
<tr><th id="1191">1191</th><td><i class="doc">  /// subtarget.</i></td></tr>
<tr><th id="1192">1192</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm13R600Subtarget16getMinWavesPerEUEv" title='llvm::R600Subtarget::getMinWavesPerEU' data-ref="_ZNK4llvm13R600Subtarget16getMinWavesPerEUEv">getMinWavesPerEU</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1193">1193</th><td>    <b>return</b> <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE">getMinWavesPerEU</a>(<b>this</b>);</td></tr>
<tr><th id="1194">1194</th><td>  }</td></tr>
<tr><th id="1195">1195</th><td>};</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_TARGET_AMDGPU_AMDGPUSUBTARGET_H</u></td></tr>
<tr><th id="1200">1200</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
