Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/04_fpga_grid_generation","auto_openfpga/basic/05_fpga_instance_name","auto_openfpga/basic/06_FloorplanDesign01","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/06_reset_feedthrough","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.ConnectPoint","reference/utility/generated/spydrnet_physical.util.ConnectPointList","reference/utility/generated/spydrnet_physical.util.ConnectionPattern","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/04_fpga_grid_generation.rst","auto_openfpga/basic/05_fpga_instance_name.rst","auto_openfpga/basic/06_FloorplanDesign01.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/06_reset_feedthrough.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.ConnectPoint.rst","reference/utility/generated/spydrnet_physical.util.ConnectPointList.rst","reference/utility/generated/spydrnet_physical.util.ConnectionPattern.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[45,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[45,1,1,""],get_verilog_index:[45,1,1,""],size:[45,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[46,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[46,1,1,""],check_concat:[46,1,1,""],connect_instance_port:[46,1,1,""],connect_port:[46,1,1,""],is_port_cable:[46,2,1,""],size:[46,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[47,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[47,1,1,""],OptWires:[47,1,1,""],combine_cables:[47,1,1,""],combine_ports:[47,1,1,""],create_feedthrough:[47,1,1,""],create_feedthrough_multiple:[47,1,1,""],create_feedthroughs_ports:[47,1,1,""],create_ft_multiple:[47,1,1,""],create_ft_ports:[47,1,1,""],duplicate_port:[47,1,1,""],flatten_instance:[47,1,1,""],get_connectivity_network:[47,1,1,""],merge_instance:[47,1,1,""],merge_multiple_instance:[47,1,1,""],remove_port:[47,1,1,""]},"spydrnet_physical.ir.element":{Element:[48,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[48,2,1,""],get_verilog_index:[48,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[50,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[50,1,1,""]},"spydrnet_physical.ir.instance":{Instance:[51,0,1,""]},"spydrnet_physical.ir.instance.Instance":{check_all_scalar_connections:[51,1,1,""],get_port_cables:[51,1,1,""],get_port_pins:[51,1,1,""]},"spydrnet_physical.ir.library":{Library:[52,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[52,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[53,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[53,2,1,""],port:[53,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[54,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[54,2,1,""]},"spydrnet_physical.ir.port":{Port:[55,0,1,""]},"spydrnet_physical.ir.port.Port":{change_name:[55,1,1,""],size:[55,2,1,""]},"spydrnet_physical.ir.wire":{Wire:[56,0,1,""]},"spydrnet_physical.ir.wire.Wire":{get_driver:[56,1,1,""],index:[56,1,1,""]},"spydrnet_physical.util":{ConnectPoint:[71,0,1,""],ConnectPointList:[72,0,1,""],ConnectionPattern:[73,0,1,""],FloorPlanViz:[78,0,1,""],OpenFPGA:[67,0,1,""],RoutingRender:[69,0,1,""],Tile01:[70,0,1,""],cb_renderer:[69,0,1,""],get_attr:[74,4,1,""],get_names:[75,4,1,""],sb_renderer:[69,0,1,""]},"spydrnet_physical.util.ConnectPoint":{__init__:[71,1,1,""]},"spydrnet_physical.util.ConnectPointList":{__init__:[72,1,1,""]},"spydrnet_physical.util.ConnectionPattern":{__init__:[73,1,1,""]},"spydrnet_physical.util.FloorPlanViz":{add_stylehseet:[78,1,1,""],compose:[78,1,1,""],get_html:[78,1,1,""],get_svg:[78,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[67,1,1,""],create_cb_bus:[67,1,1,""],create_grid_clb_bus:[67,1,1,""],create_grid_clb_feedthroughs:[67,1,1,""],create_grid_io_bus:[67,1,1,""],create_placement:[67,1,1,""],create_sb_bus:[67,1,1,""],create_tiles:[67,1,1,""],design_top_stat:[67,1,1,""],fix_grid_pin_names:[67,1,1,""],get_top_instance:[67,1,1,""],library:[67,2,1,""],merge_all_grid_ios:[67,1,1,""],netlist:[67,2,1,""],place_pins:[67,1,1,""],register_config_generator:[67,1,1,""],register_placement_creator:[67,1,1,""],register_tile_generator:[67,1,1,""],remove_config_chain:[67,1,1,""],remove_undriven_nets:[67,1,1,""],render_floorplan:[67,1,1,""],save_netlist:[67,1,1,""],top_module:[67,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[69,1,1,""],add_partitions:[69,1,1,""],extract_info:[69,1,1,""],get_stats:[69,1,1,""],render_connection_box:[69,1,1,""],render_switch_pattern:[69,1,1,""],report_incoming_channels:[69,1,1,""],report_outgoing_channels:[69,1,1,""],save:[69,1,1,""],update_dimensions:[69,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[69,3,1,""],root:[69,3,1,""],scale:[69,3,1,""],spacing:[69,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[70,1,1,""],_bottom_right_tile:[70,1,1,""],_bottom_tile:[70,1,1,""],_left_tile:[70,1,1,""],_main_tile:[70,1,1,""],_right_tile:[70,1,1,""],_top_left_tile:[70,1,1,""],_top_right_tile:[70,1,1,""],_top_tile:[70,1,1,""],create_tiles:[70,1,1,""],merge_and_update:[70,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[69,1,1,""],report_ipins:[69,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[69,1,1,""],report_connectivity:[69,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,25,26,27,28,29,30,31,32,33,34,35,36,37,40,47,78],"00":[7,16,23,31,35],"001":[4,5,7,15,16],"002":[9,16],"003":[12,16,26,31],"01":[23,24,31,68],"011":[18,23],"012":[2,7],"015":[7,8],"017":[32,35],"018":[0,7],"01_connection_pattern":[17,23],"01_floorplan_rend":[32,35],"01_fpga_arch_pars":[9,16],"01_netlist_to_graph":[25,31],"02":[16,24,31],"026":[1,7],"02_create_htre":[18,23],"02_fpga_basic_el":[10,16],"02_render_routing_box":[33,35],"02_switch_partition_01":[26,31],"03":23,"039":[34,35],"03_create_htre":[19,23],"03_initial_plac":[11,16],"03_render_edge_routing_box":[34,35],"03_switch_partition_02":[27,31],"04":31,"040":[17,23],"042":[22,23],"04_create_clock_tre":[20,23],"04_fpga_grid_gener":[12,16],"04_switch_partition_03":[28,31],"05":31,"054":[20,23,31],"05_clock_tree_insert":[21,23],"05_fpga_instance_nam":[13,16],"05_module_partit":[29,31],"06_floorplandesign01":[14,16],"06_reset_feedthrough":[22,23],"06_tile_cr":[30,31],"07":23,"072":[6,7],"074":[21,23],"076":[25,31],"087":16,"1":[1,6,9,10,11,13,14,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,36,37,40,52,69,78],"10":[6,13,20,25,27,28,29,32,33],"100":[6,14,20,27,28,29],"1000":78,"10000":29,"1096":[11,14],"11":[6,16,19,27,28,29,33],"12":[11,14,29,30,31,33],"123":[33,35],"124":30,"125":20,"1296":[11,14],"13":[19,29,33],"14":[6,29,33],"144":7,"1496":[11,14],"15":[22,25,27,28,29,33],"150":[20,26,32,33,34],"16":[11,14,29,30,33],"162":28,"1696":[11,14],"17":[29,33],"18":[6,29,33],"180":35,"19":[19,29,33],"2":[1,6,10,11,13,14,17,18,19,21,22,25,26,27,28,29,33,34,37,40,69],"20":[6,20,27,29,30,32,33],"200":[11,14,20,26,33,34],"21":33,"22":[29,33],"23":[30,33],"24":33,"25":[27,32,33],"250":[20,32],"26":33,"27":33,"28":[31,33],"29":33,"296":[11,14],"2d":[12,22],"2x2":21,"3":[1,6,11,14,17,19,20,21,22,25,27,28,29,30,33,34,37,40],"30":[20,27,32,33],"300":[14,20],"31":33,"32":33,"33":33,"34":33,"35":[20,27,33],"36":33,"37":33,"38":33,"39":[29,33],"4":[1,6,10,11,13,14,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34],"40":[20,32,69],"400":20,"41":29,"492":[28,31],"496":[11,14],"4x4":[9,10,13,22,23,24],"5":[6,17,20,21,25,26,27,29,33,34],"50":[6,14,26,32,33,34],"500":20,"550":[13,16],"6":[6,9,22,25,27,28,29,33,34],"60":32,"63":29,"667":[30,31],"696":[11,14],"7":[18,25,29,33,34],"700":20,"71":29,"711":[10,16],"72":29,"74":29,"758":[19,23],"8":[19,20,22,25,27,29,33,34],"81":[11,14],"859":[14,16],"873":[27,31],"896":[11,14],"9":[6,11,13,14,21,22,25,27,28,29,30,33,34],"90":17,"943":[29,31],"96":[11,14],"960":[11,16],"97":30,"980":23,"99":29,"999":[28,29],"9x9":[21,22],"boolean":26,"case":[25,26],"class":[2,8,9,10,11,12,14,20,26,28,29,33,42,44,45,46,47,48,50,51,52,53,54,55,56,67,68,69,70,71,72,73,78],"default":[11,14,17,18,25,32,45,46,47,48,50,52,53,54,55,56,78],"do":[47,53],"export":43,"final":32,"float":[47,67],"function":[3,7,21,22,24,28,29,42,43,47,52,57,67,68,69,78],"import":[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,42,43,49],"int":[18,19,21,22,26,27,29,45,46,55,73],"new":[47,52,69],"return":[19,20,21,22,26,27,28,29,33,45,46,47,48,50,51,52,53,55,56,67,74,75,78],"short":47,"switch":[24,26,29,35,63,69,70],"true":[0,1,2,6,8,10,11,14,17,18,19,20,21,22,25,26,27,28,29,30,32,34,46,47,67],"try":[1,21],"while":[43,46,47],A:[24,32,78],And:29,As:53,By:[17,18,25],For:[1,43],IN:[1,47],If:[47,49],In:[21,25,26,42],It:[27,42,47,63],No:12,On:[32,78],The:[27,32,42,47,49,70,78],To:[27,43,44,63],_0:[28,29],_0_:67,_0__:[11,14],_1:[28,29,30,52],_1__1:29,_:[10,19,21,22,27,28,29,30,33,34,40,47,67],__:[21,22,33,34],_____:33,________________________________________:33,_____________________________________l__:33,_____________________________________t__:33,____________________________________b___:33,____________________________________r___:33,___________________________________l____:33,___________________________________t____:33,__________________________________b_____:33,__________________________________r_____:33,_________________________________l______:33,_________________________________t______:33,________________________________b_______:33,________________________________r_______:33,_____________________________l__________:33,_____________________________t__________:33,____________________________b___________:33,____________________________r___________:33,___________________________l____________:33,___________________________t____________:33,__________________________b_____________:33,__________________________r_____________:33,_________________________l______________:33,_________________________t______________:33,________________________b_______________:33,________________________r_______________:33,_____________________l__________________:33,_____________________t__________________:33,____________________b___________________:33,____________________r___________________:33,___________________l____________________:33,___________________t____________________:33,__________________b_____________________:33,__________________r_____________________:33,_________________l______________________:33,_________________t______________________:33,________________b_______________________:33,________________r_______________________:33,_____________l__________________________:33,_____________t__________________________:33,____________b___________________________:33,____________r___________________________:33,___________l____________________________:33,___________l_____________l___________l__:33,___________t____________________________:33,___________t_____________t___________t__:33,__________b_____________________________:33,__________b_____________b___________b___:33,__________r_____________________________:33,__________r_____________r___________r___:33,_________l______________________________:33,_________l___________l_____________l____:33,_________t______________________________:33,_________t___________t_____________t____:33,_________tb__________t__b______t___tb_b_:33,________b_______________________________:33,________b___________b_____________b_____:33,________b__t________b____t____b___b__t_t:33,________r_______________________________:33,________r___________r_____________r_____:33,________rl__________rl________rl__rl____:33,_____l__________________________________:33,_____l_____________l_____________l______:33,_____l____r________l___lr________l__r_r_:33,_____t__________________________________:33,_____t_____________t_____________t______:33,____b___________________________________:33,____b_____________b_____________b_______:33,____bt____________bt__bt________bt______:33,____r___________________________________:33,____r_____________r_____________r_______:33,____r______l______r___r__l______r____l_l:33,____rl____________rl__rl________rl______:33,____x:33,___l____________________________________:33,___l_____________l___________l__________:33,___l____r______l_l__r________lr___r_____:33,___t____________________________________:33,___t_____________t___________t__________:33,___t____b______t_t__b________tb___b_____:33,___x_:33,__b_____________________________________:33,__b_____________b___________b___________:33,__b______t____b_b____t______b__t___t____:33,__bt__________btbt__________bt__________:33,__init__:[69,71,72,73],__main__:[10,11,12,13,14,26,27,28,29,30,33,34],__module_experiments_cbx_1__1_:29,__module_experiments_cby_1__1_:29,__module_experiments_sb_1__1_:29,__name__:[10,11,12,13,14,26,27,28,29,30,33,34],__partition_experiments_01:6,__partition_experiments_02:27,__partition_experiments_cbx_1__1_:28,__partition_experiments_cby_1__1_:28,__pin_:67,__pin_i_0_:67,__pin_i_:67,__pin_inpad_0_:67,__pin_o_0_:67,__pin_o_:67,__pin_outpad_0_:67,__pin_outpad_:67,__r_____________________________________:33,__r_____________r___________r___________:33,__r______l____r_r____l______r__l___l____:33,__w:29,__x__:33,_annotate_netlist:32,_basic_hierarchy_floorplan:32,_bottom_left_til:70,_bottom_right_til:70,_bottom_til:70,_cbx_1__1_0:26,_cbx_1__1_1:26,_cbx_1__1_2:27,_cbx_1__1_3:27,_cbx_1__1_:33,_cbx_1__1_arrang:33,_cbx_1__1_extend:27,_cbx_1__2_0:26,_cbx_1__2_1:26,_cbx_1__2_2:27,_cbx_1__2_:33,_ccdff_:27,_clock_tree_connect:21,_clock_tree_connections_l0:21,_clock_tree_connections_l1:21,_clock_tree_floorplan:20,_design_floorplan:14,_dup:47,_external_metis_run:6,_feedthrough_design:20,_fishbone_pattern:17,_fishbone_pattern_0:20,_fishbone_pattern_90:17,_fishbone_pattern_margin:17,_fishbone_pattern_merg:17,_fishbone_pattern_sampl:17,_fishbone_pattern_scaling1:17,_fishbone_pattern_scaling2:17,_fpga_initial_plac:11,_fpga_top:[21,22],_fpga_top_initi:[21,22],_ft_:47,_graph:[27,29],_graph_pr:29,_grid:[28,29],_htree_pattern:18,_hybrid_connectivity_pattern:19,_hybrid_connectivity_pattern_graph:19,_i_1:1,_in:[28,29,47,69],_in_:29,_includ:10,_initial_design:[0,2,8],_input_port:29,_inst:1,_ipin_:[27,28,29,30],_l______________________________________:33,_l___________l_____________l____________:33,_l_____l__r__l__________r__l________r_r_:33,_left_til:70,_lr____l_____lr_r__________lr___________:33,_main_til:70,_module_experiments_:29,_module_experiments_cbx_1__1_:29,_module_experiments_cby_1__1_:29,_module_experiments_sb_1__1_:29,_nx_graph:[25,28,29],_nx_graph_pr:28,_nx_graph_split:25,_out:[28,29,47],_out_:29,_output:29,_output_bu:8,_output_tile02:30,_output_wir:8,_part_:[29,30],_partition_experiments_01:6,_partition_experiments_02:27,_partition_experiments_:28,_partition_experiments_cbx_1__1_:28,_partition_experiments_cby_1__1_:28,_pin_i:[27,28,29],_pin_o:29,_pymetis_run:6,_releas:12,_reset_connect:22,_right_til:70,_square_grid_design:20,_static:28,_t______________________________________:33,_t___________t_____________t____________:33,_t_____t__b__t__________b__t________b_b_:33,_t__b__t_____t____b___b____t____b_______:33,_task:[10,21,22,27,28,29],_temp:28,_tmp:10,_top_left_til:70,_top_right_til:70,_top_til:70,_track_:[29,30],_ungrouped_design:2,_verilog:[10,11,13,14,21,22,26,27,28,29,30,33],_wrapper:52,_x___:33,a8d0db:14,about:47,absorb:47,across:[24,31,63],ad:[29,47],add:[6,26,28,29,32,42,43,49,67,78],add_configuration_schem:67,add_connect:19,add_connect_point:21,add_edg:6,add_nod:[6,27,28,29],add_partit:69,add_stylehseet:78,add_subgraph:[6,27,28,29],adjac:27,adjnci:6,adjust:14,affili:1,after:[30,44,67,70],aim:6,alia:47,all:[1,3,24,27,28,29,32,47,51,69,70,78],allow:[42,44,70],also:[1,10],altern:[43,52],alwai:69,an:[1,42,49],analyz:[42,49],anchor:17,ani:[19,42,46,47,54],annot:[19,28,29,32],annotate_graph:[28,29],anyth:47,api:42,append:[10,21,22,26,27,28,29,30,42],aquamarin:29,ar:[6,27,29,32,42,47,49,51,67,69,71,78],arbitrari:[19,33],arch:[9,13],arch_fil:[12,13],arch_layout_snnipet:12,architectur:[12,16,24,79],area_info:[11,14],areafil:[11,14],arg:[47,67],arrai:[26,27],arrang:33,assig:27,assign:[25,27,28,29,46,47,67],assign_c:46,associ:53,attr:74,attribut:[71,72,73,74],auto_bas:[7,28],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:16,auto_openfpga_clock_tre:23,auto_openfpga_jupyt:24,auto_openfpga_partit:31,auto_openfpga_python:24,auto_openfpga_rend:35,auto_prog_output:12,azur:29,b:[26,27,29,32,69,78],b_1__1:30,b_______________________________________:33,b___________b_____________b_____________:33,b_____b____tb____________tb__________t_t:33,b____tb_____b______t___t__b______t______:33,base:[11,14,25,26,27,42,44,45,46,47,48,50,51,52,53,54,55,56,69,70,73],base_dir:30,basenam:[26,33,34],bash:12,basic:[16,17,18,35,41,68],basic_hierarchi:[0,8,25,32,38],becaus:[1,26],beetween:[26,27,46,47,69],befor:[11,14,27,30,67],beig:29,belong:46,below:70,between:1,bgcolor:27,bias:70,bisqu:29,black:71,bleed:43,block:[32,47,67,68,78],bool:[33,46,47,69],both:26,bottom:[20,22,26,27,28,29,32,33,34,67,69,70,78],bottom_11:34,bottom_13:34,bottom_15:34,bottom_17:34,bottom_19:34,bottom_1:34,bottom_21:34,bottom_23:34,bottom_25:34,bottom_27:34,bottom_29:34,bottom_31:34,bottom_33:34,bottom_35:34,bottom_37:34,bottom_39:34,bottom_3:34,bottom_5:34,bottom_7:34,bottom_9:34,bottom_chan:26,bottom_grid:[27,28],bottom_grid_:27,bottom_grid_top_width_0_height_0_subtile_:67,bottom_ipin_0:27,bottom_ipin_1:27,bottom_ipin_2:27,bottom_ipin_3:27,bottom_ipin_4:27,bottom_ipin_5:27,bottom_ipin_6:27,bottom_ipin_7:27,bottom_ipin_8:27,bottom_ipin_9:27,bottom_left_grid_right_width_0_height_0_subtile_:67,bottom_pin_i:27,bottom_right_grid_left_width_0_height_0_subtile_:67,bottom_width_0_height_0_subtile_:67,box:[24,29,31,35,63,67,69,70],brief:44,browser:43,bu:[10,11,14,21,22,25,30,47,67],bufg:1,bundl:49,bus_in:[8,25,32,36],bus_in_0:25,bus_in_1:25,bus_out:[25,32,36],bus_out_0:25,bus_out_1:25,buse:[68,70],byt:22,byu:1,byuccl:44,c6ecba:27,c:[1,32,43,78],cabl:[8,10,21,22,30,47,49,50,51,55,56,74,75],cable0:8,cable_list:[10,21,22,30],cable_nam:47,calcul:26,call:[6,49],callabl:[47,52],can:[1,11,14,17,18,26,27,33,34,43,47,49,69],cannot:53,cb:[24,30,31,33,34,67],cb_list:67,cb_modul:[27,28],cb_render:34,cb_vweight:28,cbx11:[10,14],cbx:[21,22,26,67,70],cbx_1__0_:[11,13,14,22,30,34],cbx_1__1_:[10,11,13,14,22,27,28,30,34],cbx_1__1__0:29,cbx_1__1__1:29,cbx_1__2_:[13,22],cbx_1__3_:[13,22],cbx_1__4_:[11,13,14,22,30,34],cbx_2__0_:[13,22],cbx_2__1_:[13,22],cbx_2__2_:[13,22],cbx_2__3_:[13,22],cbx_2__4_:[13,22],cbx_3__0_:[13,22],cbx_3__1_:[13,22],cbx_3__2_:[13,22],cbx_3__3_:[13,22],cbx_3__4_:[13,22],cbx_4__0_:[13,22],cbx_4__1_:[13,22],cbx_4__2_:[13,22],cbx_4__3_:[13,22],cbx_4__4_:[13,22],cbx_:34,cbx_color:14,cbx_membership:[28,29],cby11:14,cby:[21,22,26,70],cby_0__1_:[11,13,14,22,30,34],cby_0__2_:[11,13,14,22],cby_0__3_:[11,13,14,22],cby_0__4_:[11,13,14,22],cby_1__1_:[11,13,14,22,28,30,34],cby_1__2_:[13,22],cby_1__3_:[13,22],cby_1__4_:[13,22],cby_2__1_:[13,22],cby_2__2_:[13,22],cby_2__3_:[13,22],cby_2__4_:[13,22],cby_3__1_:[13,22],cby_3__2_:[13,22],cby_3__3_:[13,22],cby_3__4_:[13,22],cby_4__1_:[11,13,14,22,30,34],cby_4__2_:[13,22],cby_4__3_:[13,22],cby_4__4_:[13,22],cby_:34,cby_color:14,ccdff:[27,28,29],ccff_:67,ccff_head:27,ccff_tail:[27,29],ccl:1,ce:1,ceefe4:14,cell:[3,7,47],celldefin:39,central:63,cfg_done:[27,28,29],chain:[10,21,22,27,30,67],chan:[28,29],chan_in_port:[28,29],chan_map:33,chan_out:69,chang:[47,55],change_nam:55,chani:[29,33,69],channel:[26,28,29,33],channel_crossov:69,channel_map:[29,33,69],chanx:[27,29,33,69],chanx_:69,chanx_l:[33,69],chanx_l_driv:69,chanx_l_ft:69,chanx_l_len:69,chanx_l_out_map:69,chanx_left:[27,28,34],chanx_left_in:27,chanx_left_out:27,chanx_port:27,chanx_r:[33,69],chanx_r_len:69,chanx_right:[27,28,34],chanx_right_in:27,chanx_right_out:27,chany_:69,chany_b:33,chany_bottom:[28,34],chany_t:33,chany_top:[28,34],characterist:42,check:[22,43,46,51,54],check_all_scalar_connect:[10,21,22,30,51],check_concat:46,checked_previous_inst:1,child:1,children:1,circl:27,circuit:[6,49],cl:67,clb:[9,12,14,67,70],clb_1__1_:13,clb_1__2_:13,clb_1__3_:13,clb_1__4_:13,clb_2__1_:13,clb_2__2_:13,clb_2__3_:13,clb_2__4_:13,clb_3__1_:13,clb_3__2_:13,clb_3__3_:13,clb_3__4_:13,clb_4__1_:13,clb_4__2_:13,clb_4__3_:13,clb_4__4_:13,clean_and_annotate_cb_graph:29,clean_and_annotate_sb_graph:29,clean_cb_graph:28,cleanup:21,click:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34],clk:[1,20,40],clk_bottom_in:20,clk_cabl:20,clk_clk_ft_assign:20,clk_ft:20,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_l0:21,clk_l0_cabl:21,clk_l1:21,clk_l1_cabl:21,clk_left_in:20,clk_left_out:20,clk_right_in:20,clk_right_out:20,clk_top_out:20,clock:[21,23,41],clockwis:[32,67,78],clr:1,cluster:[6,27,28,29],code:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34],collect:24,color:[6,14,19,27,28,29,71],com:43,combin:[21,47,63],combine_c:[10,21,22,30,47],combine_pattern:21,combine_port:[27,47],command:[43,44],complet:[42,44],compon:[32,78],compos:[0,2,8,11,14,20,21,22,27,28,29,32,78],concaten:46,concern:44,conenct:69,config_chain_simpl:27,configur:[10,28,29,67],conn:[24,31],conn_box:34,connect:[0,1,2,8,21,22,23,24,25,26,27,32,35,43,46,47,51,54,63,67,69,70,71,72,73,78],connect_instance_port:46,connect_port:46,connection_box:67,connectionpattern:[17,18,19,20,21,22],connectpoint:21,connectpointlist:73,connet:19,consid:[21,22,32,46,47,67,78],constraint:[47,70],contain:[43,75],continu:19,contracted_nod:[28,29],control:78,convert:[6,10,11,14,21,22,25,27,30,47,67,68,70],convert_node_labels_to_integ:[28,29],copi:53,cordin:[21,22,32,67,78],corner:[63,67,70],correctli:43,corrospond:[53,55],count:[1,11,14,26,30],cpat:19,crear:47,creat:[1,6,10,17,21,23,24,26,29,30,33,43,46,47,49,52,67,69,70,73,80],create_c:[20,21,22],create_cb_bu:[10,11,14,21,22,30,67],create_feedthrough:[8,42,47],create_feedthrough_multipl:[42,47],create_feedthroughs_port:47,create_ft_connect:[20,21,22],create_ft_multipl:47,create_ft_port:[20,21,22,47],create_graph:19,create_grid_clb_bu:[10,11,14,21,22,30,67],create_grid_clb_feedthrough:[10,30,67],create_grid_io_bu:[10,11,14,21,22,30,67],create_librari:49,create_plac:[11,14,67],create_sb_bu:[10,11,14,21,22,30,67],create_til:[30,67,70],create_top_wrapp:52,create_unconn_wir:[2,8,20],creation:[30,67],crop_edg:17,cross:26,csr:[6,27,28,29],cur:26,current:[29,43,47,52,78],current_inst:1,current_netlist:1,cursor:[18,19,21],cust_proj:10,custom:[47,78,80],custommodul:[10,21,22,27,28,29],cut:[6,26,27,28,29],d3:78,d:[1,32,78],data:[14,25,28,29,44],dead:26,debug:[26,27,28,29,32,33,34],def:[1,10,11,12,13,14,19,20,21,22,26,27,28,29,30,33,34],defin:73,definit:[1,2,8,11,14,20,30,32,46,49,52,67,74,75,78],definition_list:[21,22,27,28,29],definition_nam:47,defit:32,demonst:[10,11,14,30],demonstr:[4,5,6,9,10,15,17,18,21,24,25,26,27,35],demostr:[0,2,8,19,33,34],depth:1,design:[1,3,5,7,8,11,14,29,30,42,67,70],design_nam:[12,13],design_top_stat:[11,14,30,67],desir:[17,18],detail:[32,43,44,63,78],dff:27,dfs_preorder_nod:19,diagon:71,dict:47,dict_kei:43,dictionari:67,diff:26,differ:[17,18,21,26,32,44,47,67,78],difffer:26,digon:67,dimens:[32,69,78],diment:27,dir:[28,29],direct:[1,32,47,55,69,78,80],directli:[43,53],directori:[12,43],disconnect:27,disconnect_pin:27,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[44,49],doe:47,dot:[19,27,28,29],down:27,down_port:21,down_to:56,download:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34],draw:[6,19,25,27,28,29],driver:[47,56,69],driver_channels_1:69,driver_channels_2:69,dry_run:47,dryrun:47,dsp:12,dummi:20,dump:[28,29],duplic:47,duplicate_port:47,dure:[21,22,42],dwg:[11,14,20,32],e:[26,27,32,78],each:[1,6,14,21,25,26,27,32,47,51,67,69,71,78],each_fil:30,eachinst:30,eachv:[10,11,13,14,21,22,27,28,29,30],echo:43,edf:49,edg:[6,25,27,28,29,32,43,47,78],edge_nam:[25,29],edif:[42,49],either:71,element:[16,24,45,49,53,69],elif:[28,29],els:[6,19,21,27,29,33,47],emb:21,embed:[21,22,23,41],empti:[12,49],enabl:[1,43],enable_file_log:[2,10,11,12,13,14,21,22,26,27,28,29,30,32,33,34],enable_ibuf_inst:1,encod:[10,11,13,14,21,22,27,28,29,30],end:[13,22,53],endcelldefin:39,endmodul:[36,37,39,40],engin:29,entri:78,enumer:[6,27,28,29,30,33,34],enumerate_grid:[12,13],equal:[25,26],error:47,essenti:42,evalu:6,even:1,eweight:[6,27,28,29],exampl:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,42,49,67,69],example_design:12,exceed:1,execut:[6,7,16,23,31,35,43],exist:[42,47,69],exist_ok:[29,30],expect:[12,29,43,47,68],experiment:[3,7],explicit:[32,78],extend:[17,18,45,46,47,48,50,51,53,54,55,56],extens:42,extern:[6,11,14,27,28,29,47],extract:[26,67,69],extract_info:69,f3cfcf:27,f4f0e6:14,f:[6,10,11,13,14,19,20,21,22,25,26,27,28,29,30,32,33,34,78],f_str:[27,28,29],fabric:[24,31,63],fals:[21,22,25,26,27,32,46,47,54,67,69,78],fanout:47,fdce:1,featur:[24,42],feedthough:[8,47],feedthrough:[0,2,3,7,23,24,47,67,69],feedtrhough:69,few:47,figur:49,file:[6,7,9,10,11,12,13,14,16,21,22,23,26,27,28,29,30,31,35,43,49,67,69],file_out:0,filenam:[6,26,27,28,29,32,33,34,67,69],fill:[28,29],filter:[1,10,21,22,28,29,30,47],filter_c:78,filter_direct:[34,69],find:26,first:[21,27,32,47,67,78],fishbon:[17,18],fishbone_pattern:[17,20],fix:[10,11,13,14,21,22,27,28,29,30,67],fix_grid_pin_nam:67,flag:26,flat:70,flatten:[27,29,30],flatten_inst:[2,27,28,29,30,47],flattern:[27,28,29,30,47],flexibl:42,fllenam:[28,29],floorplan:[11,14,24,35,57,69],floorplanviz:[11,14,20,27,32,78],fn:[28,29],fnmatch:[27,28,29],follow:[6,20,27,43,47,49,67,71],form:70,format:[26,27,28,29,33,34,42,47,69],found:54,four_bit_count:49,fourbitcount:1,fp:[10,11,13,14,20,21,22,27,28,29,30,32],fpga44_gsb:[26,27,33,34],fpga44_task:[9,10,13],fpga44_verilog:10,fpga4x4:13,fpga:[11,14,16,22,23,24,27,29,31,67,69,73],fpga_arch:9,fpga_grid:13,fpga_top:[10,11,13,14,21,23,24,27,28,29,30,67],fpgagridgen:[12,13],fpv:[10,11,13,14,21,22,27,28,29,30],framework:42,fro:47,from:[0,1,2,3,4,5,6,7,9,10,12,13,15,16,17,18,19,20,21,22,24,25,26,27,28,29,31,32,33,34,43,47,53,67,69,78],from_i:71,from_n:29,from_x:71,ft:[47,69],fucntion:[46,67],full:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34],g:27,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34],ganeshgor:43,gener:[0,1,2,3,4,5,6,8,9,10,11,13,14,15,16,18,19,20,21,22,23,24,25,26,27,28,29,30,32,33,34,67,68,69,70,78],generate_edgelist:[25,28,29],genrat:[3,7,17,18],get:[27,28,29,44,67],get_active_plugin:43,get_bia:26,get_cabl:[8,20,22,27],get_cable_nam:47,get_connectivity_network:[25,27,28,29,47],get_definit:[1,10,14,20,27,28,29,30,32],get_driv:56,get_edge_list:6,get_fishbon:[17,20,22],get_floorplan:[11,14,20,27,32],get_html:78,get_htre:[18,19,21],get_index:[45,48,53],get_inst:[1,2,8,10,14,20,21,22,27,28,29,30,32],get_label:27,get_layout:9,get_leaf_sum:19,get_librari:1,get_nam:[27,29,30],get_nod:[6,27,28,29],get_node_attribut:[6,27,28,29],get_pin:1,get_pin_nam:47,get_port:[20,27,28,29,32],get_port_c:51,get_port_nam:47,get_port_pin:51,get_stat:[33,69],get_svg:[11,14,20,32,78],get_top_inst:[13,67],get_top_instance_nam:[20,21,22],get_verilog_index:[45,48],get_weight:[6,47],getlogg:[2,10,11,12,13,14,21,22,26,27,28,29,30,32,33,34],git:43,github:[1,43],given:[0,2,8,29,46,47,67,69,70],glob:[10,11,13,14,21,22,26,27,28,29,30,33,34],global:[17,18,27,29,43],go:67,gpio:68,gpmeti:[6,27,28,29],graph:[6,19,24,27,28,29,31,42,47],graph_dot2:6,graph_dot:[6,25,28,29],green:[6,17,27,28,29],grei:21,grid:[10,11,13,14,16,21,22,24,28,29,30,67,69,70,71,73],grid_bottom_in:67,grid_bottom_out:67,grid_clb:[10,11,14,21,22,30,63,67],grid_clb_1__1_:22,grid_clb_1__2_:22,grid_clb_1__3_:22,grid_clb_1__4_:22,grid_clb_2__1_:22,grid_clb_2__2_:22,grid_clb_2__3_:22,grid_clb_2__4_:22,grid_clb_3__1_:22,grid_clb_3__2_:22,grid_clb_3__3_:22,grid_clb_3__4_:22,grid_clb_4__1_:22,grid_clb_4__2_:22,grid_clb_4__3_:22,grid_clb_4__4_:22,grid_color:14,grid_exampl:38,grid_io:[10,21,22,30,67],grid_io_bottom:30,grid_io_left:30,grid_io_list:67,grid_io_right:30,grid_io_top:30,grid_left_in:67,grid_left_out:67,grid_right_in:67,grid_right_out:67,grid_top_in:67,grid_top_out:67,group:[3,7,29,47,67],group_ungroup_cel:[2,7],gsb:[26,34,69],gsb_xml:69,h:[23,24],h_chan:29,have:[43,47,53],hdi_primit:1,height:[11,14,18,19,20,21,32,70,78],help:47,here:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,49],hi:1,hierarch:[3,7],hierarchi:1,higher:[28,29,47],hmeti:6,home:43,homogen:[10,16,24],homogeneous_fabr:[9,10,11,13,14,21,22,26,27,28,29,30,33,34],horizont:[26,27,29,33,34,67,69,71],how:[0,2,4,5,6,8,10,11,14,15,17,18,19,21,24,25,26,27,29,30,33,34,35],html:[0,42,78],htmlcompos:0,htree:[17,18,21],htree_pattern:18,http:43,hyb_pat:19,hybrid:[23,24],i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,21,22,26,27,28,29,30],ibuf:1,illustr:69,imag:[1,32,78],implement:[21,32,78],implmenet:78,in0:[20,25,32,36,37,39,40],in0_0:25,in1:[25,32,36,37,39],in1_0:25,in_0:20,in_1:20,in_2:20,in_3:20,in_coming_pin:1,in_edg:[28,29],in_indx:29,in_pin:[29,34,69],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,27,42],incom:[33,69],indent:[1,11,14,17,18,19,20,21,22,28,29,32],independ:47,index:[6,26,27,28,29,33,42,45,48,50,53,56,69],indic:21,individu:25,indx:[27,28,29,33,34,47],info:[2,10,11,12,13,14,21,22,27,28,29,30],inform:[3,7,9,16,24,26,28,32,33,34,43,44,67,69,71,78],initi:[8,69],initial_plac:[11,14],initial_port:47,initialis:[69,73],inlineconstraint:[14,32],inner:53,inner_pin:[1,53],innerconnect:46,innerpin:[46,49,53],inpad:67,inport:47,input:[1,28,29,32,36,37,39,40,47,67,68,78],inputs1:[28,29],inputs2:[28,29],insert:[23,24],insform:69,inspect:47,inst1:[8,47],inst2:8,inst:2,inst_1:47,inst_1_0:[2,8,25,32,36,39],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[20,37,40],inst_1_12:[20,37,40],inst_1_13:[20,40],inst_1_14:[20,40],inst_1_1:[2,8,25,32,36,39],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[20,37,40],inst_1_22:[20,37,40],inst_1_23:[20,40],inst_1_24:[20,40],inst_1_31:[20,40],inst_1_32:[20,40],inst_1_33:[20,40],inst_1_34:[20,40],inst_1_41:[20,40],inst_1_42:[20,40],inst_1_43:[20,40],inst_1_44:[20,40],inst_1_:20,inst_2:47,inst_2_0:[8,25,32,36],inst_2_11:37,inst_2_12:37,inst_2_1:[8,25,32,36],inst_2_21:37,inst_2_22:37,inst_n:47,inst_nam:52,instal:[42,44,47],instanc:[1,2,3,7,10,11,14,16,20,24,27,28,29,30,32,46,47,49,52,53,67,70,74,75,78],instance_count:1,instance_list:[29,30,70],instance_nam:47,instances_list:47,instances_list_tupl:47,instn:47,inter0:37,inter1:37,intermedi:49,intern:[39,46,47,70],introduc:24,inv:1,inv_buf_passg:10,invalid:71,io:[9,67],io_bottom:12,io_bottom_in:67,io_bottom_out:67,io_left:12,io_left_in:67,io_left_out:67,io_right:12,io_right_in:67,io_right_out:67,io_top:12,io_top_in:67,io_top_out:67,ipin:[27,69],ipin_b:33,ipin_l:[33,69],ipin_l_len:69,ipin_r:33,ipin_t:33,ipynb:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34],ir:[2,8,10,20,45,46,47,48,49,50,51,52,53,54,55,56,67],is_connect:54,is_downto:[46,55],is_leaf:1,is_port_c:46,is_scalar:[46,55],isol:[28,29],item:29,itertool:[10,21,22,27,30],its:[1,32,78],jensrestemei:1,join:[9,10,11,13,14,21,22,25,27,28,29,30],js:78,json:[28,29,30],json_graph:[6,28,29],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34],just:[20,47],k6_n10_openfpga:9,k6_n10_tileabl:[9,13],keep:42,kei:[26,43],keyword:67,kwarg:[47,67],l0:[21,33],l0_patt:21,l1:[21,33],l1_patt:21,l2:33,l3:33,l4:33,l5:33,l6:33,l7:33,l8:33,l9:33,l:[26,27,29,69],label:[6,19,25,27,28,29],lambda:[1,10,21,22,26,30,33,47,78],larg:1,latest:43,launch_shel:[27,29],layer:[23,24],layout:[9,16,24],lb:[10,11,13,14,21,22,27,28,29,30],lbl:[29,33],leaf_node_weight:19,left:[20,22,26,27,28,29,32,33,34,67,69,70,78],left_11:34,left_13:34,left_15:34,left_17:34,left_19:34,left_1:[34,69],left_21:34,left_23:34,left_25:34,left_27:34,left_29:34,left_31:34,left_33:34,left_35:34,left_37:34,left_39:34,left_3:34,left_5:34,left_7:34,left_9:34,left_bottom_grid_top_width_0_height_0_subtile_:67,left_chan:26,left_grid_right_width_0_height_0_subtile_:67,left_pinmap:[26,27],left_top_grid_bottom_width_0_height_0_subtile_:67,left_tre:17,left_width_0_height_0_subtile_:67,len:[27,28,29],length:[19,25,69],less:29,level:[1,10,21,22,30,67,71],librari:[1,6,10,17,18,24,27,43,44,49,67,70],libraries_definit:1,like:[17,18,42,43,44,49,68,70],linewidth:[26,33,34],list:[1,6,10,27,28,29,30,43,47,67,69,70,72,74,75],load:[30,43,44,47],load_example_netlist_by_nam:1,load_grid:13,load_netlist_by_nam:[0,2,8,20,25,32],loc_i:[11,14,20,32,78],loc_x:[11,14,20,32,78],local:43,locat:[32,47,67,69,78],locatt:26,log:[2,6,10,11,12,13,14,21,22,26,27,28,29,30,32,33,34,80],log_level:[2,10,11,12,13,14,21,22,26,27,28,29,30,32,33,34],logger:[2,10,11,12,13,14,21,22,26,27,28,29,30,32,33,34],logic:9,lower:[29,46],lower_index:[46,55,56],lr:[27,28,29],lut1:1,lut3:1,lut4:1,lut5:1,m:43,made:[47,49,71],mai:1,main:[10,11,12,13,14,26,27,28,29,30,33,34,70],mani:25,manipul:70,map:[16,21,22,24,26,27,28,29,47,69],margin:[17,18,69],matplotlib:[6,19,25,28,29],matrix:12,max:29,maximum:1,mb:[7,16,23,31,35],meanwhil:43,mem:[10,28,29],mem_bottom_ipin_0_ccdff_0_:30,mem_bottom_ipin_0_ccdff_1_:30,mem_bottom_ipin_0_ccdff_2_:30,mem_bottom_ipin_0_ccdff_3_:30,mem_bottom_ipin_1_ccdff_0_:30,mem_bottom_ipin_1_ccdff_1_:30,mem_bottom_ipin_1_ccdff_2_:30,mem_bottom_ipin_1_ccdff_3_:30,mem_bottom_ipin_2_ccdff_0_:30,mem_bottom_ipin_2_ccdff_1_:30,mem_bottom_ipin_2_ccdff_2_:30,mem_bottom_ipin_2_ccdff_3_:30,mem_bottom_ipin_3_ccdff_0_:30,mem_bottom_ipin_3_ccdff_1_:30,mem_bottom_ipin_3_ccdff_2_:30,mem_bottom_ipin_3_ccdff_3_:30,mem_bottom_ipin_4_ccdff_0_:30,mem_bottom_ipin_4_ccdff_1_:30,mem_bottom_ipin_4_ccdff_2_:30,mem_bottom_ipin_4_ccdff_3_:30,mem_bottom_ipin_5_ccdff_0_:30,mem_bottom_ipin_5_ccdff_1_:30,mem_bottom_ipin_5_ccdff_2_:30,mem_bottom_ipin_5_ccdff_3_:30,mem_bottom_ipin_6_ccdff_0_:30,mem_bottom_ipin_6_ccdff_1_:30,mem_bottom_ipin_6_ccdff_2_:30,mem_bottom_ipin_6_ccdff_3_:30,mem_bottom_ipin_7_ccdff_0_:30,mem_bottom_ipin_7_ccdff_1_:30,mem_bottom_ipin_7_ccdff_2_:30,mem_bottom_ipin_7_ccdff_3_:30,mem_bottom_ipin_8_ccdff_0_:30,mem_bottom_ipin_8_ccdff_1_:30,mem_bottom_ipin_8_ccdff_2_:30,mem_bottom_ipin_8_ccdff_3_:30,mem_bottom_ipin_9_ccdff_0_:30,mem_bottom_ipin_9_ccdff_1_:30,mem_bottom_ipin_9_ccdff_2_:30,mem_bottom_ipin_9_ccdff_3_:30,mem_top_ipin_0_ccdff_0_:30,mem_top_ipin_0_ccdff_1_:30,mem_top_ipin_0_ccdff_2_:30,mem_top_ipin_0_ccdff_3_:30,mem_top_ipin_1_ccdff_0_:30,mem_top_ipin_1_ccdff_1_:30,mem_top_ipin_1_ccdff_2_:30,mem_top_ipin_1_ccdff_3_:30,mem_top_ipin_2_ccdff_0_:30,mem_top_ipin_2_ccdff_1_:30,mem_top_ipin_2_ccdff_2_:30,mem_top_ipin_2_ccdff_3_:30,mem_top_ipin_3_ccdff_0_:30,mem_top_ipin_3_ccdff_1_:30,mem_top_ipin_3_ccdff_2_:30,mem_top_ipin_3_ccdff_3_:30,mem_top_ipin_4_ccdff_0_:30,mem_top_ipin_4_ccdff_1_:30,mem_top_ipin_4_ccdff_2_:30,mem_top_ipin_4_ccdff_3_:30,mem_top_ipin_5_ccdff_0_:30,mem_top_ipin_5_ccdff_1_:30,mem_top_ipin_5_ccdff_2_:30,mem_top_ipin_5_ccdff_3_:30,mem_top_ipin_6_ccdff_0_:30,mem_top_ipin_6_ccdff_1_:30,mem_top_ipin_6_ccdff_2_:30,mem_top_ipin_6_ccdff_3_:30,mem_top_ipin_7_ccdff_0_:30,mem_top_ipin_7_ccdff_1_:30,mem_top_ipin_7_ccdff_2_:30,mem_top_ipin_7_ccdff_3_:30,membership:[6,27],memori:[10,49],merg:[3,7,17,18,19,20,21,22,28,29,47,67,68,70],merge_all_grid_io:[11,14,21,22,67],merge_and_upd:70,merge_inst:[4,7,29,30,42,47],merge_list:67,merge_multiple_inst:[5,7,47],method:[6,21,47,67,71,72,73],meti:[6,27,28,29],mid11:37,mid12:37,mid21:37,mid22:37,minconn:[6,27,28,29],mind:42,minim:[1,70],minut:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34],mkdir:[29,30],modif:[42,70],modifi:[53,69],modul:[2,11,14,16,21,22,26,27,28,29,30,32,33,34,36,37,39,40,41,42,43,47,67,68,69,70,78],module1:[8,20,32,36,37,39,40],module2:[2,8,32,36,37,39],module2_0:39,module2_1:39,module_partit:29,more:[20,43],move_i:[18,19,21],multipl:[10,11,13,14,21,22,26,27,28,29,30,47],must:47,mutlipl:[32,78],mux:[10,26,27,28,29,33,69],mux_bottom_ipin_0_buf_x1_0_:30,mux_bottom_ipin_0_const1_0_:30,mux_bottom_ipin_0_mux_l1_in_0_:30,mux_bottom_ipin_0_mux_l2_in_0_:30,mux_bottom_ipin_0_mux_l2_in_1_:30,mux_bottom_ipin_0_mux_l2_in_2_:30,mux_bottom_ipin_0_mux_l2_in_3_:30,mux_bottom_ipin_0_mux_l3_in_0_:30,mux_bottom_ipin_0_mux_l3_in_1_:30,mux_bottom_ipin_0_mux_l4_in_0_:30,mux_bottom_ipin_1_buf_x1_0_:30,mux_bottom_ipin_1_const1_0_:30,mux_bottom_ipin_1_mux_l1_in_0_:30,mux_bottom_ipin_1_mux_l2_in_0_:30,mux_bottom_ipin_1_mux_l2_in_1_:30,mux_bottom_ipin_1_mux_l2_in_2_:30,mux_bottom_ipin_1_mux_l2_in_3_:30,mux_bottom_ipin_1_mux_l3_in_0_:30,mux_bottom_ipin_1_mux_l3_in_1_:30,mux_bottom_ipin_1_mux_l4_in_0_:30,mux_bottom_ipin_2_buf_x1_0_:30,mux_bottom_ipin_2_const1_0_:30,mux_bottom_ipin_2_mux_l1_in_0_:30,mux_bottom_ipin_2_mux_l2_in_0_:30,mux_bottom_ipin_2_mux_l2_in_1_:30,mux_bottom_ipin_2_mux_l2_in_2_:30,mux_bottom_ipin_2_mux_l2_in_3_:30,mux_bottom_ipin_2_mux_l3_in_0_:30,mux_bottom_ipin_2_mux_l3_in_1_:30,mux_bottom_ipin_2_mux_l4_in_0_:30,mux_bottom_ipin_3_buf_x1_0_:30,mux_bottom_ipin_3_const1_0_:30,mux_bottom_ipin_3_mux_l1_in_0_:30,mux_bottom_ipin_3_mux_l2_in_0_:30,mux_bottom_ipin_3_mux_l2_in_1_:30,mux_bottom_ipin_3_mux_l2_in_2_:30,mux_bottom_ipin_3_mux_l2_in_3_:30,mux_bottom_ipin_3_mux_l3_in_0_:30,mux_bottom_ipin_3_mux_l3_in_1_:30,mux_bottom_ipin_3_mux_l4_in_0_:30,mux_bottom_ipin_4_buf_x1_0_:30,mux_bottom_ipin_4_const1_0_:30,mux_bottom_ipin_4_mux_l1_in_0_:30,mux_bottom_ipin_4_mux_l2_in_0_:30,mux_bottom_ipin_4_mux_l2_in_1_:30,mux_bottom_ipin_4_mux_l2_in_2_:30,mux_bottom_ipin_4_mux_l2_in_3_:30,mux_bottom_ipin_4_mux_l3_in_0_:30,mux_bottom_ipin_4_mux_l3_in_1_:30,mux_bottom_ipin_4_mux_l4_in_0_:30,mux_bottom_ipin_5_buf_x1_0_:30,mux_bottom_ipin_5_const1_0_:30,mux_bottom_ipin_5_mux_l1_in_0_:30,mux_bottom_ipin_5_mux_l2_in_0_:30,mux_bottom_ipin_5_mux_l2_in_1_:30,mux_bottom_ipin_5_mux_l2_in_2_:30,mux_bottom_ipin_5_mux_l2_in_3_:30,mux_bottom_ipin_5_mux_l3_in_0_:30,mux_bottom_ipin_5_mux_l3_in_1_:30,mux_bottom_ipin_5_mux_l4_in_0_:30,mux_bottom_ipin_6_buf_x1_0_:30,mux_bottom_ipin_6_const1_0_:30,mux_bottom_ipin_6_mux_l1_in_0_:30,mux_bottom_ipin_6_mux_l2_in_0_:30,mux_bottom_ipin_6_mux_l2_in_1_:30,mux_bottom_ipin_6_mux_l2_in_2_:30,mux_bottom_ipin_6_mux_l2_in_3_:30,mux_bottom_ipin_6_mux_l3_in_0_:30,mux_bottom_ipin_6_mux_l3_in_1_:30,mux_bottom_ipin_6_mux_l4_in_0_:30,mux_bottom_ipin_7_buf_x1_0_:30,mux_bottom_ipin_7_const1_0_:30,mux_bottom_ipin_7_mux_l1_in_0_:30,mux_bottom_ipin_7_mux_l2_in_0_:30,mux_bottom_ipin_7_mux_l2_in_1_:30,mux_bottom_ipin_7_mux_l2_in_2_:30,mux_bottom_ipin_7_mux_l2_in_3_:30,mux_bottom_ipin_7_mux_l3_in_0_:30,mux_bottom_ipin_7_mux_l3_in_1_:30,mux_bottom_ipin_7_mux_l4_in_0_:30,mux_bottom_ipin_8_buf_x1_0_:30,mux_bottom_ipin_8_const1_0_:30,mux_bottom_ipin_8_mux_l1_in_0_:30,mux_bottom_ipin_8_mux_l2_in_0_:30,mux_bottom_ipin_8_mux_l2_in_1_:30,mux_bottom_ipin_8_mux_l2_in_2_:30,mux_bottom_ipin_8_mux_l2_in_3_:30,mux_bottom_ipin_8_mux_l3_in_0_:30,mux_bottom_ipin_8_mux_l3_in_1_:30,mux_bottom_ipin_8_mux_l4_in_0_:30,mux_bottom_ipin_9_buf_x1_0_:30,mux_bottom_ipin_9_const1_0_:30,mux_bottom_ipin_9_mux_l1_in_0_:30,mux_bottom_ipin_9_mux_l2_in_0_:30,mux_bottom_ipin_9_mux_l2_in_1_:30,mux_bottom_ipin_9_mux_l2_in_2_:30,mux_bottom_ipin_9_mux_l2_in_3_:30,mux_bottom_ipin_9_mux_l3_in_0_:30,mux_bottom_ipin_9_mux_l3_in_1_:30,mux_bottom_ipin_9_mux_l4_in_0_:30,mux_top_ipin_0_buf_x1_0_:30,mux_top_ipin_0_const1_0_:30,mux_top_ipin_0_mux_l1_in_0_:30,mux_top_ipin_0_mux_l2_in_0_:30,mux_top_ipin_0_mux_l2_in_1_:30,mux_top_ipin_0_mux_l2_in_2_:30,mux_top_ipin_0_mux_l2_in_3_:30,mux_top_ipin_0_mux_l3_in_0_:30,mux_top_ipin_0_mux_l3_in_1_:30,mux_top_ipin_0_mux_l4_in_0_:30,mux_top_ipin_1_buf_x1_0_:30,mux_top_ipin_1_const1_0_:30,mux_top_ipin_1_mux_l1_in_0_:30,mux_top_ipin_1_mux_l2_in_0_:30,mux_top_ipin_1_mux_l2_in_1_:30,mux_top_ipin_1_mux_l2_in_2_:30,mux_top_ipin_1_mux_l2_in_3_:30,mux_top_ipin_1_mux_l3_in_0_:30,mux_top_ipin_1_mux_l3_in_1_:30,mux_top_ipin_1_mux_l4_in_0_:30,mux_top_ipin_2_buf_x1_0_:30,mux_top_ipin_2_const1_0_:30,mux_top_ipin_2_mux_l1_in_0_:30,mux_top_ipin_2_mux_l2_in_0_:30,mux_top_ipin_2_mux_l2_in_1_:30,mux_top_ipin_2_mux_l2_in_2_:30,mux_top_ipin_2_mux_l2_in_3_:30,mux_top_ipin_2_mux_l3_in_0_:30,mux_top_ipin_2_mux_l3_in_1_:30,mux_top_ipin_2_mux_l4_in_0_:30,mux_top_ipin_3_buf_x1_0_:30,mux_top_ipin_3_const1_0_:30,mux_top_ipin_3_mux_l1_in_0_:30,mux_top_ipin_3_mux_l2_in_0_:30,mux_top_ipin_3_mux_l2_in_1_:30,mux_top_ipin_3_mux_l2_in_2_:30,mux_top_ipin_3_mux_l2_in_3_:30,mux_top_ipin_3_mux_l3_in_0_:30,mux_top_ipin_3_mux_l3_in_1_:30,mux_top_ipin_3_mux_l4_in_0_:30,mux_top_ipin_4_buf_x1_0_:30,mux_top_ipin_4_const1_0_:30,mux_top_ipin_4_mux_l1_in_0_:30,mux_top_ipin_4_mux_l2_in_0_:30,mux_top_ipin_4_mux_l2_in_1_:30,mux_top_ipin_4_mux_l2_in_2_:30,mux_top_ipin_4_mux_l2_in_3_:30,mux_top_ipin_4_mux_l3_in_0_:30,mux_top_ipin_4_mux_l3_in_1_:30,mux_top_ipin_4_mux_l4_in_0_:30,mux_top_ipin_5_buf_x1_0_:30,mux_top_ipin_5_const1_0_:30,mux_top_ipin_5_mux_l1_in_0_:30,mux_top_ipin_5_mux_l2_in_0_:30,mux_top_ipin_5_mux_l2_in_1_:30,mux_top_ipin_5_mux_l2_in_2_:30,mux_top_ipin_5_mux_l2_in_3_:30,mux_top_ipin_5_mux_l3_in_0_:30,mux_top_ipin_5_mux_l3_in_1_:30,mux_top_ipin_5_mux_l4_in_0_:30,mux_top_ipin_6_buf_x1_0_:30,mux_top_ipin_6_const1_0_:30,mux_top_ipin_6_mux_l1_in_0_:30,mux_top_ipin_6_mux_l2_in_0_:30,mux_top_ipin_6_mux_l2_in_1_:30,mux_top_ipin_6_mux_l2_in_2_:30,mux_top_ipin_6_mux_l2_in_3_:30,mux_top_ipin_6_mux_l3_in_0_:30,mux_top_ipin_6_mux_l3_in_1_:30,mux_top_ipin_6_mux_l4_in_0_:30,mux_top_ipin_7_buf_x1_0_:30,mux_top_ipin_7_const1_0_:30,mux_top_ipin_7_mux_l1_in_0_:30,mux_top_ipin_7_mux_l2_in_0_:30,mux_top_ipin_7_mux_l2_in_1_:30,mux_top_ipin_7_mux_l2_in_2_:30,mux_top_ipin_7_mux_l2_in_3_:30,mux_top_ipin_7_mux_l3_in_0_:30,mux_top_ipin_7_mux_l3_in_1_:30,mux_top_ipin_7_mux_l4_in_0_:30,my_netlist:1,n:[10,25,27,28,29,33],n_cut:[6,27],name:[1,2,8,10,11,13,14,20,21,22,27,28,29,30,46,47,51,52,55,67,69,75],namedtemporaryfil:[10,11,13,14,21,22,27,28,29,30],nbottom:33,ncut:[6,27,28],need:[20,47,69],neighbor:[68,70],neighbour:67,nested_hierarchi:[2,38],net:[10,21,22,29,30,47,67],netlist:[2,3,6,7,8,10,13,16,20,21,22,24,26,27,28,29,30,31,32,42,43,49,67,68,70],netlistsvg:10,netowrkx:[25,47],networkx:[6,19,24,27,28,29,31,47],new_cabl:47,new_cable_nam:47,new_definition_nam:[29,30,47],new_instance_nam:[29,30,47],new_port:47,newli:47,newport:47,next:[1,2,8,10,14,20,21,22,27,28,29,30,32],next_inst:1,nforamt:67,niter:[6,27,28,29],nleft:33,no_driv:47,no_load:47,node:[6,19,25,27,28,29,47],node_indx:[28,29],node_lbl:19,node_link_data:29,node_nam:[6,25,27,28,29],non:19,none:[1,13,26,27,28,29,33,46,47,51,52,53,55,67,69,72],noprint:69,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34],notimpl:[4,5,15],np:[26,27,33,34],nright:33,ntop:33,number:[1,26,46,50,55,56,69],numpi:[26,27,33,34],nx:[6,19,25,27,28,29],nx_agraph:27,nx_pydot:[6,19,25,27,28,29],o:1,object:[10,32,47,53,69,74,75,78],objtyp:[6,27,28,29],obtain:30,obuf:1,offset:[20,32,69,78],onc:43,one:[43,47],onl:67,onli:[32,42,47,78],open:[0,10,11,13,14,21,22,27,28,29,30],openfpga:[10,11,13,14,16,21,22,27,28,29,31,41,57,70],openfpga_arch:9,openfpga_bas:68,opin_b:[33,69],opin_bottom:34,opin_l:[33,69],opin_l_b:69,opin_l_b_len:69,opin_l_len:69,opin_l_t:69,opin_l_t_len:69,opin_left:34,opin_r:[33,69],opin_right:34,opin_t:[33,69],opin_top:34,opins_1:69,opposit:26,optim:47,optimis:47,option:[6,17,20,22,27,28,29,32,47,78],optpin:47,optwir:47,order:47,origin:[17,32,78],os:[0,2,4,5,8,9,10,11,14,15,20,26,27,28,29,30,32,33,34],osid:29,other:[42,46,47],out0:[20,25,32,36,37,39,40],out0_0:25,out1:37,out:[1,2,4,5,6,8,9,11,12,13,14,15,20,22,25,27,28,29,30,32,33,34,36,37,39,40,47],out_0:20,out_1:20,out_2:20,out_3:20,out_degre:19,out_going_pin:1,out_obuf:1,out_pin:69,out_reg:1,outer:[51,53],outerpin:[49,51],outgo:[33,69],outlin:63,outpad:67,outport:47,output1:[2,8],output2:8,output:[1,12,17,18,19,28,29,36,37,39,40,43,47,67,69],outputs1:[28,29],outputs2:[28,29],outsid:1,overrid:47,overview:49,p1:[27,28,29],p2:[27,28,29],p3:29,p4:29,p:[10,21,22,27,28,29,30],p_manag:[17,18,20,21,22],packag:[42,43],page:[42,44,78],pair:[47,67],pan:78,paramet:[46,47,51,52,55,56,67,69,70,73,74,75],parent:[2,8,20,29,30,50,56],parrent:[32,78],pars:[10,11,13,14,16,21,22,24,27,28,29,30,49,69],parser:[42,49],part1:[6,27,28,29],part2:[6,27,28,29],part:[27,29,30,53],part_graph:[6,27],partit:[3,7,29,31,41],partitioning_experi:[6,7],parts_fil:30,pass:[27,28,29,47,74,75],path:[0,2,4,5,8,9,10,15,20,26,28,29,30,32,33,34,69,70],pathlib:[29,30],patten:67,pattern:[20,21,22,23,24,26,67,73],pb_type:9,per:29,perform:[27,32,42,47,70,78],peripheri:67,pformat:28,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80],pin2:1,pin:[10,21,22,27,28,29,30,32,33,47,49,53,55,67,69],pin_i:[27,28,29],pin_label:69,pin_map:[47,69],pin_nam:47,pin_name_to_numb:27,pinmap:[26,27,33,69],pip:43,place:[11,14,29,32,78],place_pin:67,placement:[16,24,32,67,78],placment:67,pleas:[43,44],plt:[6,19,25,28,29],plugin:43,pmap:69,png:[19,27],point:[14,26,32,67,72,78],port:[1,10,21,22,25,27,28,29,30,32,46,47,49,51,52,53,67,74,75,78],port_:27,port_map:52,port_nam:47,posit:69,post:[6,47],pp:20,pprint:[20,22,27,28,29,32],pre:[26,73],pre_releas:43,prepar:[21,22],prepare_graph_from_nx:6,prepare_netlist:[28,29],pretti:[11,14,17,18,19,20,21,22,32],previous_inst:1,primit:[1,10],primitives_librari:1,print:[1,4,5,6,9,13,14,15,20,21,22,25,26,27,28,29,30,33,34,43,69],print_connect:1,print_grid:12,print_head:[33,69],print_instance_grid_map:20,print_partition_info:[28,29],print_reference_grid_map:20,process:42,prog_clk:[27,28,29],prog_reset:[27,28,29],program:10,proj:[10,11,13,14,21,22,26,27,28,29,30,33],prop:[14,32,78],properti:[20,32,45,46,47,48,51,52,53,54,55,67,71,75,78],propperti:75,provid:[9,11,14,29,44,46,47,68,69],proxi:67,pt:21,ptint:22,pull_connection_up:21,pure:42,push_connection_down:21,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,25,26,27,28,29,30,31,32,33,34,35],pydot:[6,27,28,29],pymeti:[6,27],pyplot:[6,19,25,28,29],python3:43,python:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34,42,44,45,48,49,53],q:[1,27],quiet:47,r0:33,r1:33,r2:33,r3:33,r4:33,r5:33,r6:33,r7:33,r8:33,r9:33,r:[10,11,13,14,21,22,26,27,28,29,30,69],r_______________________________________:33,r___________r_____________r_____________:33,r_____r____lr____________lr__________l_l:33,r__l__r_____r__l_l________r__l__________:33,rais:47,ram9k:12,rang:[13,19,20,21,22,26,27,29],rank:[28,29],read:[10,11,13,14,21,22,27,28,29,30,69],readlin:[10,11,13,14,21,22,27,28,29,30],readwrit:[6,28,29],rect:[25,27,32,78],rectangular:[32,78],rectilinear:[32,78],rectl:[14,32,78],recurs:1,red:[6,19,21,27,28,29],refer:[0,1,2,8,10,11,14,20,21,22,25,30,32,42,44,47],regener:25,regex:67,regist:[27,67],register_config_gener:67,register_placement_cr:[11,14,67],register_tile_gener:[30,67],relabel:[28,29],relat:[41,42,43,68],releas:43,release_root:[12,13],remain:47,remov:[10,27,29,30,47,67],remove_c:27,remove_child:10,remove_children_from:27,remove_config_chain:[10,21,22,30,67],remove_direct_interc:[21,22],remove_edges_from:[28,29],remove_nod:[28,29],remove_nodes_from:[28,29],remove_port:[27,47],remove_undriven_net:[10,21,22,30,67],renam:[16,24],rename_modul:[15,16],render:[6,16,26,27,35,41,43,67,68],render_connection_box:[26,27,33,69],render_floorplan:67,render_ipin:[26,27],render_pattern:[17,18,19,20,21,22],render_switch_pattern:[26,27,33,69],repeat:[19,63],repo:43,report:[33,69],report_connect:[34,69],report_incoming_channel:[33,69],report_ipin:[26,27,34,69],report_outgoing_channel:[33,69],repositori:1,repres:[25,42,47,49],represent:[25,47,49],reset:[17,23,24],reset_c:22,reset_conn_patt:22,reset_wir:22,resourc:29,respect:[32,56,78],restructur:[41,42],result:80,reus:47,revers:46,right:[20,22,26,28,29,32,33,34,63,69,70,78],right_0:34,right_10:34,right_12:34,right_14:34,right_16:34,right_18:34,right_20:34,right_22:34,right_24:34,right_26:34,right_28:34,right_2:34,right_30:34,right_32:34,right_34:34,right_36:34,right_38:34,right_4:34,right_6:34,right_8:34,right_bottom_grid_top_width_0_height_0_subtile_:67,right_chan:26,right_grid_left_width_0_height_0_subtile_:67,right_top_grid_bottom_width_0_height_0_subtile_:67,right_tre:17,right_width_0_height_0_subtile_:67,root:[19,69],rotat:[17,18],rout:[10,11,13,14,17,18,21,22,26,27,28,29,30,32,33,68,78],routingrend:[26,27,33],row1:[20,40],row2:[20,40],row3:[20,40],row4:[20,40],rst:1,rst_ibuf_inst:1,rule:73,run:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,43,67],run_meti:[6,27,28,29],s:[1,56],same:[47,49,71],sampl:[17,18,42],sample_connect:17,save:[28,29,30,33,67,69],save_graph:[28,29],save_netlist:[10,30,67],save_paritioned_graph:29,save_partitioned_graph:29,savea:[11,14,17,18,19,20,21,22,32],sb11:14,sb11_gsb:27,sb:[21,22,24,26,30,31,33,34,67,70],sb_0__0_:[11,13,14,22,30,34],sb_0__1_:[11,13,14,22,30,34],sb_0__2_:[11,13,14,22],sb_0__3_:[11,13,14,22],sb_0__4_:[11,13,14,22,30,34],sb_1__0_:[11,13,14,22,30,34],sb_1__1_:[11,13,14,22,26,27,30,33,34],sb_1__1__0:30,sb_1__1__1:30,sb_1__1__2:30,sb_1__1__3:30,sb_1__2_:[13,22,30],sb_1__3_:[13,22,30],sb_1__4_:[11,13,14,22,30,34],sb_2__0_:[13,22],sb_2__1_:[13,22,30],sb_2__2_:[13,22,30],sb_2__3_:[13,22,30],sb_2__4_:[13,22],sb_3__0_:[13,22],sb_3__1_:[13,22,30],sb_3__2_:[13,22,30],sb_3__3_:[13,22,30],sb_3__4_:[13,22],sb_4__0_:[11,13,14,22,30,34],sb_4__1_:[11,13,14,22,30,34],sb_4__2_:[13,22],sb_4__3_:[13,22],sb_4__4_:[11,13,14,22,30,34],sb_:[10,21,22,30,34],sb_bottom_l_in:67,sb_bottom_r_in:67,sb_color:14,sb_left_b_in:67,sb_left_t_in:67,sb_render:[26,27,33,34],sb_right_b_in:67,sb_right_t_in:67,sb_top_l_in:67,sb_top_r_in:67,sc_height:[32,78],sc_width:[32,78],scalabl:42,scalar:[0,2,8,47],scale:[17,18,26,33,34,69],scalei:[32,78],scalex:[32,78],scan_chain:27,schemat:[0,10],scheme:70,script:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,42,78],sdn:[0,1,2,4,5,8,10,11,12,13,14,15,20,21,22,25,26,27,28,29,30,32,33,34,43,47,49],sdn_verilog_assignment_1:20,sdn_verilog_assignment_1_0:30,sdn_verilog_assignment_1_10:30,sdn_verilog_assignment_1_11:30,sdn_verilog_assignment_1_12:30,sdn_verilog_assignment_1_13:30,sdn_verilog_assignment_1_14:30,sdn_verilog_assignment_1_15:30,sdn_verilog_assignment_1_16:30,sdn_verilog_assignment_1_17:30,sdn_verilog_assignment_1_18:30,sdn_verilog_assignment_1_19:30,sdn_verilog_assignment_1_1:30,sdn_verilog_assignment_1_20:30,sdn_verilog_assignment_1_21:30,sdn_verilog_assignment_1_22:30,sdn_verilog_assignment_1_23:30,sdn_verilog_assignment_1_24:30,sdn_verilog_assignment_1_25:30,sdn_verilog_assignment_1_26:30,sdn_verilog_assignment_1_27:30,sdn_verilog_assignment_1_28:30,sdn_verilog_assignment_1_29:30,sdn_verilog_assignment_1_2:30,sdn_verilog_assignment_1_30:30,sdn_verilog_assignment_1_31:30,sdn_verilog_assignment_1_32:30,sdn_verilog_assignment_1_33:30,sdn_verilog_assignment_1_34:30,sdn_verilog_assignment_1_35:30,sdn_verilog_assignment_1_36:30,sdn_verilog_assignment_1_37:30,sdn_verilog_assignment_1_38:30,sdn_verilog_assignment_1_39:30,sdn_verilog_assignment_1_3:30,sdn_verilog_assignment_1_4:30,sdn_verilog_assignment_1_5:30,sdn_verilog_assignment_1_6:30,sdn_verilog_assignment_1_7:30,sdn_verilog_assignment_1_8:30,sdn_verilog_assignment_1_9:30,sdnphy:[0,2,4,5,8,15,20,22,25,32,44],search:42,second:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34],section:[12,20,69],see:1,seek:[10,11,13,14,21,22,27,28,29,30],select:1,self:[46,69],selfloop_edg:[28,29],separ:0,seq:26,set:[29,32,70,78],set_color:[6,17,21,27],set_label:6,set_printopt:[26,33,34],set_rankdir:[27,28,29],set_shap:27,sexampl:10,shape:[11,14,25,26,32,67,78],shell:[27,29],shift:27,should:47,show:[26,27,49],show_graph_stat:[28,29],show_placement_data:[11,14],show_stat:[20,22],shown:[67,70],sice:[32,78],side2:[32,78],side:[19,20,27,29,32,33,67,69,70,78],signal:[17,18,27,28,29],simpl:[6,32,49,78],simpler:1,simplifi:[20,24,27,31,42],singl:[3,7,25,47,51],sink:[28,29],site:69,size:[10,21,22,30,45,46,55,73],sizei:[72,73],sizex:[72,73],skip:69,skip_connect:[11,14,32,78],skip_constraint:[0,2,8,20,21,22,27,28,29,67],skip_pin:[11,14,78],sklearn:29,some:[1,32,42,78],sort:[26,27,32,78],sort_cabl:67,sort_input_channel:26,sort_inst:67,sort_port:67,sort_print:67,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34,45,46,47,48,50,51,52,53,54,55,56,67,69,70,71,72,73,74,75,78],source_fil:[10,11,13,14,21,22,27,28,29,30],space:[26,33,34,69],specif:[47,69,74],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,32,33,34],split:[19,20,24,25,26,27,28,31],split_port:[20,25,28,29,47],splitext:[26,33,34],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80],spydrnet_log:[2,10,11,12,13,14,21,22,26,27,28,29,30,32,33,34],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,43,45,46,47,48,50,51,52,53,54,55,56,67,69,70,78],squar:19,square_grid:[20,38],standard_cell_primit:[10,21,22,27,29],standard_cell_wrapp:[10,28],start:[10,67],startswith:[27,29],stat:[11,14,27,28,29,30,33],statist:[67,69],step:[18,19,21],store:[28,32,71,72,78],str:[1,6,10,11,13,14,21,22,27,28,29,30,33,47,51,52,55,67,69,74,75],strcutur:30,strictli:71,string:[67,78],strip:27,structur:[10,11,14,21,22,29,30,42,44,47,67,70],style:[28,29],stylesheet:78,sub_modul:[10,11,13,14,21,22,27,28,29,30],subgraph:[6,27],submodul:29,sufffix:47,suffix:[10,11,13,14,21,22,27,28,29,30,47],sum:[26,27],summari:57,support:[17,18,42,78],support_fil:12,svg:[6,11,14,17,18,19,20,21,22,25,26,27,28,29,32,33,34,43,69,78],svgwrite:43,sw:[26,27],sw_bottom:[26,27],sw_left:26,sw_right:26,sw_top:[26,27],switch_mat:26,switch_partition_03:28,sy:[21,22],system:6,t:[1,26,27,29,69],tag:27,target:27,task:[21,22,27,28,29],task_dir:9,tech:[26,27],techmap:[6,27],tempfil:[10,11,13,14,21,22,27,28,29,30],temporari:[10,11,13,14,21,22,27,28,29,30],thei:47,them:26,thi:[0,2,4,5,6,8,9,10,11,12,14,17,18,19,21,25,26,27,28,29,30,32,33,34,43,44,45,46,47,48,49,50,51,53,54,55,56,67,68,69,70,71,72,73,78],thoguh:29,through:47,tighter:70,tile01:[10,70],tile02:30,tile:[11,14,19,24,31,67],tile_1__1_:37,tile_1__2_:37,tile_1__:40,tile_2__1_:37,tile_2__2_:37,tile_2__:40,tile_3__:40,tile_4__:40,tile_cr:67,tile_nam:70,tileabl:21,tiles_data:30,time:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,25,26,27,28,29,30,32,33,34,70],titl:[17,18,19,20,21,22],to_i:71,to_n:29,to_numpy_arrai:[6,27,28,29],to_pydot:[6,19,25,27,28,29],to_undirect:[28,29],to_x:71,todo:[4,5,15,19,32,78],togther:47,tool:[1,49],top:[0,2,8,10,20,21,22,25,26,27,28,29,30,32,33,34,36,37,39,40,52,63,67,69,70,78],top_0:34,top_10:34,top_12:34,top_14:34,top_16:34,top_18:34,top_1:69,top_20:34,top_22:34,top_24:34,top_26:34,top_28:34,top_2:34,top_30:34,top_32:34,top_34:34,top_36:34,top_38:34,top_4:34,top_6:34,top_8:34,top_chan:26,top_definit:[20,21,22],top_grid:[27,28],top_grid_:27,top_grid_bottom_width_0_height_0_subtile_:67,top_inst:[0,1,2,8,20,25,27,32,52],top_ipin_0:27,top_ipin_1:27,top_ipin_2:27,top_ipin_3:27,top_ipin_4:27,top_ipin_5:27,top_ipin_6:27,top_ipin_7:27,top_ipin_8:27,top_ipin_9:27,top_left_grid_right_width_0_height_0_subtile_:67,top_modul:[10,11,14,21,22,30,67,70],top_pin_i:27,top_pinmap:26,top_right_grid_left_width_0_height_0_subtile_:67,top_width_0_height_0_subtile_:67,topsid:63,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,25,26,27,28,29,30,31,32,33,34,35],total_weight:19,toward:[69,70],track:29,track_0:29,transal:[17,18],transform:[17,18,32,42,49,57,78],transit:21,translat:[17,18,19,21],tree:[6,23,41],tupl:[29,47],tutori:42,two:[3,7,23,24,27,29,47],txt:[11,14],type:[46,47,52,55,74,75],ultim:12,unchang:47,under:43,undriven:[10,30,67],ungroup:[3,7],uniqu:[47,67,69],unwant:27,updat:[26,69,70],update_dimens:69,upper:[29,33,46],us:[1,6,10,11,14,21,24,27,28,29,32,42,43,44,47,49,67,78],user:[11,14,42,43,53],usign:10,usng:[17,18],util:[1,6,9,10,11,12,13,14,17,18,19,20,21,22,26,27,28,29,30,32,33,34,57,67,69,70,78],v:[0,2,8,10,11,13,14,20,21,22,26,27,28,29,30,32,33],v_chan:29,valid:[32,78],valu:[27,28,29,32,78],variabl:[29,32,67,78],vector:[0,2,8,47],veri_proj:10,verilog:[10,13,16,20,21,22,24,27,28,29,31,32,42,45,48,67,78],vertic:[26,29,33,34,67,69,71],viewbox:[69,78],visit:43,visual:[11,14,32,42,57],visualis:[3,7,32,78,79],vpr:9,vpr_arch:9,vpr_arch_render_demo:12,vstack:[26,27],vweight:[6,27,28,29],w:[10,27,28,29],wai:49,we:[21,43],websock:43,websocket:43,weight:[6,19,25,27,28,29],weigt:27,what:1,when:[32,78],where:[26,32,78],which:[9,17,18,21,27,32,42,47,67,78],whichcna:67,width:[11,14,18,19,20,21,32,70,73,78],window:0,wire0:[8,36,39],wire0_0:25,wire:[0,1,2,8,10,11,14,19,20,21,22,25,27,30,36,37,39,40,46,47,49,50,51,54,68,70],wire_bu:36,wire_bus_1:25,wire_feedthrough:[7,8],without:47,work:[1,67],would:49,wrapper:52,write:[10,11,13,14,21,22,27,28,29,30],write_blackbox:[20,21,22],write_dot:[19,27,28,29],write_metis_graph:[6,27,28,29],write_png:[19,27],write_svg:[6,19,25,27,28,29],written:63,x:[1,10,13,19,20,21,22,26,27,30,33,34,67],x____:33,x_margin:17,xadj:6,xml:[9,12,13,26,27,33,34,69],xx:34,y:[13,19,20,21,22,43,67],yaml:20,ydir:21,yet:43,yosi:10,you:[43,44,49],your:43,zip:[3,24,29],zoom:78},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA Architecture Parsing","Render FPGA Basic Elements","Render Placement information from Verilog netlist","FPGA Layout grid generation","FPGA Instance to Layout mapping","Render Placement information from Verilog netlist","Renaming Homogeneous FPGA Modules","Computation times","Connection Pattern Generation","Create H-Tree Connectivity pattern","Create Hybrid Connectivity Pattern","Create Clock Tree Embedding","Two layer H-Tree insertion in 4x4 FPGA","Create Reset Feedthrough in fpga_top","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.ConnectPoint","spydrnet_physical.util.ConnectPointList","spydrnet_physical.util.ConnectionPattern","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","Unit Tests"],titleterms:{"01":[26,70],"02":[27,28],"4x4":21,"function":[1,76],"switch":[33,34],across:29,api:[49,57,68],architectur:[9,77],base:[67,68],basic:[3,10,24,32,49],basic_hierarchi:36,bottom:[58,59,60],box:[26,27,28,33,34],bundl:45,cabl:46,cb:29,cb_render:69,cell:2,channel:69,clock:[20,24],comput:[7,16,23,31,35],configur:68,conn:[26,27,28],connect:[17,18,19,33,34],connectionpattern:73,connectpoint:71,connectpointlist:72,content:42,creat:[18,19,20,22],definit:47,demonstr:32,depend:43,descript:63,design:4,detail:70,develop:43,displai:1,document:42,each:70,element:[10,48],embed:[20,24],exampl:[3,24,41],experiment:6,fabric:29,feedthrough:[8,22],floorplan:[32,78,79],fpga:[10,12,13,15,21,30],fpga_top:22,from:[8,11,14,30],gener:[12,17],genrat:8,get_attr:74,get_nam:75,graph:25,grid:12,grid_exampl:37,group:[2,5],h:[18,21],hierarch:0,homogen:15,how:32,hybrid:19,indic:42,inform:[1,11,14],innerpin:50,insert:21,instal:43,instanc:[4,5,8,13,51],interfac:44,io:63,layer:21,layout:[12,13],left:[58,61,64],librari:52,map:13,merg:[4,5],method:70,modul:[15,24],nested_hierarchi:39,netlist:[0,1,11,14,25,38],networkx:25,object:49,openfpga:[9,24,30,67,68],outerpin:53,outlin:79,output:32,overview:[45,46,47,48,50,51,52,53,54,55,56,67,76,78],pars:9,partit:[6,24,26,27,28],pattern:[17,18,19],physic:[42,49],pin:54,placement:[11,14],port:55,refer:57,relat:24,renam:15,render:[10,11,14,24,32,33,34,69],reset:22,restructur:[3,24],right:[59,62,65],rout:69,routingrend:69,sampl:38,sb:29,sb_render:69,sdc:68,shell:44,simplifi:28,singl:8,split:29,spydrnet:[42,49],spydrnet_phys:[71,72,73,74,75],square_grid:40,summari:49,tabl:42,test:80,tile:[30,58,59,60,61,62,63,64,65,66,68,70],time:[7,16,23,31,35],top:[64,65,66],transform:68,tree:[18,20,21,24],tutori:44,two:[4,21],type:49,ungroup:2,unit:80,util:[71,72,73,74,75,76],valid:43,variabl:69,verif:68,verilog:[11,14,30,38],version:43,visual:[44,78,79],visualis:[0,77],wire:56}})