// Seed: 972977930
module module_0 (
    output id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    output id_6,
    output logic id_7,
    output id_8,
    input id_9,
    output logic id_10,
    output logic id_11,
    input logic id_12,
    input id_13,
    input logic id_14,
    output reg id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    input id_19,
    output logic id_20,
    output reg id_21
);
  logic id_22;
  logic id_23;
  logic id_24;
  logic id_25;
  logic id_26;
  logic id_27;
  always @(id_10 or 1) if (id_4) id_15 <= id_21;
  assign id_7 = id_19;
endmodule
