# RV32I CPU Core

[ç®€ä½“ä¸­æ–‡](README.md) | English

## âœ¨ Features
- Fully implements the RV32I base integer instruction set
- Unified memory access: instruction fetch and data access share the same address space, supporting simultaneous access to ROM, RAM, and I/O
- Multi-cycle (non-pipelined) implementation with a clean, easy-to-understand structure

## ğŸ“¦ Project Structure
```
rv32i/
â”œâ”€â”€ src/                    # CPU Verilog source code
â”‚   â”œâ”€â”€ memory/             # Memory subsystem
â”‚   â”‚   â”œâ”€â”€ access.v        # Memory access control
â”‚   â”‚   â”œâ”€â”€ io.v            # Simulation I/O
â”‚   â”‚   â”œâ”€â”€ ram.v           # Simulated RAM
â”‚   â”‚   â””â”€â”€ rom.v           # Simulated ROM
â”‚   â”œâ”€â”€ constants.v         # Constant definitions
â”‚   â”œâ”€â”€ core.v              # Top-level CPU module
â”‚   â”œâ”€â”€ decode.v            # Instruction decoder
â”‚   â”œâ”€â”€ execute.v           # Execution unit
â”‚   â”œâ”€â”€ fetch.v             # Fetch unit
â”‚   â””â”€â”€ register.v          # Register file
â”‚
â”œâ”€â”€ test/                   # Simulation and test code
â”‚   â”œâ”€â”€ code/               # Test programs
â”‚   â”œâ”€â”€ mock/               # Simulated memory implementation
â”‚   â”œâ”€â”€ run.cpp             # Run arbitrary test programs
â”‚   â”œâ”€â”€ test_core.cpp       # Run `mini` test to verify CPU functionality
â”‚   â””â”€â”€ test_decode.cpp     # Run `mini` test to verify decoder
â”‚
â”œâ”€â”€ tools/                  # Project utilities
â”‚   â”œâ”€â”€ convert.py          # Convert binary to plain-text hex
â”‚   â””â”€â”€ vformat.py          # Verilog code formatter
â”‚
â”œâ”€â”€ README.en.md            # This file
â””â”€â”€ xmake.lua               # Build script
```

## ğŸ› ï¸ Simulation
### Dependencies
- [Verilator](https://www.veripool.org/verilator/)
- [Xmake](https://xmake.io/)
- Python
- Host GCC / Clang (C++23 support required)
- [riscv32-unknown-elf-gcc](https://github.com/riscv-collab/riscv-gnu-toolchain) (GCC 15 or newer)

### Quick Start
```bash
git clone https://github.com/MirikaRyu/rv32i.git
cd rv32i
```

**Run core test**
```bash
xmake r
```

**Run decoder test**
```bash
xmake r test_decode
```

**Run application test**
```bash
xmake r test_app
```

**Select a different test program**
```bash
xmake f --app=exception     # See test/code/ for more programs
xmake r test_app
```

After simulation completes, VCD waveform files can be found in `$(builddir)/vcd`.

## ğŸ“Œ Notes
- This project is **JUST FOR FUN** â€” not intended for production use.
- `ecall / exceptions` will trigger a CPU reset.
- `ebreak` will halt the entire CPU.