

================================================================
== Synthesis Summary Report of 'balance'
================================================================
+ General Information: 
    * Date:           Sun Nov 20 00:23:45 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        vender
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ balance  |     -|  6.32|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  20 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| cash      | ap_none | 2        |
| sum_i     | ap_ovld | 3        |
| sum_o     | ap_ovld | 3        |
| tissue    | ap_vld  | 2        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| sum      | inout     | ap_int<3>* |
| cash     | in        | ap_int<2>  |
| tissue   | out       | ap_int<2>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+---------+
| Argument | HW Interface  | HW Type |
+----------+---------------+---------+
| sum      | sum_i         | port    |
| sum      | sum_o         | port    |
| sum      | sum_o_ap_vld  | port    |
| cash     | cash          | port    |
| tissue   | tissue        | port    |
| tissue   | tissue_ap_vld | port    |
+----------+---------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

