Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (lin64) Build 2035080 Fri Oct 20 14:20:00 MDT 2017
| Date         : Thu Dec 14 20:00:42 2017
| Host         : brandon-P2540UA running 64-bit Linux Mint 18.2 Sonya
| Command      : report_timing_summary -file Wrapper_timing_summary_routed.rpt -warn_on_violation -rpx Wrapper_timing_summary_routed.rpx
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Dwn (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Jmp (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Rst (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PrimaryController/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PrimaryController/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PrimaryController/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PrimaryController/FSM_sequential_State_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Btn_prev_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Btn_prev_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Btn_prev_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/State_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Sanitize_Inputs/Timer_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAController/pixel_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VGAController/pixel_y_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.530        0.000                      0                   86        0.190        0.000                      0                   86        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.530        0.000                      0                   86        0.190        0.000                      0                   86        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 PrimaryController/Player_Y_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PixelGeneration/dinoROMa/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.982ns  (logic 1.817ns (45.629%)  route 2.165ns (54.371%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 10.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.647    10.250    PrimaryController/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  PrimaryController/Player_Y_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.524    10.774 f  PrimaryController/Player_Y_reg[0]/Q
                         net (fo=19, routed)          0.879    11.653    PrimaryController/Q[0]
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.124    11.777 r  PrimaryController/dinoROMOn0_carry_i_9/O
                         net (fo=2, routed)           0.412    12.189    PrimaryController/dinoROMOn0_carry_i_9_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I3_O)        0.124    12.313 r  PrimaryController/dinoROMOn0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.313    PixelGeneration/Player_Y_reg[7]_0[3]
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.714 r  PixelGeneration/dinoROMOn0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.714    PixelGeneration/dinoROMOn0_carry_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.985 r  PixelGeneration/dinoROMOn0_carry__0/CO[0]
                         net (fo=2, routed)           0.378    13.363    VGAController/pixel_y_reg[9]_1[0]
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.373    13.736 r  VGAController/dinoROMa_i_1/O
                         net (fo=4, routed)           0.496    14.232    PixelGeneration/dinoROMa/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y36         RAMB18E1                                     r  PixelGeneration/dinoROMa/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559    14.981    PixelGeneration/dinoROMa/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y36         RAMB18E1                                     r  PixelGeneration/dinoROMa/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.240    
                         clock uncertainty           -0.035    15.205    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.762    PixelGeneration/dinoROMa/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PrimaryController/Player_Y_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrimaryController/Player_Y_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.462%)  route 0.136ns (41.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.574     6.493    PrimaryController/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDSE                                         r  PrimaryController/Player_Y_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDSE (Prop_fdse_C_Q)         0.146     6.639 r  PrimaryController/Player_Y_reg[6]/Q
                         net (fo=12, routed)          0.136     6.775    PrimaryController/Q[5]
    SLICE_X10Y92         LUT6 (Prop_lut6_I0_O)        0.045     6.820 r  PrimaryController/Player_Y[9]_i_2/O
                         net (fo=1, routed)           0.000     6.820    PrimaryController/Player_Y[9]_i_2_n_0
    SLICE_X10Y92         FDRE                                         r  PrimaryController/Player_Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.845     7.010    PrimaryController/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  PrimaryController/Player_Y_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.506    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.124     6.630    PrimaryController/Player_Y_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.820    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  PixelGeneration/dinoROMa/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y91   PrimaryController/Rising_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y94  PrimaryController/Player_Y_reg[1]/C



