###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sun Apr 18 11:05:53 2021
#  Design:            crossbar_one_hot_seq
#  Command:           place_opt_design
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[225]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_225_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.097
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.007 | 
     | o_data_bus_reg_reg_225_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.007 | 
     | o_data_bus_reg_reg_225_/Q            |  v   | FE_OCPN338_o_data_bus_225 | DFQD1BWP30P140LVT    | 0.046 |   0.046 |    0.040 | 
     | placeopt_FE_OCPC339_o_data_bus_225/I |  v   | FE_OCPN338_o_data_bus_225 | CKBD6BWP30P140LVT    | 0.000 |   0.047 |    0.040 | 
     | placeopt_FE_OCPC339_o_data_bus_225/Z |  v   | o_data_bus[225]           | CKBD6BWP30P140LVT    | 0.041 |   0.088 |    0.081 | 
     | o_data_bus[225]                      |  v   | o_data_bus[225]           | crossbar_one_hot_seq | 0.009 |   0.097 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[226]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_226_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.096
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.006 | 
     | o_data_bus_reg_reg_226_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.006 | 
     | o_data_bus_reg_reg_226_/Q            |  v   | FE_OCPN340_o_data_bus_226 | DFQD1BWP30P140LVT    | 0.046 |   0.046 |    0.040 | 
     | placeopt_FE_OCPC341_o_data_bus_226/I |  v   | FE_OCPN340_o_data_bus_226 | CKBD6BWP30P140LVT    | 0.000 |   0.046 |    0.040 | 
     | placeopt_FE_OCPC341_o_data_bus_226/Z |  v   | o_data_bus[226]           | CKBD6BWP30P140LVT    | 0.041 |   0.088 |    0.082 | 
     | o_data_bus[226]                      |  v   | o_data_bus[226]           | crossbar_one_hot_seq | 0.009 |   0.096 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[227]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_227_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.096
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.006 | 
     | o_data_bus_reg_reg_227_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.006 | 
     | o_data_bus_reg_reg_227_/Q            |  v   | FE_OCPN342_o_data_bus_227 | DFQD1BWP30P140LVT    | 0.046 |   0.046 |    0.040 | 
     | placeopt_FE_OCPC343_o_data_bus_227/I |  v   | FE_OCPN342_o_data_bus_227 | CKBD6BWP30P140LVT    | 0.000 |   0.046 |    0.040 | 
     | placeopt_FE_OCPC343_o_data_bus_227/Z |  v   | o_data_bus[227]           | CKBD6BWP30P140LVT    | 0.041 |   0.087 |    0.081 | 
     | o_data_bus[227]                      |  v   | o_data_bus[227]           | crossbar_one_hot_seq | 0.009 |   0.096 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[99]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_99_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.095
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.005 | 
     | o_data_bus_reg_reg_99_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.005 | 
     | o_data_bus_reg_reg_99_/Q            |  v   | FE_OCPN354_o_data_bus_99 | DFQD1BWP30P140LVT    | 0.045 |   0.045 |    0.040 | 
     | placeopt_FE_OCPC355_o_data_bus_99/I |  v   | FE_OCPN354_o_data_bus_99 | CKBD6BWP30P140LVT    | 0.000 |   0.046 |    0.040 | 
     | placeopt_FE_OCPC355_o_data_bus_99/Z |  v   | o_data_bus[99]           | CKBD6BWP30P140LVT    | 0.041 |   0.087 |    0.081 | 
     | o_data_bus[99]                      |  v   | o_data_bus[99]           | crossbar_one_hot_seq | 0.009 |   0.095 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[111]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_111_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.095
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.005 | 
     | o_data_bus_reg_reg_111_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.005 | 
     | o_data_bus_reg_reg_111_/Q            |  v   | FE_OCPN358_o_data_bus_111 | DFQD1BWP30P140LVT    | 0.045 |   0.045 |    0.040 | 
     | placeopt_FE_OCPC359_o_data_bus_111/I |  v   | FE_OCPN358_o_data_bus_111 | CKBD6BWP30P140LVT    | 0.000 |   0.046 |    0.041 | 
     | placeopt_FE_OCPC359_o_data_bus_111/Z |  v   | o_data_bus[111]           | CKBD6BWP30P140LVT    | 0.042 |   0.088 |    0.082 | 
     | o_data_bus[111]                      |  v   | o_data_bus[111]           | crossbar_one_hot_seq | 0.008 |   0.095 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[193]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_193_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.095
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.005 | 
     | o_data_bus_reg_reg_193_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.005 | 
     | o_data_bus_reg_reg_193_/Q            |  v   | FE_OCPN198_o_data_bus_193 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.038 | 
     | placeopt_FE_OCPC357_o_data_bus_193/I |  v   | FE_OCPN198_o_data_bus_193 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.038 | 
     | placeopt_FE_OCPC357_o_data_bus_193/Z |  v   | o_data_bus[193]           | CKBD6BWP30P140LVT    | 0.028 |   0.070 |    0.065 | 
     | o_data_bus[193]                      |  v   | o_data_bus[193]           | crossbar_one_hot_seq | 0.025 |   0.095 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[164]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_164_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_164_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_164_/Q            |  v   | FE_OCPN301_o_data_bus_164 | DFQD1BWP30P140LVT    | 0.044 |   0.044 |    0.039 | 
     | placeopt_FE_OCPC460_o_data_bus_164/I |  v   | FE_OCPN301_o_data_bus_164 | CKBD6BWP30P140LVT    | 0.000 |   0.044 |    0.039 | 
     | placeopt_FE_OCPC460_o_data_bus_164/Z |  v   | o_data_bus[164]           | CKBD6BWP30P140LVT    | 0.035 |   0.078 |    0.074 | 
     | o_data_bus[164]                      |  v   | o_data_bus[164]           | crossbar_one_hot_seq | 0.016 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[36]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_36_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_36_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_36_/Q            |  v   | FE_OCPN200_o_data_bus_36 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.038 | 
     | placeopt_FE_OCPC359_o_data_bus_36/I |  v   | FE_OCPN200_o_data_bus_36 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.038 | 
     | placeopt_FE_OCPC359_o_data_bus_36/Z |  v   | o_data_bus[36]           | CKBD6BWP30P140LVT    | 0.030 |   0.072 |    0.068 | 
     | o_data_bus[36]                      |  v   | o_data_bus[36]           | crossbar_one_hot_seq | 0.022 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[222]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_222_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_222_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_222_/Q            |  v   | FE_OCPN199_o_data_bus_222 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.038 | 
     | placeopt_FE_OCPC358_o_data_bus_222/I |  v   | FE_OCPN199_o_data_bus_222 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.038 | 
     | placeopt_FE_OCPC358_o_data_bus_222/Z |  v   | o_data_bus[222]           | CKBD6BWP30P140LVT    | 0.029 |   0.072 |    0.068 | 
     | o_data_bus[222]                      |  v   | o_data_bus[222]           | crossbar_one_hot_seq | 0.022 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[205]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_205_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_205_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_205_/Q            |  v   | FE_OCPN193_o_data_bus_205 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC352_o_data_bus_205/I |  v   | FE_OCPN193_o_data_bus_205 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC352_o_data_bus_205/Z |  v   | o_data_bus[205]           | CKBD6BWP30P140LVT    | 0.030 |   0.073 |    0.069 | 
     | o_data_bus[205]                      |  v   | o_data_bus[205]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[77]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_77_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_77_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_77_/Q            |  v   | FE_OCPN194_o_data_bus_77 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC353_o_data_bus_77/I |  v   | FE_OCPN194_o_data_bus_77 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC353_o_data_bus_77/Z |  v   | o_data_bus[77]           | CKBD6BWP30P140LVT    | 0.030 |   0.073 |    0.069 | 
     | o_data_bus[77]                      |  v   | o_data_bus[77]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[95]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_95_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_95_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_95_/Q            |  v   | FE_OCPN197_o_data_bus_95 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC356_o_data_bus_95/I |  v   | FE_OCPN197_o_data_bus_95 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC356_o_data_bus_95/Z |  v   | o_data_bus[95]           | CKBD6BWP30P140LVT    | 0.030 |   0.073 |    0.069 | 
     | o_data_bus[95]                      |  v   | o_data_bus[95]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[194]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_194_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_194_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_194_/Q            |  v   | FE_OCPN186_o_data_bus_194 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC345_o_data_bus_194/I |  v   | FE_OCPN186_o_data_bus_194 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC345_o_data_bus_194/Z |  v   | o_data_bus[194]           | CKBD6BWP30P140LVT    | 0.030 |   0.073 |    0.069 | 
     | o_data_bus[194]                      |  v   | o_data_bus[194]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[98]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_98_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_98_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_98_/Q            |  v   | FE_OCPN267_o_data_bus_98 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC426_o_data_bus_98/I |  v   | FE_OCPN267_o_data_bus_98 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC426_o_data_bus_98/Z |  v   | o_data_bus[98]           | CKBD6BWP30P140LVT    | 0.030 |   0.073 |    0.069 | 
     | o_data_bus[98]                      |  v   | o_data_bus[98]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[170]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_170_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_170_/CP           |  ^   | clk                       | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_170_/Q            |  v   | FE_OCPN201_o_data_bus_170 | DFQD2BWP30P140LVT    | 0.042 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC360_o_data_bus_170/I |  v   | FE_OCPN201_o_data_bus_170 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC360_o_data_bus_170/Z |  v   | o_data_bus[170]           | CKBD6BWP30P140LVT    | 0.029 |   0.071 |    0.067 | 
     | o_data_bus[170]                      |  v   | o_data_bus[170]           | crossbar_one_hot_seq | 0.023 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[110]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_110_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_110_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_110_/Q            |  v   | FE_OCPN268_o_data_bus_110 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC427_o_data_bus_110/I |  v   | FE_OCPN268_o_data_bus_110 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC427_o_data_bus_110/Z |  v   | o_data_bus[110]           | CKBD6BWP30P140LVT    | 0.031 |   0.073 |    0.069 | 
     | o_data_bus[110]                      |  v   | o_data_bus[110]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[97]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_97_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_97_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_97_/Q            |  v   | FE_OCPN265_o_data_bus_97 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC424_o_data_bus_97/I |  v   | FE_OCPN265_o_data_bus_97 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC424_o_data_bus_97/Z |  v   | o_data_bus[97]           | CKBD6BWP30P140LVT    | 0.031 |   0.073 |    0.070 | 
     | o_data_bus[97]                      |  v   | o_data_bus[97]           | crossbar_one_hot_seq | 0.020 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[224]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_224_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_224_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_224_/Q            |  v   | FE_OCPN191_o_data_bus_224 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC350_o_data_bus_224/I |  v   | FE_OCPN191_o_data_bus_224 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC350_o_data_bus_224/Z |  v   | o_data_bus[224]           | CKBD6BWP30P140LVT    | 0.030 |   0.073 |    0.069 | 
     | o_data_bus[224]                      |  v   | o_data_bus[224]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[44]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_44_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_44_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_44_/Q            |  v   | FE_OCPN266_o_data_bus_44 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC425_o_data_bus_44/I |  v   | FE_OCPN266_o_data_bus_44 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC425_o_data_bus_44/Z |  v   | o_data_bus[44]           | CKBD6BWP30P140LVT    | 0.031 |   0.074 |    0.070 | 
     | o_data_bus[44]                      |  v   | o_data_bus[44]           | crossbar_one_hot_seq | 0.020 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[45]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_45_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_45_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_reg_reg_45_/Q            |  v   | FE_OCPN259_o_data_bus_45 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC418_o_data_bus_45/I |  v   | FE_OCPN259_o_data_bus_45 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC418_o_data_bus_45/Z |  v   | o_data_bus[45]           | CKBD6BWP30P140LVT    | 0.031 |   0.073 |    0.070 | 
     | o_data_bus[45]                      |  v   | o_data_bus[45]           | crossbar_one_hot_seq | 0.020 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[31]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_31_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_31_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_31_/Q            |  v   | FE_OCPN189_o_data_bus_31 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC348_o_data_bus_31/I |  v   | FE_OCPN189_o_data_bus_31 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC348_o_data_bus_31/Z |  v   | o_data_bus[31]           | CKBD6BWP30P140LVT    | 0.031 |   0.074 |    0.070 | 
     | o_data_bus[31]                      |  v   | o_data_bus[31]           | crossbar_one_hot_seq | 0.020 |   0.094 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[102]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_102_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_102_/CP           |  ^   | clk                       | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_102_/Q            |  v   | FE_OCPN336_o_data_bus_102 | DFQD2BWP30P140LVT    | 0.044 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC337_o_data_bus_102/I |  v   | FE_OCPN336_o_data_bus_102 | CKBD6BWP30P140LVT    | 0.000 |   0.045 |    0.041 | 
     | placeopt_FE_OCPC337_o_data_bus_102/Z |  v   | o_data_bus[102]           | CKBD6BWP30P140LVT    | 0.040 |   0.085 |    0.081 | 
     | o_data_bus[102]                      |  v   | o_data_bus[102]           | crossbar_one_hot_seq | 0.009 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[158]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_158_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_158_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_158_/Q            |  v   | FE_OCPN190_o_data_bus_158 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC349_o_data_bus_158/I |  v   | FE_OCPN190_o_data_bus_158 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC349_o_data_bus_158/Z |  v   | o_data_bus[158]           | CKBD6BWP30P140LVT    | 0.032 |   0.074 |    0.071 | 
     | o_data_bus[158]                      |  v   | o_data_bus[158]           | crossbar_one_hot_seq | 0.020 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[171]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_171_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_171_/CP           |  ^   | clk                       | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_171_/Q            |  v   | FE_OCPN269_o_data_bus_171 | DFQD2BWP30P140LVT    | 0.042 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC428_o_data_bus_171/I |  v   | FE_OCPN269_o_data_bus_171 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC428_o_data_bus_171/Z |  v   | o_data_bus[171]           | CKBD6BWP30P140LVT    | 0.030 |   0.072 |    0.069 | 
     | o_data_bus[171]                      |  v   | o_data_bus[171]           | crossbar_one_hot_seq | 0.021 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[174]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_174_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_174_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_174_/Q            |  v   | FE_OCPN232_o_data_bus_174 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC391_o_data_bus_174/I |  v   | FE_OCPN232_o_data_bus_174 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC391_o_data_bus_174/Z |  v   | o_data_bus[174]           | CKBD6BWP30P140LVT    | 0.032 |   0.074 |    0.071 | 
     | o_data_bus[174]                      |  v   | o_data_bus[174]           | crossbar_one_hot_seq | 0.019 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[195]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_195_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_195_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_195_/Q            |  v   | FE_OCPN184_o_data_bus_195 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC343_o_data_bus_195/I |  v   | FE_OCPN184_o_data_bus_195 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC343_o_data_bus_195/Z |  v   | o_data_bus[195]           | CKBD6BWP30P140LVT    | 0.031 |   0.073 |    0.070 | 
     | o_data_bus[195]                      |  v   | o_data_bus[195]           | crossbar_one_hot_seq | 0.020 |   0.094 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[34]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_34_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_34_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_34_/Q            |  v   | FE_OCPN251_o_data_bus_34 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC410_o_data_bus_34/I |  v   | FE_OCPN251_o_data_bus_34 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC410_o_data_bus_34/Z |  v   | o_data_bus[34]           | CKBD6BWP30P140LVT    | 0.031 |   0.074 |    0.070 | 
     | o_data_bus[34]                      |  v   | o_data_bus[34]           | crossbar_one_hot_seq | 0.020 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[192]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_192_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_192_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_192_/Q            |  v   | FE_OCPN180_o_data_bus_192 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC339_o_data_bus_192/I |  v   | FE_OCPN180_o_data_bus_192 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC339_o_data_bus_192/Z |  v   | o_data_bus[192]           | CKBD6BWP30P140LVT    | 0.032 |   0.074 |    0.071 | 
     | o_data_bus[192]                      |  v   | o_data_bus[192]           | crossbar_one_hot_seq | 0.019 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[196]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_196_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_196_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_196_/Q            |  v   | FE_OCPN183_o_data_bus_196 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC342_o_data_bus_196/I |  v   | FE_OCPN183_o_data_bus_196 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC342_o_data_bus_196/Z |  v   | o_data_bus[196]           | CKBD6BWP30P140LVT    | 0.032 |   0.074 |    0.071 | 
     | o_data_bus[196]                      |  v   | o_data_bus[196]           | crossbar_one_hot_seq | 0.019 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[223]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_223_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_223_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_223_/Q            |  v   | FE_OCPN263_o_data_bus_223 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC422_o_data_bus_223/I |  v   | FE_OCPN263_o_data_bus_223 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC422_o_data_bus_223/Z |  v   | o_data_bus[223]           | CKBD6BWP30P140LVT    | 0.031 |   0.074 |    0.070 | 
     | o_data_bus[223]                      |  v   | o_data_bus[223]           | crossbar_one_hot_seq | 0.020 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[40]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_40_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_40_/CP           |  ^   | clk                      | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_40_/Q            |  v   | FE_OCPN348_o_data_bus_40 | DFQD2BWP30P140LVT    | 0.044 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC349_o_data_bus_40/I |  v   | FE_OCPN348_o_data_bus_40 | CKBD6BWP30P140LVT    | 0.000 |   0.045 |    0.041 | 
     | placeopt_FE_OCPC349_o_data_bus_40/Z |  v   | o_data_bus[40]           | CKBD6BWP30P140LVT    | 0.040 |   0.085 |    0.081 | 
     | o_data_bus[40]                      |  v   | o_data_bus[40]           | crossbar_one_hot_seq | 0.009 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[66]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_66_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_66_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_66_/Q            |  v   | FE_OCPN254_o_data_bus_66 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC413_o_data_bus_66/I |  v   | FE_OCPN254_o_data_bus_66 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC413_o_data_bus_66/Z |  v   | o_data_bus[66]           | CKBD6BWP30P140LVT    | 0.032 |   0.074 |    0.071 | 
     | o_data_bus[66]                      |  v   | o_data_bus[66]           | crossbar_one_hot_seq | 0.019 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[101]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_101_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_101_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_101_/Q            |  v   | FE_OCPN253_o_data_bus_101 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC412_o_data_bus_101/I |  v   | FE_OCPN253_o_data_bus_101 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC412_o_data_bus_101/Z |  v   | o_data_bus[101]           | CKBD6BWP30P140LVT    | 0.032 |   0.074 |    0.071 | 
     | o_data_bus[101]                      |  v   | o_data_bus[101]           | crossbar_one_hot_seq | 0.019 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[161]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_161_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_161_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_161_/Q            |  v   | FE_OCPN245_o_data_bus_161 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC404_o_data_bus_161/I |  v   | FE_OCPN245_o_data_bus_161 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC404_o_data_bus_161/Z |  v   | o_data_bus[161]           | CKBD6BWP30P140LVT    | 0.032 |   0.075 |    0.071 | 
     | o_data_bus[161]                      |  v   | o_data_bus[161]           | crossbar_one_hot_seq | 0.019 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[235]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_235_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_235_/CP           |  ^   | clk                       | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_235_/Q            |  v   | FE_OCPN195_o_data_bus_235 | DFQD2BWP30P140LVT    | 0.042 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC354_o_data_bus_235/I |  v   | FE_OCPN195_o_data_bus_235 | CKBD6BWP30P140LVT    | 0.000 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC354_o_data_bus_235/Z |  v   | o_data_bus[235]           | CKBD6BWP30P140LVT    | 0.029 |   0.071 |    0.068 | 
     | o_data_bus[235]                      |  v   | o_data_bus[235]           | crossbar_one_hot_seq | 0.022 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[39]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_39_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_39_/CP           |  ^   | clk                      | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_39_/Q            |  v   | FE_OCPN344_o_data_bus_39 | DFQD2BWP30P140LVT    | 0.044 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC345_o_data_bus_39/I |  v   | FE_OCPN344_o_data_bus_39 | CKBD6BWP30P140LVT    | 0.000 |   0.045 |    0.041 | 
     | placeopt_FE_OCPC345_o_data_bus_39/Z |  v   | o_data_bus[39]           | CKBD6BWP30P140LVT    | 0.040 |   0.084 |    0.081 | 
     | o_data_bus[39]                      |  v   | o_data_bus[39]           | crossbar_one_hot_seq | 0.009 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[67]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_67_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_67_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_67_/Q            |  v   | FE_OCPN240_o_data_bus_67 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC399_o_data_bus_67/I |  v   | FE_OCPN240_o_data_bus_67 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC399_o_data_bus_67/Z |  v   | o_data_bus[67]           | CKBD6BWP30P140LVT    | 0.032 |   0.075 |    0.072 | 
     | o_data_bus[67]                      |  v   | o_data_bus[67]           | crossbar_one_hot_seq | 0.018 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[76]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_76_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_76_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_76_/Q            |  v   | FE_OCPN246_o_data_bus_76 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC405_o_data_bus_76/I |  v   | FE_OCPN246_o_data_bus_76 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC405_o_data_bus_76/Z |  v   | o_data_bus[76]           | CKBD6BWP30P140LVT    | 0.032 |   0.075 |    0.071 | 
     | o_data_bus[76]                      |  v   | o_data_bus[76]           | crossbar_one_hot_seq | 0.019 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[127]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_127_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_127_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_127_/Q            |  v   | FE_OCPN238_o_data_bus_127 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC397_o_data_bus_127/I |  v   | FE_OCPN238_o_data_bus_127 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC397_o_data_bus_127/Z |  v   | o_data_bus[127]           | CKBD6BWP30P140LVT    | 0.033 |   0.076 |    0.073 | 
     | o_data_bus[127]                      |  v   | o_data_bus[127]           | crossbar_one_hot_seq | 0.017 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[43]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_43_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_43_/CP           |  ^   | clk                      | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_43_/Q            |  v   | FE_OCPN196_o_data_bus_43 | DFQD2BWP30P140LVT    | 0.042 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC355_o_data_bus_43/I |  v   | FE_OCPN196_o_data_bus_43 | CKBD6BWP30P140LVT    | 0.000 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC355_o_data_bus_43/Z |  v   | o_data_bus[43]           | CKBD6BWP30P140LVT    | 0.029 |   0.071 |    0.068 | 
     | o_data_bus[43]                      |  v   | o_data_bus[43]           | crossbar_one_hot_seq | 0.022 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[165]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_165_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_165_/CP           |  ^   | clk                       | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_165_/Q            |  v   | FE_OCPN192_o_data_bus_165 | DFQD2BWP30P140LVT    | 0.042 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC351_o_data_bus_165/I |  v   | FE_OCPN192_o_data_bus_165 | CKBD6BWP30P140LVT    | 0.000 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC351_o_data_bus_165/Z |  v   | o_data_bus[165]           | CKBD6BWP30P140LVT    | 0.029 |   0.071 |    0.068 | 
     | o_data_bus[165]                      |  v   | o_data_bus[165]           | crossbar_one_hot_seq | 0.022 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[189]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_189_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_189_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_189_/Q            |  v   | FE_OCPN182_o_data_bus_189 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC341_o_data_bus_189/I |  v   | FE_OCPN182_o_data_bus_189 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC341_o_data_bus_189/Z |  v   | o_data_bus[189]           | CKBD6BWP30P140LVT    | 0.032 |   0.075 |    0.072 | 
     | o_data_bus[189]                      |  v   | o_data_bus[189]           | crossbar_one_hot_seq | 0.018 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[65]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_65_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_65_/CP           |  ^   | clk                      | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_65_/Q            |  v   | FE_OCPN248_o_data_bus_65 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC407_o_data_bus_65/I |  v   | FE_OCPN248_o_data_bus_65 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC407_o_data_bus_65/Z |  v   | o_data_bus[65]           | CKBD6BWP30P140LVT    | 0.032 |   0.075 |    0.072 | 
     | o_data_bus[65]                      |  v   | o_data_bus[65]           | crossbar_one_hot_seq | 0.018 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[163]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_163_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_163_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_163_/Q            |  v   | FE_OCPN243_o_data_bus_163 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC402_o_data_bus_163/I |  v   | FE_OCPN243_o_data_bus_163 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC402_o_data_bus_163/Z |  v   | o_data_bus[163]           | CKBD6BWP30P140LVT    | 0.032 |   0.075 |    0.072 | 
     | o_data_bus[163]                      |  v   | o_data_bus[163]           | crossbar_one_hot_seq | 0.018 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[4]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |         Cell         | Delay | Arrival | Required | 
     |                                    |      |                         |                      |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+----------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_4_/CP           |  ^   | clk                     | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_4_/Q            |  v   | FE_OCPN249_o_data_bus_4 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC408_o_data_bus_4/I |  v   | FE_OCPN249_o_data_bus_4 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC408_o_data_bus_4/Z |  v   | o_data_bus[4]           | CKBD6BWP30P140LVT    | 0.033 |   0.075 |    0.072 | 
     | o_data_bus[4]                      |  v   | o_data_bus[4]           | crossbar_one_hot_seq | 0.018 |   0.093 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[38]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_38_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_38_/CP           |  ^   | clk                      | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_38_/Q            |  v   | FE_OCPN352_o_data_bus_38 | DFQD2BWP30P140LVT    | 0.044 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC353_o_data_bus_38/I |  v   | FE_OCPN352_o_data_bus_38 | CKBD6BWP30P140LVT    | 0.000 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC353_o_data_bus_38/Z |  v   | o_data_bus[38]           | CKBD6BWP30P140LVT    | 0.040 |   0.084 |    0.081 | 
     | o_data_bus[38]                      |  v   | o_data_bus[38]           | crossbar_one_hot_seq | 0.009 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[125]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_125_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_125_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_125_/Q            |  v   | FE_OCPN256_o_data_bus_125 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC415_o_data_bus_125/I |  v   | FE_OCPN256_o_data_bus_125 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC415_o_data_bus_125/Z |  v   | o_data_bus[125]           | CKBD6BWP30P140LVT    | 0.032 |   0.075 |    0.072 | 
     | o_data_bus[125]                      |  v   | o_data_bus[125]           | crossbar_one_hot_seq | 0.019 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[126]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_126_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_126_/CP           |  ^   | clk                       | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_126_/Q            |  v   | FE_OCPN326_o_data_bus_126 | DFQD1BWP30P140LVT    | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC485_o_data_bus_126/I |  v   | FE_OCPN326_o_data_bus_126 | CKBD6BWP30P140LVT    | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC485_o_data_bus_126/Z |  v   | o_data_bus[126]           | CKBD6BWP30P140LVT    | 0.034 |   0.077 |    0.074 | 
     | o_data_bus[126]                      |  v   | o_data_bus[126]           | crossbar_one_hot_seq | 0.016 |   0.093 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[35]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_35_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_35_/CP           |  ^   | clk                      | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_35_/Q            |  v   | FE_OCPN258_o_data_bus_35 | DFQD2BWP30P140LVT    | 0.042 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC417_o_data_bus_35/I |  v   | FE_OCPN258_o_data_bus_35 | CKBD6BWP30P140LVT    | 0.000 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC417_o_data_bus_35/Z |  v   | o_data_bus[35]           | CKBD6BWP30P140LVT    | 0.030 |   0.072 |    0.069 | 
     | o_data_bus[35]                      |  v   | o_data_bus[35]           | crossbar_one_hot_seq | 0.021 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[63]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_63_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net            |         Cell         | Delay | Arrival | Required | 
     |                                     |      |                          |                      |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------------------+----------------------+-------+---------+----------| 
     | clk                                 |  ^   | clk                      |                      |       |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_63_/CP           |  ^   | clk                      | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_reg_reg_63_/Q            |  v   | FE_OCPN346_o_data_bus_63 | DFQD2BWP30P140LVT    | 0.044 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC347_o_data_bus_63/I |  v   | FE_OCPN346_o_data_bus_63 | CKBD6BWP30P140LVT    | 0.000 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC347_o_data_bus_63/Z |  v   | o_data_bus[63]           | CKBD6BWP30P140LVT    | 0.040 |   0.084 |    0.081 | 
     | o_data_bus[63]                      |  v   | o_data_bus[63]           | crossbar_one_hot_seq | 0.009 |   0.093 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 

