# Power_dissipation_analysis


# Verilog
## UCR, EIE

### Brandon Esquiivel Molina
### brandon.esquivel@ucr.ac.cr

## Description
The project consists of analyzing the power consumption of three different adders, and their delay times.
It is proposed as an assignment of the course Microelectronics: Silicon Systems of the School of Electrical Engineering of the University of Costa Rica

## adders

three adders are analyzed: logical adder, ripple adder and look ahead adder

# How to run - Makefile

if you feel lazy, just:

--make All"adder"--

inside the makefile you can find detailed comments of the complation, synth and simulation steps.

## For more information(in spanish) see the report inside the docs folder.
