Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 18 17:43:59 2023
| Host         : Bobbys-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sccpu_timing_summary_routed.rpt -pb sccpu_timing_summary_routed.pb -rpx sccpu_timing_summary_routed.rpx -warn_on_violation
| Design       : sccpu
| Device       : 7z014s-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    10          
TIMING-20  Warning           Non-clocked latch               47          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1305)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3097)
5. checking no_input_delay (65)
6. checking no_output_delay (97)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1305)
---------------------------
 There are 1024 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[1] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst[26] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst[27] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst[28] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst[29] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[2] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst[30] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst[31] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[4] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/r_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alu_reg/z_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_reg/aluc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_reg/aluc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_reg/aluc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_reg/aluc_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3097)
---------------------------------------------------
 There are 3097 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (97)
--------------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3194          inf        0.000                      0                 3194           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3194 Endpoints
Min Delay          3194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.336ns  (logic 3.793ns (26.459%)  route 10.543ns (73.541%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.866     7.739    reggi/inst_IBUF[16]
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.105     7.844 r  reggi/data_OBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.844    reggi/data_OBUF[8]_inst_i_10_n_1
    SLICE_X100Y58        MUXF7 (Prop_muxf7_I0_O)      0.173     8.017 r  reggi/data_OBUF[8]_inst_i_4/O
                         net (fo=2, routed)           0.652     8.670    reggi/data_OBUF[8]_inst_i_4_n_1
    SLICE_X99Y58         LUT6 (Prop_lut6_I3_O)        0.241     8.911 r  reggi/data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.024    11.935    data_OBUF[8]
    E19                  OBUF (Prop_obuf_I_O)         2.401    14.336 r  data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.336    data[8]
    E19                                                               r  data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            alu_reg/r_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.251ns  (logic 2.950ns (20.700%)  route 11.301ns (79.300%))
  Logic Levels:           14  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.923     7.796    reggi/inst_IBUF[16]
    SLICE_X95Y61         LUT6 (Prop_lut6_I4_O)        0.105     7.901 r  reggi/data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.901    reggi/data_OBUF[7]_inst_i_10_n_1
    SLICE_X95Y61         MUXF7 (Prop_muxf7_I0_O)      0.178     8.079 r  reggi/data_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.000     8.079    reggi/data_OBUF[7]_inst_i_4_n_1
    SLICE_X95Y61         MUXF8 (Prop_muxf8_I1_O)      0.079     8.158 r  reggi/r_reg[7]_i_8/O
                         net (fo=1, routed)           0.351     8.509    reggi/r_reg[7]_i_8_n_1
    SLICE_X98Y62         LUT5 (Prop_lut5_I3_O)        0.264     8.773 r  reggi/r_reg[7]_i_4/O
                         net (fo=10, routed)          1.995    10.768    reggi/r_reg[7]_i_4_n_1
    SLICE_X105Y62        LUT2 (Prop_lut2_I1_O)        0.105    10.873 r  reggi/r0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.873    alu_reg/r_reg[4]_i_2_3[3]
    SLICE_X105Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.205 r  alu_reg/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.205    alu_reg/r0_carry__0_n_1
    SLICE_X105Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.303 r  alu_reg/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.303    alu_reg/r0_carry__1_n_1
    SLICE_X105Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.401 r  alu_reg/r0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.401    alu_reg/r0_carry__2_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.499 r  alu_reg/r0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.499    alu_reg/r0_carry__3_n_1
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.597 r  alu_reg/r0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.597    alu_reg/r0_carry__4_n_1
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.857 r  alu_reg/r0_carry__5/O[3]
                         net (fo=1, routed)           0.738    12.595    control_reg/r_reg[27]_i_1_0[3]
    SLICE_X106Y67        LUT6 (Prop_lut6_I5_O)        0.257    12.852 r  control_reg/r_reg[27]_i_2/O
                         net (fo=1, routed)           0.808    13.660    control_reg/r_reg[27]_i_2_n_1
    SLICE_X102Y68        LUT6 (Prop_lut6_I0_O)        0.105    13.765 r  control_reg/r_reg[27]_i_1/O
                         net (fo=1, routed)           0.486    14.251    alu_reg/D[27]
    SLICE_X102Y68        LDCE                                         r  alu_reg/r_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.163ns  (logic 3.800ns (26.827%)  route 10.364ns (73.173%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.916     7.789    reggi/inst_IBUF[16]
    SLICE_X94Y67         LUT6 (Prop_lut6_I4_O)        0.105     7.894 r  reggi/data_OBUF[16]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.894    reggi/data_OBUF[16]_inst_i_9_n_1
    SLICE_X94Y67         MUXF7 (Prop_muxf7_I1_O)      0.206     8.100 r  reggi/data_OBUF[16]_inst_i_3/O
                         net (fo=2, routed)           0.456     8.555    reggi/data_OBUF[16]_inst_i_3_n_1
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.242     8.797 r  reggi/data_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.993    11.790    data_OBUF[16]
    E21                  OBUF (Prop_obuf_I_O)         2.374    14.163 r  data_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.163    data[16]
    E21                                                               r  data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            alu_reg/r_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.032ns  (logic 3.119ns (22.228%)  route 10.913ns (77.772%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.884     7.757    reggi/inst_IBUF[16]
    SLICE_X98Y60         LUT6 (Prop_lut6_I4_O)        0.105     7.862 r  reggi/data_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.862    reggi/data_OBUF[0]_inst_i_6_n_1
    SLICE_X98Y60         MUXF7 (Prop_muxf7_I0_O)      0.173     8.035 r  reggi/data_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.000     8.035    reggi/data_OBUF[0]_inst_i_2_n_1
    SLICE_X98Y60         MUXF8 (Prop_muxf8_I1_O)      0.074     8.109 r  reggi/r_reg[0]_i_8/O
                         net (fo=1, routed)           0.786     8.895    reggi/r_reg[0]_i_8_n_1
    SLICE_X102Y58        LUT5 (Prop_lut5_I1_O)        0.259     9.154 r  reggi/r_reg[0]_i_4/O
                         net (fo=12, routed)          1.036    10.189    reggi/inst[0]
    SLICE_X104Y61        LUT2 (Prop_lut2_I0_O)        0.105    10.294 r  reggi/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.294    alu_reg/r_reg[0]_i_2_3[0]
    SLICE_X104Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.717 r  alu_reg/r0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.717    alu_reg/r0_inferred__0/i__carry_n_1
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  alu_reg/r0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.817    alu_reg/r0_inferred__0/i__carry__0_n_1
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  alu_reg/r0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.917    alu_reg/r0_inferred__0/i__carry__1_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  alu_reg/r0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    alu_reg/r0_inferred__0/i__carry__2_n_1
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  alu_reg/r0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.117    alu_reg/r0_inferred__0/i__carry__3_n_1
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  alu_reg/r0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.217    alu_reg/r0_inferred__0/i__carry__4_n_1
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.474 r  alu_reg/r0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           1.067    12.541    control_reg/data1[10]
    SLICE_X103Y66        LUT6 (Prop_lut6_I3_O)        0.245    12.786 r  control_reg/r_reg[25]_i_2/O
                         net (fo=1, routed)           0.714    13.500    control_reg/r_reg[25]_i_2_n_1
    SLICE_X102Y66        LUT6 (Prop_lut6_I0_O)        0.105    13.605 r  control_reg/r_reg[25]_i_1/O
                         net (fo=1, routed)           0.427    14.032    alu_reg/D[25]
    SLICE_X102Y66        LDCE                                         r  alu_reg/r_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            alu_reg/r_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.935ns  (logic 2.850ns (20.452%)  route 11.085ns (79.548%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.923     7.796    reggi/inst_IBUF[16]
    SLICE_X95Y61         LUT6 (Prop_lut6_I4_O)        0.105     7.901 r  reggi/data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.901    reggi/data_OBUF[7]_inst_i_10_n_1
    SLICE_X95Y61         MUXF7 (Prop_muxf7_I0_O)      0.178     8.079 r  reggi/data_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.000     8.079    reggi/data_OBUF[7]_inst_i_4_n_1
    SLICE_X95Y61         MUXF8 (Prop_muxf8_I1_O)      0.079     8.158 r  reggi/r_reg[7]_i_8/O
                         net (fo=1, routed)           0.351     8.509    reggi/r_reg[7]_i_8_n_1
    SLICE_X98Y62         LUT5 (Prop_lut5_I3_O)        0.264     8.773 r  reggi/r_reg[7]_i_4/O
                         net (fo=10, routed)          1.995    10.768    reggi/r_reg[7]_i_4_n_1
    SLICE_X105Y62        LUT2 (Prop_lut2_I1_O)        0.105    10.873 r  reggi/r0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.873    alu_reg/r_reg[4]_i_2_3[3]
    SLICE_X105Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.205 r  alu_reg/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.205    alu_reg/r0_carry__0_n_1
    SLICE_X105Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.303 r  alu_reg/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.303    alu_reg/r0_carry__1_n_1
    SLICE_X105Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.401 r  alu_reg/r0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.401    alu_reg/r0_carry__2_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.499 r  alu_reg/r0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.499    alu_reg/r0_carry__3_n_1
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.764 r  alu_reg/r0_carry__4/O[1]
                         net (fo=1, routed)           0.523    12.287    control_reg/r_reg[23]_i_1_0[1]
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.250    12.537 r  control_reg/r_reg[21]_i_2/O
                         net (fo=1, routed)           0.750    13.288    control_reg/r_reg[21]_i_2_n_1
    SLICE_X101Y65        LUT6 (Prop_lut6_I0_O)        0.105    13.393 r  control_reg/r_reg[21]_i_1/O
                         net (fo=1, routed)           0.543    13.935    alu_reg/D[21]
    SLICE_X98Y63         LDCE                                         r  alu_reg/r_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.934ns  (logic 3.818ns (27.400%)  route 10.116ns (72.600%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.565     7.438    reggi/inst_IBUF[16]
    SLICE_X96Y62         LUT6 (Prop_lut6_I4_O)        0.105     7.543 r  reggi/data_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.543    reggi/data_OBUF[7]_inst_i_8_n_1
    SLICE_X96Y62         MUXF7 (Prop_muxf7_I0_O)      0.201     7.744 r  reggi/data_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.659     8.403    reggi/data_OBUF[7]_inst_i_3_n_1
    SLICE_X97Y62         LUT6 (Prop_lut6_I1_O)        0.242     8.645 r  reggi/data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.892    11.537    data_OBUF[7]
    E20                  OBUF (Prop_obuf_I_O)         2.397    13.934 r  data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.934    data[7]
    E20                                                               r  data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[21]
                            (input port)
  Destination:            alu_reg/r_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.899ns  (logic 2.733ns (19.660%)  route 11.167ns (80.340%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  inst[21] (IN)
                         net (fo=0)                   0.000     0.000    inst[21]
    N18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  inst_IBUF[21]_inst/O
                         net (fo=257, routed)         5.652     6.590    reggi/inst_IBUF[21]
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  reggi/pcOut[0]_i_12/O
                         net (fo=1, routed)           0.000     6.695    reggi/pcOut[0]_i_12_n_1
    SLICE_X102Y59        MUXF7 (Prop_muxf7_I1_O)      0.178     6.873 r  reggi/pcOut_reg[0]_i_5/O
                         net (fo=1, routed)           0.686     7.559    reggi/pcOut_reg[0]_i_5_n_1
    SLICE_X101Y59        LUT6 (Prop_lut6_I3_O)        0.241     7.800 r  reggi/pcOut[0]_i_2/O
                         net (fo=4, routed)           1.155     8.955    control_reg/qa[0]
    SLICE_X108Y59        LUT3 (Prop_lut3_I2_O)        0.105     9.060 r  control_reg/r_reg[0]_i_5/O
                         net (fo=66, routed)          1.285    10.345    control_reg/inst[6]
    SLICE_X105Y61        LUT2 (Prop_lut2_I0_O)        0.105    10.450 r  control_reg/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.450    alu_reg/S[0]
    SLICE_X105Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.890 r  alu_reg/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.890    alu_reg/r0_carry_n_1
    SLICE_X105Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.155 r  alu_reg/r0_carry__0/O[1]
                         net (fo=1, routed)           0.878    12.033    reggi/r_reg[7]_i_1_0[1]
    SLICE_X106Y62        LUT6 (Prop_lut6_I5_O)        0.250    12.283 r  reggi/r_reg[5]_i_2/O
                         net (fo=1, routed)           0.799    13.081    reggi/r_reg[5]_i_2_n_1
    SLICE_X107Y61        LUT6 (Prop_lut6_I0_O)        0.105    13.186 r  reggi/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.713    13.899    alu_reg/D[5]
    SLICE_X106Y57        LDCE                                         r  alu_reg/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            alu_reg/r_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.882ns  (logic 3.048ns (21.957%)  route 10.834ns (78.043%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.923     7.796    reggi/inst_IBUF[16]
    SLICE_X95Y61         LUT6 (Prop_lut6_I4_O)        0.105     7.901 r  reggi/data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.901    reggi/data_OBUF[7]_inst_i_10_n_1
    SLICE_X95Y61         MUXF7 (Prop_muxf7_I0_O)      0.178     8.079 r  reggi/data_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.000     8.079    reggi/data_OBUF[7]_inst_i_4_n_1
    SLICE_X95Y61         MUXF8 (Prop_muxf8_I1_O)      0.079     8.158 r  reggi/r_reg[7]_i_8/O
                         net (fo=1, routed)           0.351     8.509    reggi/r_reg[7]_i_8_n_1
    SLICE_X98Y62         LUT5 (Prop_lut5_I3_O)        0.264     8.773 r  reggi/r_reg[7]_i_4/O
                         net (fo=10, routed)          1.995    10.768    reggi/r_reg[7]_i_4_n_1
    SLICE_X105Y62        LUT2 (Prop_lut2_I1_O)        0.105    10.873 r  reggi/r0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.873    alu_reg/r_reg[4]_i_2_3[3]
    SLICE_X105Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.205 r  alu_reg/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.205    alu_reg/r0_carry__0_n_1
    SLICE_X105Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.303 r  alu_reg/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.303    alu_reg/r0_carry__1_n_1
    SLICE_X105Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.401 r  alu_reg/r0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.401    alu_reg/r0_carry__2_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.499 r  alu_reg/r0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.499    alu_reg/r0_carry__3_n_1
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.597 r  alu_reg/r0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.597    alu_reg/r0_carry__4_n_1
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.695 r  alu_reg/r0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.695    alu_reg/r0_carry__5_n_1
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.955 r  alu_reg/r0_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.412    control_reg/r_reg[31]_i_1_0[3]
    SLICE_X105Y69        LUT6 (Prop_lut6_I5_O)        0.257    12.669 r  control_reg/r_reg[31]_i_2/O
                         net (fo=1, routed)           0.713    13.383    control_reg/r_reg[31]_i_2_n_1
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.105    13.488 r  control_reg/r_reg[31]_i_1/O
                         net (fo=1, routed)           0.394    13.882    alu_reg/D[31]
    SLICE_X104Y69        LDCE                                         r  alu_reg/r_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[29]
                            (input port)
  Destination:            alu_reg/r_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.867ns  (logic 2.369ns (17.086%)  route 11.498ns (82.914%))
  Logic Levels:           9  (IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  inst[29] (IN)
                         net (fo=0)                   0.000     0.000    inst[29]
    K15                  IBUF (Prop_ibuf_I_O)         0.893     0.893 f  inst_IBUF[29]_inst/O
                         net (fo=32, routed)          2.436     3.330    control_reg/inst_IBUF[29]
    SLICE_X111Y74        LUT4 (Prop_lut4_I0_O)        0.105     3.435 f  control_reg/shift_reg_i_8/O
                         net (fo=1, routed)           0.525     3.959    control_reg/shift_reg_i_8_n_1
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.105     4.064 r  control_reg/shift_reg_i_3/O
                         net (fo=1, routed)           0.408     4.473    control_reg/shift_reg_i_3_n_1
    SLICE_X112Y77        LDCE (SetClr_ldce_CLR_Q)     0.741     5.214 f  control_reg/shift_reg/Q
                         net (fo=44, routed)          2.526     7.740    reggi/shift
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.105     7.845 r  reggi/r0_carry__1_i_3/O
                         net (fo=7, routed)           1.187     9.032    reggi/inst[25]_3
    SLICE_X106Y62        LUT6 (Prop_lut6_I1_O)        0.105     9.137 r  reggi/r_reg[31]_i_19/O
                         net (fo=1, routed)           0.855     9.992    reggi/r_reg[31]_i_19_n_1
    SLICE_X105Y69        LUT6 (Prop_lut6_I4_O)        0.105    10.097 f  reggi/r_reg[31]_i_8/O
                         net (fo=51, routed)          2.807    12.904    reggi/r_reg[31]_i_20_0
    SLICE_X102Y57        LUT5 (Prop_lut5_I3_O)        0.105    13.009 f  reggi/r_reg[8]_i_3/O
                         net (fo=1, routed)           0.341    13.350    reggi/r_reg[8]_i_3_n_1
    SLICE_X102Y58        LUT6 (Prop_lut6_I2_O)        0.105    13.455 f  reggi/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.412    13.867    alu_reg/D[8]
    SLICE_X102Y57        LDCE                                         f  alu_reg/r_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst[16]
                            (input port)
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.854ns  (logic 3.736ns (26.965%)  route 10.118ns (73.035%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  inst[16] (IN)
                         net (fo=0)                   0.000     0.000    inst[16]
    J21                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  inst_IBUF[16]_inst/O
                         net (fo=258, routed)         6.884     7.757    reggi/inst_IBUF[16]
    SLICE_X98Y60         LUT6 (Prop_lut6_I4_O)        0.105     7.862 r  reggi/data_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.862    reggi/data_OBUF[0]_inst_i_6_n_1
    SLICE_X98Y60         MUXF7 (Prop_muxf7_I0_O)      0.173     8.035 r  reggi/data_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.591     8.626    reggi/data_OBUF[0]_inst_i_2_n_1
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.241     8.867 r  reggi/data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.643    11.510    data_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         2.344    13.854 r  data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.854    data[0]
    H18                                                               r  data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_reg/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_reg/pcOut_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.829%)  route 0.187ns (47.171%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE                         0.000     0.000 r  pc_reg/pcOut_reg[0]/C
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pc_reg/pcOut_reg[0]/Q
                         net (fo=3, routed)           0.187     0.351    control_reg/pcOut_reg[0][0]
    SLICE_X108Y57        LUT4 (Prop_lut4_I3_O)        0.045     0.396 r  control_reg/pcOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    pc_reg/D[0]
    SLICE_X108Y57        FDRE                                         r  pc_reg/pcOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/pcsrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pc_reg/pcOut_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.223ns (47.597%)  route 0.246ns (52.403%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        LDCE                         0.000     0.000 r  control_reg/pcsrc_reg[0]/G
    SLICE_X112Y72        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_reg/pcsrc_reg[0]/Q
                         net (fo=32, routed)          0.246     0.424    control_reg/pcsrc[0]
    SLICE_X110Y66        LUT5 (Prop_lut5_I1_O)        0.045     0.469 r  control_reg/pcOut[30]_i_1/O
                         net (fo=1, routed)           0.000     0.469    pc_reg/D[30]
    SLICE_X110Y66        FDRE                                         r  pc_reg/pcOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/pcsrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pc_reg/pcOut_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.223ns (43.514%)  route 0.289ns (56.486%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        LDCE                         0.000     0.000 r  control_reg/pcsrc_reg[0]/G
    SLICE_X112Y72        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_reg/pcsrc_reg[0]/Q
                         net (fo=32, routed)          0.289     0.467    control_reg/pcsrc[0]
    SLICE_X110Y66        LUT5 (Prop_lut5_I1_O)        0.045     0.512 r  control_reg/pcOut[31]_i_1/O
                         net (fo=1, routed)           0.000     0.512    pc_reg/D[31]
    SLICE_X110Y66        FDRE                                         r  pc_reg/pcOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/pcsrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pc_reg/pcOut_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.223ns (39.458%)  route 0.342ns (60.542%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        LDCE                         0.000     0.000 r  control_reg/pcsrc_reg[0]/G
    SLICE_X112Y72        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_reg/pcsrc_reg[0]/Q
                         net (fo=32, routed)          0.342     0.520    control_reg/pcsrc[0]
    SLICE_X112Y64        LUT6 (Prop_lut6_I2_O)        0.045     0.565 r  control_reg/pcOut[27]_i_1/O
                         net (fo=1, routed)           0.000     0.565    pc_reg/D[27]
    SLICE_X112Y64        FDRE                                         r  pc_reg/pcOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/pcsrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pc_reg/pcOut_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.223ns (38.605%)  route 0.355ns (61.395%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        LDCE                         0.000     0.000 r  control_reg/pcsrc_reg[0]/G
    SLICE_X112Y72        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_reg/pcsrc_reg[0]/Q
                         net (fo=32, routed)          0.355     0.533    control_reg/pcsrc[0]
    SLICE_X113Y64        LUT6 (Prop_lut6_I2_O)        0.045     0.578 r  control_reg/pcOut[17]_i_1/O
                         net (fo=1, routed)           0.000     0.578    pc_reg/D[17]
    SLICE_X113Y64        FDRE                                         r  pc_reg/pcOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            reggi/register_reg[16][18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.248ns (41.026%)  route 0.356ns (58.974%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        LDCE                         0.000     0.000 r  control_reg/jal_reg/G
    SLICE_X110Y77        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  control_reg/jal_reg/Q
                         net (fo=37, routed)          0.089     0.247    control_reg/jal
    SLICE_X111Y77        LUT4 (Prop_lut4_I3_O)        0.045     0.292 f  control_reg/register[1][31]_i_8/O
                         net (fo=31, routed)          0.101     0.393    control_reg/register[1][31]_i_8_n_1
    SLICE_X111Y77        LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  control_reg/register[16][31]_i_1/O
                         net (fo=32, routed)          0.167     0.604    reggi/register_reg[16][31]_0[0]
    SLICE_X106Y76        FDCE                                         r  reggi/register_reg[16][18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            reggi/register_reg[16][21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.248ns (41.026%)  route 0.356ns (58.974%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        LDCE                         0.000     0.000 r  control_reg/jal_reg/G
    SLICE_X110Y77        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  control_reg/jal_reg/Q
                         net (fo=37, routed)          0.089     0.247    control_reg/jal
    SLICE_X111Y77        LUT4 (Prop_lut4_I3_O)        0.045     0.292 f  control_reg/register[1][31]_i_8/O
                         net (fo=31, routed)          0.101     0.393    control_reg/register[1][31]_i_8_n_1
    SLICE_X111Y77        LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  control_reg/register[16][31]_i_1/O
                         net (fo=32, routed)          0.167     0.604    reggi/register_reg[16][31]_0[0]
    SLICE_X106Y76        FDCE                                         r  reggi/register_reg[16][21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            reggi/register_reg[16][22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.248ns (41.026%)  route 0.356ns (58.974%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        LDCE                         0.000     0.000 r  control_reg/jal_reg/G
    SLICE_X110Y77        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  control_reg/jal_reg/Q
                         net (fo=37, routed)          0.089     0.247    control_reg/jal
    SLICE_X111Y77        LUT4 (Prop_lut4_I3_O)        0.045     0.292 f  control_reg/register[1][31]_i_8/O
                         net (fo=31, routed)          0.101     0.393    control_reg/register[1][31]_i_8_n_1
    SLICE_X111Y77        LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  control_reg/register[16][31]_i_1/O
                         net (fo=32, routed)          0.167     0.604    reggi/register_reg[16][31]_0[0]
    SLICE_X106Y76        FDCE                                         r  reggi/register_reg[16][22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            reggi/register_reg[16][23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.248ns (41.026%)  route 0.356ns (58.974%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        LDCE                         0.000     0.000 r  control_reg/jal_reg/G
    SLICE_X110Y77        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  control_reg/jal_reg/Q
                         net (fo=37, routed)          0.089     0.247    control_reg/jal
    SLICE_X111Y77        LUT4 (Prop_lut4_I3_O)        0.045     0.292 f  control_reg/register[1][31]_i_8/O
                         net (fo=31, routed)          0.101     0.393    control_reg/register[1][31]_i_8_n_1
    SLICE_X111Y77        LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  control_reg/register[16][31]_i_1/O
                         net (fo=32, routed)          0.167     0.604    reggi/register_reg[16][31]_0[0]
    SLICE_X106Y76        FDCE                                         r  reggi/register_reg[16][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_reg/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            reggi/register_reg[16][24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.248ns (41.026%)  route 0.356ns (58.974%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        LDCE                         0.000     0.000 r  control_reg/jal_reg/G
    SLICE_X110Y77        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  control_reg/jal_reg/Q
                         net (fo=37, routed)          0.089     0.247    control_reg/jal
    SLICE_X111Y77        LUT4 (Prop_lut4_I3_O)        0.045     0.292 f  control_reg/register[1][31]_i_8/O
                         net (fo=31, routed)          0.101     0.393    control_reg/register[1][31]_i_8_n_1
    SLICE_X111Y77        LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  control_reg/register[16][31]_i_1/O
                         net (fo=32, routed)          0.167     0.604    reggi/register_reg[16][31]_0[0]
    SLICE_X106Y76        FDCE                                         r  reggi/register_reg[16][24]/CE
  -------------------------------------------------------------------    -------------------





