strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c9a8a6590>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2c9a8a6710>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['slowena']",
		label="(slowena == 1'b1)",
		lineno=16];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c9a8a6750>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2c9a8a6910>",
		fillcolor=turquoise,
		label="17:BL
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c9a8a6950>]",
		style=filled,
		typ=Block];
	"17:IF" -> "17:BL"	[cond="['q']",
		label="(q != 4'd9)",
		lineno=17];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c9a8a6790>",
		fillcolor=firebrick,
		label="19:NS
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c9a8a6790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "19:NS"	[cond="['q']",
		label="!((q != 4'd9))",
		lineno=17];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2c9a8a6dd0>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c9a8a6c90>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"17:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2c9a8a6e50>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c9a8a6e90>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "16:IF"	[cond="['reset']",
		label="!((reset == 1'b0))",
		lineno=14];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label="(reset == 1'b0)",
		lineno=14];
	"19:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2c9a88a050>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
