--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml seq_cmp.twx seq_cmp.ncd -o seq_cmp.twr seq_cmp.pcf

Design file:              seq_cmp.ncd
Physical constraint file: seq_cmp.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A<0>        |    1.813(R)|      SLOW  |    1.729(R)|      SLOW  |clk_BUFGP         |   0.000|
A<1>        |    1.704(R)|      SLOW  |    1.652(R)|      SLOW  |clk_BUFGP         |   0.000|
A<2>        |    2.128(R)|      SLOW  |    1.690(R)|      SLOW  |clk_BUFGP         |   0.000|
A<3>        |    1.798(R)|      SLOW  |    1.757(R)|      SLOW  |clk_BUFGP         |   0.000|
A<4>        |    1.506(R)|      SLOW  |    2.081(R)|      SLOW  |clk_BUFGP         |   0.000|
A<5>        |    1.456(R)|      SLOW  |    1.975(R)|      SLOW  |clk_BUFGP         |   0.000|
A<6>        |    1.487(R)|      SLOW  |    2.086(R)|      SLOW  |clk_BUFGP         |   0.000|
A<7>        |    1.542(R)|      SLOW  |    1.931(R)|      SLOW  |clk_BUFGP         |   0.000|
A<8>        |    1.480(R)|      SLOW  |    2.145(R)|      SLOW  |clk_BUFGP         |   0.000|
A<9>        |    1.477(R)|      SLOW  |    2.106(R)|      SLOW  |clk_BUFGP         |   0.000|
A<10>       |    1.538(R)|      SLOW  |    1.936(R)|      SLOW  |clk_BUFGP         |   0.000|
A<11>       |    2.345(R)|      SLOW  |    1.639(R)|      SLOW  |clk_BUFGP         |   0.000|
A<12>       |    1.717(R)|      SLOW  |    1.832(R)|      SLOW  |clk_BUFGP         |   0.000|
A<13>       |    2.177(R)|      SLOW  |    1.501(R)|      SLOW  |clk_BUFGP         |   0.000|
A<14>       |    2.651(R)|      SLOW  |    1.417(R)|      SLOW  |clk_BUFGP         |   0.000|
A<15>       |    2.037(R)|      SLOW  |    1.597(R)|      SLOW  |clk_BUFGP         |   0.000|
A<16>       |    2.235(R)|      SLOW  |    1.873(R)|      SLOW  |clk_BUFGP         |   0.000|
A<17>       |    2.244(R)|      SLOW  |    1.606(R)|      SLOW  |clk_BUFGP         |   0.000|
A<18>       |    1.835(R)|      SLOW  |    1.324(R)|      SLOW  |clk_BUFGP         |   0.000|
A<19>       |    1.627(R)|      SLOW  |    1.717(R)|      SLOW  |clk_BUFGP         |   0.000|
A<20>       |    2.027(R)|      SLOW  |    1.625(R)|      SLOW  |clk_BUFGP         |   0.000|
A<21>       |    2.137(R)|      SLOW  |    1.645(R)|      SLOW  |clk_BUFGP         |   0.000|
A<22>       |    2.445(R)|      SLOW  |    1.516(R)|      SLOW  |clk_BUFGP         |   0.000|
A<23>       |    1.847(R)|      SLOW  |    1.751(R)|      SLOW  |clk_BUFGP         |   0.000|
A<24>       |    1.968(R)|      SLOW  |    1.869(R)|      SLOW  |clk_BUFGP         |   0.000|
A<25>       |    1.525(R)|      SLOW  |    2.144(R)|      SLOW  |clk_BUFGP         |   0.000|
A<26>       |    1.004(R)|      SLOW  |    2.687(R)|      SLOW  |clk_BUFGP         |   0.000|
A<27>       |    1.394(R)|      SLOW  |    2.237(R)|      SLOW  |clk_BUFGP         |   0.000|
A<28>       |    1.517(R)|      SLOW  |    2.431(R)|      SLOW  |clk_BUFGP         |   0.000|
A<29>       |    2.006(R)|      SLOW  |    2.042(R)|      SLOW  |clk_BUFGP         |   0.000|
A<30>       |    1.513(R)|      SLOW  |    2.154(R)|      SLOW  |clk_BUFGP         |   0.000|
A<31>       |    0.951(R)|      SLOW  |    1.945(R)|      SLOW  |clk_BUFGP         |   0.000|
B<0>        |    2.391(R)|      SLOW  |    1.474(R)|      SLOW  |clk_BUFGP         |   0.000|
B<1>        |    1.082(R)|      SLOW  |    2.524(R)|      SLOW  |clk_BUFGP         |   0.000|
B<2>        |    1.298(R)|      SLOW  |    1.682(R)|      SLOW  |clk_BUFGP         |   0.000|
B<3>        |    1.503(R)|      SLOW  |    2.149(R)|      SLOW  |clk_BUFGP         |   0.000|
B<4>        |    1.481(R)|      SLOW  |    1.485(R)|      SLOW  |clk_BUFGP         |   0.000|
B<5>        |    2.030(R)|      SLOW  |    1.799(R)|      SLOW  |clk_BUFGP         |   0.000|
B<6>        |    1.737(R)|      SLOW  |    2.040(R)|      SLOW  |clk_BUFGP         |   0.000|
B<7>        |    1.573(R)|      SLOW  |    2.301(R)|      SLOW  |clk_BUFGP         |   0.000|
B<8>        |    1.374(R)|      SLOW  |    2.225(R)|      SLOW  |clk_BUFGP         |   0.000|
B<9>        |    1.011(R)|      SLOW  |    2.366(R)|      SLOW  |clk_BUFGP         |   0.000|
B<10>       |    1.746(R)|      SLOW  |    1.142(R)|      SLOW  |clk_BUFGP         |   0.000|
B<11>       |    1.285(R)|      SLOW  |    2.558(R)|      SLOW  |clk_BUFGP         |   0.000|
B<12>       |    1.630(R)|      SLOW  |    1.983(R)|      SLOW  |clk_BUFGP         |   0.000|
B<13>       |    1.367(R)|      SLOW  |    2.364(R)|      SLOW  |clk_BUFGP         |   0.000|
B<14>       |    1.481(R)|      SLOW  |    1.452(R)|      SLOW  |clk_BUFGP         |   0.000|
B<15>       |    1.475(R)|      SLOW  |    2.287(R)|      SLOW  |clk_BUFGP         |   0.000|
B<16>       |    1.743(R)|      SLOW  |    1.945(R)|      SLOW  |clk_BUFGP         |   0.000|
B<17>       |    1.374(R)|      SLOW  |    2.250(R)|      SLOW  |clk_BUFGP         |   0.000|
B<18>       |    1.313(R)|      SLOW  |    2.385(R)|      SLOW  |clk_BUFGP         |   0.000|
B<19>       |    1.564(R)|      SLOW  |    1.404(R)|      SLOW  |clk_BUFGP         |   0.000|
B<20>       |    1.594(R)|      SLOW  |    2.157(R)|      SLOW  |clk_BUFGP         |   0.000|
B<21>       |    1.849(R)|      SLOW  |    1.836(R)|      SLOW  |clk_BUFGP         |   0.000|
B<22>       |    1.906(R)|      SLOW  |    1.917(R)|      SLOW  |clk_BUFGP         |   0.000|
B<23>       |    1.415(R)|      SLOW  |    2.156(R)|      SLOW  |clk_BUFGP         |   0.000|
B<24>       |    2.325(R)|      SLOW  |    1.716(R)|      SLOW  |clk_BUFGP         |   0.000|
B<25>       |    1.430(R)|      SLOW  |    2.049(R)|      SLOW  |clk_BUFGP         |   0.000|
B<26>       |    1.472(R)|      SLOW  |    2.117(R)|      SLOW  |clk_BUFGP         |   0.000|
B<27>       |    2.013(R)|      SLOW  |    1.822(R)|      SLOW  |clk_BUFGP         |   0.000|
B<28>       |    1.869(R)|      SLOW  |    2.079(R)|      SLOW  |clk_BUFGP         |   0.000|
B<29>       |    1.689(R)|      SLOW  |    1.970(R)|      SLOW  |clk_BUFGP         |   0.000|
B<30>       |    2.011(R)|      SLOW  |    1.885(R)|      SLOW  |clk_BUFGP         |   0.000|
B<31>       |    2.084(R)|      SLOW  |    1.902(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.410(R)|      SLOW  |    2.245(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leg<0>      |        10.886(R)|      SLOW  |         3.686(R)|      FAST  |clk_BUFGP         |   0.000|
leg<1>      |        11.254(R)|      SLOW  |         3.958(R)|      FAST  |clk_BUFGP         |   0.000|
leg<2>      |        11.253(R)|      SLOW  |         3.959(R)|      FAST  |clk_BUFGP         |   0.000|
op          |        11.233(R)|      SLOW  |         3.940(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.262|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Sep 29 13:59:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



