
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2021.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2022 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxidma.h"

/*
* The configuration table for devices
*/

XAxiDma_Config XAxiDma_ConfigTable[XPAR_XAXIDMA_NUM_INSTANCES] =
{
	{
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_DEVICE_ID,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_BASEADDR,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_INCLUDE_MM2S,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_INCLUDE_MM2S_DRE,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_M_AXI_MM2S_DATA_WIDTH,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_INCLUDE_S2MM,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_INCLUDE_S2MM_DRE,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_M_AXI_S2MM_DATA_WIDTH,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_INCLUDE_SG,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_NUM_MM2S_CHANNELS,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_NUM_S2MM_CHANNELS,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_MM2S_BURST_SIZE,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_S2MM_BURST_SIZE,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_MICRO_DMA,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_ADDR_WIDTH,
		XPAR_URLLC_CORE_0_DATA_AREA_RECIEVER_AXI_DMA_1_SG_LENGTH_WIDTH
	},
	{
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_DEVICE_ID,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_BASEADDR,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_INCLUDE_MM2S,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_INCLUDE_MM2S_DRE,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_M_AXI_MM2S_DATA_WIDTH,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_INCLUDE_S2MM,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_INCLUDE_S2MM_DRE,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_M_AXI_S2MM_DATA_WIDTH,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_INCLUDE_SG,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_NUM_MM2S_CHANNELS,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_NUM_S2MM_CHANNELS,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_MM2S_BURST_SIZE,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_S2MM_BURST_SIZE,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_MICRO_DMA,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_ADDR_WIDTH,
		XPAR_URLLC_CORE_0_DATA_AREA_SENDER_AXI_DMA_0_SG_LENGTH_WIDTH
	}
};


