<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</ns0:id>
  <ns0:title>GitHub Trending - systemverilog (daily)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2026-01-27T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>urn:github:adam-maj:tiny-gpu:1769472000</ns0:id>
    <ns0:title>adam-maj/tiny-gpu</ns0:title>
    <ns0:link href="https://github.com/adam-maj/tiny-gpu"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/adam-maj/tiny-gpu"&gt;https://github.com/adam-maj/tiny-gpu&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;A minimal GPU design in Verilog to learn how GPUs work from the ground up&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:bespoke-silicon-group:basejump_stl:1769472000</ns0:id>
    <ns0:title>bespoke-silicon-group/basejump_stl</ns0:title>
    <ns0:link href="https://github.com/bespoke-silicon-group/basejump_stl"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/bespoke-silicon-group/basejump_stl"&gt;https://github.com/bespoke-silicon-group/basejump_stl&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;BaseJump STL: A Standard Template Library for SystemVerilog&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:bespoke-silicon-group:bsg_manycore:1769472000</ns0:id>
    <ns0:title>bespoke-silicon-group/bsg_manycore</ns0:title>
    <ns0:link href="https://github.com/bespoke-silicon-group/bsg_manycore"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/bespoke-silicon-group/bsg_manycore"&gt;https://github.com/bespoke-silicon-group/bsg_manycore&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Tile based architecture designed for computing efficiency, scalability and generality&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:chipsalliance:Cores-VeeR-EL2:1769472000</ns0:id>
    <ns0:title>chipsalliance/Cores-VeeR-EL2</ns0:title>
    <ns0:link href="https://github.com/chipsalliance/Cores-VeeR-EL2"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/chipsalliance/Cores-VeeR-EL2"&gt;https://github.com/chipsalliance/Cores-VeeR-EL2&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;VeeR EL2 Core&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:lowRISC:ibex:1769472000</ns0:id>
    <ns0:title>lowRISC/ibex</ns0:title>
    <ns0:link href="https://github.com/lowRISC/ibex"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/lowRISC/ibex"&gt;https://github.com/lowRISC/ibex&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:lowRISC:opentitan:1769472000</ns0:id>
    <ns0:title>lowRISC/opentitan</ns0:title>
    <ns0:link href="https://github.com/lowRISC/opentitan"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/lowRISC/opentitan"&gt;https://github.com/lowRISC/opentitan&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;OpenTitan: Open source silicon root of trust&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:apb:1769472000</ns0:id>
    <ns0:title>pulp-platform/apb</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/apb"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/apb"&gt;https://github.com/pulp-platform/apb&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;APB Logic&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:axi_mem_if:1769472000</ns0:id>
    <ns0:title>pulp-platform/axi_mem_if</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/axi_mem_if"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/axi_mem_if"&gt;https://github.com/pulp-platform/axi_mem_if&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Simple single-port AXI memory interface&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:common_cells:1769472000</ns0:id>
    <ns0:title>pulp-platform/common_cells</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/common_cells"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/common_cells"&gt;https://github.com/pulp-platform/common_cells&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Common SystemVerilog components&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:fpu_div_sqrt_mvp:1769472000</ns0:id>
    <ns0:title>pulp-platform/fpu_div_sqrt_mvp</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/fpu_div_sqrt_mvp"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/fpu_div_sqrt_mvp"&gt;https://github.com/pulp-platform/fpu_div_sqrt_mvp&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;[UNRELEASED] FP div/sqrt unit for transprecision&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:riscv-dbg:1769472000</ns0:id>
    <ns0:title>pulp-platform/riscv-dbg</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/riscv-dbg"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/riscv-dbg"&gt;https://github.com/pulp-platform/riscv-dbg&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;RISC-V Debug Support for our PULP RISC-V Cores&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:tech_cells_generic:1769472000</ns0:id>
    <ns0:title>pulp-platform/tech_cells_generic</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/tech_cells_generic"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/tech_cells_generic"&gt;https://github.com/pulp-platform/tech_cells_generic&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Technology dependent cells instantiated in the design for generic process (simulation, FPGA)&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:rsd-devel:rsd:1769472000</ns0:id>
    <ns0:title>rsd-devel/rsd</ns0:title>
    <ns0:link href="https://github.com/rsd-devel/rsd"/>
    <ns0:updated>2026-01-27T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/rsd-devel/rsd"&gt;https://github.com/rsd-devel/rsd&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;RSD: RISC-V Out-of-Order Superscalar Processor&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
</ns0:feed>